--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: tri_mode_eth_mac.vhd
-- /___/   /\     Timestamp: Thu Feb  9 15:27:23 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -w -sim -ofmt vhdl ./tmp/_cg/tri_mode_eth_mac.ngc ./tmp/_cg/tri_mode_eth_mac.vhd 
-- Device	: 6vcx240tff1156-1
-- Input file	: ./tmp/_cg/tri_mode_eth_mac.ngc
-- Output file	: ./tmp/_cg/tri_mode_eth_mac.vhd
-- # of Entities	: 1
-- Design Name	: tri_mode_eth_mac
-- Xilinx	: /home/bruno/Escritorio/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity tri_mode_eth_mac is
  port (
    emacclientrxdvld : out STD_LOGIC; 
    phyemaccol : in STD_LOGIC := 'X'; 
    hostmiimsel : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    emacphymdtri : out STD_LOGIC; 
    emacclientrxbadframe : out STD_LOGIC; 
    emacclienttxcollision : out STD_LOGIC; 
    emacphymdout : out STD_LOGIC; 
    emacclienttxack : out STD_LOGIC; 
    hostmiimrdy : out STD_LOGIC; 
    emacclientrxstatsvld : out STD_LOGIC; 
    speedis10100 : out STD_LOGIC; 
    phyemaccrs : in STD_LOGIC := 'X'; 
    emacclienttxretransmit : out STD_LOGIC; 
    hostreq : in STD_LOGIC := 'X'; 
    emacphytxer : out STD_LOGIC; 
    phyemacmdin : in STD_LOGIC := 'X'; 
    emacclientrxgoodframe : out STD_LOGIC; 
    phyemactxenable : in STD_LOGIC := 'X'; 
    clientemacpausereq : in STD_LOGIC := 'X'; 
    clientemactxenable : in STD_LOGIC := 'X'; 
    corehassgmii : in STD_LOGIC := 'X'; 
    clientemactxdvld : in STD_LOGIC := 'X'; 
    rxgmiimiiclk : in STD_LOGIC := 'X'; 
    emacphytxen : out STD_LOGIC; 
    emacphymclkout : out STD_LOGIC; 
    phyemacrxdv : in STD_LOGIC := 'X'; 
    txgmiimiiclk : in STD_LOGIC := 'X'; 
    phyemacrxer : in STD_LOGIC := 'X'; 
    clientemacrxenable : in STD_LOGIC := 'X'; 
    hostclk : in STD_LOGIC := 'X'; 
    clientemactxunderrun : in STD_LOGIC := 'X'; 
    emacclienttxstatsvld : out STD_LOGIC; 
    speedis100 : out STD_LOGIC; 
    emacclientrxstats : out STD_LOGIC_VECTOR ( 27 downto 0 ); 
    hostopcode : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    clientemacpauseval : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    hostrddata : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    clientemactxifgdelay : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    clientemactxd : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hostaddr : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    emacclienttxstats : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    phyemacrxd : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hostwrdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    emacphytxd : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    emacclientrxd : out STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end tri_mode_eth_mac;

architecture STRUCTURE of tri_mode_eth_mac is
  signal N0 : STD_LOGIC; 
  signal NlwRenamedSig_OI_emacclienttxstats_31_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_emacclienttxstats_30_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_emacclienttxstats_24_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_emacclienttxstats_2_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_emacclienttxstatsvld : STD_LOGIC; 
  signal NlwRenamedSig_OI_emacclientrxstats_27_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_emacclientrxstats_2_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_hostmiimrdy : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1311_2816 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift7_2815 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift6_2814 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift5_2813 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift4_2812 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift31_2811 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift21_2810 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift11_2809 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_311_2808 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_1111_2807 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift3_2806 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift2_2805 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift1_2804 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_111_2803 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_11_2802 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_131_2801 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13_2800 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_31_2799 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_3_2798 : STD_LOGIC; 
  signal BU2_N490 : STD_LOGIC; 
  signal BU2_N489 : STD_LOGIC; 
  signal BU2_N488 : STD_LOGIC; 
  signal BU2_N487 : STD_LOGIC; 
  signal BU2_N486 : STD_LOGIC; 
  signal BU2_N485 : STD_LOGIC; 
  signal BU2_N484 : STD_LOGIC; 
  signal BU2_N483 : STD_LOGIC; 
  signal BU2_N482 : STD_LOGIC; 
  signal BU2_N481 : STD_LOGIC; 
  signal BU2_N480 : STD_LOGIC; 
  signal BU2_N479 : STD_LOGIC; 
  signal BU2_N478 : STD_LOGIC; 
  signal BU2_N477 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010 : STD_LOGIC; 
  signal BU2_N476 : STD_LOGIC; 
  signal BU2_N475 : STD_LOGIC; 
  signal BU2_N474 : STD_LOGIC; 
  signal BU2_N473 : STD_LOGIC; 
  signal BU2_N472 : STD_LOGIC; 
  signal BU2_N471 : STD_LOGIC; 
  signal BU2_N470 : STD_LOGIC; 
  signal BU2_N469 : STD_LOGIC; 
  signal BU2_N468 : STD_LOGIC; 
  signal BU2_N467 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0_rstpot_2771 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1_rstpot_2770 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot_2769 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_2768 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5_rstpot_2767 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6_rstpot_2766 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7_rstpot_2765 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764 : STD_LOGIC; 
  signal BU2_N465 : STD_LOGIC; 
  signal BU2_N463 : STD_LOGIC; 
  signal BU2_N461 : STD_LOGIC; 
  signal BU2_N459 : STD_LOGIC; 
  signal BU2_N457 : STD_LOGIC; 
  signal BU2_N455 : STD_LOGIC; 
  signal BU2_N453 : STD_LOGIC; 
  signal BU2_N451 : STD_LOGIC; 
  signal BU2_N447 : STD_LOGIC; 
  signal BU2_N445 : STD_LOGIC; 
  signal BU2_N443 : STD_LOGIC; 
  signal BU2_N441 : STD_LOGIC; 
  signal BU2_N439 : STD_LOGIC; 
  signal BU2_N437 : STD_LOGIC; 
  signal BU2_N435 : STD_LOGIC; 
  signal BU2_N433 : STD_LOGIC; 
  signal BU2_N431 : STD_LOGIC; 
  signal BU2_N429 : STD_LOGIC; 
  signal BU2_N427 : STD_LOGIC; 
  signal BU2_N425 : STD_LOGIC; 
  signal BU2_N423 : STD_LOGIC; 
  signal BU2_N421 : STD_LOGIC; 
  signal BU2_N419 : STD_LOGIC; 
  signal BU2_N417 : STD_LOGIC; 
  signal BU2_N415 : STD_LOGIC; 
  signal BU2_N413 : STD_LOGIC; 
  signal BU2_N411 : STD_LOGIC; 
  signal BU2_N409 : STD_LOGIC; 
  signal BU2_N407 : STD_LOGIC; 
  signal BU2_N405 : STD_LOGIC; 
  signal BU2_N403 : STD_LOGIC; 
  signal BU2_N401 : STD_LOGIC; 
  signal BU2_N399 : STD_LOGIC; 
  signal BU2_N397 : STD_LOGIC; 
  signal BU2_N389 : STD_LOGIC; 
  signal BU2_N385 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_ce_2711 : STD_LOGIC; 
  signal BU2_N381 : STD_LOGIC; 
  signal BU2_N375 : STD_LOGIC; 
  signal BU2_N373 : STD_LOGIC; 
  signal BU2_N371 : STD_LOGIC; 
  signal BU2_N369 : STD_LOGIC; 
  signal BU2_N363 : STD_LOGIC; 
  signal BU2_N362 : STD_LOGIC; 
  signal BU2_N361 : STD_LOGIC; 
  signal BU2_N360 : STD_LOGIC; 
  signal BU2_N359 : STD_LOGIC; 
  signal BU2_N357 : STD_LOGIC; 
  signal BU2_N355 : STD_LOGIC; 
  signal BU2_N351 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14102 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0202_inv : STD_LOGIC; 
  signal BU2_N349 : STD_LOGIC; 
  signal BU2_N347 : STD_LOGIC; 
  signal BU2_N343 : STD_LOGIC; 
  signal BU2_N341 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_609_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0395_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0186 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1392 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1680_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1694_inv : STD_LOGIC; 
  signal BU2_N339 : STD_LOGIC; 
  signal BU2_N334 : STD_LOGIC; 
  signal BU2_N331 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_11_Q : STD_LOGIC; 
  signal BU2_N317 : STD_LOGIC; 
  signal BU2_N315 : STD_LOGIC; 
  signal BU2_N314 : STD_LOGIC; 
  signal BU2_N312 : STD_LOGIC; 
  signal BU2_N311 : STD_LOGIC; 
  signal BU2_N305 : STD_LOGIC; 
  signal BU2_N303 : STD_LOGIC; 
  signal BU2_N302 : STD_LOGIC; 
  signal BU2_N300 : STD_LOGIC; 
  signal BU2_N299 : STD_LOGIC; 
  signal BU2_N297 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_INT_TX_STATUS_VALID_MUX_503_o : STD_LOGIC; 
  signal BU2_N291 : STD_LOGIC; 
  signal BU2_N289 : STD_LOGIC; 
  signal BU2_N287 : STD_LOGIC; 
  signal BU2_N285 : STD_LOGIC; 
  signal BU2_N283 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0081_bdd4 : STD_LOGIC; 
  signal BU2_N281 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_GND_27_o_MUX_422_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1646_inv : STD_LOGIC; 
  signal BU2_N279 : STD_LOGIC; 
  signal BU2_N278 : STD_LOGIC; 
  signal BU2_N276 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1785_inv1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce_2646 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_n0018_inv : STD_LOGIC; 
  signal BU2_N274 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1586_inv : STD_LOGIC; 
  signal BU2_N272 : STD_LOGIC; 
  signal BU2_N270 : STD_LOGIC; 
  signal BU2_N268 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_2639 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_2638 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_2637 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_2636 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_2635 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_2634 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_2633 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_2632 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_2631 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_2630 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_rstpot1_2629 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_rstpot1_2628 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_rstpot1_2627 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_2_rstpot1_2626 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1_2625 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1_2624 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_2623 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1_2622 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1_2621 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1_2620 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1_2619 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1_2618 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_2617 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_2616 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot1_2615 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_2614 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_2613 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_2612 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot_2611 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_2610 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_rstpot_2609 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_2608 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_2607 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_31_rstpot_2606 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_31_rstpot_2605 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_rstpot_2604 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_rstpot_2603 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot_2602 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_2601 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_2600 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_2599 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_2598 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_2597 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot_2596 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_2595 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot_2594 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot_2593 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot_2592 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot_2591 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot_2590 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot_2589 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot_2588 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot_2587 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot_2586 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot_2585 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot_2584 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot_2583 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot_2582 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot_2581 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot_2580 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot_2579 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot_2578 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot_2577 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot_2576 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot_2575 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set_2574 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set_2573 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_2572 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_2571 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_2570 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_2569 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_7_GND_33_o_mux_9_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set_2567 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set_2566 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set_2565 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set_2564 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_0_glue_set_2563 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_1_glue_set_2562 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_2_glue_set_2561 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_3_glue_set_2560 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set_2559 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_2558 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_2557 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_2556 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2555 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_2554 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_glue_set_2553 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_glue_set_2552 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcast_match_glue_set_2551 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter_0_glue_set_2550 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_2549 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_glue_set_2548 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_2547 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_glue_set_2546 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_glue_set_2545 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_glue_rst_2544 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_glue_set_2543 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_2542 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_2541 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set_2540 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_glue_set_2539 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_2538 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_2537 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_2536 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set_2535 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_glue_set_2534 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_glue_set_2533 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_2532 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_glue_set_2531 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set_2530 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_ce_2529 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set_2528 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_2527 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_glue_set_2526 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set_2525 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_2524 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set_2523 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set_2522 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_glue_set_2521 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_glue_set_2520 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_2519 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_glue_set_2518 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_2517 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_glue_set_2516 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst_2515 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_glue_set_2514 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set_2513 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_glue_set_2512 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_glue_set_2511 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_glue_set_2510 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_glue_set_2509 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_2508 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_glue_rst_2507 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set_2506 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set_2505 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_glue_set_2504 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_2503 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set_2502 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set_2501 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set_2500 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set_2499 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set_2498 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set_2497 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set_2496 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set_2495 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set_2494 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set_2493 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set_2492 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set_2491 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set_2490 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set_2489 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_2488 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_glue_set_2487 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_2486 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_2485 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_2484 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_2483 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_2482 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_2481 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_2480 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_2479 : STD_LOGIC; 
  signal BU2_N266 : STD_LOGIC; 
  signal BU2_N264 : STD_LOGIC; 
  signal BU2_N262 : STD_LOGIC; 
  signal BU2_N260 : STD_LOGIC; 
  signal BU2_N258 : STD_LOGIC; 
  signal BU2_N256 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv_2472 : STD_LOGIC; 
  signal BU2_N254 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_349_o_2470 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2469 : STD_LOGIC; 
  signal BU2_N252 : STD_LOGIC; 
  signal BU2_N250 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o2_2466 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o1_2465 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o2_2464 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o1_2463 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_2462 : STD_LOGIC; 
  signal BU2_N248 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv2_2460 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv1_2459 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv2_2458 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv1_2457 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2456 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_GND_38_o_MUX_962_o : STD_LOGIC; 
  signal BU2_N244 : STD_LOGIC; 
  signal BU2_N242 : STD_LOGIC; 
  signal BU2_N240 : STD_LOGIC; 
  signal BU2_N238 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o12_2450 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o11_2449 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o1 : STD_LOGIC; 
  signal BU2_N236 : STD_LOGIC; 
  signal BU2_N232 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_2445 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2444 : STD_LOGIC; 
  signal BU2_N230 : STD_LOGIC; 
  signal BU2_N228 : STD_LOGIC; 
  signal BU2_N224 : STD_LOGIC; 
  signal BU2_N222 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_851_o11_2439 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_851_o1 : STD_LOGIC; 
  signal BU2_N218 : STD_LOGIC; 
  signal BU2_N216 : STD_LOGIC; 
  signal BU2_N212 : STD_LOGIC; 
  signal BU2_N210 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0249_inv_2433 : STD_LOGIC; 
  signal BU2_N208 : STD_LOGIC; 
  signal BU2_N200 : STD_LOGIC; 
  signal BU2_N194 : STD_LOGIC; 
  signal BU2_N192 : STD_LOGIC; 
  signal BU2_N190 : STD_LOGIC; 
  signal BU2_N188 : STD_LOGIC; 
  signal BU2_N186 : STD_LOGIC; 
  signal BU2_N184 : STD_LOGIC; 
  signal BU2_N182 : STD_LOGIC; 
  signal BU2_N178 : STD_LOGIC; 
  signal BU2_N176 : STD_LOGIC; 
  signal BU2_N172 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT281_2420 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT28 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT291_2418 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT29 : STD_LOGIC; 
  signal BU2_N166 : STD_LOGIC; 
  signal BU2_N164 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb81_2413 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb8 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0093_inv_2411 : STD_LOGIC; 
  signal BU2_N162 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb81_2408 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb8 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0072_2406 : STD_LOGIC; 
  signal BU2_N160 : STD_LOGIC; 
  signal BU2_N158 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107_2403 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101_2401 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING10 : STD_LOGIC; 
  signal BU2_N156 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_2398 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_2397 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_2396 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_2395 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT29 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_2393 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT28 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_2391 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT27 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_2389 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT26 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT251_2387 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT25 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT241_2385 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT24 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_2383 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT23 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT22 : STD_LOGIC; 
  signal BU2_N142 : STD_LOGIC; 
  signal BU2_N140 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_2378 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_2376 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_2375 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_2374 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_2373 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_2372 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_2371 : STD_LOGIC; 
  signal BU2_N128 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_2369 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61_2367 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o6 : STD_LOGIC; 
  signal BU2_N126 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_1_2364 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o : STD_LOGIC; 
  signal BU2_N122 : STD_LOGIC; 
  signal BU2_N120 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT291_2359 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT29 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT281_2357 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT28 : STD_LOGIC; 
  signal BU2_N106 : STD_LOGIC; 
  signal BU2_N104 : STD_LOGIC; 
  signal BU2_N100 : STD_LOGIC; 
  signal BU2_N98 : STD_LOGIC; 
  signal BU2_N94 : STD_LOGIC; 
  signal BU2_N92 : STD_LOGIC; 
  signal BU2_N88 : STD_LOGIC; 
  signal BU2_N84 : STD_LOGIC; 
  signal BU2_N80 : STD_LOGIC; 
  signal BU2_N78 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14262_2345 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14261_2344 : STD_LOGIC; 
  signal BU2_N76 : STD_LOGIC; 
  signal BU2_N74 : STD_LOGIC; 
  signal BU2_N72 : STD_LOGIC; 
  signal BU2_N70 : STD_LOGIC; 
  signal BU2_N68 : STD_LOGIC; 
  signal BU2_N66 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_2336 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_2335 : STD_LOGIC; 
  signal BU2_N64 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13924_2333 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13921_2332 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1374 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13743_2330 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13742_2329 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13741_2328 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_192_o1_2327 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_2326 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG3_2325 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2_2324 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1_2323 : STD_LOGIC; 
  signal BU2_N60 : STD_LOGIC; 
  signal BU2_N56 : STD_LOGIC; 
  signal BU2_N52 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_2319 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_2318 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_50_o_2317 : STD_LOGIC; 
  signal BU2_N50 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_2315 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_2314 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv2_2312 : STD_LOGIC; 
  signal BU2_N48 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_2310 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1737_inv_2309 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_27_o_MUX_567_o : STD_LOGIC; 
  signal BU2_N44 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv2_2305 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_2304 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv1_2303 : STD_LOGIC; 
  signal BU2_N42 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_2301 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13541_2299 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1368 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_2297 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13682_2296 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13681_2293 : STD_LOGIC; 
  signal BU2_N38 : STD_LOGIC; 
  signal BU2_N36 : STD_LOGIC; 
  signal BU2_N34 : STD_LOGIC; 
  signal BU2_N32 : STD_LOGIC; 
  signal BU2_N30 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o2_2286 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o1_2285 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o_15_1_2283 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o_15_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv2_2281 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_2280 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX : STD_LOGIC; 
  signal BU2_N28 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT161 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT163_2276 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT162_2275 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT51 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT53_2273 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT52_2272 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT192_2271 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT191_2270 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT19 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT32 : STD_LOGIC; 
  signal BU2_N26 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In13_2266 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In12_2265 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_2264 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In11_2263 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT103 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT101_2261 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT10 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT121_2259 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT122_2258 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT141_2256 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT142_2255 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT14 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT71_2253 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT72_2252 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT7 : STD_LOGIC; 
  signal BU2_N22 : STD_LOGIC; 
  signal BU2_N20 : STD_LOGIC; 
  signal BU2_N18 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n008141 : STD_LOGIC; 
  signal BU2_N14 : STD_LOGIC; 
  signal BU2_N12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD7 : STD_LOGIC; 
  signal BU2_N10 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD5 : STD_LOGIC; 
  signal BU2_N8 : STD_LOGIC; 
  signal BU2_N6 : STD_LOGIC; 
  signal BU2_N4 : STD_LOGIC; 
  signal BU2_N2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_355_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD_2233 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2225 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o21 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT101 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT81_2222 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT411 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_38_o_MUX_911_o12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o11 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_8_GND_38_o_MUX_910_o11_2217 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_38_o_MUX_915_o11 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0409_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_2214 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_OF_ADDRESS_DEST_ADDRESS_FIELD_OR_289_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2212 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2211 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0305 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0298 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0290 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0292 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0314 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0311 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0294 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_2201 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_INT_MIIM_ENABLE : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_RD_DATA291 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_STATE_VAR_AND_603_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_2197 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONFIG_RD_WR : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_11 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_2191 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0294 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0311 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0314 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0290 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0298 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0305 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_2174 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_242_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1727_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1433_2169 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1335 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13501 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_2165 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1398 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv1_2163 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_2162 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1317 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1614_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_2158 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1382 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1602_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_2154 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_COMB : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_COMB : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1704_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_110_o1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_110_o11 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_2145 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_MIFG_OR_232_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1329 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_82_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_311_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_2133 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1618_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1758_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1428 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0084_inv1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_2116 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_2115 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In11_2113 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_Mux_26_o13 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_2111 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_2110 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_2109 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_31_2107 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_31_2106 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R3_PWR_16_o_MUX_15_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R3_2104 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R3_PWR_16_o_MUX_15_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R3_2102 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_PWR_16_o_MUX_15_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_2100 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_7_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2061 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2060 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG2_2059 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2058 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL_2057 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL_GND_33_o_MUX_744_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_33_o_MUX_755_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2052 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_2050 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2049 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0210_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0204_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2030 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_39_o_DATA_LENGTH_CNT_7_equal_1_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2028 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_323_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2026 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2021 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_ALIGNMENT_ERR_PULSE_OR_344_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2018 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_343_o_2016 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_2015 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_355_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2013 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_468_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2011 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_8_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_9_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG_9_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1987 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_38_o_RXD_7_equal_10_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1985 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_430_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_1983 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_426_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1981 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_319_o_1980 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1979 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_954_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1977 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_46_o_RXD_7_equal_16_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1974 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_304_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_1971 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_GND_38_o_MUX_909_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_1969 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_GND_38_o_MUX_910_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_1967 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_GND_38_o_MUX_911_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_1965 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_GND_38_o_MUX_914_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_1963 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_GND_38_o_MUX_912_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_1961 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_GND_38_o_MUX_913_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_GND_38_o_MUX_915_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_1957 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_GND_38_o_MUX_916_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_1955 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_GND_38_o_MUX_917_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_1953 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_GND_38_o_MUX_918_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1950 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_46_o_AND_460_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_38_o_MUX_984_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1946 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_8_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_9_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_10_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1922 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_1920 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_GND_38_o_MUX_908_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_1917 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_1916 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_420_o_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER6 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER7 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER8 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER9 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER10 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER11 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER13 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER14 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1854 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_388_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_851_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_399_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_408_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_405_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_292_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_n0147_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_1821 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1820 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1819 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1818 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_1817 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1816 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1815 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0205_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RX_DV : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RX_ER : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_1811 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1810 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_42_o_RX_ERR_REG6_AND_377_o_1808 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_1807 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GND_34_o_RX_DV_REG6_AND_379_o_1806 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_1805 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1804 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1802 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1801 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1792 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ALIGNMENT_ERR_REG_1774 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_1773 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1772 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1771 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1770 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1769 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_1754 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1753 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1752 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1751 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1750 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ALIGNMENT_ERR_REG_CRC_ERR_AND_373_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2_1730 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1728 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_31_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_30_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_29_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_28_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_27_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_26_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_25_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_24_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_23_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_22_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_21_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_20_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_19_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_18_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_17_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_16_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_15_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_14_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_13_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_12_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_11_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_10_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_9_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_8_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pauseaddressmatch_1650 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_1649 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcastaddressmatch_1648 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcast_match_1647 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_8_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_9_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_10_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_11_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_12_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_13_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_14_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_15_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_16_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_17_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_18_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_19_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_20_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_21_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_22_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_23_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_24_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_25_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_26_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_27_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_28_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_29_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_30_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_31_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_32_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_33_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_34_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_35_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_36_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_37_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_38_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_39_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_40_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_41_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_42_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_43_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_44_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_45_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_46_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_47_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_specialpauseaddressmatch_1550 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_1549 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0106_inv1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter_val : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0102_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_1539 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1_1537 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT_RISING : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_550_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_1523 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_554_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_FC_CE_1_INT_W_R_AND_590_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_29_1519 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_CNFG_CE_1_INT_W_R_AND_592_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_30_1515 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_27_1514 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_25_1513 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_24_1512 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_29_1511 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_27_1510 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_TX_OUT_31_OR_365_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CE_1_INT_W_R_AND_589_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_28_1507 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0336_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_ALIGNMENT_ERR_REG_1411 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_INT_ALIGNMENT_ERR_PULSE : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_1405 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1404 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_GND_40_o_MUX_1061_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2_1401 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_1400 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG2_1399 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_1398 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_0_1397 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_1_1396 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_2_1395 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_3_1394 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_0_1393 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_1_1391 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_2_1389 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_3_1387 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1385 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG3_1384 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_GND_40_o_MUX_1052_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG4_1382 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG3_1381 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1379 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1378 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1375 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_SHIFT_DATA_14_XOR_335_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2_1371 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3_1370 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4_1369 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5_1368 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6_1367 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7_1366 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8_1365 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9_1364 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10_1363 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12_1362 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11_1361 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1360 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER6 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER7 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER8 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER9 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER10 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER11 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_dpot_1309 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot_1307 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot_1305 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot_1303 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot_1301 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot_1299 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot_1297 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot_1295 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot_1293 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot_1291 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot_1289 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot_1287 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot_1285 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In_1282 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1281 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In_1280 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_8_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_9_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_10_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_11_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_12_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_13_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_14_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_15_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_16_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_17_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_18_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_19_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_20_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_21_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_22_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_23_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_24_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_25_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_26_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_27_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_28_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_29_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_30_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_31_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1215 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1198 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1197 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_TX_FAIL_REG2_OR_136_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1193 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_DONE : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_1189 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_PRE_AND_176_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_COF_AND_181_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_SCSH_AND_184_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_192_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_PAD_OR_221_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_1181 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_COF_SEEN_AND_198_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_LATE_COL_SAVED_AND_210_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1178 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_224_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1176 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_232_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1174 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_256_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1172 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_240_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1170 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_248_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1167 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_1165 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_1163 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_1162 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_1161 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_1160 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_1157 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_INV_178_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_1151 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_GND_27_o_MUX_340_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_1149 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_1136 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1135 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_1118 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE_1116 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_GND_27_o_sub_7_OUT_2_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_1112 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1111 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_0_1_1110 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_2_1_1108 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_4_1_1106 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable22 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_6_1_1103 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_7_1_1102 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable33 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_1013 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_1011 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_1010 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_994 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_993 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_992 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_991 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_971 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1519_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_323_o_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_242_o_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_147_o_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1578_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_JAM_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_JAM_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT6 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT9 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT7 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT8 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT10 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT11 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT13 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT14 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT6 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT9 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT7 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT8 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT10 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT6 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT7 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT8 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT9 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT10 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT11 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT13 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT14 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT15 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT16 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT17 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT18 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT7 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT6 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_695 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_692 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_689 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_686 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_683 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_680 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_677 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_674 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt_671 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_0_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_1_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_666 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_2_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_663 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_3_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_660 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_4_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_657 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_5_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_654 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_6_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_651 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_7_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_648 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_8_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_645 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_9_1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_642 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_639 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_636 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_633 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_630 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_627 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_625 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_48_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_623 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_SPEED_IS_10_100_622 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_620 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_30_619 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_618 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_28_617 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_616 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_614 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_25_613 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_612 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_26_o_MUX_210_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_610 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In_609 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_608 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_607 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_606 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_605 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_594 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_593 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_val : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_41_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_489 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_488 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_487 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_0_421 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_1_419 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_2_417 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_3_415 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_4_413 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_5_411 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_6_409 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_7_407 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_8_405 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_9_403 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_10_401 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_11_399 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_12_397 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_13_395 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_14_393 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_15_391 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_379 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_378 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_8_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_359 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_Mux_26_o : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT4 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv_330 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_329 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_327 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_8_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_9_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_10_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_11_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_12_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_13_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_14_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_15_Q : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT1_277 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT2 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT3 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT4_271 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv_270 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_253 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_252 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_251 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_249 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_HALF_DUPLEX_SYNC : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_SYNC : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_HALF_DUPLEX_SYNC : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_in : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_SYNC : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_Mram_SPEED_IS_100_INT : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R2_232 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R1_231 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R2_229 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R1_228 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_226 : STD_LOGIC; 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1_225 : STD_LOGIC; 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_11_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_3_Q15_UNCONNECTED : STD_LOGIC; 
  signal emacphytxd_2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal phyemacrxd_3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal clientemactxd_4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal clientemactxifgdelay_5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal clientemacpauseval_6 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal emacclientrxd_7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal hostopcode_8 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal hostaddr_9 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal hostwrdata_10 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal hostrddata_11 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_GND_27_o_sub_7_OUT : STD_LOGIC_VECTOR ( 7 downto 6 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_OP_INT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_COUNT : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_Result : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_Mcount_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_RETRY : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0 : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  emacclientrxstats(27) <= NlwRenamedSig_OI_emacclientrxstats_27_Q;
  emacclientrxstats(2) <= NlwRenamedSig_OI_emacclientrxstats_2_Q;
  hostopcode_8(1) <= hostopcode(1);
  hostopcode_8(0) <= hostopcode(0);
  clientemacpauseval_6(15) <= clientemacpauseval(15);
  clientemacpauseval_6(14) <= clientemacpauseval(14);
  clientemacpauseval_6(13) <= clientemacpauseval(13);
  clientemacpauseval_6(12) <= clientemacpauseval(12);
  clientemacpauseval_6(11) <= clientemacpauseval(11);
  clientemacpauseval_6(10) <= clientemacpauseval(10);
  clientemacpauseval_6(9) <= clientemacpauseval(9);
  clientemacpauseval_6(8) <= clientemacpauseval(8);
  clientemacpauseval_6(7) <= clientemacpauseval(7);
  clientemacpauseval_6(6) <= clientemacpauseval(6);
  clientemacpauseval_6(5) <= clientemacpauseval(5);
  clientemacpauseval_6(4) <= clientemacpauseval(4);
  clientemacpauseval_6(3) <= clientemacpauseval(3);
  clientemacpauseval_6(2) <= clientemacpauseval(2);
  clientemacpauseval_6(1) <= clientemacpauseval(1);
  clientemacpauseval_6(0) <= clientemacpauseval(0);
  hostrddata(31) <= hostrddata_11(31);
  hostrddata(30) <= hostrddata_11(30);
  hostrddata(29) <= hostrddata_11(29);
  hostrddata(28) <= hostrddata_11(28);
  hostrddata(27) <= hostrddata_11(27);
  hostrddata(26) <= hostrddata_11(26);
  hostrddata(25) <= hostrddata_11(25);
  hostrddata(24) <= hostrddata_11(24);
  hostrddata(23) <= hostrddata_11(23);
  hostrddata(22) <= hostrddata_11(22);
  hostrddata(21) <= hostrddata_11(21);
  hostrddata(20) <= hostrddata_11(20);
  hostrddata(19) <= hostrddata_11(19);
  hostrddata(18) <= hostrddata_11(18);
  hostrddata(17) <= hostrddata_11(17);
  hostrddata(16) <= hostrddata_11(16);
  hostrddata(15) <= hostrddata_11(15);
  hostrddata(14) <= hostrddata_11(14);
  hostrddata(13) <= hostrddata_11(13);
  hostrddata(12) <= hostrddata_11(12);
  hostrddata(11) <= hostrddata_11(11);
  hostrddata(10) <= hostrddata_11(10);
  hostrddata(9) <= hostrddata_11(9);
  hostrddata(8) <= hostrddata_11(8);
  hostrddata(7) <= hostrddata_11(7);
  hostrddata(6) <= hostrddata_11(6);
  hostrddata(5) <= hostrddata_11(5);
  hostrddata(4) <= hostrddata_11(4);
  hostrddata(3) <= hostrddata_11(3);
  hostrddata(2) <= hostrddata_11(2);
  hostrddata(1) <= hostrddata_11(1);
  hostrddata(0) <= hostrddata_11(0);
  clientemactxifgdelay_5(7) <= clientemactxifgdelay(7);
  clientemactxifgdelay_5(6) <= clientemactxifgdelay(6);
  clientemactxifgdelay_5(5) <= clientemactxifgdelay(5);
  clientemactxifgdelay_5(4) <= clientemactxifgdelay(4);
  clientemactxifgdelay_5(3) <= clientemactxifgdelay(3);
  clientemactxifgdelay_5(2) <= clientemactxifgdelay(2);
  clientemactxifgdelay_5(1) <= clientemactxifgdelay(1);
  clientemactxifgdelay_5(0) <= clientemactxifgdelay(0);
  clientemactxd_4(7) <= clientemactxd(7);
  clientemactxd_4(6) <= clientemactxd(6);
  clientemactxd_4(5) <= clientemactxd(5);
  clientemactxd_4(4) <= clientemactxd(4);
  clientemactxd_4(3) <= clientemactxd(3);
  clientemactxd_4(2) <= clientemactxd(2);
  clientemactxd_4(1) <= clientemactxd(1);
  clientemactxd_4(0) <= clientemactxd(0);
  hostmiimrdy <= NlwRenamedSig_OI_hostmiimrdy;
  hostaddr_9(9) <= hostaddr(9);
  hostaddr_9(8) <= hostaddr(8);
  hostaddr_9(7) <= hostaddr(7);
  hostaddr_9(6) <= hostaddr(6);
  hostaddr_9(5) <= hostaddr(5);
  hostaddr_9(4) <= hostaddr(4);
  hostaddr_9(3) <= hostaddr(3);
  hostaddr_9(2) <= hostaddr(2);
  hostaddr_9(1) <= hostaddr(1);
  hostaddr_9(0) <= hostaddr(0);
  emacclienttxstats(31) <= NlwRenamedSig_OI_emacclienttxstats_31_Q;
  emacclienttxstats(30) <= NlwRenamedSig_OI_emacclienttxstats_30_Q;
  emacclienttxstats(29) <= NlwRenamedSig_OI_emacclienttxstats_24_Q;
  emacclienttxstats(24) <= NlwRenamedSig_OI_emacclienttxstats_24_Q;
  emacclienttxstats(2) <= NlwRenamedSig_OI_emacclienttxstats_2_Q;
  phyemacrxd_3(7) <= phyemacrxd(7);
  phyemacrxd_3(6) <= phyemacrxd(6);
  phyemacrxd_3(5) <= phyemacrxd(5);
  phyemacrxd_3(4) <= phyemacrxd(4);
  phyemacrxd_3(3) <= phyemacrxd(3);
  phyemacrxd_3(2) <= phyemacrxd(2);
  phyemacrxd_3(1) <= phyemacrxd(1);
  phyemacrxd_3(0) <= phyemacrxd(0);
  hostwrdata_10(31) <= hostwrdata(31);
  hostwrdata_10(30) <= hostwrdata(30);
  hostwrdata_10(29) <= hostwrdata(29);
  hostwrdata_10(28) <= hostwrdata(28);
  hostwrdata_10(27) <= hostwrdata(27);
  hostwrdata_10(26) <= hostwrdata(26);
  hostwrdata_10(25) <= hostwrdata(25);
  hostwrdata_10(24) <= hostwrdata(24);
  hostwrdata_10(23) <= hostwrdata(23);
  hostwrdata_10(22) <= hostwrdata(22);
  hostwrdata_10(21) <= hostwrdata(21);
  hostwrdata_10(20) <= hostwrdata(20);
  hostwrdata_10(19) <= hostwrdata(19);
  hostwrdata_10(18) <= hostwrdata(18);
  hostwrdata_10(17) <= hostwrdata(17);
  hostwrdata_10(16) <= hostwrdata(16);
  hostwrdata_10(15) <= hostwrdata(15);
  hostwrdata_10(14) <= hostwrdata(14);
  hostwrdata_10(13) <= hostwrdata(13);
  hostwrdata_10(12) <= hostwrdata(12);
  hostwrdata_10(11) <= hostwrdata(11);
  hostwrdata_10(10) <= hostwrdata(10);
  hostwrdata_10(9) <= hostwrdata(9);
  hostwrdata_10(8) <= hostwrdata(8);
  hostwrdata_10(7) <= hostwrdata(7);
  hostwrdata_10(6) <= hostwrdata(6);
  hostwrdata_10(5) <= hostwrdata(5);
  hostwrdata_10(4) <= hostwrdata(4);
  hostwrdata_10(3) <= hostwrdata(3);
  hostwrdata_10(2) <= hostwrdata(2);
  hostwrdata_10(1) <= hostwrdata(1);
  hostwrdata_10(0) <= hostwrdata(0);
  emacphytxd(7) <= emacphytxd_2(7);
  emacphytxd(6) <= emacphytxd_2(6);
  emacphytxd(5) <= emacphytxd_2(5);
  emacphytxd(4) <= emacphytxd_2(4);
  emacphytxd(3) <= emacphytxd_2(3);
  emacphytxd(2) <= emacphytxd_2(2);
  emacphytxd(1) <= emacphytxd_2(1);
  emacphytxd(0) <= emacphytxd_2(0);
  emacclientrxd(7) <= emacclientrxd_7(7);
  emacclientrxd(6) <= emacclientrxd_7(6);
  emacclientrxd(5) <= emacclientrxd_7(5);
  emacclientrxd(4) <= emacclientrxd_7(4);
  emacclientrxd(3) <= emacclientrxd_7(3);
  emacclientrxd(2) <= emacclientrxd_7(2);
  emacclientrxd(1) <= emacclientrxd_7(1);
  emacclientrxd(0) <= emacclientrxd_7(0);
  emacclienttxstatsvld <= NlwRenamedSig_OI_emacclienttxstatsvld;
  VCC_0 : VCC
    port map (
      P => NLW_VCC_P_UNCONNECTED
    );
  GND_1 : GND
    port map (
      G => N0
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1311_2816,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1311 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_131_2801,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift7_2815,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1311_2816
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift6_2814,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift7_2815
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift5_2813,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift6_2814
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift4_2812,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift5_2813
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift31_2811,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift4_2812
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift31 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift21_2810,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift31_2811
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift21 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift11_2809,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift21_2810
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift11_2809
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_311_2808,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_311 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_31_2799,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift3_2806,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_311_2808
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_1111_2807,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_11_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_1111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_111_2803,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift3_2806,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_1111_2807
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift2_2805,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift3_2806
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift1_2804,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift2_2805
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_shift1_2804
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_111 : FDE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_11_2802,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_111_2803
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => phyemactxenable,
      CLK => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_7_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_11_2802,
      Q15 => NLW_BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_11_Q15_UNCONNECTED
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_131 : FDE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13_2800,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_131_2801
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A2 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemactxenable,
      CLK => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13_2800,
      Q15 => NLW_BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13_Q15_UNCONNECTED
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_31 : FDE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_3_2798,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_31_2799
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => phyemactxenable,
      CLK => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_3_2798,
      Q15 => NLW_BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mshreg_JAM_DELAY_SHIFT_REG_3_Q15_UNCONNECTED
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n028416 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0284112 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n028421 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n028431 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n028441 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n028451 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n028461 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n028471 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n028481 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n028491 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0284101 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n02841111 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0284121 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0284131 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0284141 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0284151 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_G : LUT5
    generic map(
      INIT => X"54FF5454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(0),
      O => BU2_N490
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_F : LUT5
    generic map(
      INIT => X"54FF5454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => BU2_N266,
      O => BU2_N489
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set : MUXF7
    port map (
      I0 => BU2_N489,
      I1 => BU2_N490,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_2572
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_G : LUT5
    generic map(
      INIT => X"54FF5454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(1),
      O => BU2_N488
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_F : LUT5
    generic map(
      INIT => X"54FF5454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => BU2_N264,
      O => BU2_N487
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set : MUXF7
    port map (
      I0 => BU2_N487,
      I1 => BU2_N488,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_2571
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_G : LUT5
    generic map(
      INIT => X"54FF5454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(2),
      O => BU2_N486
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_F : LUT5
    generic map(
      INIT => X"54FF5454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => BU2_N262,
      O => BU2_N485
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set : MUXF7
    port map (
      I0 => BU2_N485,
      I1 => BU2_N486,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_2570
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_G : LUT5
    generic map(
      INIT => X"54FF5454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(3),
      O => BU2_N484
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_F : LUT5
    generic map(
      INIT => X"54FF5454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => BU2_N260,
      O => BU2_N483
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set : MUXF7
    port map (
      I0 => BU2_N483,
      I1 => BU2_N484,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_2569
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105_G : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(10),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(6),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(14),
      O => BU2_N482
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105_F : LUT5
    generic map(
      INIT => X"FB73D951"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT(4),
      O => BU2_N481
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105 : MUXF7
    port map (
      I0 => BU2_N481,
      I1 => BU2_N482,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011_G : LUT5
    generic map(
      INIT => X"FE76DC54"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(5),
      O => BU2_N480
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011_F : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(9),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(13),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_OP_INT(1),
      O => BU2_N479
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011 : MUXF7
    port map (
      I0 => BU2_N479,
      I1 => BU2_N480,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT162_G : LUT6
    generic map(
      INIT => X"1101010110000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(14),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(6),
      O => BU2_N478
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT162_F : LUT6
    generic map(
      INIT => X"0400040404000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(14),
      O => BU2_N477
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT162 : MUXF7
    port map (
      I0 => BU2_N477,
      I1 => BU2_N478,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT161
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1013_G : LUT6
    generic map(
      INIT => X"DFD58F80FFFFFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING10,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101_2401,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_N476
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1013_F : LUT6
    generic map(
      INIT => X"EFEA4F40FFFFFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107_2403,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => BU2_N475
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1013 : MUXF7
    port map (
      I0 => BU2_N475,
      I1 => BU2_N476,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT_RISING
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT52_G : LUT6
    generic map(
      INIT => X"1101010110000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(9),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(1),
      O => BU2_N474
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT52_F : LUT6
    generic map(
      INIT => X"0400040404000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(9),
      O => BU2_N473
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT52 : MUXF7
    port map (
      I0 => BU2_N473,
      I1 => BU2_N474,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT51
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT104_G : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(11),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(3),
      O => BU2_N472
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT104_F : LUT5
    generic map(
      INIT => X"88088000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(11),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(3),
      O => BU2_N471
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT104 : MUXF7
    port map (
      I0 => BU2_N471,
      I1 => BU2_N472,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT103
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In_G : LUT5
    generic map(
      INIT => X"5155FFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_2326,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_1_2364,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_Q,
      I4 => clientemactxenable,
      O => BU2_N470
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In_F : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_2326,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1281,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_623,
      I4 => clientemactxenable,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      O => BU2_N469
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In : MUXF7
    port map (
      I0 => BU2_N469,
      I1 => BU2_N470,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In_1282
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT33_G : LUT6
    generic map(
      INIT => X"DDA2DD8099A29980"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(40),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(24),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(8),
      O => BU2_N468
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT33_F : LUT6
    generic map(
      INIT => X"5499109954111011"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(16),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(32),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(0),
      O => BU2_N467
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT33 : MUXF7
    port map (
      I0 => BU2_N467,
      I1 => BU2_N468,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT32
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1281,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_inv1_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_1157,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv1_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_NO_3_1_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_RETRY(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_NO_2_1_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_RETRY(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_NO_1_1_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_RETRY(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_NO_0_1_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_RETRY(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_0_11_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT1_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_Mcount_COUNT_lut_0_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_Mcount_COUNT_lut(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut_0_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut_0_INV_0 : INV
    port map (
      I => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0_rstpot : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1433_2169,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0_rstpot_2771
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1_rstpot : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1433_2169,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1_rstpot_2770
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6_rstpot : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_GND_27_o_sub_7_OUT(6),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1433_2169,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6_rstpot_2766
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7_rstpot : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_GND_27_o_sub_7_OUT(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1433_2169,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7_rstpot_2765
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot : LUT4
    generic map(
      INIT => X"1504"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot_2769
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot : LUT5
    generic map(
      INIT => X"51154004"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_2768
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5_rstpot : LUT6
    generic map(
      INIT => X"5151511540404004"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5_rstpot_2767
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0 : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0_rstpot_2771,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1 : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1_rstpot_2770,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3 : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot_2769,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4 : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_2768,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5 : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5_rstpot_2767,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6 : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6_rstpot_2766,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7 : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7_rstpot_2765,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER12,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot_1285
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER11,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot_1287
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER10,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot_1289
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER9,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot_1291
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER8,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot_1293
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER7,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot_1295
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER6,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot_1297
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER5,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot_1299
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER4,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot_1301
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER3,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot_1303
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER2,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot_1305
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER1,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot_1307
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_dpot_1309
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot : LUT5
    generic map(
      INIT => X"000A002A"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_2326,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_2764
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set : LUT6
    generic map(
      INIT => X"5555FFFF10000000"
    )
    port map (
      I0 => NlwRenamedSig_OI_emacclienttxstatsvld,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => clientemactxenable,
      I5 => NlwRenamedSig_OI_emacclienttxstats_31_Q,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_2479
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_SW0 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_2314,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      O => BU2_N441
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_SW0 : LUT5
    generic map(
      INIT => X"EAEAEA00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_2165,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      O => BU2_N439
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_glue_set : LUT6
    generic map(
      INIT => X"02AA02AA03AA02AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_2145,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_249,
      I3 => clientemactxenable,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_252,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_glue_set_2514
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT4_SW1 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0314,
      O => BU2_N435
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT30_SW1 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(27),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => BU2_N427
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT30_SW1 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(27),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      O => BU2_N425
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT19_SW1 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28),
      O => BU2_N419
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT4_SW1 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0314,
      O => BU2_N415
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o1 : LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => hostaddr_9(9),
      I1 => hostaddr_9(7),
      I2 => hostaddr_9(8),
      I3 => hostaddr_9(6),
      I4 => hostmiimsel,
      I5 => hostopcode_8(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1 : LUT6
    generic map(
      INIT => X"5151511140404000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_2314,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_2623
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_glue_set_SW0 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      O => BU2_N397
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter_0_glue_set_SW0 : LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I3 => clientemacrxenable,
      O => BU2_N385
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_14_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_13_Q : LUT6
    generic map(
      INIT => X"1010101FDFD0DFDF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(13),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_12_Q : LUT6
    generic map(
      INIT => X"0D2F082A0D2F5D7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(6),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(12),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_11_Q : LUT6
    generic map(
      INIT => X"1010101FDFD0DFDF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(11),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(2),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_10_Q : LUT6
    generic map(
      INIT => X"0D2F082A0D2F5D7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(10),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_9_Q : LUT6
    generic map(
      INIT => X"05000533F5FFF533"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(9),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_8_Q : LUT5
    generic map(
      INIT => X"0D2F082A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(8),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_7_Q : LUT5
    generic map(
      INIT => X"1010DFD0"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_18_Q : LUT5
    generic map(
      INIT => X"F7A2F7F7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(18),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_glue_set : LUT4
    generic map(
      INIT => X"FA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_2165,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_glue_set_2520
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_glue_set : LUT5
    generic map(
      INIT => X"2A2AFA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_1013,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_2158,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_1011,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_glue_set_2512
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_glue_set : LUT4
    generic map(
      INIT => X"FA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_2133,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_glue_set_2511
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_glue_set : LUT4
    generic map(
      INIT => X"FA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_991,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_glue_set_2510
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_glue_set : LUT5
    generic map(
      INIT => X"2A2AFA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_992,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_2158,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_glue_set_2509
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT12 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N465,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT12_SW1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      O => BU2_N465
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot : LUT6
    generic map(
      INIT => X"222A222AE2EA222A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1922,
      I1 => clientemacrxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1977,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o11,
      I5 => BU2_N463,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_2598
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_SW1 : LUT5
    generic map(
      INIT => X"FFFFDDDF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pauseaddressmatch_1650,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_specialpauseaddressmatch_1550,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      O => BU2_N463
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set : LUT6
    generic map(
      INIT => X"44444444444444F4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1618_inv,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_2158,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_2536,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_2319,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      I5 => BU2_N461,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_2532
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_SW1 : LUT5
    generic map(
      INIT => X"FFFF8FFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_COMB,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      I3 => clientemactxenable,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_N461
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_glue_set : LUT6
    generic map(
      INIT => X"4444CCEC4444EEEE"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_2319,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I5 => BU2_N459,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_glue_set_2534
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_glue_set_SW1 : LUT6
    generic map(
      INIT => X"00000000EFFFFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_82_o,
      O => BU2_N459
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"0444444454444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_2462,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      I3 => clientemacrxenable,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I5 => BU2_N457,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_2634
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_SW1 : LUT5
    generic map(
      INIT => X"FFF8FFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => BU2_N240,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1987,
      O => BU2_N457
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_glue_set : LUT6
    generic map(
      INIT => X"EE2A2A2A2A2A2A2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_618,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I5 => BU2_N455,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_glue_set_2543
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_glue_set_SW1 : LUT6
    generic map(
      INIT => X"F0F0F0F0F4F0FCF0"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_2517,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      O => BU2_N455
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot : LUT6
    generic map(
      INIT => X"54CC04CC04CC04CC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_2445,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848,
      I3 => clientemacrxenable,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o1,
      I5 => BU2_N453,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_2597
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_SW0 : LUT6
    generic map(
      INIT => X"8241000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_1920,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_1963,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o12_2450,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o11_2449,
      O => BU2_N453
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set : LUT6
    generic map(
      INIT => X"2222222AEEEEEEEE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I5 => BU2_N451,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set_2530
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set_SW1 : LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_2162,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_2158,
      O => BU2_N451
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set : LUT6
    generic map(
      INIT => X"FFFFAAAA0002AAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I4 => clientemactxenable,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_LATE_COL_SAVED_AND_210_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_2524
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1 : LUT6
    generic map(
      INIT => X"0444044404445444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_2145,
      I5 => BU2_N447,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1_2625
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1_SW1 : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_359,
      O => BU2_N447
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set : LUT6
    generic map(
      INIT => X"BBBBBBBB00000800"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I1 => clientemacrxenable,
      I2 => BU2_N375,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I4 => BU2_N445,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_2556
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_SW1 : LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1728,
      O => BU2_N445
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1 : LUT6
    generic map(
      INIT => X"1111115100000040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_249,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1_2620
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_glue_set : LUT5
    generic map(
      INIT => X"EEEE222A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_glue_set_2518
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_rstpot : LUT5
    generic map(
      INIT => X"FFFF2E2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_2610,
      I1 => clientemactxenable,
      I2 => BU2_N401,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_rstpot_2609
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1 : LUT6
    generic map(
      INIT => X"4440550004005500"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_994,
      I4 => clientemactxenable,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_2610,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1_2618
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set : LUT6
    generic map(
      INIT => X"20F020F0AAF020F0"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I3 => clientemacrxenable,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1820,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1792,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_2558
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set : LUT4
    generic map(
      INIT => X"AC8C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_2264,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_2483
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT7_SW3 : LUT4
    generic map(
      INIT => X"9555"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      O => BU2_N399
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot : LUT5
    generic map(
      INIT => X"AAA2AEA2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot_2611
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set : LUT5
    generic map(
      INIT => X"11F010F0"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1771,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1770,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2555,
      I3 => clientemacrxenable,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1979,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_2554
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_glue_set : LUT5
    generic map(
      INIT => X"FFFF222A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_2326,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1374,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_glue_set_2526
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"1111115100000040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => clientemacrxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2013,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_349_o_2470,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1771,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_2637
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set : LUT6
    generic map(
      INIT => X"2AAA2AAAFFAA2AAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2456,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2021,
      I3 => clientemacrxenable,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set_2559
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_glue_set : LUT6
    generic map(
      INIT => X"F5A0FFA0FDA8FFA8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_2158,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I5 => BU2_N443,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_glue_set_2531
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_glue_set_SW0 : LUT6
    generic map(
      INIT => X"F5F0753000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_2297,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_2145,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING,
      O => BU2_N443
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set : LUT6
    generic map(
      INIT => X"FFCCFFCC55CC04CC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I3 => clientemactxenable,
      I4 => BU2_N441,
      I5 => BU2_N48,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_2542
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set : LUT6
    generic map(
      INIT => X"55CC04CC04CC04CC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      I3 => clientemactxenable,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I5 => BU2_N439,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_2538
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set : LUT6
    generic map(
      INIT => X"444444444444444E"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_1805,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_1811,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      I5 => BU2_N437,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_2557
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_SW1 : LUT4
    generic map(
      INIT => X"ABFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1815,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1801,
      O => BU2_N437
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT4 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N435,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_12_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT6 : LUT6
    generic map(
      INIT => X"C66C6CC66CC6C66C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(28),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      I5 => BU2_N433,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_14_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT6_SW1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0311,
      O => BU2_N433
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT23 : LUT6
    generic map(
      INIT => X"7DD7D77D28828228"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      I4 => BU2_N431,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT23_SW1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0294,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      O => BU2_N431
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT27 : LUT6
    generic map(
      INIT => X"7DD7D77D28828228"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(28),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      I4 => BU2_N429,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT27_SW1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0311,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      O => BU2_N429
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT30 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(29),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N427,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_7_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT30 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(29),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N425,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_7_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT27 : LUT6
    generic map(
      INIT => X"7DD7D77D28828228"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      I4 => BU2_N423,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT27_SW1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0311,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      O => BU2_N423
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT23 : LUT6
    generic map(
      INIT => X"7DD7D77D28828228"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      I4 => BU2_N421,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT23_SW1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0294,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => BU2_N421
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT19 : LUT6
    generic map(
      INIT => X"C66C6CC66CC6C66C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(18),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(27),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      I5 => BU2_N419,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_26_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT6 : LUT6
    generic map(
      INIT => X"C66C6CC66CC6C66C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      I5 => BU2_N417,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_14_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT6_SW1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0311,
      O => BU2_N417
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT4 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N415,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_12_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_FC_CE_1_INT_W_R_AND_590_o_1_1 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => hostaddr_9(8),
      I1 => hostmiimsel,
      I2 => hostopcode_8(1),
      I3 => hostaddr_9(6),
      I4 => hostaddr_9(9),
      I5 => hostaddr_9(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_FC_CE_1_INT_W_R_AND_590_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CE_1_INT_W_R_AND_589_o2 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostaddr_9(6),
      I1 => hostaddr_9(8),
      I2 => hostmiimsel,
      I3 => hostopcode_8(1),
      I4 => hostaddr_9(7),
      I5 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CE_1_INT_W_R_AND_589_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o_1_1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostaddr_9(8),
      I1 => hostaddr_9(7),
      I2 => hostmiimsel,
      I3 => hostopcode_8(1),
      I4 => hostaddr_9(6),
      I5 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_1_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_1917,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_2109,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_2111,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      O => emacclientrxstats(23)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT161 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostmiimsel,
      I1 => hostaddr_9(7),
      I2 => hostaddr_9(8),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(23),
      I5 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(23)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT151 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostmiimsel,
      I1 => hostaddr_9(7),
      I2 => hostaddr_9(8),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(22),
      I5 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(22)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT141 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostmiimsel,
      I1 => hostaddr_9(7),
      I2 => hostaddr_9(8),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(21),
      I5 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(21)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT131 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostmiimsel,
      I1 => hostaddr_9(7),
      I2 => hostaddr_9(8),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(20),
      I5 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(20)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT111 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostmiimsel,
      I1 => hostaddr_9(7),
      I2 => hostaddr_9(8),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(19),
      I5 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(19)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT101 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostmiimsel,
      I1 => hostaddr_9(7),
      I2 => hostaddr_9(8),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(18),
      I5 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT91 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostmiimsel,
      I1 => hostaddr_9(7),
      I2 => hostaddr_9(8),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(17),
      I5 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT81 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostmiimsel,
      I1 => hostaddr_9(7),
      I2 => hostaddr_9(8),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(16),
      I5 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT293 : LUT6
    generic map(
      INIT => X"7DD7D77D28828228"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT291_2418,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT29,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT293 : LUT6
    generic map(
      INIT => X"7DD7D77D28828228"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT291_2359,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT29,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_LATE_COL_SAVED_AND_210_o1 : LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_LATE_COL_SAVED_AND_210_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_glue_set : LUT6
    generic map(
      INIT => X"CECCCCCC44444444"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_1649,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_glue_set_2552
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In11 : LUT6
    generic map(
      INIT => X"FFFFDF0000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1167,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In11_2113,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In11_2263
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_16_Q : LUT5
    generic map(
      INIT => X"F7A2F7F7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(16),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_15_Q : LUT6
    generic map(
      INIT => X"1010101FDFD0DFDF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(15),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(6),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_14_Q : LUT6
    generic map(
      INIT => X"0D2F082A0D2F5D7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(8),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(14),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0210_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAA00088088"
    )
    port map (
      I0 => phyemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD_2233,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0210_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_4_GND_38_o_MUX_914_o11 : LUT6
    generic map(
      INIT => X"1230303030303030"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_1965,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_1953,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_1955,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_1957,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_GND_38_o_MUX_914_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_38_o_MUX_915_o12 : LUT5
    generic map(
      INIT => X"14444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_1953,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_1955,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_1957,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_GND_38_o_MUX_915_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT481 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(9),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(17),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_9_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT471 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(16),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_8_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT461 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(15),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_7_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT451 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT441 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT431 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT421 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_15_391,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_47_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT411 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_14_393,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_46_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT401 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_13_395,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_45_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT391 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_12_397,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_44_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT381 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_11_399,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_43_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT371 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_10_401,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_42_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT361 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_9_403,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_41_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT351 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_8_405,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_40_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT341 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT331 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_7_407,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(47),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_39_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT321 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_6_409,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(46),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_38_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT311 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_5_411,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(45),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_37_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT301 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_4_413,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(44),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_36_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT291 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_3_415,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(43),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_35_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT281 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_2_417,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(42),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_34_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT271 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_1_419,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(41),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_33_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT261 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_0_421,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(40),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_32_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT251 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(31),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(39),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_31_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT241 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(30),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(38),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_30_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT231 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT221 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(29),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(37),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_29_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT211 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(28),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(36),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_28_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT201 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(27),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(35),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_27_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT191 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(26),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(34),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_26_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT181 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(33),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_25_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT171 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(24),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(32),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_24_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT161 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(23),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(31),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_23_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT151 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(22),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(30),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_22_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT141 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(21),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(29),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_21_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT131 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(20),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(28),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_20_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT121 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT111 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(19),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(27),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_19_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT101 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(18),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(26),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_18_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT91 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(17),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(25),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_17_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT81 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(16),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(24),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_16_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT71 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(15),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(23),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_15_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT61 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(14),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(22),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_14_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT51 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(13),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(21),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_13_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT49 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(12),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(20),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_12_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT310 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(11),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(19),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_11_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT210 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(10),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(18),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_10_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mmux_GND_46_o_rx_pause_addr_47_mux_11_OUT110 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter_xor_1_11 : LUT5
    generic map(
      INIT => X"60006666"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter_xor_2_11 : LUT6
    generic map(
      INIT => X"7800000078787878"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT81 : LUT5
    generic map(
      INIT => X"88888D88"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT71 : LUT5
    generic map(
      INIT => X"88888D88"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT61 : LUT5
    generic map(
      INIT => X"88888D88"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT51 : LUT5
    generic map(
      INIT => X"88888D88"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(27),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_27_o_DATA_REG_1_7_mux_77_OUT81 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_7_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_27_o_DATA_REG_1_7_mux_77_OUT71 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_27_o_DATA_REG_1_7_mux_77_OUT61 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_27_o_DATA_REG_1_7_mux_77_OUT51 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_27_o_DATA_REG_1_7_mux_77_OUT41 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_27_o_DATA_REG_1_7_mux_77_OUT31 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_27_o_DATA_REG_1_7_mux_77_OUT21 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_27_o_DATA_REG_1_7_mux_77_OUT11 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT41 : LUT5
    generic map(
      INIT => X"EEFE4454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT31 : LUT5
    generic map(
      INIT => X"EEFE4454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(29),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT21 : LUT5
    generic map(
      INIT => X"EEFE4454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT11 : LUT5
    generic map(
      INIT => X"EEFE4454"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_8_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFF77F77FFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1167,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_359,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_8_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_Mmux_RX_DV_REG2_GND_40_o_MUX_1052_o11 : LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1378,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1404,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1385,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_GND_40_o_MUX_1052_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_15_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_10_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(10),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0205_inv1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0205_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => clientemactxenable,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter_val1 : LUT5
    generic map(
      INIT => X"FFFF2000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I3 => clientemacrxenable,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter_val
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable251 : LUT5
    generic map(
      INIT => X"FFFF0010"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val1 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_242_o_inv1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_242_o_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_13 : LUT6
    generic map(
      INIT => X"0770707070707070"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o6,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61_2367,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(1),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_2369,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot_2580
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT122 : LUT6
    generic map(
      INIT => X"0400040404000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT121_2259
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT142 : LUT6
    generic map(
      INIT => X"0400040404000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT141_2256
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT72 : LUT6
    generic map(
      INIT => X"0400040404000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT71_2253
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_0_11 : LUT6
    generic map(
      INIT => X"5555555155555555"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      I2 => BU2_N258,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_2050,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2049,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_0_11 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61_2367,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o6,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"07707070"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o6,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61_2367,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_1_11 : LUT4
    generic map(
      INIT => X"0770"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o6,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61_2367,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL_11_1 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_2335,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_2336,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0395_inv1 : LUT5
    generic map(
      INIT => X"AA808080"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0395_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_GND_27_o_MUX_422_o1 : LUT5
    generic map(
      INIT => X"1000FFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_GND_27_o_MUX_422_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n01861 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => phyemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2052,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2061,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0186
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In12 : LUT5
    generic map(
      INIT => X"FFFFAA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1167,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In13_2266
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_13_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_14_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_13_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_9_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(9),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_12_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_13_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_12_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_8_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_11_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_12_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_7_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_10_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_11_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_10_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_6_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_9_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_10_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_5_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_8_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_9_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_4_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_7_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_8_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_3_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_6_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_7_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_2_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_5_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_6_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_1_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD1 : LUT6
    generic map(
      INIT => X"0C00040008000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_2050,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2049,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2060,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2061,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_4_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_4_Q : LUT4
    generic map(
      INIT => X"15D5"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_5_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_0_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_3_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_4_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_2_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_3_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_1_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_2_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_1_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_0_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_1_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_0_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_12_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_14_Q : LUT4
    generic map(
      INIT => X"2AEA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_11_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_17_Q : LUT6
    generic map(
      INIT => X"FFFBFFFB5551FFFB"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(17),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_10_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_9_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_11_Q : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_8_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_7_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_9_Q : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_6_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_8_Q : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_5_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_7_Q : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_4_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_6_Q : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_3_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_5_Q : LUT4
    generic map(
      INIT => X"2AEA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_2_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_1_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_3_Q : LUT4
    generic map(
      INIT => X"2AEA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_0_Q : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_2_Q : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_6_Q : LUT5
    generic map(
      INIT => X"0D2F082A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_5_Q : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_4_Q : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst : LUT6
    generic map(
      INIT => X"AAAAFFAAAAAA8AAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      I2 => BU2_N413,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_2549
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_2547,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_2201,
      O => BU2_N413
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13925 : LUT6
    generic map(
      INIT => X"0000000020000400"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_1157,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I5 => BU2_N411,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1392
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13925_SW0 : LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1215,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13921_2332,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13924_2333,
      O => BU2_N411
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set : LUT6
    generic map(
      INIT => X"EEEE4E44E4EE4444"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_INT_TX_STATUS_VALID_MUX_503_o,
      I5 => BU2_N409,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_2503
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_SW0 : LUT4
    generic map(
      INIT => X"FEF2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_INT_TX_STATUS_VALID_MUX_503_o,
      O => BU2_N409
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set : LUT6
    generic map(
      INIT => X"444444444444444E"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I5 => BU2_N407,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set_2525
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set_SW0 : LUT6
    generic map(
      INIT => X"CECFCECFCECFCFCF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      I5 => BU2_N347,
      O => BU2_N407
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_glue_set : LUT6
    generic map(
      INIT => X"CC88FCF8CCCCFCFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_1405,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1379,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1404,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1385,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1378,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_2191,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_glue_set_2545
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_2174,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_Q,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_256_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot_2575
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_ce_2711,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_2541
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"1511111104000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => clientemacrxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2013,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_349_o_2470,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1770,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_2636
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_609_o5 : LUT6
    generic map(
      INIT => X"FFFFFFFF7DBEFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(27),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => BU2_N349,
      I5 => BU2_N283,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_609_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce : LUT6
    generic map(
      INIT => X"FFAAFF88FF8AFF88"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_2116,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I4 => BU2_N276,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce_2646
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RX_ER13 : LUT6
    generic map(
      INIT => X"FFFEBBBA55541110"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG2_1399,
      I3 => BU2_N405,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_1405,
      I5 => phyemacrxer,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RX_ER
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RX_ER13_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFF8888F888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG4_1382,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1378,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1385,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2_1401,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG3_1381,
      O => BU2_N405
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n01563 : LUT6
    generic map(
      INIT => X"0000002020202020"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_2115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_327,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_379,
      I5 => BU2_N403,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n01563_SW0 : LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => BU2_N403
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_rstpot_SW0 : LUT5
    generic map(
      INIT => X"FF202020"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_2508,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      O => BU2_N401
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT7 : LUT6
    generic map(
      INIT => X"4000404051005151"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT411,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I5 => BU2_N399,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_glue_set : LUT6
    generic map(
      INIT => X"8AFA8A8A8A8A8A8A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_2162,
      I1 => BU2_N397,
      I2 => clientemactxenable,
      I3 => BU2_N60,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_glue_set_2533
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set : LUT6
    generic map(
      INIT => X"222222222222222F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_993,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1727_inv,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(10),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(11),
      I5 => BU2_N389,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set_2506
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set_SW0 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(12),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14261_2344,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14262_2345,
      O => BU2_N389
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter_0_glue_set : LUT6
    generic map(
      INIT => X"31117555CCCCDDDD"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I4 => BU2_N385,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0102_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter_0_glue_set_2550
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_31_rstpot : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostaddr_9(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      I2 => hostaddr_9(6),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONFIG_RD_WR,
      I4 => hostwrdata_10(31),
      I5 => hostaddr_9(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_31_rstpot_2606
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_31_rstpot : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => hostaddr_9(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      I2 => hostaddr_9(8),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONFIG_RD_WR,
      I4 => hostwrdata_10(31),
      I5 => hostaddr_9(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_31_rstpot_2605
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_rstpot : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1378,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2_1401,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1385,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_rstpot_2604
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_623,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot_2576
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_glue_set : LUT6
    generic map(
      INIT => X"F7D5A280FFFFA280"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_2297,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_glue_set_2521
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00881_SW0 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I4 => clientemacrxenable,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => BU2_N351
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set : LUT6
    generic map(
      INIT => X"F444444444444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0202_inv,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_2115,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_2613,
      I3 => clientemacpausereq,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In11_2113,
      I5 => clientemactxenable,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_2482
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_2375,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot_2593
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_2376,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot_2592
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_2374,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot_2591
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_2373,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot_2590
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_2372,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot_2589
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_2371,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot_2588
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_2396,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(9),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot_2587
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_2398,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot_2586
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_2397,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot_2585
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_2395,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(10),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot_2584
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_2393,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(11),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot_2583
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_2391,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(12),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot_2582
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_2389,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(13),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot_2581
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_2383,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(14),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot_2579
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_2378,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0284(15),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot_2578
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set : LUT6
    generic map(
      INIT => X"AAA8FFFFAAA8AAA8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14102,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1704_inv,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_1011,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set_2513
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_ce : LUT6
    generic map(
      INIT => X"222222222222222A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_ce_2711
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_ce : LUT6
    generic map(
      INIT => X"222222222222222A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_ce_2529
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot1 : LUT6
    generic map(
      INIT => X"0051515100404040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0084_inv1,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_2116,
      I4 => BU2_N381,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_593,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot1_2615
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot1_SW0 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      O => BU2_N381
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot : LUT6
    generic map(
      INIT => X"AAEAAA2AAA2AAA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_2201,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(6),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_RD_DATA291,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot_2594
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_glue_set : LUT6
    generic map(
      INIT => X"F444444444444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_STATE_VAR_AND_603_o,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_2547,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_RD_DATA291,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(6),
      I4 => hostmiimsel,
      I5 => hostreq,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_glue_set_2546
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o6,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61_2367,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot_2577
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      O => BU2_N375
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set : LUT6
    generic map(
      INIT => X"10111011FFFF1011"
    )
    port map (
      I0 => BU2_N373,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1602_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set_2540
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I1 => clientemactxenable,
      O => BU2_N373
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set : LUT6
    generic map(
      INIT => X"2A082A08FFFF2A08"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I2 => BU2_N371,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13501,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1614_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_2537
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_SW0 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      O => BU2_N371
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set : LUT6
    generic map(
      INIT => X"88A888A8FFFF88A8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13541_2299,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I3 => BU2_N369,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_2536,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1618_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set_2535
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_2165,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      O => BU2_N369
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot : LUT6
    generic map(
      INIT => X"222FAAAA2220AAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1950,
      I1 => BU2_N230,
      I2 => BU2_N363,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      I4 => clientemacrxenable,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_2601
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_SW0 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2212,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      O => BU2_N363
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot : LUT5
    generic map(
      INIT => X"FEBA5410"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_2_1,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_2608
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => clientemacrxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2013,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1772,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_2638
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => clientemacrxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2026,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2444,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1750,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_2635
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => clientemacrxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2_1730,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2212,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_2630
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_rstpot1 : LUT5
    generic map(
      INIT => X"45054000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2555,
      I2 => clientemacrxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1771,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_rstpot1_2629
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_rstpot1 : LUT5
    generic map(
      INIT => X"45054000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2555,
      I2 => clientemacrxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1770,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_rstpot1_2627
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_2_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => clientemacrxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_2015,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ALIGNMENT_ERR_REG_1774,
      I4 => NlwRenamedSig_OI_emacclientrxstats_2_Q,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_2_rstpot1_2626
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1_2622
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1_2621
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => clientemacrxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_SYNC,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_HALF_DUPLEX_SYNC,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_2109,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_2614
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_SYNC,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_HALF_DUPLEX_SYNC,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_2613,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_2612
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1 : LUT6
    generic map(
      INIT => X"0454044404440444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1751,
      I2 => clientemacrxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_2214,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_2633
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_rstpot1 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => clientemacrxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_253,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1979,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_rstpot1_2628
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1 : LUT5
    generic map(
      INIT => X"45054000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_OF_ADDRESS_DEST_ADDRESS_FIELD_OR_289_o,
      I2 => clientemacrxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2211,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_2631
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1 : LUT5
    generic map(
      INIT => X"45054000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_2318,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1_2624
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_971,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST,
      I4 => NlwRenamedSig_OI_emacclienttxstats_2_Q,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_2617
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1 : LUT5
    generic map(
      INIT => X"45054000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_2486,
      I4 => NlwRenamedSig_OI_emacclienttxstats_30_Q,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_2616
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_glue_set : LUT6
    generic map(
      INIT => X"4444F44444444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1602_inv,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I5 => clientemactxenable,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_glue_set_2539
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_glue_set : LUT6
    generic map(
      INIT => X"F444444444444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1758_inv,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_2310,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I5 => clientemactxenable,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_glue_set_2504
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_glue_set_G : LUT6
    generic map(
      INIT => X"00202020FAFAFAFA"
    )
    port map (
      I0 => NlwRenamedSig_OI_hostmiimrdy,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_2547,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I3 => hostmiimsel,
      I4 => hostreq,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_2197,
      O => BU2_N362
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_glue_set_F : LUT4
    generic map(
      INIT => X"54D4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_2197,
      I1 => NlwRenamedSig_OI_hostmiimrdy,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_2547,
      O => BU2_N361
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_glue_set : MUXF7
    port map (
      I0 => BU2_N361,
      I1 => BU2_N362,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_INT_MIIM_ENABLE,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_glue_set_2548
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT195_G : LUT6
    generic map(
      INIT => X"BB33BA30AB03AA00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_Mux_26_o13,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT192_2271,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT191_2270,
      O => BU2_N360
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT195_F : LUT6
    generic map(
      INIT => X"BB33B8308B038800"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(15),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_Mux_26_o13,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT192_2271,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT191_2270,
      O => BU2_N359
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT195 : MUXF7
    port map (
      I0 => BU2_N359,
      I1 => BU2_N360,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_7_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set : LUT6
    generic map(
      INIT => X"02AAFFFF02AA02AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_2111,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I3 => clientemacrxenable,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0081_bdd4,
      I5 => BU2_N357,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_2481
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811_SW1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I1 => BU2_N14,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => BU2_N357
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set : LUT6
    generic map(
      INIT => X"4E4E4C4C4E4E4C4E"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I3 => BU2_N355,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_82_o,
      I5 => BU2_N52,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set_2522
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1386_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_2536,
      O => BU2_N355
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set : LUT6
    generic map(
      INIT => X"FFFF0003FFFFAAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_2304,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1428,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set_2505
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_111 : LUT5
    generic map(
      INIT => X"00808080"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o6,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61_2367,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_11
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set : LUT6
    generic map(
      INIT => X"11101010F1F0F0F0"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_2110,
      I3 => BU2_N351,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0081_bdd4,
      I5 => clientemacrxenable,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_2480
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_4_11 : LUT6
    generic map(
      INIT => X"7F552A2A2A002A2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o6,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61_2367,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_12,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_11,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_0_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_3_Q : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_2_Q : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_1_Q : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_0_Q : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_0_11 : LUT5
    generic map(
      INIT => X"5410FFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2052,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2061,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2060,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_1_11 : LUT6
    generic map(
      INIT => X"FFFF54105410FFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2052,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2061,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2060,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID1 : LUT5
    generic map(
      INIT => X"20202000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_2314,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_2315,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n141021 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_252,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_249,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14102
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1680_inv1 : LUT5
    generic map(
      INIT => X"AAAA8880"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_2314,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1215,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1680_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1694_inv1 : LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1694_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0202_inv1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0202_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_33_o_mux_9_OUT61_SW0 : LUT5
    generic map(
      INIT => X"37BF3333"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      O => BU2_N289
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_33_o_mux_9_OUT71_SW0 : LUT5
    generic map(
      INIT => X"37BF3333"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      O => BU2_N287
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_33_o_mux_9_OUT81_SW0 : LUT5
    generic map(
      INIT => X"37BF3333"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      O => BU2_N285
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_609_o3_SW1 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(29),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(28),
      O => BU2_N349
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13782_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      O => BU2_N347
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF2220AAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_2154,
      I1 => BU2_N343,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      I4 => clientemactxenable,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1382,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set_2523
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1662_inv1_SW0 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      O => BU2_N343
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT11 : LUT4
    generic map(
      INIT => X"FF2F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT31 : LUT6
    generic map(
      INIT => X"000D0D000D000D00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT51 : LUT6
    generic map(
      INIT => X"0D00000D0D000D00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT411,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT41 : LUT5
    generic map(
      INIT => X"0D00000D"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT411,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT21 : LUT5
    generic map(
      INIT => X"000D0D00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT81 : LUT6
    generic map(
      INIT => X"00202020002F2F2F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT81_2222,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I3 => BU2_N341,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I5 => BU2_N334,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_7_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT81_SW2 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_N210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      O => BU2_N341
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => clientemacrxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_2214,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_2632
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1 : LUT5
    generic map(
      INIT => X"00E40044"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2225,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_609_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_2639
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut_7_Q : LUT4
    generic map(
      INIT => X"F533"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_glue_rst : LUT6
    generic map(
      INIT => X"FFFFCCCCFF5FCC4C"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1586_inv,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_50_o_2317,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_glue_rst_2544
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_rstpot : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1379,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_2191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_rstpot_2603
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot : LUT6
    generic map(
      INIT => X"55D5555500800000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0395_inv,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1977,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o12,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1946,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_2600
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_0_glue_set : LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv_2472,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0186,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_0_glue_set_2563
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_1_glue_set : LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv_2472,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT1,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0186,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_1_glue_set_2562
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_2_glue_set : LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv_2472,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT2,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0186,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_2_glue_set_2561
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_3_glue_set : LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv_2472,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT3,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0186,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_3_glue_set_2560
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set_2502
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set_2501
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set_2500
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set_2499
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set_2498
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set_2497
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set_2496
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set_2495
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set_2494
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set_2493
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set_2492
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set_2491
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set_2490
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set_2489
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcast_match_glue_set : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcast_match_1647,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0093_inv_2411,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0072_2406,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcast_match_glue_set_2551
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1680_inv,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1392,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_2519
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1329,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1694_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst_2515
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_INV_178_o1 : LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1198,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_INV_178_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot : LUT6
    generic map(
      INIT => X"22F2AAAA2202AAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2469,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv2_2458,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      I4 => clientemacrxenable,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_2595,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot_2602
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set : LUT5
    generic map(
      INIT => X"5500FF08"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_594,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_329,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_2116,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_2484
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13781_SW2_F : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      O => BU2_N339
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13781_SW2 : MUXF7
    port map (
      I0 => BU2_N339,
      I1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      O => BU2_N279
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R2_232,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R3_2104
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R3_PWR_16_o_MUX_15_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R2_229,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R3_2102
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R3_PWR_16_o_MUX_15_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_226,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_2100
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_PWR_16_o_MUX_15_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT81_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT411,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      O => BU2_N334
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_FORCE_QUIET11 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I5 => BU2_N331,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM1_SW0 : LUT5
    generic map(
      INIT => X"010101AB"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_11_Q,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_7_Q,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_5_Q,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_3_Q,
      O => BU2_N331
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT9 : LUT6
    generic map(
      INIT => X"05000100AFAA2322"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT411,
      I3 => BU2_N317,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      I5 => BU2_N248,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_8_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT9_SW1 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      O => BU2_N317
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT102 : LUT6
    generic map(
      INIT => X"00040000AAAE0000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT411,
      I3 => BU2_N314,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT101,
      I5 => BU2_N315,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_9_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT102_SW1 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT81_2222,
      O => BU2_N315
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT102_SW0 : LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      O => BU2_N314
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv3 : LUT5
    generic map(
      INIT => X"FAFAF0F8"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv2_2460,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut_3_Q : LUT6
    generic map(
      INIT => X"FF00FF00FF54AB00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I3 => BU2_N311,
      I4 => BU2_N312,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv1_SW9 : LUT6
    generic map(
      INIT => X"FF550F5533553355"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      O => BU2_N312
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv1_SW8 : LUT4
    generic map(
      INIT => X"F355"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      O => BU2_N311
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut_6_Q : LUT6
    generic map(
      INIT => X"FF55FF55FF55F353"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I4 => BU2_N305,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut_5_Q : LUT6
    generic map(
      INIT => X"FF55FF55FF55F353"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I4 => BU2_N305,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut_4_Q : LUT6
    generic map(
      INIT => X"FF55FF55FF55F353"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I4 => BU2_N305,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv1_SW5 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      O => BU2_N305
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1646_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAA220A0000"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_359,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_110_o1,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_82_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1646_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut_2_Q : LUT6
    generic map(
      INIT => X"FF00FF00FF54AB00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I3 => BU2_N302,
      I4 => BU2_N303,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv1_SW4 : LUT6
    generic map(
      INIT => X"FF550F5533553355"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      O => BU2_N303
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv1_SW3 : LUT4
    generic map(
      INIT => X"F355"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      O => BU2_N302
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut_1_Q : LUT6
    generic map(
      INIT => X"FF00FF00FF54AB00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I3 => BU2_N299,
      I4 => BU2_N300,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv1_SW2 : LUT6
    generic map(
      INIT => X"FF55F05533553355"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      O => BU2_N300
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv1_SW1 : LUT4
    generic map(
      INIT => X"FC55"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      O => BU2_N299
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut_0_Q : LUT6
    generic map(
      INIT => X"0F550F550F553333"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I4 => BU2_N297,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv1_SW0 : LUT4
    generic map(
      INIT => X"EEEF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      O => BU2_N297
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_27_o_MUX_567_o1 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_1165,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1167,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_359,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_27_o_MUX_567_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv2 : LUT6
    generic map(
      INIT => X"8888888880888888"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv2_2312
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_STATUS_VALID_INT_TX_STATUS_VALID_MUX_503_o11 : LUT6
    generic map(
      INIT => X"0800080800000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_2315,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_2314,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_MIFG_OR_232_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_INT_TX_STATUS_VALID_MUX_503_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_33_o_mux_9_OUT51 : LUT6
    generic map(
      INIT => X"FFFFFFFF88880008"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_3_Q,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_5_Q,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_355_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_7_GND_33_o_mux_9_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set : LUT6
    generic map(
      INIT => X"0000FF000000FFE4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG2_2059,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2058,
      I3 => BU2_N291,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set_2573
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set_SW0 : LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      O => BU2_N291
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set : LUT6
    generic map(
      INIT => X"1B001B001B00BBAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I4 => BU2_N289,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set_2566
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set : LUT6
    generic map(
      INIT => X"1B001B001B00BBAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I4 => BU2_N287,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set_2565
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set : LUT6
    generic map(
      INIT => X"1B001B001B00BBAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I4 => BU2_N285,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set_2564
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_609_o3_SW0 : LUT6
    generic map(
      INIT => X"7FDFBFEFF7FDFBFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => BU2_N283
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n008144 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n008141,
      I5 => BU2_N281,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0081_bdd4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n008144_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(3),
      O => BU2_N281
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set : LUT5
    generic map(
      INIT => X"BA2A3A2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_2486,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_2488,
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_2485
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_glue_set : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_2488,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_glue_set_2487
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_glue_set : LUT6
    generic map(
      INIT => X"0A00CECC0000CCCC"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_1549,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_n0018_inv,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_glue_set_2553
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set : LUT5
    generic map(
      INIT => X"FF00FF8C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set_2574
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_glue_set : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_2517,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_GND_27_o_MUX_422_o,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1398,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_glue_set_2516
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_glue_rst : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1335,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1737_inv_2309,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_2508,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_27_o_MUX_567_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_glue_rst_2507
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_2315,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1317,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1646_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_2527
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1785_inv11 : LUT6
    generic map(
      INIT => X"A2A0A2A0A2A080A0"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_N42,
      I2 => BU2_N278,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      I5 => BU2_N279,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1785_inv1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13781_SW1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      O => BU2_N278
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_END_OF_TX1 : LUT6
    generic map(
      INIT => X"4040400000400000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1167,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_359,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0198_inv2_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_593,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_2115,
      O => BU2_N276
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1 : LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_2517,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1785_inv1,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1_2619
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_2280,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce_2646,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_2607
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv1 : LUT5
    generic map(
      INIT => X"FFFFFFAB"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_n0018_inv1 : LUT6
    generic map(
      INIT => X"28AAAAAAAAAAAAAA"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(7),
      I3 => BU2_N274,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb8,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb81_2413,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_n0018_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb83_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(0),
      O => BU2_N274
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1586_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAA80808880"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_N272,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING,
      I5 => BU2_N50,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1586_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_50_o_SW1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_2315,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_2314,
      O => BU2_N272
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_388_o1 : LUT6
    generic map(
      INIT => X"4044404440444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1854,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I4 => BU2_N270,
      I5 => BU2_N212,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_388_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_SW0 : LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      O => BU2_N270
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_851_o13 : LUT6
    generic map(
      INIT => X"FFD0FFD0FFD0FFF0"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1801,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1815,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_851_o11_2439,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_851_o1,
      I4 => BU2_N212,
      I5 => BU2_N268,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_851_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_851_o13_SW0 : LUT5
    generic map(
      INIT => X"FF7EFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      O => BU2_N268
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_50_o_SW0 : LUT6
    generic map(
      INIT => X"77005F0000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_618,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_359,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      O => BU2_N50
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_2639,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2225
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_2638,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1772
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_2637,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1771
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_2636,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1770
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_2635,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1750
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_2634,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_2462
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_2633,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1751
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_2632,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_2214
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_2631,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2211
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_2630,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2212
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_rstpot1_2629,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_rstpot1_2628,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_253
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_rstpot1_2627,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_2 : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_2_rstpot1_2626,
      Q => NlwRenamedSig_OI_emacclientrxstats_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1_2625,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1_2624,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_2318
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_2623,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_2314
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1_2622,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1_2621,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1_2620,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_249
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1_2619,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1_2618,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_994
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2 : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_2617,
      Q => NlwRenamedSig_OI_emacclienttxstats_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_2616,
      Q => NlwRenamedSig_OI_emacclienttxstats_30_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot1_2615,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_593
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_2614,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_2109
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_2612,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_2613
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot_2611,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2 : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_rstpot_2609,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_2610
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_2608,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_2607,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_31_rstpot_2606,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_31_2107
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_31_rstpot_2605,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_31_2106
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1 : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_rstpot_2604,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_1398
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1 : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_rstpot_2603,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_1400
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100 : FD
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT,
      Q => speedis10100
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot_2602,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2469
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_2601,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1950
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_2600,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1946
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET : FDS
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_2599,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2444
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0409_inv,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2444,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_GND_38_o_MUX_962_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_2599
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_2598,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1922
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_2597,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_2445
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD : FDS
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot_2596,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_2595
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0249_inv_2433,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_2595,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_in,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot_2596
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot_2594,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_2201
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot_2593,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_2375
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot_2592,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_2376
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot_2591,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_2374
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot_2590,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_2373
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot_2589,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_2372
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot_2588,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_2371
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot_2587,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_2396
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot_2586,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_2398
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot_2585,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_2397
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot_2584,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_2395
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot_2583,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_2393
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot_2582,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_2391
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot_2581,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_2389
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot_2580,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_2369
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot_2579,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_2383
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot_2578,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_2378
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot_2577,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot_2576,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot_2575,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_2174
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt_671
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_627
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_695
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_692
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_689
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_686
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_683
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_680
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_677
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_674
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_666
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_663
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_660
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_657
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_654
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_651
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_648
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_645
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_642
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_639
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_636
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_633
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_630
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set_2574,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_1162
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set_2573,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_1160
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_2572,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_2571,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_2570,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_2569,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set : LUT5
    generic map(
      INIT => X"FFFF082A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_7_GND_33_o_mux_9_OUT_4_Q,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set_2567
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set_2567,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set_2566,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set_2565,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set_2564,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_0 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_0_glue_set_2563,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_1 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_1_glue_set_2562,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_2 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_2_glue_set_2561,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_3 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_3_glue_set_2560,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set_2559,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2456
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_2558,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_2557,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_2556,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_2554,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2555
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_glue_set_2553,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_1549
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_glue_set_2552,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_1649
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcast_match : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcast_match_glue_set_2551,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcast_match_1647
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter_0 : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter_0_glue_set_2550,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT : FDS
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_2549,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_glue_set_2548,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => NlwRenamedSig_OI_hostmiimrdy
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_2197
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_glue_set_2546,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_2547
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_glue_set_2545,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1379
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL : FDS
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_glue_rst_2544,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_glue_set_2543,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_2542,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_2541,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set_2540,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_glue_set_2539,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_2538,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_2537,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set_2535,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_2536
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_glue_set_2534,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_2319
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_glue_set_2533,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_2162
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_2532,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_2158
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_glue_set_2531,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set_2530,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_ce_2529,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1368,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set_2528
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set_2528,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE : FDS
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_2527,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_2315
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_glue_set_2526,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_2326
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set_2525,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_2524,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set_2523,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_2154
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set_2522,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_glue_set_2521,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_2297
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_glue_set_2520,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_2165
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_2519,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_glue_set_2518,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_glue_set_2516,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_2517
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START : FDS
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst_2515,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_glue_set_2514,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_2145
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set_2513,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_1011
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_glue_set_2512,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_1013
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_glue_set_2511,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_2133
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_glue_set_2510,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_991
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_glue_set_2509,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_992
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET : FDS
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_glue_rst_2507,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_2508
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set_2506,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_993
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set_2505,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_2304
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_glue_set_2504,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_2310
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_2503,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set_2502,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set_2501,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set_2500,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set_2499,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set_2498,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set_2497,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set_2496,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set_2495,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set_2494,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set_2493,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set_2492,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set_2491,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set_2490,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set_2489,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_glue_set_2487,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_2488
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_2485,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_2486
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_2484,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_2116
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_2483,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_2264
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_2482,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_2115
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_2481,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_2111
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_2480,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_2110
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_2479,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => NlwRenamedSig_OI_emacclienttxstats_31_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_33_o_mux_9_OUT1_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL_2057,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(4),
      O => BU2_N266
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_33_o_mux_9_OUT2_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL_2057,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(5),
      O => BU2_N264
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_33_o_mux_9_OUT3_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL_2057,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(6),
      O => BU2_N262
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_33_o_mux_9_OUT4_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL_2057,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(7),
      O => BU2_N260
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD : LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_2050,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2049,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN,
      I4 => BU2_N258,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD_2233
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD_SW0 : LUT5
    generic map(
      INIT => X"1B5FBBFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG2_2059,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2058,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      O => BU2_N258
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o : LUT6
    generic map(
      INIT => X"0000000001000101"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2052,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN,
      I5 => BU2_N256,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_SW0 : LUT5
    generic map(
      INIT => X"FFFF0001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      O => BU2_N256
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv : LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAA8A8"
    )
    port map (
      I0 => phyemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2052,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN,
      I5 => BU2_N254,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv_2472
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      O => BU2_N254
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_349_o : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2018,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2225,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2469,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2011,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2026,
      I5 => BU2_N252,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_349_o_2470
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_349_o_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2028,
      O => BU2_N252
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_343_o : LUT6
    generic map(
      INIT => X"FFFFFFFFAEFFAEAE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2018,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_1807,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I4 => BU2_N250,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2225,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_343_o_2016
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_343_o_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1802,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1792,
      O => BU2_N250
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o3 : LUT5
    generic map(
      INIT => X"11111000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1819,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o1_2465,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o2_2466,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2011,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o2 : LUT4
    generic map(
      INIT => X"1101"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_1971,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1752,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_1957,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o2_2466
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o1 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_1967,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_1969,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_1920,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_1963,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o21,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o1_2465
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o3 : LUT6
    generic map(
      INIT => X"FFA8FFA8FFFFFFA8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2212,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o2_2464,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o1_2463,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2026,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2028,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o2 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_2462,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2444,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1816,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_2445,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o2_2464
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o1 : LUT6
    generic map(
      INIT => X"00B000B0BBBB00B0"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2028,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2030,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_1754,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1818,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_2462,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1816,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o1_2463
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT9_SW0 : LUT3
    generic map(
      INIT => X"CE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT81_2222,
      O => BU2_N248
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv2 : LUT6
    generic map(
      INIT => X"03F303F301510000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2456,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1815,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv1_2459,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv2_2460
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2211,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv1_2459
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv2 : LUT6
    generic map(
      INIT => X"BBB33B3388800800"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2021,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1815,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG_9_Q,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG_6_Q,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv1_2457,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv2_2458
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv1 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2456,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1815,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv1_2457
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_TYPE_PACKET_GND_38_o_MUX_962_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I5 => BU2_N244,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_GND_38_o_MUX_962_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_TYPE_PACKET_GND_38_o_MUX_962_o1_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      O => BU2_N244
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_46_o_AND_460_o_0_Q : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o11,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => BU2_N242,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_46_o_AND_460_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_46_o_AND_460_o_0_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_1821,
      O => BU2_N242
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable1_SW0 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      O => BU2_N240
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o1 : LUT6
    generic map(
      INIT => X"020202FF000000FF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I4 => BU2_N238,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o12,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_38_o_MUX_984_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o1_SW0 : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      O => BU2_N238
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o13 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_1961,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_1965,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o12_2450
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o12 : LUT6
    generic map(
      INIT => X"8040080420100201"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_1971,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_1955,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_1953,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o11_2449
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o11 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_1967,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_1969,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_1957,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_38_o_MUX_942_o1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_10_GND_38_o_MUX_908_o1 : LUT6
    generic map(
      INIT => X"4E0A440A0A0A000A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_1920,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_1967,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I3 => BU2_N236,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_8_GND_38_o_MUX_910_o11_2217,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_38_o_MUX_911_o12,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_GND_38_o_MUX_908_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_10_GND_38_o_MUX_908_o1_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_1969,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_1971,
      O => BU2_N236
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_319_o : LUT6
    generic map(
      INIT => X"00010101FFFFFFFF"
    )
    port map (
      I0 => BU2_N232,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1985,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2212,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_420_o_inv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_319_o_1980
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_319_o_SW0 : LUT5
    generic map(
      INIT => X"FFFF5755"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1981,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2444,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1816,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_2445,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_1983,
      O => BU2_N232
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0386_inv_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcastaddressmatch_1648,
      O => BU2_N230
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_38_o_MUX_911_o1 : LUT6
    generic map(
      INIT => X"7757777722022222"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_1967,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_1963,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_38_o_MUX_915_o11,
      I4 => BU2_N228,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_38_o_MUX_911_o12,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_GND_38_o_MUX_911_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_38_o_MUX_911_o1_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_1965,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_1961,
      O => BU2_N228
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_37_o_mux_2_OUT1 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
    port map (
      I0 => BU2_N224,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2211,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_37_o_mux_2_OUT1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      O => BU2_N224
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_37_o_mux_2_OUT2 : LUT6
    generic map(
      INIT => X"2222222222222220"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I1 => BU2_N222,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2211,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_37_o_mux_2_OUT2_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      O => BU2_N222
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_851_o12 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1792,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_851_o11_2439
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_851_o11 : LUT6
    generic map(
      INIT => X"1111111100000100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1815,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1801,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1802,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1792,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1854,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_851_o1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_42_o_RX_ERR_REG6_AND_377_o : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1801,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      I3 => BU2_N218,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_42_o_RX_ERR_REG6_AND_377_o_1808
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_42_o_RX_ERR_REG6_AND_377_o_SW0 : LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      O => BU2_N218
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GND_34_o_RX_DV_REG6_AND_379_o : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      I2 => BU2_N216,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1801,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GND_34_o_RX_DV_REG6_AND_379_o_1806
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GND_34_o_RX_DV_REG6_AND_379_o_SW0 : LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      O => BU2_N216
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG : LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I5 => BU2_N212,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1804
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG : LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I5 => BU2_N212,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1810
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7),
      O => BU2_N212
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I5 => BU2_N210,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2211,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      O => BU2_N210
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0249_inv : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I5 => BU2_N208,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0249_inv_2433
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0249_inv_SW0 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2211,
      O => BU2_N208
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT2 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0311,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N194,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_10_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT3 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0294,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N166,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_11_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT5 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0311,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N200,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_13_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT5_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(29),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      O => BU2_N200
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT7 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0314,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N176,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_15_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT8 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0290,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(8),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N194,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_16_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT8_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(29),
      O => BU2_N194
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT9 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0305,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(9),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N192,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_17_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT9_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      O => BU2_N192
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT10 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0298,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(10),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N190,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_18_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT10_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      O => BU2_N190
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT12 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0298,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0292,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I5 => BU2_N188,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT12_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      O => BU2_N188
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT16 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0298,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(15),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N186,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_23_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT16_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      O => BU2_N186
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT17 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(16),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N184,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_24_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT17_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      O => BU2_N184
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT19 : LUT6
    generic map(
      INIT => X"C66C6CC66CC6C66C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(18),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0298,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0292,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0290,
      I5 => BU2_N182,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_26_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT19_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(27),
      O => BU2_N182
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT20 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0314,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(19),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N172,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_27_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT21 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0305,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(20),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N178,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_28_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT21_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      O => BU2_N178
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT22 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0298,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(21),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N176,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_29_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT22_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(27),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      O => BU2_N176
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT26 : LUT6
    generic map(
      INIT => X"7DD7D77D28828228"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0311,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => BU2_N172,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT26_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      O => BU2_N172
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT283 : LUT5
    generic map(
      INIT => X"69FF6900"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT28,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT281_2420,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0314,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT282 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(27),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT281_2420
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT281 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT28
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT292 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(29),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT291_2418
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT291 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(28),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT29
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT31 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0294,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N166,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_8_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT31_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(27),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(28),
      O => BU2_N166
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT32 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0314,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I5 => BU2_N164,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_9_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT32_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      O => BU2_N164
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb83 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb81_2413,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb8,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb82 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb81_2413
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb81 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(6),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_comb8
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0093_inv : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I5 => BU2_N162,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0093_inv_2411
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0093_inv_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      O => BU2_N162
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb83 : LUT6
    generic map(
      INIT => X"8241000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb81_2408,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb8,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb82 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb81_2408
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb81 : LUT6
    generic map(
      INIT => X"8040080420100201"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_comb8
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0072 : LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I5 => BU2_N160,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0072_2406
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0072_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652,
      O => BU2_N160
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB : LUT6
    generic map(
      INIT => X"FFFFFFFF88888000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_OP_INT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => BU2_N158,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_1539
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      O => BU2_N158
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING108 : LUT6
    generic map(
      INIT => X"88EC006488A80020"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT(1),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107_2403
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(11),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(7),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(15),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING102 : LUT6
    generic map(
      INIT => X"2B230B0328200800"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT(2),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_OP_INT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101_2401
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(8),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING10
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5 : LUT6
    generic map(
      INIT => X"4444444414444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => BU2_N156,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_1523
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      O => BU2_N156
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT32 : LUT6
    generic map(
      INIT => X"BBBAAABA11100010"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_N128,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(9),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_9_403,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_2398,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT31 : LUT6
    generic map(
      INIT => X"BBBAAABA11100010"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_N128,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(8),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_8_405,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_2397,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT30 : LUT6
    generic map(
      INIT => X"BBBAAABA11100010"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_N128,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(7),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_7_407,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_2396,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT292 : LUT5
    generic map(
      INIT => X"F404F000"
    )
    port map (
      I0 => hostaddr_9(7),
      I1 => hostaddr_9(9),
      I2 => hostmiimsel,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_2395,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT29,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT291 : LUT6
    generic map(
      INIT => X"DC98541054105410"
    )
    port map (
      I0 => hostaddr_9(8),
      I1 => hostaddr_9(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(6),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_6_409,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(6),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_RD_DATA291,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT29
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT282 : LUT5
    generic map(
      INIT => X"AAEA0040"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT28,
      I2 => hostaddr_9(9),
      I3 => hostaddr_9(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_2393,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT281 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => hostaddr_9(6),
      I1 => hostaddr_9(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_5_411,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT28
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT272 : LUT5
    generic map(
      INIT => X"AAEA0040"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT27,
      I2 => hostaddr_9(9),
      I3 => hostaddr_9(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_2391,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT271 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => hostaddr_9(6),
      I1 => hostaddr_9(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_4_413,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT27
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT262 : LUT5
    generic map(
      INIT => X"AAEA0040"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT26,
      I2 => hostaddr_9(9),
      I3 => hostaddr_9(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_2389,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT261 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => hostaddr_9(6),
      I1 => hostaddr_9(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_3_415,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT26
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT253 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT251_2387,
      I1 => hostaddr_9(9),
      I2 => hostmiimsel,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(31)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT252 : LUT6
    generic map(
      INIT => X"1010763210105410"
    )
    port map (
      I0 => hostaddr_9(6),
      I1 => hostaddr_9(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT25,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_31_2107,
      I4 => hostaddr_9(8),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_31_2106,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT251_2387
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT251 : LUT4
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => hostaddr_9(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(31),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I3 => hostaddr_9(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT25
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT243 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => hostmiimsel,
      I1 => hostaddr_9(9),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT241_2385,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(30)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT242 : LUT6
    generic map(
      INIT => X"01FF00FF01000000"
    )
    port map (
      I0 => hostaddr_9(5),
      I1 => hostaddr_9(6),
      I2 => hostaddr_9(7),
      I3 => hostaddr_9(8),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT24,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT241_2385
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT241 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => hostaddr_9(6),
      I1 => hostaddr_9(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_30_1515,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_30_619,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(30),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT24
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT232 : LUT5
    generic map(
      INIT => X"AAEA0040"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT23,
      I2 => hostaddr_9(9),
      I3 => hostaddr_9(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_2383,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT231 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => hostaddr_9(6),
      I1 => hostaddr_9(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_2_417,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT23
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT222 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT22,
      I1 => hostaddr_9(8),
      I2 => hostmiimsel,
      I3 => hostaddr_9(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(29)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT221 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => hostaddr_9(6),
      I1 => hostaddr_9(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_29_1519,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_29_1511,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(29),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT22
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT21 : LUT6
    generic map(
      INIT => X"1055104410111000"
    )
    port map (
      I0 => BU2_N142,
      I1 => hostaddr_9(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_28_1507,
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(28),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_28_617,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(28)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT20 : LUT6
    generic map(
      INIT => X"1055104410111000"
    )
    port map (
      I0 => BU2_N142,
      I1 => hostaddr_9(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_27_1514,
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(27),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_27_1510,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(27)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT19 : LUT6
    generic map(
      INIT => X"1055104410111000"
    )
    port map (
      I0 => BU2_N142,
      I1 => hostaddr_9(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_in,
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(26),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(26)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT18 : LUT6
    generic map(
      INIT => X"1055104410111000"
    )
    port map (
      I0 => BU2_N142,
      I1 => hostaddr_9(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_25_1513,
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(25),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_25_613,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(25)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT18_SW0 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => hostaddr_9(9),
      I1 => hostmiimsel,
      I2 => hostaddr_9(8),
      O => BU2_N142
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT17 : LUT6
    generic map(
      INIT => X"0400040404000000"
    )
    port map (
      I0 => hostmiimsel,
      I1 => hostaddr_9(9),
      I2 => BU2_N140,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_24_1512,
      I4 => hostaddr_9(6),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(24),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(24)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT17_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => hostaddr_9(8),
      I1 => hostaddr_9(7),
      O => BU2_N140
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT122 : LUT5
    generic map(
      INIT => X"AAEA0040"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT12,
      I2 => hostaddr_9(9),
      I3 => hostaddr_9(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_2378,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT121 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => hostaddr_9(6),
      I1 => hostaddr_9(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_1_419,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT7 : LUT6
    generic map(
      INIT => X"BBBAAABA11100010"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_N128,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(15),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_15_391,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_2376,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT6 : LUT6
    generic map(
      INIT => X"BBBAAABA11100010"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_N128,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(14),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_14_393,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_2375,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT5 : LUT6
    generic map(
      INIT => X"BBBAAABA11100010"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_N128,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(13),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_13_395,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_2374,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT4 : LUT6
    generic map(
      INIT => X"BBBAAABA11100010"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_N128,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(12),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_12_397,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_2373,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT3 : LUT6
    generic map(
      INIT => X"BBBAAABA11100010"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_N128,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(11),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_11_399,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_2372,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT2 : LUT6
    generic map(
      INIT => X"BBBAAABA11100010"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_N128,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(10),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_10_401,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_2371,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT2_SW0 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => hostaddr_9(9),
      I1 => hostaddr_9(8),
      I2 => hostaddr_9(7),
      O => BU2_N128
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT13 : LUT5
    generic map(
      INIT => X"AAEA0040"
    )
    port map (
      I0 => hostmiimsel,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT1,
      I2 => hostaddr_9(9),
      I3 => hostaddr_9(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_2369,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT11 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => hostaddr_9(6),
      I1 => hostaddr_9(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_0_421,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_RD_DATA_INT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o63 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o6,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61_2367,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o62 : LUT6
    generic map(
      INIT => X"8020401008020401"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(2),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61_2367
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o61 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o6
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB : LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(3),
      I5 => BU2_N126,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_2191
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(1),
      O => BU2_N126
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_3 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_1_2364,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_Q,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_1_2364
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o_12_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In : LUT6
    generic map(
      INIT => X"EEEE22A222A222A2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1281,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I3 => BU2_N122,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_30_o_equal_2_o,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In_1280
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_1149,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_2326,
      O => BU2_N122
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT32 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0314,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N120,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_9_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT32_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      O => BU2_N120
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT31 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0294,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N80,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_8_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT292 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(29),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT291_2359
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT291 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT29
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT283 : LUT5
    generic map(
      INIT => X"69FF6900"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT28,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT281_2357,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0314,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT282 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(27),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT281_2357
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT281 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT28
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT26 : LUT6
    generic map(
      INIT => X"7DD7D77D28828228"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0311,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => BU2_N104,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT22 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0298,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(21),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N88,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_29_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT21 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0305,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(20),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N106,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_28_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT21_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      O => BU2_N106
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT20 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0314,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(19),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N104,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_27_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT20_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      O => BU2_N104
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT17 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(16),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N100,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_24_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT17_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      O => BU2_N100
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT16 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0298,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(15),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N98,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_23_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT16_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      O => BU2_N98
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT10 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0298,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(10),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N94,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_18_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT10_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      O => BU2_N94
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT9 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0305,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(9),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N92,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_17_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT9_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      O => BU2_N92
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT8 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0290,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(8),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N78,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_16_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT7 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0314,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N88,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_15_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT7_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(27),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      O => BU2_N88
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT5 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0311,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N84,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_13_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT5_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(29),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      O => BU2_N84
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT3 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0294,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N80,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_11_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT3_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(27),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28),
      O => BU2_N80
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT2 : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0311,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I5 => BU2_N78,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_10_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT2_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(29),
      O => BU2_N78
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14262 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(14),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14262_2345
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14261 : LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(9),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(8),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(6),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14261_2344
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_232_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I5 => BU2_N76,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_232_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_232_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      O => BU2_N76
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_224_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(3),
      I5 => BU2_N74,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_224_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_224_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(7),
      O => BU2_N74
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_248_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      I5 => BU2_N72,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_248_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_248_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      O => BU2_N72
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_240_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3),
      I5 => BU2_N70,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_240_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_240_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7),
      O => BU2_N70
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_256_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I5 => BU2_N68,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_256_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_256_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      O => BU2_N68
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377_7_Q : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I5 => BU2_N66,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377_7_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      O => BU2_N66
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN13 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_2335,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_2336,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(9),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(10),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_2336
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11 : LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(13),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(12),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(14),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(8),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(15),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_2335
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0),
      I4 => BU2_N64,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv1_2163
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv1_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(8),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(5),
      O => BU2_N64
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13924 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13924_2333
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13921 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13921_2332
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13744 : LUT6
    generic map(
      INIT => X"AAAAAAAA80808880"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13741_2328,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13743_2330,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13742_2329,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1374
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13743 : LUT6
    generic map(
      INIT => X"EF0FEA0AE000E000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_2162,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_2297,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_2314,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13743_2330
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13742 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13742_2329
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13741 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13741_2328
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_192_o2 : LUT6
    generic map(
      INIT => X"1111111110101110"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_1118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_2304,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_192_o1_2327,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_192_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_192_o1 : LUT5
    generic map(
      INIT => X"00E0EEEE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_2162,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_2326,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_2304,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_192_o1_2327
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG4 : LUT6
    generic map(
      INIT => X"FFFF010000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(8),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG3_2325,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2_2324,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG3 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(18),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(17),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(16),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG3_2325
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(10),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(12),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(11),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1_2323,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2_2324
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(9),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(15),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(14),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1_2323
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1360_SW0 : LUT5
    generic map(
      INIT => X"AA8AEFCF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_2297,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_2145,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      O => BU2_N60
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1433 : LUT6
    generic map(
      INIT => X"AAAA2222AAAA222A"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1197,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I5 => BU2_N56,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1433_2169
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1433_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      O => BU2_N56
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1386_SW0 : LUT6
    generic map(
      INIT => X"F3F3F3F373F33333"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_2318,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_2319,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_COMB,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_COMB,
      O => BU2_N52
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_50_o : LUT6
    generic map(
      INIT => X"FFFFFFFF88880800"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_2314,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_2315,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I5 => BU2_N50,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_50_o_2317
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv3 : LUT5
    generic map(
      INIT => X"FF04FF00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv2_2312,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv1_2163,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1342_SW0 : LUT5
    generic map(
      INIT => X"AAAA2202"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_608,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_610,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_606,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_2310,
      O => BU2_N48
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1737_inv : LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      I4 => BU2_N44,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_27_o_MUX_567_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1737_inv_2309
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1737_inv_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_1165,
      O => BU2_N44
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv3 : LUT5
    generic map(
      INIT => X"AA88A888"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_242_o,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv2_2305,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv2 : LUT6
    generic map(
      INIT => X"0000FFAA0000EAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(10),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(9),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_2304,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv1_2303,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv2_2305
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1754_inv1_2303
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13781_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      O => BU2_N42
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER3 : LUT6
    generic map(
      INIT => X"FFFFFFFF8F880000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_2301,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER2 : LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_2301
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1 : LUT5
    generic map(
      INIT => X"CCCCCCDC"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_251,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13541 : LUT6
    generic map(
      INIT => X"0000100010001000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13541_2299
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13683 : LUT6
    generic map(
      INIT => X"ECA0A0A000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_2297,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_2162,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13682_2296,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13681_2293,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1368
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13682 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_2294,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_2158,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_2295,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13682_2296
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13681 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13681_2293
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_5_1 : LUT6
    generic map(
      INIT => X"FFFFA9AAFFFFFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => BU2_N38,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_5_1_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      O => BU2_N38
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_4_1 : LUT6
    generic map(
      INIT => X"FFFFA9AAFFFFFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => BU2_N36,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_4_1_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      O => BU2_N36
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In : LUT6
    generic map(
      INIT => X"F2FAFEFA222AEE2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_610,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_606,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_608,
      I4 => BU2_N34,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_1189,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In_609
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_612,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      O => BU2_N34
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In : LUT6
    generic map(
      INIT => X"AAEEA2AAA2AAA2AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_608,
      I1 => clientemactxenable,
      I2 => BU2_N32,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_610,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_612,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_607
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3),
      O => BU2_N32
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In : LUT6
    generic map(
      INIT => X"A2A2A2A2A2A2E6A2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_606,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_1189,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_610,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_608,
      I5 => BU2_N30,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_605
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      O => BU2_N30
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o3 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o2_2286,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o2 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o1_2285,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o2_2286
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GND_24_o_INV_43_o1_2285
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o_15_3 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o_15_1_2283,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o_15_Q,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o_15_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o_15_1_2283
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o_15_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_24_o_equal_8_o_15_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv3 : LUT6
    generic map(
      INIT => X"AAAA0800AAAA0000"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_593,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_2116,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv1,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv2_2281,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv2 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv2_2281
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150 : LUT6
    generic map(
      INIT => X"0000131300001353"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_2264,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_593,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I4 => BU2_N28,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_2280
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_329,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_2116,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_2115,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      O => BU2_N28
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT165 : LUT4
    generic map(
      INIT => X"FF10"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT163_2276,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT161,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT164 : LUT6
    generic map(
      INIT => X"FB44EA4451444044"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(38),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(22),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT162_2275,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT163_2276
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT163 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(30),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(46),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT162_2275
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT55 : LUT4
    generic map(
      INIT => X"AAAE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT51,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT53_2273,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT54 : LUT6
    generic map(
      INIT => X"FB44EA4451444044"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(33),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(17),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT52_2272,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT53_2273
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT53 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(25),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(41),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT52_2272
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT193 : LUT5
    generic map(
      INIT => X"75226422"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(31),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(23),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT192_2271
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT192 : LUT6
    generic map(
      INIT => X"54FF10FF54101010"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(15),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT19,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT191_2270
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT191 : LUT4
    generic map(
      INIT => X"A0CF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(47),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(39),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT19
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT34 : LUT6
    generic map(
      INIT => X"A8FF20FFA8202020"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_Mux_26_o13,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(8),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT32,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv : LUT6
    generic map(
      INIT => X"FFFFE000FFFF0000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_379,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_327,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_2115,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I5 => BU2_N26,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv_330
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv_SW0 : LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => BU2_N26
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In13 : LUT6
    generic map(
      INIT => X"FEFA6E2A6E2A6E2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_329,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_327,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In12_2265,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In13_2266,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In11_2113,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In11 : LUT5
    generic map(
      INIT => X"FFFF0010"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_2116,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_2264,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_2115,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In12_2265
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In12 : LUT5
    generic map(
      INIT => X"F8F05850"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_379,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_327,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_329,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In11_2263,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT105 : LUT4
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT103,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT101_2261,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT102 : LUT6
    generic map(
      INIT => X"7776676655544544"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(19),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(27),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT10,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT101_2261
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(35),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(43),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT10
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT124 : LUT6
    generic map(
      INIT => X"545454545454FE54"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT122_2258,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT121_2259,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT12,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT123 : LUT6
    generic map(
      INIT => X"4040400000400000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT122_2258
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT121 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(28),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(44),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(36),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(20),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT144 : LUT6
    generic map(
      INIT => X"545454545454FE54"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT142_2255,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT141_2256,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT14,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT143 : LUT6
    generic map(
      INIT => X"4040400000400000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(5),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT142_2255
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT141 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(29),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(45),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(37),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(21),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT14
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT74 : LUT6
    generic map(
      INIT => X"545454545454FE54"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT72_2252,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT71_2253,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT7,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT73 : LUT6
    generic map(
      INIT => X"4040400000400000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(2),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT72_2252
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(26),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(42),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(34),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(18),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT7
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I5 => BU2_N20,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv : LUT6
    generic map(
      INIT => X"AAAAAA88AAAAAA80"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_253,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I5 => BU2_N22,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv_270
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv_SW0 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      O => BU2_N22
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT4 : LUT6
    generic map(
      INIT => X"1230303030303030"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I1 => BU2_N20,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT4_271
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT4_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      O => BU2_N20
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv2 : LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I5 => BU2_N18,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv2_SW0 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      O => BU2_N18
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n008142 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n008141
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => clientemacrxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      O => BU2_N14
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD8 : LUT5
    generic map(
      INIT => X"EAEF4045"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I3 => BU2_N12,
      I4 => phyemacrxd_3(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD8_SW0 : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_3_1387,
      O => BU2_N12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD72 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD7,
      I2 => phyemacrxd_3(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD71 : LUT5
    generic map(
      INIT => X"FEBA5410"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_2_1389,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD7
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD6 : LUT5
    generic map(
      INIT => X"EAEF4045"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I3 => BU2_N10,
      I4 => phyemacrxd_3(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD6_SW0 : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_1_1391,
      O => BU2_N10
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD52 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD5,
      I2 => phyemacrxd_3(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD51 : LUT5
    generic map(
      INIT => X"FEBA5410"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_0_1393,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD4 : LUT5
    generic map(
      INIT => X"EAEF4045"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I3 => BU2_N8,
      I4 => phyemacrxd_3(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD4_SW0 : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_3_1387,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_3_1394,
      O => BU2_N8
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD3 : LUT5
    generic map(
      INIT => X"EAEF4045"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I3 => BU2_N6,
      I4 => phyemacrxd_3(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD3_SW0 : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_2_1389,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_2_1395,
      O => BU2_N6
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD2 : LUT5
    generic map(
      INIT => X"EAEF4045"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I3 => BU2_N4,
      I4 => phyemacrxd_3(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD2_SW0 : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_1_1391,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_1_1396,
      O => BU2_N4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD1 : LUT5
    generic map(
      INIT => X"EAEF4045"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I3 => BU2_N2,
      I4 => phyemacrxd_3(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RXD1_SW0 : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_0_1393,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_0_1397,
      O => BU2_N2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_MUXSEL_GND_33_o_MUX_744_o11 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL_2057,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2060,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2061,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL_GND_33_o_MUX_744_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_0_1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0204_inv1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => phyemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_353_o_2237,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0204_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TX_EN91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2061,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2060,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_33_o_MUX_755_o1 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => phyemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2049,
      I3 => phyemaccol,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_33_o_MUX_755_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM1 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD_2233,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_355_o1 : LUT4
    generic map(
      INIT => X"1B00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_355_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"AAAACCC3"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD_2233,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"55555555CCCCCCC3"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD_2233,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"EEEB4441"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"44444441EEEEEEEB"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"A9FFA9A9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2052,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2052,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_ALIGNMENT_ERR_PULSE_OR_344_o1 : LUT4
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_INT_ALIGNMENT_ERR_PULSE,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_ALIGNMENT_ERR_REG_1411,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_1773,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_ALIGNMENT_ERR_PULSE_OR_344_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_323_o1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2028,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2030,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_323_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_355_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2018,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2225,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_355_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I2 => clientemacrxenable,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT1011 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT101
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT4111 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT411
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o211 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_1955,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_1965,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_1953,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_1961,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o21
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_39_o_DATA_LENGTH_CNT_7_equal_1_o_7_1 : LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_1957,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_1963,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_1967,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o21,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_39_o_DATA_LENGTH_CNT_7_equal_1_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_468_o1 : LUT4
    generic map(
      INIT => X"7770"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2013,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_468_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT61 : LUT6
    generic map(
      INIT => X"00AA006A00000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT411,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT101,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT811 : LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT411,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT81_2222
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1974,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_0_GND_38_o_MUX_918_o11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_1953,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_GND_38_o_MUX_918_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT161 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_9_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT151 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_8_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT141 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_7_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT121 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT131 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT111 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT101 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT91 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT81 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT21 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_10_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT17 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_304_o1 : LUT5
    generic map(
      INIT => X"888888F8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2212,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_304_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_420_o_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_420_o_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o111 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o11
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_38_o_RXD_7_equal_10_o_7_1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o11,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_38_o_RXD_7_equal_10_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o121 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o11,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_8_GND_38_o_MUX_910_o11 : LUT5
    generic map(
      INIT => X"4E440A00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_1969,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_1967,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_8_GND_38_o_MUX_910_o11_2217,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_38_o_MUX_911_o12,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_GND_38_o_MUX_910_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_38_o_MUX_915_o111 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_1953,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_1955,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_1957,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_38_o_MUX_915_o11
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_2_GND_38_o_MUX_916_o11 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_1957,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_1953,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_1955,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_GND_38_o_MUX_916_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_1_GND_38_o_MUX_917_o11 : LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_1953,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_1955,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_GND_38_o_MUX_917_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable3 : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_5_GND_38_o_MUX_913_o11 : LUT5
    generic map(
      INIT => X"44441444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_1961,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_1965,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_38_o_MUX_915_o11,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_GND_38_o_MUX_913_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_38_o_MUX_911_o121 : LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_1961,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_1963,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_1965,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_38_o_MUX_915_o11,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_38_o_MUX_911_o12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_9_GND_38_o_MUX_909_o11 : LUT6
    generic map(
      INIT => X"40EA406200AA0022"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_1971,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_1969,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_1967,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_8_GND_38_o_MUX_910_o11_2217,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_38_o_MUX_911_o12,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_GND_38_o_MUX_909_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_426_o1 : LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1987,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1816,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o12,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_426_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_430_o1 : LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1987,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1816,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o12,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_430_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_46_o_RXD_7_equal_16_o_7_1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_38_o_MUX_984_o11,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_46_o_RXD_7_equal_16_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_NO_FCS_DATA_WITH_FCS_MUX_954_o11 : LUT6
    generic map(
      INIT => X"8888888D88888888"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_1817,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1751,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1985,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1981,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_954_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_6_GND_38_o_MUX_912_o11 : LUT6
    generic map(
      INIT => X"4444444414444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_1963,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_1961,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_1965,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_38_o_MUX_915_o11,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_GND_38_o_MUX_912_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_8_GND_38_o_MUX_910_o111 : LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_1963,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_1961,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_1965,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_1967,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_38_o_MUX_915_o11,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_8_GND_38_o_MUX_910_o11_2217
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv1 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0409_inv1 : LUT5
    generic map(
      INIT => X"AA808080"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0409_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv1 : LUT4
    generic map(
      INIT => X"80AA"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_292_o1 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2212,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_2214,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_292_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_OF_ADDRESS_DEST_ADDRESS_FIELD_OR_289_o1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2211,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_OF_ADDRESS_DEST_ADDRESS_FIELD_OR_289_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_n0147_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I1 => clientemacrxenable,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_n0147_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_37_o_mux_2_OUT61 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_37_o_mux_2_OUT51 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_37_o_mux_2_OUT41 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_37_o_mux_2_OUT31 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_399_o1 : LUT6
    generic map(
      INIT => X"4444444440004040"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1792,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_399_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_408_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2212,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_408_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_405_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2211,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_405_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2210,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ALIGNMENT_ERR_REG_CRC_ERR_AND_373_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ALIGNMENT_ERR_REG_1774,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_2015,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ALIGNMENT_ERR_REG_CRC_ERR_AND_373_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2209,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT151 : LUT4
    generic map(
      INIT => X"69AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(14),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_22_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT131 : LUT4
    generic map(
      INIT => X"69AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(12),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(28),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_20_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT251 : LUT4
    generic map(
      INIT => X"69AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(23),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(29),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_31_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT141 : LUT4
    generic map(
      INIT => X"69AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(13),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(29),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_21_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mxor_n0305_xo_0_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(29),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0305
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mxor_n0298_xo_0_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0298
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mxor_n0290_xo_0_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(28),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0290
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mxor_n0292_xo_0_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0292
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1820,
      I1 => clientemacrxenable,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mxor_n0314_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(29),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(28),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0314
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mxor_n0311_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(27),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0311
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mxor_n0294_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_n0294
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT11 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT111 : LUT6
    generic map(
      INIT => X"C66C6CC66CC6C66C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(11),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(27),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_19_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT181 : LUT6
    generic map(
      INIT => X"C66C6CC66CC6C66C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(17),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(27),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_25_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_REG_23_REG_23_mux_3_OUT241 : LUT6
    generic map(
      INIT => X"C66C6CC66CC6C66C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(22),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(28),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_30_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0102_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAA0AAAAAAA8"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0102_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0106_inv11 : LUT6
    generic map(
      INIT => X"20002000AAAA2000"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0106_inv1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDC1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_2201,
      O => emacphymclkout
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_554_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_554_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_550_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_550_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT_xor_2_11 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT41 : LUT6
    generic map(
      INIT => X"1230303030303030"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT31 : LUT5
    generic map(
      INIT => X"14444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_31_2106,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_TX_OUT_31_OR_365_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_31_2107,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_TX_OUT_31_OR_365_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_MA_OUT_6_PWR_52_o_mux_7_OUT71 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      I1 => hostwrdata_10(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_MA_OUT_6_PWR_52_o_mux_7_OUT61 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hostwrdata_10(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_MA_OUT_6_PWR_52_o_mux_7_OUT51 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hostwrdata_10(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_MA_OUT_6_PWR_52_o_mux_7_OUT41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hostwrdata_10(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_MA_OUT_6_PWR_52_o_mux_7_OUT31 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hostwrdata_10(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_MA_OUT_6_PWR_52_o_mux_7_OUT21 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hostwrdata_10(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_MA_OUT_6_PWR_52_o_mux_7_OUT11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hostwrdata_10(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_RD_DATA2911 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_RD_DATA291
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_RD_DATA291,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_INT_MIIM_ENABLE
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0336_inv1 : LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      I1 => hostaddr_9(8),
      I2 => hostaddr_9(7),
      I3 => hostaddr_9(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONFIG_RD_WR,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0336_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_CNFG_CE_1_INT_W_R_AND_592_o1 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => hostaddr_9(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONFIG_RD_WR,
      I2 => hostaddr_9(6),
      I3 => hostaddr_9(5),
      I4 => hostaddr_9(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_CNFG_CE_1_INT_W_R_AND_592_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_STATE_VAR_AND_603_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_2197,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_STATE_VAR_AND_603_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_2196,
      I1 => hostreq,
      I2 => hostmiimsel,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_CONFIG_RD_WR11 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => hostaddr_9(9),
      I1 => hostmiimsel,
      I2 => hostopcode_8(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONFIG_RD_WR
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_121 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_5_11 : LUT6
    generic map(
      INIT => X"4040EA6A0000AA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_12,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5_CLK_DIVIDE_5_equal_20_o,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_xor_3_11,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_INT_ALIGNMENT_ERR_PULSE_0_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1378,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1404,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_INT_ALIGNMENT_ERR_PULSE
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_Mmux_MUXSEL_GND_40_o_MUX_1061_o11 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_2191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1379,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_GND_40_o_MUX_1061_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_Mxor_SHIFT_DATA_13_SHIFT_DATA_14_XOR_335_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1375,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1360,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_SHIFT_DATA_14_XOR_335_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_8_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_9_11 : LUT5
    generic map(
      INIT => X"02222222"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(9),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_7_11 : LUT5
    generic map(
      INIT => X"0002AAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_6_11 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_5_11 : LUT5
    generic map(
      INIT => X"0222AAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_4_11 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_1_11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_3_11 : LUT5
    generic map(
      INIT => X"222AAAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_2_11 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT241 : LUT6
    generic map(
      INIT => X"C66C6CC66CC6C66C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(22),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_30_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT181 : LUT6
    generic map(
      INIT => X"C66C6CC66CC6C66C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(17),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(27),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_25_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT111 : LUT6
    generic map(
      INIT => X"C66C6CC66CC6C66C"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(11),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(27),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_19_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT13 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mxor_n0294_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0294
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mxor_n0311_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(27),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0311
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mxor_n0314_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(29),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0314
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mxor_n0290_xo_0_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0290
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mxor_n0298_xo_0_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0298
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mxor_n0305_xo_0_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(29),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_n0305
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT141 : LUT4
    generic map(
      INIT => X"69AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(13),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(29),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_21_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT251 : LUT4
    generic map(
      INIT => X"69AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(23),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(29),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_31_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT131 : LUT4
    generic map(
      INIT => X"69AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(12),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_20_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_REG_23_REG_23_mux_3_OUT151 : LUT4
    generic map(
      INIT => X"69AA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(14),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_22_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_2175,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_TX_FAIL_REG2_OR_136_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1111,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_1112,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_TX_FAIL_REG2_OR_136_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_PAD_OR_221_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1135,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_PAD_OR_221_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST1 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1178,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1176,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1172,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1170,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1174,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_2174,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_PRE_AND_176_o1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_PRE_AND_176_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_COF_AND_181_o1 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_COF_AND_181_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_SCSH_AND_184_o1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_SCSH_AND_184_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_COF_SEEN_AND_198_o1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_2173,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_COF_SEEN_AND_198_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_MIFG_OR_232_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_MIFG_OR_232_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS1 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_242_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_242_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_311_o1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_1118,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_311_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1519_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_Q,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1519_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1727_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1727_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_311_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable101 : LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1433_2169,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_GND_27_o_sub_7_OUT_2_11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1433_2169,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_GND_27_o_sub_7_OUT_2_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_Q,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable331 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1135,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable33
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_JAM_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_JAM_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_323_o_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_323_o_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_147_o_inv1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_147_o_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_EN_IN_COMB11 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_1163,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_1162,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_COMB
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_ER_IN_COMB11 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_1161,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_1160,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_COMB
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_27_o_mux_71_OUT61 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_27_o_mux_71_OUT41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_27_o_mux_71_OUT21 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_3_7_GND_27_o_mux_85_OUT81 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_7_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_3_7_GND_27_o_mux_85_OUT71 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_3_7_GND_27_o_mux_85_OUT61 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_3_7_GND_27_o_mux_85_OUT51 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_3_7_GND_27_o_mux_85_OUT41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_3_7_GND_27_o_mux_85_OUT31 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_3_7_GND_27_o_mux_85_OUT21 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_3_7_GND_27_o_mux_85_OUT11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux1111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(10),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(11),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(12),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux411 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(13),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux511 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux611 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux711 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux811 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux911 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux1011 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux11111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux1211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(8),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_mux1311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(9),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13351 : LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1167,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_1165,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1335
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_JAM_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_JAM_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n135011 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_2165,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13501
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13981 : LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1690_inv1_2163,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1398
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst11 : LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_2162,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_0_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_0_1_1110
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_2_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_2_1_1108
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_4_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_4_1_1106
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_6_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_6_1_1103
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv1 : LUT5
    generic map(
      INIT => X"22222220"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_2162,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_110_o11,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13171 : LUT6
    generic map(
      INIT => X"0000000008000808"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_110_o1,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_82_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1317
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EN1 : LUT6
    generic map(
      INIT => X"00000000FFFFAFAE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_1136,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_1181,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_2160,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1614_inv1 : LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_2158,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1614_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13821 : LUT5
    generic map(
      INIT => X"80808000"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_1151,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_COMB,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_COMB,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1382
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1602_inv1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1602_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL1 : LUT4
    generic map(
      INIT => X"3200"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_2154,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_Q,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_1151,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val1 : LUT5
    generic map(
      INIT => X"F2F2F2FA"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_COMB,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_COMB,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1704_inv1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_249,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1704_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv1 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT_xor_2_11 : LUT4
    generic map(
      INIT => X"A9FF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_110_o111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_2148,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2149,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_2150,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_110_o11
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_110_o12 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_2144,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_2145,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_110_o11,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_110_o1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_COL_GND_27_o_MUX_340_o11 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_1151,
      I3 => phyemaccol,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_GND_27_o_MUX_340_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv1 : LUT6
    generic map(
      INIT => X"AA00AA00AA02AA00"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_2141,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_MIFG_OR_232_o,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0377,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13291 : LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1329
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_82_o1 : LUT5
    generic map(
      INIT => X"11001000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_82_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14181 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_2133,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_311_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_2133,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_311_o,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1719_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_7_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      I2 => clientemactxenable,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1193,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_7_1_1102
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable221 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1193,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable22
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1618_inv1 : LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_2130,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_2131,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1618_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1758_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE_1116,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1758_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_ACK1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_DONE1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_DONE
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14281 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_2127,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1428
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_27_o_GND_27_o_sub_7_OUT_7_0_xor_6_11 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_GND_27_o_sub_7_OUT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_27_o_GND_27_o_sub_7_OUT_7_0_xor_7_11 : LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_GND_27_o_sub_7_OUT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable131 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_2121,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_2122,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_2123,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_0_11 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1578_inv1 : LUT5
    generic map(
      INIT => X"AAAA88A8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_2120,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1578_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_1_11 : LUT4
    generic map(
      INIT => X"FDDF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"FFFFA9FF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAA9FFFF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2118,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_2119,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_48_o1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_29_1511,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_48_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_0_11 : LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_608,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_610,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_1_11 : LUT4
    generic map(
      INIT => X"B00B"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_610,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_608,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_610,
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_608,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"A9FFA9A9"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_610,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_608,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_INT_CRS_GND_26_o_MUX_210_o11 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_612,
      I3 => phyemaccrs,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_26_o_MUX_210_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_val1 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => clientemactxenable,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_593,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_329,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_val
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_3_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_5_11 : LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_4_11 : LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_REQ_FROM_RX_GOOD_FRAME_IN_TX_REG_AND_29_o1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0084_inv11 : LUT5
    generic map(
      INIT => X"AAAA0800"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_2116,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0084_inv1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_41_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_487,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_488,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_489,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_41_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => clientemacrxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => clientemactxenable,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_2115,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_329,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => clientemactxenable,
      I1 => clientemacpausereq,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_OUT71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_UNDERRUN_OUT11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_252,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_AVAIL_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_359,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"BE"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In111 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In11_2113
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_Mux_26_o131 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_Mux_26_o13
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_2_11 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_3_11 : LUT5
    generic map(
      INIT => X"14444444"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_4_11 : LUT6
    generic map(
      INIT => X"FFFFFFFF6AAAAAAA"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_21_o_Mux_26_o11 : LUT6
    generic map(
      INIT => X"5557555755575556"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_378,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_Mux_26_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_1917,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_2109,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_2111,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_2110,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_1754,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      O => emacclientrxstats(24)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_BAD_FRAME_OUT11 : LUT5
    generic map(
      INIT => X"FFFF2000"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_2110,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_1917,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_2109,
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"01101010"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_1_11 : LUT4
    generic map(
      INIT => X"0110"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT1_277
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT11 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_0_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT101 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT111 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT121 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT131 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT141 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_7_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT151 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_8_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT161 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_9_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT21 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_10_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT31 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_11_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT41 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_12_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT51 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_13_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT61 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_14_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT71 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_15_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT81 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_DATA_COUNT_4_GND_20_o_mux_12_OUT91 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_GOOD_FRAME_OUT11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_1917,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_2109,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_2110,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT31 : LUT6
    generic map(
      INIT => X"0110110011001100"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I4 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I5 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_2108,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_VLAN_ENABLE_OUT1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_27_1510,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => reset,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_31_2107,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => reset,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_31_2106,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_Mmux_R3_PWR_16_o_MUX_15_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R2_232,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R3_2104,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R3_PWR_16_o_MUX_15_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_Mmux_R3_PWR_16_o_MUX_15_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R2_229,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R3_2102,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R3_PWR_16_o_MUX_15_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_Mmux_R3_PWR_16_o_MUX_15_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_226,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_2100,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_PWR_16_o_MUX_15_o
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mram_SPEED_IS_100_INT11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_Mram_SPEED_IS_100_INT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_INT_GMII_RX_DV11 : LUT5
    generic map(
      INIT => X"FEBA5410"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG3_1384,
      I3 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1404,
      I4 => phyemacrxdv,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RX_DV
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_GMII_TX_EN11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_1162,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      O => emacphytxen
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_GMII_TX_ER11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_1160,
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      O => emacphytxer
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_GMII_TXD81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(7),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(7),
      O => emacphytxd_2(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_GMII_TXD71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(6),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(6),
      O => emacphytxd_2(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_GMII_TXD61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(5),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(5),
      O => emacphytxd_2(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_GMII_TXD51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(4),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(4),
      O => emacphytxd_2(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_GMII_TXD41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(3),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(3),
      O => emacphytxd_2(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_GMII_TXD31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(2),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(2),
      O => emacphytxd_2(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_GMII_TXD21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(1),
      O => emacphytxd_2(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_Mmux_GMII_TXD11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => corehassgmii,
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY(0),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(0),
      O => emacphytxd_2(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2060
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2058
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_3_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_4_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_5_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_6_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_7_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2060,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2061
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2058,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG2_2059
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL_GND_33_o_MUX_744_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL_2057
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2054,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2_2055
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1 : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_33_o_MUX_755_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2049
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2052
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => phyemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2049,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_2050
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0210_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0210_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0210_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT2,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0210_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT3,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0204_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0204_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0204_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT2,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0204_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT3,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_39_o_DATA_LENGTH_CNT_7_equal_1_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2030
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_323_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2028
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_329_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2026
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_MAX_LENGTH_ERR_AND_494_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2011
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_2022,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2023
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2020,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2021
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_ALIGNMENT_ERR_PULSE_OR_344_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_1773
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_343_o_2016,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2018
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_355_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_2015
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_468_o,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2013
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2011,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1753
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_0 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_0_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_1 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_1_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_2 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_3 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_3_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_4 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_4_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_5 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_5_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_6 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_6_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_7 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_7_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_8 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_8_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0209_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_39_o_mux_7_OUT_9_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG_6_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG_9 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG_9_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_38_o_RXD_7_equal_10_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1987
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_430_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1985
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_426_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_1983
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_319_o_1980,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1981
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_954_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1979
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_46_o_RXD_7_equal_16_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1977
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1792,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1974
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_304_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1973
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_GND_38_o_MUX_909_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_1971
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_GND_38_o_MUX_910_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_1969
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_GND_38_o_MUX_911_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_1967
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_GND_38_o_MUX_914_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_1965
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_GND_38_o_MUX_912_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_1963
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_GND_38_o_MUX_913_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_1961
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_GND_38_o_MUX_915_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_1959
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_GND_38_o_MUX_916_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_1957
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_GND_38_o_MUX_917_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_1955
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_GND_38_o_MUX_918_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_1953
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_8 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_9 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_10 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_11 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_12 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_13 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0379_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1950,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1769
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_46_o_AND_460_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_38_o_MUX_984_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1946,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_1754
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_0 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_0_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_1 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_1_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_2 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_2_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_3 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_3_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_4 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_4_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_5 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_5_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_6 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_6_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_7 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_7_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_8 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_8_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_9 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_9_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_10 : FDSE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0403_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_46_o_mux_2_OUT_10_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1922,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_1916
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1752
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0284_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_GND_38_o_MUX_908_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_1920
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_1916,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_1917
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_420_o_inv,
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_420_o_inv,
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER6
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER7
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER8
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER9
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER10
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER11
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER13
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(13),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER14
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER2,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER3,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER4,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER5,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER6,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER7,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_8 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER8,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_9 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER9,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_10 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER10,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_11 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER11,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_12 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER12,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_13 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER13,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_14 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0375_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER14,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_388_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1854
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_851_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1852
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_399_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1850
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_408_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1848
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_405_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1846
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_292_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1844
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_0 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_n0147_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_0_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_n0147_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_1_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_n0147_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_n0147_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_3_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_n0147_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_4_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_n0147_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_37_o_mux_2_OUT_5_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RXD(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0205_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_27_1514,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_1821
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_28_1507,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1820
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0205_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_30_1515,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1819
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0205_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_24_1512,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1818
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0205_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_29_1519,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_1817
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0205_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_25_1513,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1816
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_n0205_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1815
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RX_DV,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_RX_ER,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1728
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1810,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_1811
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_42_o_RX_ERR_REG6_AND_377_o_1808,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1809
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GND_34_o_RX_DV_REG6_AND_379_o_1806,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_1807
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1804,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_1805
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1803,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2_1730
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1801
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1801,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1802
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1791,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1792
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ALIGNMENT_ERR_REG : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_1773,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ALIGNMENT_ERR_REG_1774
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VALID : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1772,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstatsvld
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1771,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1770,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1769,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_8 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_9 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_10 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_11 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_12 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_13 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_14 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_15 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_16 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_17 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_18 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_19 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_1754,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(19)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_20 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1753,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(20)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_21 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1752,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(21)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_22 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1751,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(22)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_23 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1750,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(25)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_24 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_ALIGNMENT_ERR_REG_CRC_ERR_AND_373_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxstats(26)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_BROADCASTADDRESSMATCH : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A2 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcastaddressmatch_1648,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_7_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_6_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_5_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_4_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_3_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_2_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_1_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_0_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_DV : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2_1730,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_ERR : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemacrxenable,
      CLK => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1728,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_31 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_31_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(31)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_30 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_30_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(30)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_29 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_29_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(29)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_28 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_28_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(28)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_27 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_27_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(27)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_26 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_26_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(26)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_25 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_25_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(25)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_24 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_24_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(24)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_23_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(23)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_22 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_22_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(22)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_21 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_21_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(21)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_20 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_20_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(20)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_19 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_19_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(19)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_18 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_18_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_17 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_17_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_16 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_16_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_15 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_15_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_14 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_14_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_13 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_13_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_12 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_12_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_11 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_11_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_10 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_10_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_9 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_9_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_8 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_8_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_7_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_6_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_5_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_4_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_3_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_2_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_1_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_193_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG_23_REG_23_mux_3_OUT_0_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RECLOCK_RX_CONFIG,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_REG(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_dist_rom0 : LUT3
    generic map(
      INIT => X"21"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_dist_rom1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_dist_rom2 : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_dist_rom3 : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_dist_rom4 : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_dist_rom5 : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_dist_rom6 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_dist_rom7 : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(0),
      I1 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1),
      I2 => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_address_byte(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_data_valid_reg_1652
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pauseaddressmatch : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0106_inv1,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_match_1649,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pauseaddressmatch_1650
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcastaddressmatch : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0106_inv1,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcast_match_1647,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_broadcastaddressmatch_1648
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_0 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_0_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_1 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_1_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_2 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_3 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_3_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_4 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_4_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_5 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_5_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_6 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_6_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_7 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_7_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_8 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_8_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_9 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_9_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_10 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_10_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_11 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_11_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_12 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_12_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_13 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_13_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_14 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_14_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_15 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_15_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_16 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_16_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_17 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_17_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_18 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_18_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_19 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_19_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(19)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_20 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_20_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(20)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_21 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_21_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(21)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_22 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_22_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(22)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_23 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_23_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(23)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_24 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_24_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(24)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_25 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_25_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(25)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_26 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_26_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(26)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_27 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_27_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(27)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_28 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_28_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(28)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_29 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_29_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(29)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_30 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_30_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(30)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_31 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_31_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(31)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_32 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_32_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(32)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_33 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_33_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(33)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_34 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_34_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(34)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_35 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_35_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(35)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_36 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_36_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(36)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_37 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_37_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(37)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_38 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_38_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(38)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_39 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_39_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(39)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_40 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_40_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(40)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_41 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_41_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(41)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_42 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_42_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(42)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_43 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_43_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(43)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_44 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_44_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(44)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_45 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_45_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(45)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_46 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_46_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(46)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift_47 : FDE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_GND_46_o_rx_pause_addr_47_mux_11_OUT_47_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_pause_data_shift(47)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_specialpauseaddressmatch : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0106_inv1,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_special_pause_address_match_1549,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_specialpauseaddressmatch_1550
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0102_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter2,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_n0102_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_Mcount_counter_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_addr_filter_top_dynamic_af_gen_dynamic_config_counter(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1 : FDR
    port map (
      C => hostclk,
      D => phyemacmdin,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1_1537
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_1540,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_1541
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE : FDSE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_550_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_1539,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => emacphymdtri
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1_1537,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_1538
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_550_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT_RISING,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => emacphymdout
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_0 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_554_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_1 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_554_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_2 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_554_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT2,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_3 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_554_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT3,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_4 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_554_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT4,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_5 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_554_o,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_1523,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_0 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_1 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_2 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_3 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_4 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_5 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_6 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_7 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_8 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_9 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_10 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_11 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_12 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_13 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_14 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(14),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_15 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(15),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_16 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(16),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_17 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(17),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_18 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(18),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_19 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(19),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(19)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_20 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(20),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(20)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_21 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(21),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(21)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_22 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(22),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(22)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_23 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(23),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(23)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_24 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(24),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(24)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_25 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(25),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(25)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_26 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(26),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(26)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_27 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(27),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(27)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_28 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(28),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(28)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_29 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(29),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(29)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_30 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(30),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(30)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT_31 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_1_INT_W_R_AND_587_o,
      D => hostwrdata_10(31),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(31)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_FC_OUT_29 : FDSE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_FC_CE_1_INT_W_R_AND_590_o,
      D => hostwrdata_10(29),
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_FC_OUT_30 : FDSE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_FC_CE_1_INT_W_R_AND_590_o,
      D => hostwrdata_10(30),
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_29 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(29),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_29_1519
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_CNFG_CE_1_INT_W_R_AND_592_o,
      D => hostwrdata_10(30),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI_1 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_CNFG_CE_1_INT_W_R_AND_592_o,
      D => hostwrdata_10(31),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_CNFG_SPEED_TRI(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_30 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(30),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_30_1515
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_27 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(27),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_27_1514
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_26 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(26),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_in
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_15 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(15),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_15_391
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_25 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(25),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_25_1513
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_24 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(24),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_24_1512
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_12 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_12_397
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_14 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(14),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_14_393
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_13 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_13_395
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_9_403
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_11 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_11_399
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_10 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_10_401
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_8_405
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_7_407
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_4_413
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_6_409
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_5_411
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_1_419
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_3_415
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_2_417
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_29 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CE_1_INT_W_R_AND_589_o,
      D => hostwrdata_10(29),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_TX_OUT_31_OR_365_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_29_1511
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_0_421
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_30 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CE_1_INT_W_R_AND_589_o,
      D => hostwrdata_10(30),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_TX_OUT_31_OR_365_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_30_619
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_27 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CE_1_INT_W_R_AND_589_o,
      D => hostwrdata_10(27),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_TX_OUT_31_OR_365_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_27_1510
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_26 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CE_1_INT_W_R_AND_589_o,
      D => hostwrdata_10(26),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_TX_OUT_31_OR_365_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_28 : FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CE_1_INT_W_R_AND_589_o,
      D => hostwrdata_10(28),
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_TX_OUT_31_OR_365_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_28_617
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_25 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CE_1_INT_W_R_AND_589_o,
      D => hostwrdata_10(25),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_TX_OUT_31_OR_365_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_25_613
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_28 : FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CE_2_INT_W_R_AND_588_o,
      D => hostwrdata_10(28),
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RESET_RX1_OUT_31_OR_364_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_28_1507
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_0 : FDE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0336_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_0_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_1 : FDE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0336_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_1_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_2 : FDE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0336_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_3 : FDE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0336_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_3_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_4 : FDE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0336_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_4_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_5 : FDE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0336_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_5_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6 : FDE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0336_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT_6_PWR_52_o_mux_7_OUT_6_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_OUT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_OP_INT_0 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostopcode_8(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_OP_INT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_OP_INT_1 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostopcode_8(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_OP_INT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_0 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_1 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_2 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_3 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_4 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_5 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_6 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_7 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_8 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_9 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_10 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_11 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_12 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_13 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_14 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(14),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT_15 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostwrdata_10(15),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_WR_DATA_INT(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT_0 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostaddr_9(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT_1 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostaddr_9(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT_2 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostaddr_9(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT_3 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostaddr_9(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT_4 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostaddr_9(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_AD_INT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT_0 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostaddr_9(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT_1 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostaddr_9(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT_2 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostaddr_9(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT_3 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostaddr_9(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT_4 : FDRE
    port map (
      C => hostclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REQUEST_MIIM_READY_AND_607_o,
      D => hostaddr_9(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_REG_AD_INT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_0 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_1 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_2 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_3 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_4 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_5 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_6 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_7 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_8 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_9 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_10 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_11 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_12 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_13 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_14 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(14),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_15 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(15),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_16 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(16),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_17 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(17),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_18 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(18),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_19 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(19),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(19)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_20 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(20),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(20)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_21 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(21),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(21)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_22 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(22),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(22)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_23 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(23),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(23)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_24 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(24),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(24)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_25 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(25),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(25)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_26 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(26),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(26)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_27 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(27),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(27)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_28 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(28),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(28)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_29 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(29),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(29)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_30 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(30),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(30)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_31 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_RD_DATA_INT(31),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => hostrddata_11(31)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_0 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_1 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_2 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT2,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_3 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT3,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_4 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT4,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_5 : FDR
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT5,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_1417,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1 : FDR
    port map (
      C => rxgmiimiiclk,
      D => phyemacrxdv,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1404
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => phyemacrxd_3(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => phyemacrxd_3(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => phyemacrxd_3(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => phyemacrxd_3(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => phyemacrxd_3(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => phyemacrxd_3(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => phyemacrxd_3(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => phyemacrxd_3(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1 : FDR
    port map (
      C => rxgmiimiiclk,
      D => phyemacrxer,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_1405
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_ALIGNMENT_ERR_REG : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_INT_ALIGNMENT_ERR_PULSE,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_ALIGNMENT_ERR_REG_1411
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG2 : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_1405,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1385
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2 : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1404,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1378
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_GND_40_o_MUX_1061_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL_1403
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2 : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_1400,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2_1401
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG2 : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_1398,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG2_1399
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_0_1393,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_0_1397
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_1_1391,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_1_1396
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_2_1389,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_2_1395
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_3_1387,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_3_1394
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_0_1393
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_1_1391
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_2_1389
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_3_1387
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG3 : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1385,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG3_1381
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG3 : FDR
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_GND_40_o_MUX_1052_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG3_1384
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG4 : FD
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG3_1381,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG4_1382
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_COUNT_0 : FDCE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1378,
      CLR => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1379,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_Result(0),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_Mcount_COUNT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_Mcount_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_Result(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1375,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1360
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12_1362,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1375
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0 : FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_SHIFT_DATA_14_XOR_335_o,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(0),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(1),
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2_1371
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2_1371,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3_1370
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3_1370,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4_1369
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4_1369,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5_1368
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5_1368,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6_1367
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6_1367,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7_1366
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7_1366,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8_1365
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8_1365,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9_1364
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9_1364,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10_1363
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10_1363,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11_1361
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11_1361,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12_1362
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1360,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv,
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv,
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(0),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(0),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(1),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(1),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(2),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(2),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(3),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(3),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(4),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(4),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(5),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(5),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER6
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(6),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(6),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER7
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(7),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(7),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER8
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(8),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(8),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER9
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(9),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(9),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER10
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(10),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(10),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER11
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(11),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_dpot_1309,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot_1307,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot_1305,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot_1303,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot_1301,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot_1299,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot_1297,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot_1295,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot_1293,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot_1291,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot_1289,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot_1287,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12 : FDE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot_1285,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In_1282,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1283
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In_1280,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1281
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_0_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_1_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_2_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_3_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_4_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_5_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_6_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_7_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_8_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_9_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_10_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_11_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_12 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_12_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_13_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_14 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_14_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_15 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_15_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_16 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_16_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_17 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_17_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_18 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_18_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_19 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_19_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(19)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_20 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_20_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(20)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_21 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_21_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(21)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_22 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_22_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(22)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_23_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(23)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_24 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_24_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(24)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_25 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_25_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(25)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_26 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_26_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(26)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_27 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_27_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(27)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_28 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_28_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(28)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_29 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_29_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(29)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_30 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_30_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(30)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_31 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23_REG_23_mux_3_OUT_31_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG(31)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_620,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1215
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_OUT(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => clientemactxifgdelay_5(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => clientemactxifgdelay_5(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => clientemactxifgdelay_5(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => clientemactxifgdelay_5(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => clientemactxifgdelay_5(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => clientemactxifgdelay_5(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => clientemactxifgdelay_5(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => clientemactxifgdelay_5(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_616,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1198
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_614,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1197
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_SPEED_IS_10_100_622,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1196
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_TX_FAIL_REG2_OR_136_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1195
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_DONE,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1193
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1191
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_PRE_AND_176_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_1189
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_COF_AND_181_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_SCSH_AND_184_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1135
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_192_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_1185
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_PAD_OR_221_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1183
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_COF_SEEN_AND_198_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_1181
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_LATE_COL_SAVED_AND_210_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_251
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1519_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_224_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1178
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1519_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_232_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1176
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1519_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_256_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1174
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1519_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_240_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1172
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1519_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_248_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1170
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_1010
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1167
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_612,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_1165
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => NlwRenamedSig_OI_emacclienttxstatsvld
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_1162,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_1163
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_1160,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_1161
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1464_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_625,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1159
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_INV_178_o,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_1157
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_RETRY(0),
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_RETRY(1),
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_RETRY(2),
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_RETRY(3),
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_GND_27_o_MUX_340_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_1151
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1148,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_1149
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1147,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1111
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1146,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1145,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_Q
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1139,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1135,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_1136
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1117,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_1118
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1115,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE_1116
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_GND_27_o_sub_7_OUT_2_1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1111,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_1112
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_0_1_1110,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_1_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable22,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_2_1_1108,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_3_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable22,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_4_1_1106,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_5_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable22,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_6_1_1103,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_27_o_mux_71_OUT_7_1_1102,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1547_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1553_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_0_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_1_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_2_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_3_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_4_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_5_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_6_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_27_o_DATA_REG_1_7_mux_77_OUT_7_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable33,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable33,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable33,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable33,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable33,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable33,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable33,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable33,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_1013,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_1011,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_1010,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BYTE_COUNT(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_inv,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(19)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_994,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(20)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_993,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(21)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_992,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(22)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_991,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(23)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(25)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(26)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(27)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxstats(28)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_0_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_1_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_2_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_3_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_4_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_5_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_6_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7_GND_27_o_mux_85_OUT_7_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1519_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_971
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_323_o_inv,
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_323_o_inv,
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(0),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(0),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(1),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(1),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(2),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(2),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(3),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(3),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(4),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(4),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(5),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(5),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT6
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(6),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(6),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT7
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(7),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(7),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT8
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(8),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(8),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT9
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(9),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(9),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT10
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(10),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(10),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT11
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(11),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(11),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(12),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(12),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT13
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(13),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT14
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_242_o_inv,
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_242_o_inv,
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(0),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(0),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(1),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(1),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(2),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(2),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(3),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(3),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(4),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(4),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(5),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(5),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT6
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(6),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(6),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT7
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(7),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(7),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT8
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(8),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(8),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT9
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(9),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT10
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_147_o_inv,
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_147_o_inv,
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(0),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(0),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(1),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(1),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(2),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(2),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(3),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(3),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(4),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(4),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(5),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(5),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT6
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(6),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(6),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT7
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(7),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(7),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT8
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(8),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(8),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT9
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(9),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(9),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT10
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(10),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(10),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT11
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(11),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(11),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(12),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(12),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT13
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_14_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(13),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(13),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT14
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_15_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(14),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(15),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_15_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(14),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(15),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT15
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_16_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(15),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(16),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_16_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(15),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(16),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT16
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_17_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(16),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(17),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_17_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(16),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(17),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT17
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_18_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(17),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(18),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT18
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv,
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_141_o_inv,
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(0),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(0),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(1),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(1),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(2),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(2),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(3),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(3),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(4),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(4),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(5),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(5),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT6
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_cy(6),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT7
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT1,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT2,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT1,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1578_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1578_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT1,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1578_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT2,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1578_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT3,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1578_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT4,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1578_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT5,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_JAM_COUNT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_JAM_COUNT1,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_2 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT2,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT3,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT4,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_5 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT5,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_6 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT6,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_9 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT9,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_7 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT7,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_8 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT8,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT10,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_11 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT11,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_12 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT12,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT13,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_14 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT14,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT2,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT3,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT4,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT5,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT6,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT9,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT7,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT8,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1805_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT10,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_1_1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_3_1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_4_1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_5_1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_6_1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_7_1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_8_1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_9_1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_12 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_10 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_11 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_13 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(14),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_0 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_1 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT1,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_2 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT2,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_3 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT3,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_4 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT4,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_5 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT5,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_6 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT6,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_7 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT7,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_8 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT8,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT9,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_12 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT12,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT10,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT11,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT13,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_14 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT14,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_15 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT15,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_16 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT16,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_17 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT17,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_18 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1777_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT18,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT2,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT3,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT4,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT7,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT5,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1767_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_IFG_COUNT6,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1789_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_0_1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(0),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_695,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(0),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_695,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(1),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_692,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(1),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_692,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(2),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_689,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(2),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_689,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(3),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_686,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(3),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_686,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(4),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_683,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(4),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_683,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(5),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_680,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(5),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_680,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(6),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_677,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(6),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_677,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(7),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_674,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(7),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_674,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(8),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt_671,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_0_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_666,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_666,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_1_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_663,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_663,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_2_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_660,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_660,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_3_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_657,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_657,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_4_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_654,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_654,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_5_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_651,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_651,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_6_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_648,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_648,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_7_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_645,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_645,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_8_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_642,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_642,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_9_1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_639,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_639,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_636,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_636,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_633,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_633,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12),
      DI => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_630,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_630,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(13),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_627,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_48_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_625
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_623
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_SPEED_IS_10_100 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_SPEED_IS_10_100_622
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_30_619,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_620
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_28_617,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_618
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_616
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_TX_OUT_25_613,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_614
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS : FD
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_26_o_MUX_210_o,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_612
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In_609,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_610
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_607,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_608
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_605,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_606
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_0 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_1 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT1,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_2 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT2,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_3 : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT3,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_BYTECNTSRL : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      A1 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A2 => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      A3 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      CE => clientemactxenable,
      CLK => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_593,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_594
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_592
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv1,
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv1,
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_14_Q : MUXCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13),
      DI => NlwRenamedSig_OI_emacclientrxstats_27_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_15_Q : XORCY
    port map (
      CI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(14),
      LI => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(15),
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_12 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_14 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0074_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Result(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_val,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_8 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_9 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_10 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_11 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_12 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_13 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_14 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_15 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_495,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_489
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_TO_TX : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_41_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_492
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_489,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_487
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_487,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_488
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_12 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_14 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(14),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_15 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(15),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_16 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(16),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(16)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_17 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(17),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(17)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_18 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(18),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(18)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_19 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(19),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(19)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_20 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(20),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(20)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_21 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(21),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(21)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_22 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(22),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(22)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_23 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(23),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(23)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_24 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(24),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(24)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_25 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(25),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(25)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_26 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(26),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(26)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_27 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(27),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(27)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_28 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(28),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(28)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_29 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(29),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(29)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_30 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(30),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(30)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_31 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX0_OUT(31),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(31)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_32 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_0_421,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(32)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_33 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_1_419,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(33)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_34 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_2_417,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(34)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_35 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_3_415,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(35)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_36 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_4_413,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(36)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_37 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_5_411,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(37)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_38 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_6_409,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(38)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_39 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_7_407,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(39)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_40 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_8_405,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(40)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_41 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_9_403,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(41)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_42 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_10_401,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(42)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_43 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_11_399,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(43)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_44 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_12_397,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(44)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_45 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_13_395,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(45)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_46 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_14_393,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(46)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_47 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_RX1_OUT_15_391,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(47)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_8 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(8),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_9 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(9),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_10 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(10),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_11 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(11),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_12 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(12),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_13 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(13),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_14 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(14),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_15 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => clientemacpauseval_6(15),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => clientemactxdvld,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_380
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_379
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG : FDSE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_8_o,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_378
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0189_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxack
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_Mux_26_o,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_359
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_0_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_1_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_2_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_3_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_4_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_5_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_6_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_21_o_wide_mux_25_OUT_7_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv_330,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv_330,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv_330,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT2,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv_330,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT3,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv_330,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT4,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_329
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1 : FDR
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In1,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_327
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_ACK_OUT : MUXF5
    port map (
      I0 => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN,
      I1 => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      S => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_324,
      O => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0117_inv,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_0_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_1_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_2_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_3_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_4_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_5_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_6_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_7_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_8 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_8_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_9 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_9_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_10 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_10_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_11 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_11_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_12 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_12_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_13 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_13_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_14 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_14_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_15 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0110_inv_281,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4_GND_20_o_mux_12_OUT_15_Q,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv_270,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv_270,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT1_277,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv_270,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT2,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv_270,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT3,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv_270,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT4_271,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_0 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => clientemactxd_4(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_1 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => clientemactxd_4(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_2 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => clientemactxd_4(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_3 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => clientemactxd_4(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_4 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => clientemactxd_4(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_5 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => clientemactxd_4(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_6 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => clientemactxd_4(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_7 : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => clientemactxd_4(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_0 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxd_7(0)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_1 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxd_7(1)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_2 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxd_7(2)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_3 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxd_7(3)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_4 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxd_7(4)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_5 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxd_7(5)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_6 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxd_7(6)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_7 : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxd_7(7)
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_253,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxdvld
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => clientemactxunderrun,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_252
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_RETRANSMIT_OUT : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_251,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxretransmit
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_COLLISION_OUT : FDRE
    port map (
      C => txgmiimiiclk,
      CE => clientemactxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_249,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R4_250,
      Q => emacclienttxcollision
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxgoodframe
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT : FDRE
    port map (
      C => rxgmiimiiclk,
      CE => clientemacrxenable,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB,
      R => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R4_247,
      Q => emacclientrxbadframe
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_HALF_DUPLEX_SYNC
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_SYNC
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_HALF_DUPLEX_SYNC
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_in,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_SYNC
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SPEED_IS_100 : FD
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_Mram_SPEED_IS_100_INT,
      Q => speedis100
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rxgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R1_231,
      PRE => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R2_232
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rxgmiimiiclk,
      D => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      PRE => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_RXGMIIRSTGENEN_SYNC_GMII_MII_RX_RESET_I_R1_231
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => txgmiimiiclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R1_228,
      PRE => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R2_229
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => txgmiimiiclk,
      D => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      PRE => BU2_U0_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R1_228
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => hostclk,
      D => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1_225,
      PRE => reset,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_226
    );
  BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => hostclk,
      D => NlwRenamedSig_OI_emacclienttxstats_24_Q,
      PRE => reset,
      Q => BU2_U0_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1_225
    );
  BU2_XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_emacclientrxstats_27_Q
    );
  BU2_XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_emacclienttxstats_24_Q
    );

end STRUCTURE;

-- synthesis translate_on
