Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c82417168c5e47978f98c0fbafb8ccfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_delay_and_count_up_tb_behav xil_defaultlib.clk_delay_and_count_up_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clk_delay [clk_delay_default]
Compiling architecture behavioral of entity xil_defaultlib.count_to_eighteen [count_to_eighteen_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_delay_and_count_up_tb
Built simulation snapshot clk_delay_and_count_up_tb_behav
