# do {.\run_Branch.do} 
# ../spec/Branch.txt
# C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files
# reading modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/Branch.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# ** Warning: (vsim-3473) Component instance "SP_Reg : SP_Register" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# ** Warning: (vsim-3473) Component instance "SP_Add : SP_Adder" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# ** Warning: (vsim-3473) Component instance "SP_Multiplexer : SP_Mux" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# ** Warning: (vsim-3473) Component instance "SP_CU : SP_Control_Unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# ** Warning: (vsim-3473) Component instance "INT_CU : INT_Control_Unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# ** Warning: (vsim-3473) Component instance "RTI_CU : RTI_Control_Unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# ** Warning: (vsim-3473) Component instance "ALU_Add_2 : ALU_Plus_2_Adder" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# ** Warning: (vsim-3473) Component instance "Mem_Addr_Mux : Memory_Address_Mux" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# ** Warning: (vsim-3473) Component instance "Mem_Addr_CU : Memory_Address_Control_Unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# ** Warning: (vsim-3473) Component instance "Mem_Write_Mux : Memory_Write_Data_Mux" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# ** Warning: (vsim-3473) Component instance "Mem_Write_CU : Memory_Write_Data_Control_Unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Memory File: Memory_Stage/Memory_Stage.vhd
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Error: (vsim-3733) Processor_Top.vhd(1537): No default binding for component at 'Unified_Mem'.
# 
#  (Generic 'FILE_NAME' is not on the entity.)
# 
#         Region: /processor_top_tb/UUT/Unified_Mem
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_Branch.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/Branch.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftdwtern".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftdwtern
# 
# ** Error: (vish-4014) No objects found matching '/Processor_Top_TB/Processor/fetch_address_signal'.
# Error in macro ././run_Branch.do line 90
# (vish-4014) No objects found matching '/Processor_Top_TB/Processor/fetch_address_signal'.
#     while executing
# "add wave -label "PC Address" -hex /Processor_Top_TB/Processor/fetch_address_signal"
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_Branch.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/Branch.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftvs766t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvs766t
# 
# ** Error: (vish-4014) No objects found matching '/Processor_Top_TB/UUT/Decode/register_file_instance/registers'.
# Error in macro ././run_Branch.do line 98
# (vish-4014) No objects found matching '/Processor_Top_TB/UUT/Decode/register_file_instance/registers'.
#     while executing
# "add wave -label "Registers" -hex /Processor_Top_TB/UUT/Decode/register_file_instance/registers"
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_Branch.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/Branch.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlft10sfk1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft10sfk1
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 585 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 605 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 915 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 965 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# 0 ps
# 5250 ns
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_OneOperand.do}
# ../spec/OneOperand.txt
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/OneOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftaih3ay".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftaih3ay
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_TwoOperand.do}
# ../spec/TwoOperand.txt
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/TwoOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftxrsmj5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftxrsmj5
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_BranchPrediction.do}
# ../spec/BranchPrediction.txt
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/BranchPrediction.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftvbq0z2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvbq0z2
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 425 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 475 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 915 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 935 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 955 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 975 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 995 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 1115 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 5235 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 5255 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 5275 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 5295 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 5315 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 5335 ns  Iteration: 1  Instance: /processor_top_tb
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_OneOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/BranchPrediction.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlft4tnfqd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft4tnfqd
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 425 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 475 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 915 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 935 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 955 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R0 <= 0
#    Time: 975 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 995 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R4 <= 0
#    Time: 1115 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# 0 ps
# 5250 ns
# ../spec/OneOperand.txt
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/OneOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftdh9r7z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftdh9r7z
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_OneOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/OneOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftm7vvkt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftm7vvkt
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# 0 ps
# 5250 ns
# ../spec/OneOperand.txt
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/OneOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlft7hm9ir".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft7hm9ir
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
do {.\run_TWOOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/OneOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftzqba61".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftzqba61
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# 0 ps
# 5250 ns
# ../spec/TwoOperand.txt
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/TwoOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftm9hh8z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftm9hh8z
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_TWOOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/TwoOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftxq05n2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftxq05n2
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# 0 ps
# 5250 ns
# ../spec/TwoOperand.txt
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/TwoOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftc03qsd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftc03qsd
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_TWOOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/TwoOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlft1dcf99".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft1dcf99
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# 0 ps
# 1050 ns
# ../spec/TwoOperand.txt
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/TwoOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftxyhm24".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftxyhm24
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
do {.\run_TWOOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/TwoOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftrkz5sj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrkz5sj
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# 0 ps
# 1050 ns
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././run_Branch.do PAUSED at line 63
