<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/tests/generated/ivtest
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1478121.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1478121.v</a>
time_elapsed: 0.088s
ram usage: 11072 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/ivtest/ivltests/pr1478121.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1478121.v:4</a>: Unexpected &#39;do&#39;: &#39;do&#39; is a SystemVerilog keyword misused as an identifier.
        ... Suggest modify the Verilog-2001 code to avoid SV keywords, or use `begin_keywords or --language.
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/pr1478121.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1478121.v:9</a>: syntax error, unexpected do, expecting TYPE-IDENTIFIER
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/pr1478121.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1478121.v:13</a>: syntax error, unexpected &#39;=&#39;
%Error: Cannot continue

</pre>
</body>