C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/IM.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/IM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module IM

Top level modules:
	IM

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/RegFile.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/RegFile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REGFILE

Top level modules:
	REGFILE

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/PADDING.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/PADDING.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PADDING

Top level modules:
	PADDING

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/SIGN_EXT.sv {1 {vlog -work work -sv -stats=none {C:\Users\ggalindo\Documents\GuruGulundu\ITESM\ComputersArchitecture\FinalProject\SIGN_EXT.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SIGN_EXTEND

Top level modules:
	SIGN_EXTEND

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/CAST_16.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/CAST_16.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CAST_16

Top level modules:
	CAST_16

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/MUX_2_1.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/MUX_2_1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX_2_1

Top level modules:
	MUX_2_1

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/func_pkg.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/func_pkg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package func_pkg

Top level modules:
	--none--

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/MUX_4_1.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/MUX_4_1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX_4_1

Top level modules:
	MUX_4_1

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/pipeline.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/pipeline.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pipeline

Top level modules:
	pipeline

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/SIGN_EXTEND_26.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/SIGN_EXTEND_26.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SIGN_EXTEND_26

Top level modules:
	SIGN_EXTEND_26

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/CONTROL_UNIT.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/CONTROL_UNIT.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CONTROL_UNIT

Top level modules:
	CONTROL_UNIT

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/ALU.sv {1 {vlog -work work -sv -stats=none {C:\Users\ggalindo\Documents\GuruGulundu\ITESM\ComputersArchitecture\FinalProject\ALU.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/DATA_MEMORY.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/DATA_MEMORY.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DATA_MEMORY

Top level modules:
	DATA_MEMORY

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/PC.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalProject/PC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC

Top level modules:
	PC

} {} {}}
