/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#ifndef __TSREC_E1A_C_HEADER_H__
#define __TSREC_E1A_C_HEADER_H__

#define TSREC_CFG 0x0000
#define TSREC_INT_WCLR_EN_SHIFT 0
#define TSREC_INT_WCLR_EN_MASK (0x1 << 0)
#define TSREC_DL_EN_SHIFT 4
#define TSREC_DL_EN_MASK (0x1 << 4)
#define TSREC_EXP0_CNT_CLR_SHIFT 8
#define TSREC_EXP0_CNT_CLR_MASK (0x1 << 8)
#define TSREC_EXP1_CNT_CLR_SHIFT 9
#define TSREC_EXP1_CNT_CLR_MASK (0x1 << 9)
#define TSREC_EXP2_CNT_CLR_SHIFT 10
#define TSREC_EXP2_CNT_CLR_MASK (0x1 << 10)

#define TSREC_INT_EN 0x0004
#define TSREC_EXP0_VSYNC_INT_EN_SHIFT 0
#define TSREC_EXP0_VSYNC_INT_EN_MASK (0x1 << 0)
#define TSREC_EXP1_VSYNC_INT_EN_SHIFT 1
#define TSREC_EXP1_VSYNC_INT_EN_MASK (0x1 << 1)
#define TSREC_EXP2_VSYNC_INT_EN_SHIFT 2
#define TSREC_EXP2_VSYNC_INT_EN_MASK (0x1 << 2)
#define TSREC_EXP0_HSYNC_INT_EN_SHIFT 3
#define TSREC_EXP0_HSYNC_INT_EN_MASK (0x1 << 3)
#define TSREC_EXP1_HSYNC_INT_EN_SHIFT 4
#define TSREC_EXP1_HSYNC_INT_EN_MASK (0x1 << 4)
#define TSREC_EXP2_HSYNC_INT_EN_SHIFT 5
#define TSREC_EXP2_HSYNC_INT_EN_MASK (0x1 << 5)

#define TSREC_INT_STATUS 0x0008
#define TSREC_EXP0_VSYNC_INT_SHIFT 0
#define TSREC_EXP0_VSYNC_INT_MASK (0x1 << 0)
#define TSREC_EXP1_VSYNC_INT_SHIFT 1
#define TSREC_EXP1_VSYNC_INT_MASK (0x1 << 1)
#define TSREC_EXP2_VSYNC_INT_SHIFT 2
#define TSREC_EXP2_VSYNC_INT_MASK (0x1 << 2)
#define TSREC_EXP0_HSYNC_INT_SHIFT 3
#define TSREC_EXP0_HSYNC_INT_MASK (0x1 << 3)
#define TSREC_EXP1_HSYNC_INT_SHIFT 4
#define TSREC_EXP1_HSYNC_INT_MASK (0x1 << 4)
#define TSREC_EXP2_HSYNC_INT_SHIFT 5
#define TSREC_EXP2_HSYNC_INT_MASK (0x1 << 5)

#define TSREC_INT_TRIG 0x000c
#define TSREC_EXP0_VSYNC_INT_TRIG_SHIFT 0
#define TSREC_EXP0_VSYNC_INT_TRIG_MASK (0x1 << 0)
#define TSREC_EXP1_VSYNC_INT_TRIG_SHIFT 1
#define TSREC_EXP1_VSYNC_INT_TRIG_MASK (0x1 << 1)
#define TSREC_EXP2_VSYNC_INT_TRIG_SHIFT 2
#define TSREC_EXP2_VSYNC_INT_TRIG_MASK (0x1 << 2)
#define TSREC_EXP0_HSYNC_INT_TRIG_SHIFT 3
#define TSREC_EXP0_HSYNC_INT_TRIG_MASK (0x1 << 3)
#define TSREC_EXP1_HSYNC_INT_TRIG_SHIFT 4
#define TSREC_EXP1_HSYNC_INT_TRIG_MASK (0x1 << 4)
#define TSREC_EXP2_HSYNC_INT_TRIG_SHIFT 5
#define TSREC_EXP2_HSYNC_INT_TRIG_MASK (0x1 << 5)

#define TSREC_SW_RST 0x0010
#define TSREC_SW_RST_SHIFT 0
#define TSREC_SW_RST_MASK (0x1 << 0)

#define TSREC_TS_CNT 0x0014
#define TSREC_EXP0_TS_CNT_SHIFT 0
#define TSREC_EXP0_TS_CNT_MASK (0x3 << 0)
#define TSREC_EXP1_TS_CNT_SHIFT 4
#define TSREC_EXP1_TS_CNT_MASK (0x3 << 4)
#define TSREC_EXP2_TS_CNT_SHIFT 8
#define TSREC_EXP2_TS_CNT_MASK (0x3 << 8)

#define TSREC_TRIG_SRC 0x0018
#define TSREC_EXP0_TRIG_SRC_SHIFT 0
#define TSREC_EXP0_TRIG_SRC_MASK (0x1 << 0)
#define TSREC_EXP1_TRIG_SRC_SHIFT 4
#define TSREC_EXP1_TRIG_SRC_MASK (0x1 << 4)
#define TSREC_EXP2_TRIG_SRC_SHIFT 8
#define TSREC_EXP2_TRIG_SRC_MASK (0x1 << 8)

#define TSREC_EXP0_VC_DT 0x001c
#define TSREC_EXP0_VSYNC_VC_SHIFT 0
#define TSREC_EXP0_VSYNC_VC_MASK (0x1f << 0)
#define TSREC_EXP0_HSYNC_VC_SHIFT 8
#define TSREC_EXP0_HSYNC_VC_MASK (0x1f << 8)
#define TSREC_EXP0_HSYNC_DT_SHIFT 16
#define TSREC_EXP0_HSYNC_DT_MASK (0x3f << 16)

#define TSREC_EXP1_VC_DT 0x0020
#define TSREC_EXP1_VSYNC_VC_SHIFT 0
#define TSREC_EXP1_VSYNC_VC_MASK (0x1f << 0)
#define TSREC_EXP1_HSYNC_VC_SHIFT 8
#define TSREC_EXP1_HSYNC_VC_MASK (0x1f << 8)
#define TSREC_EXP1_HSYNC_DT_SHIFT 16
#define TSREC_EXP1_HSYNC_DT_MASK (0x3f << 16)

#define TSREC_EXP2_VC_DT 0x0024
#define TSREC_EXP2_VSYNC_VC_SHIFT 0
#define TSREC_EXP2_VSYNC_VC_MASK (0x1f << 0)
#define TSREC_EXP2_HSYNC_VC_SHIFT 8
#define TSREC_EXP2_HSYNC_VC_MASK (0x1f << 8)
#define TSREC_EXP2_HSYNC_DT_SHIFT 16
#define TSREC_EXP2_HSYNC_DT_MASK (0x3f << 16)

#define TSREC_EXP0_CNT0_L 0x0028
#define TSREC_EXP0_TIMESTAMP_0_L_SHIFT 0
#define TSREC_EXP0_TIMESTAMP_0_L_MASK (0xffffffff << 0)

#define TSREC_EXP0_CNT1_L 0x002c
#define TSREC_EXP0_TIMESTAMP_1_L_SHIFT 0
#define TSREC_EXP0_TIMESTAMP_1_L_MASK (0xffffffff << 0)

#define TSREC_EXP0_CNT2_L 0x0030
#define TSREC_EXP0_TIMESTAMP_2_L_SHIFT 0
#define TSREC_EXP0_TIMESTAMP_2_L_MASK (0xffffffff << 0)

#define TSREC_EXP0_CNT3_L 0x0034
#define TSREC_EXP0_TIMESTAMP_3_L_SHIFT 0
#define TSREC_EXP0_TIMESTAMP_3_L_MASK (0xffffffff << 0)

#define TSREC_EXP1_CNT0_L 0x0038
#define TSREC_EXP1_TIMESTAMP_0_L_SHIFT 0
#define TSREC_EXP1_TIMESTAMP_0_L_MASK (0xffffffff << 0)

#define TSREC_EXP1_CNT1_L 0x003c
#define TSREC_EXP1_TIMESTAMP_1_L_SHIFT 0
#define TSREC_EXP1_TIMESTAMP_1_L_MASK (0xffffffff << 0)

#define TSREC_EXP1_CNT2_L 0x0040
#define TSREC_EXP1_TIMESTAMP_2_L_SHIFT 0
#define TSREC_EXP1_TIMESTAMP_2_L_MASK (0xffffffff << 0)

#define TSREC_EXP1_CNT3_L 0x0044
#define TSREC_EXP1_TIMESTAMP_3_L_SHIFT 0
#define TSREC_EXP1_TIMESTAMP_3_L_MASK (0xffffffff << 0)

#define TSREC_EXP2_CNT0_L 0x0048
#define TSREC_EXP2_TIMESTAMP_0_L_SHIFT 0
#define TSREC_EXP2_TIMESTAMP_0_L_MASK (0xffffffff << 0)

#define TSREC_EXP2_CNT1_L 0x004c
#define TSREC_EXP2_TIMESTAMP_1_L_SHIFT 0
#define TSREC_EXP2_TIMESTAMP_1_L_MASK (0xffffffff << 0)

#define TSREC_EXP2_CNT2_L 0x0050
#define TSREC_EXP2_TIMESTAMP_2_L_SHIFT 0
#define TSREC_EXP2_TIMESTAMP_2_L_MASK (0xffffffff << 0)

#define TSREC_EXP2_CNT3_L 0x0054
#define TSREC_EXP2_TIMESTAMP_3_L_SHIFT 0
#define TSREC_EXP2_TIMESTAMP_3_L_MASK (0xffffffff << 0)

#define TSREC_EXP0_CNT0_M 0x0058
#define TSREC_EXP0_TIMESTAMP_0_M_SHIFT 0
#define TSREC_EXP0_TIMESTAMP_0_M_MASK (0xffffffff << 0)

#define TSREC_EXP0_CNT1_M 0x005c
#define TSREC_EXP0_TIMESTAMP_1_M_SHIFT 0
#define TSREC_EXP0_TIMESTAMP_1_M_MASK (0xffffffff << 0)

#define TSREC_EXP0_CNT2_M 0x0060
#define TSREC_EXP0_TIMESTAMP_2_M_SHIFT 0
#define TSREC_EXP0_TIMESTAMP_2_M_MASK (0xffffffff << 0)

#define TSREC_EXP0_CNT3_M 0x0064
#define TSREC_EXP0_TIMESTAMP_3_M_SHIFT 0
#define TSREC_EXP0_TIMESTAMP_3_M_MASK (0xffffffff << 0)

#define TSREC_EXP1_CNT0_M 0x0068
#define TSREC_EXP1_TIMESTAMP_0_M_SHIFT 0
#define TSREC_EXP1_TIMESTAMP_0_M_MASK (0xffffffff << 0)

#define TSREC_EXP1_CNT1_M 0x006c
#define TSREC_EXP1_TIMESTAMP_1_M_SHIFT 0
#define TSREC_EXP1_TIMESTAMP_1_M_MASK (0xffffffff << 0)

#define TSREC_EXP1_CNT2_M 0x0070
#define TSREC_EXP1_TIMESTAMP_2_M_SHIFT 0
#define TSREC_EXP1_TIMESTAMP_2_M_MASK (0xffffffff << 0)

#define TSREC_EXP1_CNT3_M 0x0074
#define TSREC_EXP1_TIMESTAMP_3_M_SHIFT 0
#define TSREC_EXP1_TIMESTAMP_3_M_MASK (0xffffffff << 0)

#define TSREC_EXP2_CNT0_M 0x0078
#define TSREC_EXP2_TIMESTAMP_0_M_SHIFT 0
#define TSREC_EXP2_TIMESTAMP_0_M_MASK (0xffffffff << 0)

#define TSREC_EXP2_CNT1_M 0x007c
#define TSREC_EXP2_TIMESTAMP_1_M_SHIFT 0
#define TSREC_EXP2_TIMESTAMP_1_M_MASK (0xffffffff << 0)

#define TSREC_EXP2_CNT2_M 0x0080
#define TSREC_EXP2_TIMESTAMP_2_M_SHIFT 0
#define TSREC_EXP2_TIMESTAMP_2_M_MASK (0xffffffff << 0)

#define TSREC_EXP2_CNT3_M 0x0084
#define TSREC_EXP2_TIMESTAMP_3_M_SHIFT 0
#define TSREC_EXP2_TIMESTAMP_3_M_MASK (0xffffffff << 0)

#define TSREC_INT_CCU_EN 0x0088
#define TSREC_EXP0_VSYNC_INT_CCU_EN_SHIFT 0
#define TSREC_EXP0_VSYNC_INT_CCU_EN_MASK (0x1 << 0)
#define TSREC_EXP1_VSYNC_INT_CCU_EN_SHIFT 1
#define TSREC_EXP1_VSYNC_INT_CCU_EN_MASK (0x1 << 1)
#define TSREC_EXP2_VSYNC_INT_CCU_EN_SHIFT 2
#define TSREC_EXP2_VSYNC_INT_CCU_EN_MASK (0x1 << 2)
#define TSREC_EXP0_HSYNC_INT_CCU_EN_SHIFT 3
#define TSREC_EXP0_HSYNC_INT_CCU_EN_MASK (0x1 << 3)
#define TSREC_EXP1_HSYNC_INT_CCU_EN_SHIFT 4
#define TSREC_EXP1_HSYNC_INT_CCU_EN_MASK (0x1 << 4)
#define TSREC_EXP2_HSYNC_INT_CCU_EN_SHIFT 5
#define TSREC_EXP2_HSYNC_INT_CCU_EN_MASK (0x1 << 5)

#define TSREC_INT_CCU_STATUS 0x008c
#define TSREC_EXP0_VSYNC_INT_CCU_SHIFT 0
#define TSREC_EXP0_VSYNC_INT_CCU_MASK (0x1 << 0)
#define TSREC_EXP1_VSYNC_INT_CCU_SHIFT 1
#define TSREC_EXP1_VSYNC_INT_CCU_MASK (0x1 << 1)
#define TSREC_EXP2_VSYNC_INT_CCU_SHIFT 2
#define TSREC_EXP2_VSYNC_INT_CCU_MASK (0x1 << 2)
#define TSREC_EXP0_HSYNC_INT_CCU_SHIFT 3
#define TSREC_EXP0_HSYNC_INT_CCU_MASK (0x1 << 3)
#define TSREC_EXP1_HSYNC_INT_CCU_SHIFT 4
#define TSREC_EXP1_HSYNC_INT_CCU_MASK (0x1 << 4)
#define TSREC_EXP2_HSYNC_INT_CCU_SHIFT 5
#define TSREC_EXP2_HSYNC_INT_CCU_MASK (0x1 << 5)

#define TSREC_CID_VIO_INT_STATUS 0x00bc
#define TSREC_APB_CID_VIO_INT_SHIFT 0
#define TSREC_APB_CID_VIO_INT_MASK (0x1 << 0)
#define TSREC_SENINF_CID_VIO_INT_SHIFT 1
#define TSREC_SENINF_CID_VIO_INT_MASK (0x1 << 1)

#define TSREC_CID_VIO_INT_TRIG 0x00c0
#define TSREC_APB_CID_VIO_INT_TRIG_SHIFT 0
#define TSREC_APB_CID_VIO_INT_TRIG_MASK (0x1 << 0)
#define TSREC_SENINF_CID_VIO_INT_TRIG_SHIFT 1
#define TSREC_SENINF_CID_VIO_INT_TRIG_MASK (0x1 << 1)

#define TSREC_CID_DBG 0x00c4
#define TSREC_APB_CID_VIO_DBG_SHIFT 0
#define TSREC_APB_CID_VIO_DBG_MASK (0x1f << 0)
#define TSREC_SENINF_CID_VIO_DBG_SHIFT 8
#define TSREC_SENINF_CID_VIO_DBG_MASK (0x1f << 8)

#endif
