Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 13 16:46:47 2020
| Host         : NoorWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (470)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (470)
--------------------------------
 There are 470 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.506     -185.627                     84                  868        0.043        0.000                      0                  868        2.000        0.000                       0                   486  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
    clkfbout_1          {0.000 25.000}       50.000          20.000          
    clkout0_1           {0.000 10.417}       20.833          48.000          
  clk_out2_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
    clkfbout            {0.000 25.000}       50.000          20.000          
    clkout0             {0.000 10.417}       20.833          48.000          
  clk_out2_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.882        0.000                      0                  366        0.143        0.000                      0                  366        3.000        0.000                       0                   183  
    clkfbout_1                                                                                                                                                           47.845        0.000                       0                     3  
    clkout0_1                12.915        0.000                      0                  181        0.183        0.000                      0                  181        9.437        0.000                       0                    94  
  clk_out2_clk_wiz_0_1       28.763        0.000                      0                  252        0.143        0.000                      0                  252       19.020        0.000                       0                   192  
  clk_out3_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.882        0.000                      0                  366        0.143        0.000                      0                  366        3.000        0.000                       0                   183  
    clkfbout                                                                                                                                                             47.845        0.000                       0                     3  
    clkout0                  12.914        0.000                      0                  181        0.183        0.000                      0                  181        9.437        0.000                       0                    94  
  clk_out2_clk_wiz_0         28.761        0.000                      0                  252        0.143        0.000                      0                  252       19.020        0.000                       0                   192  
  clk_out3_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0_1             clk_out1_clk_wiz_0_1       -2.504     -149.518                     68                   68        0.130        0.000                      0                   68  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        4.839        0.000                      0                   35        0.262        0.000                      0                   35  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.882        0.000                      0                  366        0.071        0.000                      0                  366  
clkout0               clk_out1_clk_wiz_0_1       -2.506     -149.659                     68                   68        0.128        0.000                      0                   68  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        4.837        0.000                      0                   35        0.260        0.000                      0                   35  
clk_out1_clk_wiz_0_1  clkout0_1                  -2.405      -35.967                     16                   16        0.053        0.000                      0                   16  
clk_out1_clk_wiz_0    clkout0_1                  -2.405      -35.968                     16                   16        0.053        0.000                      0                   16  
clkout0               clkout0_1                  12.935        0.000                      0                  181        0.043        0.000                      0                  181  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        2.008        0.000                      0                   24        0.671        0.000                      0                   24  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        2.008        0.000                      0                   24        0.671        0.000                      0                   24  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       28.761        0.000                      0                  252        0.053        0.000                      0                  252  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.882        0.000                      0                  366        0.071        0.000                      0                  366  
clkout0_1             clk_out1_clk_wiz_0         -2.504     -149.518                     68                   68        0.130        0.000                      0                   68  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          4.839        0.000                      0                   35        0.262        0.000                      0                   35  
clkout0               clk_out1_clk_wiz_0         -2.506     -149.659                     68                   68        0.128        0.000                      0                   68  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          4.837        0.000                      0                   35        0.260        0.000                      0                   35  
clk_out1_clk_wiz_0_1  clkout0                    -2.405      -35.967                     16                   16        0.053        0.000                      0                   16  
clkout0_1             clkout0                    12.935        0.000                      0                  181        0.043        0.000                      0                  181  
clk_out1_clk_wiz_0    clkout0                    -2.405      -35.968                     16                   16        0.053        0.000                      0                   16  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          2.006        0.000                      0                   24        0.669        0.000                      0                   24  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         28.761        0.000                      0                  252        0.053        0.000                      0                  252  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          2.006        0.000                      0                   24        0.669        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out2_clk_wiz_0    clk_out2_clk_wiz_0         36.425        0.000                      0                   42        0.620        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         36.425        0.000                      0                   42        0.530        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       36.425        0.000                      0                   42        0.530        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0_1       36.427        0.000                      0                   42        0.620        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 3.820ns (62.640%)  route 2.278ns (37.360%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.035 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.024     5.058    music_player/note_player/sine_read/state_reg/q_reg[14]_0[7]
    SLICE_X113Y116       LUT3 (Prop_lut3_I0_O)        0.332     5.390 r  music_player/note_player/sine_read/state_reg/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.390    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[8]
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.853     8.684    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/C
                         clock pessimism              0.584     9.269    
                         clock uncertainty           -0.071     9.198    
    SLICE_X113Y116       FDRE (Setup_fdre_C_D)        0.075     9.273    music_player/codec_conditioner/next_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 3.738ns (62.261%)  route 2.266ns (37.739%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.959 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.011     4.970    music_player/note_player/sine_read/state_reg/q_reg[14]_0[6]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.326     5.296 r  music_player/note_player/sine_read/state_reg/q[7]_i_1__2/O
                         net (fo=1, routed)           0.000     5.296    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[7]
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.071     9.191    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)        0.075     9.266    music_player/codec_conditioner/next_sample_latch/q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 3.938ns (66.279%)  route 2.004ns (33.721%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.152 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.749     4.901    music_player/note_player/sine_read/state_reg/q_reg[14]_0[11]
    SLICE_X110Y121       LUT3 (Prop_lut3_I0_O)        0.333     5.234 r  music_player/note_player/sine_read/state_reg/q[12]_i_1/O
                         net (fo=1, routed)           0.000     5.234    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[12]
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.848     8.679    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
                         clock pessimism              0.584     9.264    
                         clock uncertainty           -0.071     9.193    
    SLICE_X110Y121       FDRE (Setup_fdre_C_D)        0.075     9.268    music_player/codec_conditioner/next_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 3.921ns (68.189%)  route 1.829ns (31.811%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.173 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.575     4.747    music_player/note_player/sine_read/state_reg/q_reg[14]_0[12]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.295     5.042 r  music_player/note_player/sine_read/state_reg/q[13]_i_1/O
                         net (fo=1, routed)           0.000     5.042    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[13]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.071     9.191    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.031     9.222    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 3.919ns (68.225%)  route 1.825ns (31.775%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.160 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.571     4.730    music_player/note_player/sine_read/state_reg/q_reg[14]_0[9]
    SLICE_X110Y121       LUT3 (Prop_lut3_I0_O)        0.306     5.036 r  music_player/note_player/sine_read/state_reg/q[10]_i_1/O
                         net (fo=1, routed)           0.000     5.036    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[10]
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.848     8.679    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
                         clock pessimism              0.584     9.264    
                         clock uncertainty           -0.071     9.193    
    SLICE_X110Y121       FDRE (Setup_fdre_C_D)        0.029     9.222    music_player/codec_conditioner/next_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 3.830ns (66.657%)  route 1.916ns (33.343%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.056 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.661     4.717    music_player/note_player/sine_read/state_reg/q_reg[14]_0[8]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.321     5.038 r  music_player/note_player/sine_read/state_reg/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     5.038    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[9]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.071     9.191    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.075     9.266    music_player/codec_conditioner/next_sample_latch/q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 4.032ns (70.802%)  route 1.663ns (29.198%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.408     4.685    music_player/note_player/sine_read/state_reg/q_reg[14]_0[13]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.302     4.987 r  music_player/note_player/sine_read/state_reg/q[14]_i_1/O
                         net (fo=1, routed)           0.000     4.987    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[14]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.071     9.191    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.075     9.266    music_player/codec_conditioner/next_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 3.947ns (70.342%)  route 1.664ns (29.658%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.193 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.410     4.602    music_player/note_player/sine_read/sineRom/sample0[15]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.301     4.903 r  music_player/note_player/sine_read/sineRom/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.903    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[15]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.071     9.191    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.031     9.222    music_player/codec_conditioner/next_sample_latch/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.577ns (63.325%)  route 2.072ns (36.675%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     3.787 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.817     4.604    music_player/note_player/sine_read/state_reg/q_reg[14]_0[3]
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.337     4.941 r  music_player/note_player/sine_read/state_reg/q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     4.941    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[4]
    SLICE_X107Y118       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.847     8.678    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y118       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
                         clock pessimism              0.584     9.263    
                         clock uncertainty           -0.071     9.192    
    SLICE_X107Y118       FDRE (Setup_fdre_C_D)        0.075     9.267    music_player/codec_conditioner/next_sample_latch/q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 3.802ns (67.794%)  route 1.806ns (32.206%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.043 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.552     4.594    music_player/note_player/sine_read/state_reg/q_reg[14]_0[5]
    SLICE_X113Y116       LUT3 (Prop_lut3_I0_O)        0.306     4.900 r  music_player/note_player/sine_read/state_reg/q[6]_i_1__2/O
                         net (fo=1, routed)           0.000     4.900    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[6]
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.853     8.684    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[6]/C
                         clock pessimism              0.584     9.269    
                         clock uncertainty           -0.071     9.198    
    SLICE_X113Y116       FDRE (Setup_fdre_C_D)        0.032     9.230    music_player/codec_conditioner/next_sample_latch/q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  4.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 wd_top/wc/read_index_flip_flop/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.074%)  route 0.239ns (62.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.682    -0.549    wd_top/wc/read_index_flip_flop/clk_out1
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  wd_top/wc/read_index_flip_flop/q_reg[0]/Q
                         net (fo=5, routed)           0.239    -0.169    wd_top/sample_ram/read_index
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.995    -0.744    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB18_X5Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.312    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.551%)  route 0.240ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.687    -0.544    music_player/song_reader/note_counter/CLK
    SLICE_X104Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  music_player/song_reader/note_counter/q_reg[4]/Q
                         net (fo=5, routed)           0.240    -0.140    music_player/song_reader/rom/ADDRARDADDR[4]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.250    -0.488    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.305    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.723%)  route 0.265ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[2]/Q
                         net (fo=3, routed)           0.265    -0.111    music_player/song_reader/rom/ADDRARDADDR[2]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.284    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.716    -0.515    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  play_button_press_unit/debounce/state/q_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.226    play_button_press_unit/one_pulse/last_value_storage/Q[0]
    SLICE_X108Y111       FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.989    -0.751    play_button_press_unit/one_pulse/last_value_storage/clk_out1
    SLICE_X108Y111       FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X108Y111       FDRE (Hold_fdre_C_D)         0.052    -0.428    play_button_press_unit/one_pulse/last_value_storage/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_reg/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.836%)  route 0.153ns (45.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/Q
                         net (fo=2, routed)           0.153    -0.225    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[12]
    SLICE_X109Y117       LUT4 (Prop_lut4_I0_O)        0.045    -0.180 r  music_player/codec_conditioner/current_sample_latch/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.000    -0.180    sample_reg/D[4]
    SLICE_X109Y117       FDRE                                         r  sample_reg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.983    -0.757    sample_reg/clk_out1
    SLICE_X109Y117       FDRE                                         r  sample_reg/q_reg[12]/C
                         clock pessimism              0.271    -0.486    
    SLICE_X109Y117       FDRE (Hold_fdre_C_D)         0.092    -0.394    sample_reg/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.014%)  route 0.155ns (44.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.717    -0.514    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y109       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  play_button_press_unit/debounce/state/q_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.218    play_button_press_unit/debounce/state/Q[1]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.048    -0.170 r  play_button_press_unit/debounce/state/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.170    play_button_press_unit/debounce/state/q[0]_i_1__7_n_0
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.992    -0.748    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.105    -0.394    play_button_press_unit/debounce/state/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.216%)  route 0.326ns (69.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[3]/Q
                         net (fo=6, routed)           0.326    -0.050    music_player/song_reader/rom/ADDRARDADDR[3]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.284    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.022%)  route 0.329ns (69.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[0]/Q
                         net (fo=5, routed)           0.329    -0.047    music_player/song_reader/rom/ADDRARDADDR[0]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.284    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 music_player/note_player/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/state_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/note_player/state_reg/CLK
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  music_player/note_player/state_reg/q_reg[0]/Q
                         net (fo=6, routed)           0.160    -0.194    music_player/song_reader/rom/q_reg[5]_0[0]
    SLICE_X108Y113       LUT4 (Prop_lut4_I3_O)        0.044    -0.150 r  music_player/song_reader/rom/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.150    music_player/note_player/state_reg/D[1]
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/note_player/state_reg/CLK
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.518    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.131    -0.387    music_player/note_player/state_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/note_counter/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.128    -0.389 r  music_player/song_reader/note_counter/q_reg[1]/Q
                         net (fo=4, routed)           0.107    -0.282    music_player/song_reader/note_counter/Q[1]
    SLICE_X106Y112       LUT6 (Prop_lut6_I4_O)        0.099    -0.183 r  music_player/song_reader/note_counter/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    music_player/song_reader/note_counter/q[2]_i_1_n_0
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/C
                         clock pessimism              0.236    -0.517    
    SLICE_X106Y112       FDRE (Hold_fdre_C_D)         0.092    -0.425    music_player/song_reader/note_counter/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y48     wd_top/sample_ram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y47     music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y45     music_player/song_reader/rom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y46     music_player/note_player/freq_reg/q_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y46     music_player/note_player/freq_reg/q_reg__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y48     wd_top/sample_ram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   U2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y118   music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y118   music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y116   music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y118   music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y118   music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y116   music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y117   music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y117   music_player/codec_conditioner/current_sample_latch/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y117   music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   music_player/note_player/sine_read/ready_1/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    adau1761_codec/codec_clock_gen/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.915ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 3.056ns (39.895%)  route 4.604ns (60.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 19.237 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.413     6.734    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pwropt
    SLICE_X8Y32          FDCE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.569    19.237    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    SLICE_X8Y32          FDCE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.603    19.840    
                         clock uncertainty           -0.160    19.680    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)       -0.031    19.649    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.649    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                 12.915    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.966ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.508    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.508    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.966    

Slack (MET) :             12.966ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.508    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.508    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.966    

Slack (MET) :             12.966ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.508    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         19.508    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.718    -0.511    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X113Y110       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/Q
                         net (fo=1, routed)           0.172    -0.198    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0_n_0
    SLICE_X112Y113       SRL16E                                       r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.991    -0.747    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y113       SRL16E                                       r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
                         clock pessimism              0.249    -0.498    
    SLICE_X112Y113       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.381    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.091%)  route 0.259ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.516 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.259    -0.257    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.898    -0.839    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.584    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.454    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.823%)  route 0.130ns (41.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.339    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[3]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.504    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.713    -0.516    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/Q
                         net (fo=1, routed)           0.175    -0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/C
                         clock pessimism              0.248    -0.503    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.075    -0.428    adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.296%)  route 0.150ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.618    -0.612    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y33          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[0]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.045    -0.275 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.275    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.851    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y34          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                         clock pessimism              0.254    -0.597    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.091    -0.506    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.994%)  route 0.145ns (41.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/Q
                         net (fo=2, routed)           0.145    -0.334    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.045    -0.289 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.289    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.853    -0.885    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.241    -0.644    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.121    -0.523    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.620    -0.610    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/Q
                         net (fo=6, routed)           0.149    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_2_n_0
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.489    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.617    -0.613    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.285    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.043    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.884    -0.854    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.241    -0.613    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.131    -0.482    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.470 f  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.145    -0.324    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                         clock pessimism              0.239    -0.611    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.519    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.190ns (52.209%)  route 0.174ns (47.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/Q
                         net (fo=34, routed)          0.174    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]_0[1]
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.049    -0.247 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.107    -0.489    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y12     adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    adau1761_codec/codec_clock_gen/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y31      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y30      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y30      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y31      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X8Y30      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X8Y30      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y113   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y113   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y31      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y30      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y31      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X112Y113   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[1]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X113Y110   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y113   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y113   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X8Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X112Y116   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.763ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 2.421ns (21.755%)  route 8.708ns (78.245%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.805    10.369    U3/inst/srldly_0/data_i[3]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.088    39.171    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.132    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         39.132    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                 28.763    

Slack (MET) :             28.764ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 2.421ns (21.778%)  route 8.696ns (78.222%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.794    10.357    U3/inst/srldly_0/data_i[9]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.088    39.174    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.122    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         39.122    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 28.764    

Slack (MET) :             28.765ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 2.421ns (21.769%)  route 8.700ns (78.231%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.798    10.362    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.088    39.171    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.127    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 28.765    

Slack (MET) :             28.769ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 2.421ns (21.778%)  route 8.696ns (78.222%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.794    10.357    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.088    39.174    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.127    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 28.769    

Slack (MET) :             28.789ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.111ns  (logic 2.421ns (21.789%)  route 8.690ns (78.211%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.788    10.352    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.088    39.171    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    39.141    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         39.141    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 28.789    

Slack (MET) :             28.806ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.109ns  (logic 2.421ns (21.794%)  route 8.688ns (78.206%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.786    10.349    U3/inst/srldly_0/data_i[10]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.088    39.174    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    39.156    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         39.156    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                 28.806    

Slack (MET) :             28.924ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 2.421ns (22.036%)  route 8.566ns (77.964%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.663    10.227    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.088    39.171    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    39.152    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         39.152    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                 28.924    

Slack (MET) :             28.961ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 2.421ns (21.755%)  route 8.708ns (78.245%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.805    10.369    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.088    39.171    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    39.330    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         39.330    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                 28.961    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 1.058ns (17.277%)  route 5.066ns (82.723%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[2]/Q
                         net (fo=16, routed)          2.413     2.110    vga_control/Q[1]
    SLICE_X104Y125       LUT3 (Prop_lut3_I0_O)        0.150     2.260 r  vga_control/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.678     2.938    vga_control/vcounter[10]_i_5_n_0
    SLICE_X102Y125       LUT6 (Prop_lut6_I0_O)        0.328     3.266 r  vga_control/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.805     4.071    vga_control/eqOp
    SLICE_X103Y126       LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.169     5.365    vga_control/hcounter[10]_i_1_n_0
    SLICE_X100Y124       FDRE                                         r  vga_control/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.765    38.596    vga_control/CLK
    SLICE_X100Y124       FDRE                                         r  vga_control/hcounter_reg[0]/C
                         clock pessimism              0.622    39.219    
                         clock uncertainty           -0.088    39.131    
    SLICE_X100Y124       FDRE (Setup_fdre_C_R)       -0.524    38.607    vga_control/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.607    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                 33.242    

Slack (MET) :             33.244ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.086ns (18.472%)  route 4.793ns (81.528%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 38.599 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[2]/Q
                         net (fo=16, routed)          2.413     2.110    vga_control/Q[1]
    SLICE_X104Y125       LUT3 (Prop_lut3_I0_O)        0.150     2.260 r  vga_control/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.678     2.938    vga_control/vcounter[10]_i_5_n_0
    SLICE_X102Y125       LUT6 (Prop_lut6_I0_O)        0.328     3.266 r  vga_control/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.805     4.071    vga_control/eqOp
    SLICE_X103Y126       LUT4 (Prop_lut4_I3_O)        0.152     4.223 r  vga_control/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.897     5.120    vga_control/vcounter[10]_i_1_n_0
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.768    38.599    vga_control/CLK
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[0]/C
                         clock pessimism              0.584    39.184    
                         clock uncertainty           -0.088    39.096    
    SLICE_X104Y126       FDRE (Setup_fdre_C_R)       -0.732    38.364    vga_control/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 33.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.091    -0.291    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.246 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121    -0.389    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/c0_reg_reg/Q
                         net (fo=10, routed)          0.099    -0.286    U3/inst/encb/c0_reg
    SLICE_X112Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  U3/inst/encb/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U3/inst/encb/dout[9]
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[9]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDCE (Hold_fdce_C_D)         0.120    -0.393    U3/inst/encb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.295    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X111Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.250 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X111Y129       FDCE (Hold_fdce_C_D)         0.091    -0.418    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.249    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.204 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.204    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.120    -0.390    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X107Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.157    -0.228    U3/inst/encb/q_m_reg[5]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    U3/inst/encb/dout[5]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.121    -0.369    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X105Y126       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/vcounter_reg[4]/Q
                         net (fo=19, routed)          0.138    -0.274    vga_control/vcounter_reg[8]_0[3]
    SLICE_X104Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  vga_control/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_control/vcounter[6]_i_1_n_0
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.950    -0.790    vga_control/CLK
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[6]/C
                         clock pessimism              0.250    -0.540    
    SLICE_X104Y126       FDRE (Hold_fdre_C_D)         0.121    -0.419    vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U3/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encr/pix_clk
    SLICE_X110Y123       FDRE                                         r  U3/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.108    -0.276    U3/inst/encr/n1d[1]
    SLICE_X111Y123       LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.231    U3/inst/encr/q_m_1
    SLICE_X111Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encr/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X111Y123       FDRE (Hold_fdre_C_D)         0.091    -0.421    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_control/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.080%)  route 0.157ns (48.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    vga_control/CLK
    SLICE_X108Y124       FDRE                                         r  vga_control/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  vga_control/HS_reg/Q
                         net (fo=1, routed)           0.157    -0.206    U3/inst/srldly_0/data_i[2]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.271    -0.491    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.397    U3/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.164%)  route 0.145ns (43.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.710    -0.521    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  U3/inst/encg/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.235    U3/inst/encg/q_m_reg_reg_n_0_[5]
    SLICE_X112Y131       LUT5 (Prop_lut5_I1_O)        0.045    -0.190 r  U3/inst/encg/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.190    U3/inst/encg/dout[5]_i_1__0_n_0
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.985    -0.755    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.249    -0.506    
    SLICE_X112Y131       FDCE (Hold_fdce_C_D)         0.121    -0.385    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.502%)  route 0.130ns (36.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X113Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  U3/inst/encg/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.130    -0.265    U3/inst/encg/p_0_in5_in
    SLICE_X112Y129       LUT6 (Prop_lut6_I4_O)        0.098    -0.167 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    U3/inst/encg/q_m_1
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.120    -0.388    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   U2/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y128   U3/inst/srldly_0/srl[29].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y128   U3/inst/srldly_0/srl[30].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y128   U3/inst/srldly_0/srl[31].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   U2/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 3.820ns (62.640%)  route 2.278ns (37.360%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.035 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.024     5.058    music_player/note_player/sine_read/state_reg/q_reg[14]_0[7]
    SLICE_X113Y116       LUT3 (Prop_lut3_I0_O)        0.332     5.390 r  music_player/note_player/sine_read/state_reg/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.390    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[8]
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.853     8.684    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/C
                         clock pessimism              0.584     9.269    
                         clock uncertainty           -0.072     9.197    
    SLICE_X113Y116       FDRE (Setup_fdre_C_D)        0.075     9.272    music_player/codec_conditioner/next_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 3.738ns (62.261%)  route 2.266ns (37.739%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.959 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.011     4.970    music_player/note_player/sine_read/state_reg/q_reg[14]_0[6]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.326     5.296 r  music_player/note_player/sine_read/state_reg/q[7]_i_1__2/O
                         net (fo=1, routed)           0.000     5.296    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[7]
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)        0.075     9.265    music_player/codec_conditioner/next_sample_latch/q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 3.938ns (66.279%)  route 2.004ns (33.721%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.152 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.749     4.901    music_player/note_player/sine_read/state_reg/q_reg[14]_0[11]
    SLICE_X110Y121       LUT3 (Prop_lut3_I0_O)        0.333     5.234 r  music_player/note_player/sine_read/state_reg/q[12]_i_1/O
                         net (fo=1, routed)           0.000     5.234    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[12]
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.848     8.679    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
                         clock pessimism              0.584     9.264    
                         clock uncertainty           -0.072     9.192    
    SLICE_X110Y121       FDRE (Setup_fdre_C_D)        0.075     9.267    music_player/codec_conditioner/next_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 3.921ns (68.189%)  route 1.829ns (31.811%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.173 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.575     4.747    music_player/note_player/sine_read/state_reg/q_reg[14]_0[12]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.295     5.042 r  music_player/note_player/sine_read/state_reg/q[13]_i_1/O
                         net (fo=1, routed)           0.000     5.042    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[13]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.031     9.221    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 3.919ns (68.225%)  route 1.825ns (31.775%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.160 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.571     4.730    music_player/note_player/sine_read/state_reg/q_reg[14]_0[9]
    SLICE_X110Y121       LUT3 (Prop_lut3_I0_O)        0.306     5.036 r  music_player/note_player/sine_read/state_reg/q[10]_i_1/O
                         net (fo=1, routed)           0.000     5.036    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[10]
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.848     8.679    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
                         clock pessimism              0.584     9.264    
                         clock uncertainty           -0.072     9.192    
    SLICE_X110Y121       FDRE (Setup_fdre_C_D)        0.029     9.221    music_player/codec_conditioner/next_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 3.830ns (66.657%)  route 1.916ns (33.343%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.056 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.661     4.717    music_player/note_player/sine_read/state_reg/q_reg[14]_0[8]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.321     5.038 r  music_player/note_player/sine_read/state_reg/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     5.038    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[9]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.075     9.265    music_player/codec_conditioner/next_sample_latch/q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 4.032ns (70.802%)  route 1.663ns (29.198%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.408     4.685    music_player/note_player/sine_read/state_reg/q_reg[14]_0[13]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.302     4.987 r  music_player/note_player/sine_read/state_reg/q[14]_i_1/O
                         net (fo=1, routed)           0.000     4.987    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[14]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.075     9.265    music_player/codec_conditioner/next_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 3.947ns (70.342%)  route 1.664ns (29.658%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.193 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.410     4.602    music_player/note_player/sine_read/sineRom/sample0[15]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.301     4.903 r  music_player/note_player/sine_read/sineRom/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.903    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[15]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.031     9.221    music_player/codec_conditioner/next_sample_latch/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.577ns (63.325%)  route 2.072ns (36.675%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     3.787 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.817     4.604    music_player/note_player/sine_read/state_reg/q_reg[14]_0[3]
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.337     4.941 r  music_player/note_player/sine_read/state_reg/q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     4.941    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[4]
    SLICE_X107Y118       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.847     8.678    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y118       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
                         clock pessimism              0.584     9.263    
                         clock uncertainty           -0.072     9.191    
    SLICE_X107Y118       FDRE (Setup_fdre_C_D)        0.075     9.266    music_player/codec_conditioner/next_sample_latch/q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 3.802ns (67.794%)  route 1.806ns (32.206%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.043 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.552     4.594    music_player/note_player/sine_read/state_reg/q_reg[14]_0[5]
    SLICE_X113Y116       LUT3 (Prop_lut3_I0_O)        0.306     4.900 r  music_player/note_player/sine_read/state_reg/q[6]_i_1__2/O
                         net (fo=1, routed)           0.000     4.900    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[6]
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.853     8.684    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[6]/C
                         clock pessimism              0.584     9.269    
                         clock uncertainty           -0.072     9.197    
    SLICE_X113Y116       FDRE (Setup_fdre_C_D)        0.032     9.229    music_player/codec_conditioner/next_sample_latch/q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  4.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 wd_top/wc/read_index_flip_flop/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.074%)  route 0.239ns (62.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.682    -0.549    wd_top/wc/read_index_flip_flop/clk_out1
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  wd_top/wc/read_index_flip_flop/q_reg[0]/Q
                         net (fo=5, routed)           0.239    -0.169    wd_top/sample_ram/read_index
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.995    -0.744    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB18_X5Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.312    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.551%)  route 0.240ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.687    -0.544    music_player/song_reader/note_counter/CLK
    SLICE_X104Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  music_player/song_reader/note_counter/q_reg[4]/Q
                         net (fo=5, routed)           0.240    -0.140    music_player/song_reader/rom/ADDRARDADDR[4]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.250    -0.488    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.305    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.723%)  route 0.265ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[2]/Q
                         net (fo=3, routed)           0.265    -0.111    music_player/song_reader/rom/ADDRARDADDR[2]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.284    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.716    -0.515    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  play_button_press_unit/debounce/state/q_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.226    play_button_press_unit/one_pulse/last_value_storage/Q[0]
    SLICE_X108Y111       FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.989    -0.751    play_button_press_unit/one_pulse/last_value_storage/clk_out1
    SLICE_X108Y111       FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X108Y111       FDRE (Hold_fdre_C_D)         0.052    -0.428    play_button_press_unit/one_pulse/last_value_storage/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_reg/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.836%)  route 0.153ns (45.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/Q
                         net (fo=2, routed)           0.153    -0.225    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[12]
    SLICE_X109Y117       LUT4 (Prop_lut4_I0_O)        0.045    -0.180 r  music_player/codec_conditioner/current_sample_latch/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.000    -0.180    sample_reg/D[4]
    SLICE_X109Y117       FDRE                                         r  sample_reg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.983    -0.757    sample_reg/clk_out1
    SLICE_X109Y117       FDRE                                         r  sample_reg/q_reg[12]/C
                         clock pessimism              0.271    -0.486    
    SLICE_X109Y117       FDRE (Hold_fdre_C_D)         0.092    -0.394    sample_reg/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.014%)  route 0.155ns (44.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.717    -0.514    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y109       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  play_button_press_unit/debounce/state/q_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.218    play_button_press_unit/debounce/state/Q[1]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.048    -0.170 r  play_button_press_unit/debounce/state/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.170    play_button_press_unit/debounce/state/q[0]_i_1__7_n_0
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.992    -0.748    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.105    -0.394    play_button_press_unit/debounce/state/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.216%)  route 0.326ns (69.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[3]/Q
                         net (fo=6, routed)           0.326    -0.050    music_player/song_reader/rom/ADDRARDADDR[3]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.284    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.022%)  route 0.329ns (69.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[0]/Q
                         net (fo=5, routed)           0.329    -0.047    music_player/song_reader/rom/ADDRARDADDR[0]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.284    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 music_player/note_player/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/state_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/note_player/state_reg/CLK
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  music_player/note_player/state_reg/q_reg[0]/Q
                         net (fo=6, routed)           0.160    -0.194    music_player/song_reader/rom/q_reg[5]_0[0]
    SLICE_X108Y113       LUT4 (Prop_lut4_I3_O)        0.044    -0.150 r  music_player/song_reader/rom/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.150    music_player/note_player/state_reg/D[1]
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/note_player/state_reg/CLK
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.518    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.131    -0.387    music_player/note_player/state_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/note_counter/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.128    -0.389 r  music_player/song_reader/note_counter/q_reg[1]/Q
                         net (fo=4, routed)           0.107    -0.282    music_player/song_reader/note_counter/Q[1]
    SLICE_X106Y112       LUT6 (Prop_lut6_I4_O)        0.099    -0.183 r  music_player/song_reader/note_counter/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    music_player/song_reader/note_counter/q[2]_i_1_n_0
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/C
                         clock pessimism              0.236    -0.517    
    SLICE_X106Y112       FDRE (Hold_fdre_C_D)         0.092    -0.425    music_player/song_reader/note_counter/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y48     wd_top/sample_ram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y47     music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y45     music_player/song_reader/rom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y46     music_player/note_player/freq_reg/q_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y46     music_player/note_player/freq_reg/q_reg__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y48     wd_top/sample_ram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   U2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y118   music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y118   music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y116   music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y118   music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y118   music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y116   music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y117   music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y117   music_player/codec_conditioner/current_sample_latch/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y117   music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   music_player/note_player/sine_read/ready_1/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    adau1761_codec/codec_clock_gen/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       12.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.914ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 3.056ns (39.895%)  route 4.604ns (60.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 19.237 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.413     6.734    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pwropt
    SLICE_X8Y32          FDCE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.569    19.237    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    SLICE_X8Y32          FDCE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.603    19.840    
                         clock uncertainty           -0.160    19.680    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)       -0.031    19.649    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.649    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                 12.914    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.472    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.966ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.508    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.508    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.966    

Slack (MET) :             12.966ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.508    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.508    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.966    

Slack (MET) :             12.966ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.508    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         19.508    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.718    -0.511    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X113Y110       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/Q
                         net (fo=1, routed)           0.172    -0.198    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0_n_0
    SLICE_X112Y113       SRL16E                                       r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.991    -0.747    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y113       SRL16E                                       r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
                         clock pessimism              0.249    -0.498    
    SLICE_X112Y113       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.381    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.091%)  route 0.259ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.516 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.259    -0.257    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.898    -0.839    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.584    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.454    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.823%)  route 0.130ns (41.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.339    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[3]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.504    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.713    -0.516    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/Q
                         net (fo=1, routed)           0.175    -0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/C
                         clock pessimism              0.248    -0.503    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.075    -0.428    adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.296%)  route 0.150ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.618    -0.612    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y33          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[0]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.045    -0.275 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.275    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.851    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y34          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                         clock pessimism              0.254    -0.597    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.091    -0.506    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.994%)  route 0.145ns (41.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/Q
                         net (fo=2, routed)           0.145    -0.334    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.045    -0.289 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.289    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.853    -0.885    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.241    -0.644    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.121    -0.523    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.620    -0.610    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/Q
                         net (fo=6, routed)           0.149    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_2_n_0
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.489    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.617    -0.613    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.285    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.043    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.884    -0.854    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.241    -0.613    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.131    -0.482    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.470 f  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.145    -0.324    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                         clock pessimism              0.239    -0.611    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.519    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.190ns (52.209%)  route 0.174ns (47.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/Q
                         net (fo=34, routed)          0.174    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]_0[1]
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.049    -0.247 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.107    -0.489    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y12     adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    adau1761_codec/codec_clock_gen/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y31      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y30      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y30      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y31      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X8Y30      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X8Y30      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y113   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y113   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y31      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y30      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y31      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X112Y113   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[1]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X113Y110   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y113   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y113   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X8Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X112Y116   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.761ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 2.421ns (21.755%)  route 8.708ns (78.245%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.805    10.369    U3/inst/srldly_0/data_i[3]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.130    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                 28.761    

Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 2.421ns (21.778%)  route 8.696ns (78.222%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.794    10.357    U3/inst/srldly_0/data_i[9]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.120    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         39.120    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.763ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 2.421ns (21.769%)  route 8.700ns (78.231%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.798    10.362    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.125    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 28.763    

Slack (MET) :             28.767ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 2.421ns (21.778%)  route 8.696ns (78.222%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.794    10.357    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.125    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 28.767    

Slack (MET) :             28.787ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.111ns  (logic 2.421ns (21.789%)  route 8.690ns (78.211%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.788    10.352    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    39.139    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 28.787    

Slack (MET) :             28.804ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.109ns  (logic 2.421ns (21.794%)  route 8.688ns (78.206%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.786    10.349    U3/inst/srldly_0/data_i[10]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    39.154    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         39.154    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                 28.804    

Slack (MET) :             28.922ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 2.421ns (22.036%)  route 8.566ns (77.964%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.663    10.227    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    39.150    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         39.150    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                 28.922    

Slack (MET) :             28.959ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 2.421ns (21.755%)  route 8.708ns (78.245%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.805    10.369    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    39.328    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         39.328    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                 28.959    

Slack (MET) :             33.240ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 1.058ns (17.277%)  route 5.066ns (82.723%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[2]/Q
                         net (fo=16, routed)          2.413     2.110    vga_control/Q[1]
    SLICE_X104Y125       LUT3 (Prop_lut3_I0_O)        0.150     2.260 r  vga_control/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.678     2.938    vga_control/vcounter[10]_i_5_n_0
    SLICE_X102Y125       LUT6 (Prop_lut6_I0_O)        0.328     3.266 r  vga_control/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.805     4.071    vga_control/eqOp
    SLICE_X103Y126       LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.169     5.365    vga_control/hcounter[10]_i_1_n_0
    SLICE_X100Y124       FDRE                                         r  vga_control/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.765    38.596    vga_control/CLK
    SLICE_X100Y124       FDRE                                         r  vga_control/hcounter_reg[0]/C
                         clock pessimism              0.622    39.219    
                         clock uncertainty           -0.090    39.129    
    SLICE_X100Y124       FDRE (Setup_fdre_C_R)       -0.524    38.605    vga_control/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                 33.240    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.086ns (18.472%)  route 4.793ns (81.528%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 38.599 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[2]/Q
                         net (fo=16, routed)          2.413     2.110    vga_control/Q[1]
    SLICE_X104Y125       LUT3 (Prop_lut3_I0_O)        0.150     2.260 r  vga_control/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.678     2.938    vga_control/vcounter[10]_i_5_n_0
    SLICE_X102Y125       LUT6 (Prop_lut6_I0_O)        0.328     3.266 r  vga_control/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.805     4.071    vga_control/eqOp
    SLICE_X103Y126       LUT4 (Prop_lut4_I3_O)        0.152     4.223 r  vga_control/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.897     5.120    vga_control/vcounter[10]_i_1_n_0
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.768    38.599    vga_control/CLK
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[0]/C
                         clock pessimism              0.584    39.184    
                         clock uncertainty           -0.090    39.094    
    SLICE_X104Y126       FDRE (Setup_fdre_C_R)       -0.732    38.362    vga_control/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 33.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.091    -0.291    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.246 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121    -0.389    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/c0_reg_reg/Q
                         net (fo=10, routed)          0.099    -0.286    U3/inst/encb/c0_reg
    SLICE_X112Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  U3/inst/encb/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U3/inst/encb/dout[9]
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[9]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDCE (Hold_fdce_C_D)         0.120    -0.393    U3/inst/encb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.295    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X111Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.250 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X111Y129       FDCE (Hold_fdce_C_D)         0.091    -0.418    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.249    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.204 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.204    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.120    -0.390    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X107Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.157    -0.228    U3/inst/encb/q_m_reg[5]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    U3/inst/encb/dout[5]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.121    -0.369    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X105Y126       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/vcounter_reg[4]/Q
                         net (fo=19, routed)          0.138    -0.274    vga_control/vcounter_reg[8]_0[3]
    SLICE_X104Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  vga_control/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_control/vcounter[6]_i_1_n_0
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.950    -0.790    vga_control/CLK
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[6]/C
                         clock pessimism              0.250    -0.540    
    SLICE_X104Y126       FDRE (Hold_fdre_C_D)         0.121    -0.419    vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U3/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encr/pix_clk
    SLICE_X110Y123       FDRE                                         r  U3/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.108    -0.276    U3/inst/encr/n1d[1]
    SLICE_X111Y123       LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.231    U3/inst/encr/q_m_1
    SLICE_X111Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encr/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X111Y123       FDRE (Hold_fdre_C_D)         0.091    -0.421    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_control/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.080%)  route 0.157ns (48.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    vga_control/CLK
    SLICE_X108Y124       FDRE                                         r  vga_control/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  vga_control/HS_reg/Q
                         net (fo=1, routed)           0.157    -0.206    U3/inst/srldly_0/data_i[2]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.271    -0.491    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.397    U3/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.164%)  route 0.145ns (43.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.710    -0.521    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  U3/inst/encg/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.235    U3/inst/encg/q_m_reg_reg_n_0_[5]
    SLICE_X112Y131       LUT5 (Prop_lut5_I1_O)        0.045    -0.190 r  U3/inst/encg/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.190    U3/inst/encg/dout[5]_i_1__0_n_0
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.985    -0.755    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.249    -0.506    
    SLICE_X112Y131       FDCE (Hold_fdce_C_D)         0.121    -0.385    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.502%)  route 0.130ns (36.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X113Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  U3/inst/encg/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.130    -0.265    U3/inst/encg/p_0_in5_in
    SLICE_X112Y129       LUT6 (Prop_lut6_I4_O)        0.098    -0.167 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    U3/inst/encg/q_m_1
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.120    -0.388    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   U2/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y128   U3/inst/srldly_0/srl[29].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y128   U3/inst/srldly_0/srl[30].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y128   U3/inst/srldly_0/srl[31].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   U2/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           68  Failing Endpoints,  Worst Slack       -2.504ns,  Total Violation     -149.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.504ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.714ns  (logic 0.704ns (25.937%)  route 2.010ns (74.063%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 228.680 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 f  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.993   229.953    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I1_O)        0.124   230.077 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.018   231.095    wd_top/wc/count_flip_flop/en0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.124   231.219 r  wd_top/wc/count_flip_flop/q[4]_i_1__3/O
                         net (fo=1, routed)           0.000   231.219    wd_top/wc/count_flip_flop/q[4]_i_1__3_n_0
    SLICE_X110Y120       FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.849   228.680    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X110Y120       FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[4]/C
                         clock pessimism              0.452   229.133    
                         clock uncertainty           -0.450   228.682    
    SLICE_X110Y120       FDRE (Setup_fdre_C_D)        0.032   228.714    wd_top/wc/count_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.714    
                         arrival time                        -231.219    
  -------------------------------------------------------------------
                         slack                                 -2.504    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/ready_1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.469ns  (logic 0.580ns (23.495%)  route 1.889ns (76.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.837   230.973    music_player/note_player/sine_read/ready_1/generate_next0
    SLICE_X107Y116       FDRE                                         r  music_player/note_player/sine_read/ready_1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/ready_1/CLK
    SLICE_X107Y116       FDRE                                         r  music_player/note_player/sine_read/ready_1/q_reg[0]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)       -0.061   228.622    music_player/note_player/sine_read/ready_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.622    
                         arrival time                        -230.973    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[11]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[4]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[5]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[6]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[7]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[8]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[8]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[9]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.294     0.297    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                         clock pessimism              0.509    -0.244    
                         clock uncertainty            0.450     0.206    
    SLICE_X110Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.167    music_player/codec_conditioner/current_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.294     0.297    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                         clock pessimism              0.509    -0.244    
                         clock uncertainty            0.450     0.206    
    SLICE_X110Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.167    music_player/codec_conditioner/current_sample_latch/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[10]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.397     0.022    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.045     0.067 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.232     0.300    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.984    -0.756    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/C
                         clock pessimism              0.509    -0.247    
                         clock uncertainty            0.450     0.203    
    SLICE_X106Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.164    music_player/note_player/sine_read/state_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.216ns (31.458%)  route 2.650ns (68.542%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.495     3.109    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y122       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.769     8.600    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y122       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/C
                         clock pessimism              0.249     8.849    
                         clock uncertainty           -0.208     8.641    
    SLICE_X105Y122       FDRE (Setup_fdre_C_CE)      -0.391     8.250    wd_top/wd/RAM_value_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.701%)  route 2.697ns (79.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          1.044     0.741    vga_control/Q[2]
    SLICE_X102Y123       LUT5 (Prop_lut5_I4_O)        0.124     0.865 r  vga_control/U3_i_16/O
                         net (fo=1, routed)           1.134     1.999    vga_control/U3_i_16_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I1_O)        0.124     2.123 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.518     2.641    wd_top/wd/change_flip_flop/E[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.766     8.597    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.846    
                         clock uncertainty           -0.208     8.638    
    SLICE_X105Y124       FDRE (Setup_fdre_C_CE)      -0.205     8.433    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.701%)  route 2.697ns (79.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          1.044     0.741    vga_control/Q[2]
    SLICE_X102Y123       LUT5 (Prop_lut5_I4_O)        0.124     0.865 r  vga_control/U3_i_16/O
                         net (fo=1, routed)           1.134     1.999    vga_control/U3_i_16_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I1_O)        0.124     2.123 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.518     2.641    wd_top/wd/change_flip_flop/E[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.766     8.597    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.846    
                         clock uncertainty           -0.208     8.638    
    SLICE_X105Y124       FDRE (Setup_fdre_C_CE)      -0.205     8.433    wd_top/wd/change_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                  5.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.208    -0.017    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.056    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[3]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.208    -0.017    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.056    wd_top/wd/change_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.208    -0.017    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.056    wd_top/wd/change_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[7]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.208    -0.017    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.056    wd_top/wd/change_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.929%)  route 0.744ns (84.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.677    -0.554    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          0.744     0.331    wd_top/wd/change_flip_flop/D[2]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.208    -0.017    
    SLICE_X103Y124       FDRE (Hold_fdre_C_D)         0.070     0.053    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/state_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.208ns (22.119%)  route 0.732ns (77.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.677    -0.554    vga_control/CLK
    SLICE_X104Y125       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.732     0.342    wd_top/wc/state_flip_flop/vsync
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.044     0.386 r  wd_top/wc/state_flip_flop/q[1]_i_1__4/O
                         net (fo=1, routed)           0.000     0.386    wd_top/wc/state_flip_flop/next_state_temp[1]
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.955    -0.785    wd_top/wc/state_flip_flop/clk_out1
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/C
                         clock pessimism              0.567    -0.218    
                         clock uncertainty            0.208    -0.010    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.107     0.097    wd_top/wc/state_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.159%)  route 0.739ns (81.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[6]/Q
                         net (fo=16, routed)          0.739     0.352    wd_top/wd/change_flip_flop/D[5]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.208    -0.016    
    SLICE_X105Y124       FDRE (Hold_fdre_C_D)         0.072     0.056    wd_top/wd/change_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.088%)  route 0.743ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y121       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[1]/Q
                         net (fo=17, routed)          0.743     0.356    wd_top/wd/change_flip_flop/D[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.208    -0.016    
    SLICE_X105Y124       FDRE (Hold_fdre_C_D)         0.070     0.054    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.164ns (15.350%)  route 0.904ns (84.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y121       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[1]/Q
                         net (fo=17, routed)          0.904     0.517    wd_top/sample_ram/D[0]
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.995    -0.744    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.177    
                         clock uncertainty            0.208     0.031    
    RAMB18_X5Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.214    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.967%)  route 0.595ns (72.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.208     0.273    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.208    -0.016    
    SLICE_X104Y124       FDRE (Hold_fdre_C_CE)       -0.016    -0.032    wd_top/wd/change_flip_flop/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 3.820ns (62.640%)  route 2.278ns (37.360%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.035 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.024     5.058    music_player/note_player/sine_read/state_reg/q_reg[14]_0[7]
    SLICE_X113Y116       LUT3 (Prop_lut3_I0_O)        0.332     5.390 r  music_player/note_player/sine_read/state_reg/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.390    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[8]
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.853     8.684    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/C
                         clock pessimism              0.584     9.269    
                         clock uncertainty           -0.072     9.197    
    SLICE_X113Y116       FDRE (Setup_fdre_C_D)        0.075     9.272    music_player/codec_conditioner/next_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 3.738ns (62.261%)  route 2.266ns (37.739%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.959 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.011     4.970    music_player/note_player/sine_read/state_reg/q_reg[14]_0[6]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.326     5.296 r  music_player/note_player/sine_read/state_reg/q[7]_i_1__2/O
                         net (fo=1, routed)           0.000     5.296    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[7]
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)        0.075     9.265    music_player/codec_conditioner/next_sample_latch/q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 3.938ns (66.279%)  route 2.004ns (33.721%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.152 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.749     4.901    music_player/note_player/sine_read/state_reg/q_reg[14]_0[11]
    SLICE_X110Y121       LUT3 (Prop_lut3_I0_O)        0.333     5.234 r  music_player/note_player/sine_read/state_reg/q[12]_i_1/O
                         net (fo=1, routed)           0.000     5.234    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[12]
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.848     8.679    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
                         clock pessimism              0.584     9.264    
                         clock uncertainty           -0.072     9.192    
    SLICE_X110Y121       FDRE (Setup_fdre_C_D)        0.075     9.267    music_player/codec_conditioner/next_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 3.921ns (68.189%)  route 1.829ns (31.811%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.173 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.575     4.747    music_player/note_player/sine_read/state_reg/q_reg[14]_0[12]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.295     5.042 r  music_player/note_player/sine_read/state_reg/q[13]_i_1/O
                         net (fo=1, routed)           0.000     5.042    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[13]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.031     9.221    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 3.919ns (68.225%)  route 1.825ns (31.775%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.160 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.571     4.730    music_player/note_player/sine_read/state_reg/q_reg[14]_0[9]
    SLICE_X110Y121       LUT3 (Prop_lut3_I0_O)        0.306     5.036 r  music_player/note_player/sine_read/state_reg/q[10]_i_1/O
                         net (fo=1, routed)           0.000     5.036    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[10]
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.848     8.679    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
                         clock pessimism              0.584     9.264    
                         clock uncertainty           -0.072     9.192    
    SLICE_X110Y121       FDRE (Setup_fdre_C_D)        0.029     9.221    music_player/codec_conditioner/next_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 3.830ns (66.657%)  route 1.916ns (33.343%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.056 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.661     4.717    music_player/note_player/sine_read/state_reg/q_reg[14]_0[8]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.321     5.038 r  music_player/note_player/sine_read/state_reg/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     5.038    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[9]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.075     9.265    music_player/codec_conditioner/next_sample_latch/q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 4.032ns (70.802%)  route 1.663ns (29.198%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.408     4.685    music_player/note_player/sine_read/state_reg/q_reg[14]_0[13]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.302     4.987 r  music_player/note_player/sine_read/state_reg/q[14]_i_1/O
                         net (fo=1, routed)           0.000     4.987    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[14]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.075     9.265    music_player/codec_conditioner/next_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 3.947ns (70.342%)  route 1.664ns (29.658%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.193 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.410     4.602    music_player/note_player/sine_read/sineRom/sample0[15]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.301     4.903 r  music_player/note_player/sine_read/sineRom/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.903    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[15]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.031     9.221    music_player/codec_conditioner/next_sample_latch/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.577ns (63.325%)  route 2.072ns (36.675%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     3.787 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.817     4.604    music_player/note_player/sine_read/state_reg/q_reg[14]_0[3]
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.337     4.941 r  music_player/note_player/sine_read/state_reg/q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     4.941    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[4]
    SLICE_X107Y118       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.847     8.678    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y118       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
                         clock pessimism              0.584     9.263    
                         clock uncertainty           -0.072     9.191    
    SLICE_X107Y118       FDRE (Setup_fdre_C_D)        0.075     9.266    music_player/codec_conditioner/next_sample_latch/q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 3.802ns (67.794%)  route 1.806ns (32.206%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.043 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.552     4.594    music_player/note_player/sine_read/state_reg/q_reg[14]_0[5]
    SLICE_X113Y116       LUT3 (Prop_lut3_I0_O)        0.306     4.900 r  music_player/note_player/sine_read/state_reg/q[6]_i_1__2/O
                         net (fo=1, routed)           0.000     4.900    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[6]
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.853     8.684    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[6]/C
                         clock pessimism              0.584     9.269    
                         clock uncertainty           -0.072     9.197    
    SLICE_X113Y116       FDRE (Setup_fdre_C_D)        0.032     9.229    music_player/codec_conditioner/next_sample_latch/q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  4.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 wd_top/wc/read_index_flip_flop/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.074%)  route 0.239ns (62.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.682    -0.549    wd_top/wc/read_index_flip_flop/clk_out1
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  wd_top/wc/read_index_flip_flop/q_reg[0]/Q
                         net (fo=5, routed)           0.239    -0.169    wd_top/sample_ram/read_index
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.995    -0.744    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
                         clock uncertainty            0.072    -0.423    
    RAMB18_X5Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.240    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.551%)  route 0.240ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.687    -0.544    music_player/song_reader/note_counter/CLK
    SLICE_X104Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  music_player/song_reader/note_counter/q_reg[4]/Q
                         net (fo=5, routed)           0.240    -0.140    music_player/song_reader/rom/ADDRARDADDR[4]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.250    -0.488    
                         clock uncertainty            0.072    -0.416    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.233    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.723%)  route 0.265ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[2]/Q
                         net (fo=3, routed)           0.265    -0.111    music_player/song_reader/rom/ADDRARDADDR[2]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
                         clock uncertainty            0.072    -0.395    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.212    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.716    -0.515    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  play_button_press_unit/debounce/state/q_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.226    play_button_press_unit/one_pulse/last_value_storage/Q[0]
    SLICE_X108Y111       FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.989    -0.751    play_button_press_unit/one_pulse/last_value_storage/clk_out1
    SLICE_X108Y111       FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.072    -0.408    
    SLICE_X108Y111       FDRE (Hold_fdre_C_D)         0.052    -0.356    play_button_press_unit/one_pulse/last_value_storage/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_reg/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.836%)  route 0.153ns (45.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/Q
                         net (fo=2, routed)           0.153    -0.225    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[12]
    SLICE_X109Y117       LUT4 (Prop_lut4_I0_O)        0.045    -0.180 r  music_player/codec_conditioner/current_sample_latch/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.000    -0.180    sample_reg/D[4]
    SLICE_X109Y117       FDRE                                         r  sample_reg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.983    -0.757    sample_reg/clk_out1
    SLICE_X109Y117       FDRE                                         r  sample_reg/q_reg[12]/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.072    -0.414    
    SLICE_X109Y117       FDRE (Hold_fdre_C_D)         0.092    -0.322    sample_reg/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.014%)  route 0.155ns (44.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.717    -0.514    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y109       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  play_button_press_unit/debounce/state/q_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.218    play_button_press_unit/debounce/state/Q[1]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.048    -0.170 r  play_button_press_unit/debounce/state/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.170    play_button_press_unit/debounce/state/q[0]_i_1__7_n_0
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.992    -0.748    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.072    -0.427    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.105    -0.322    play_button_press_unit/debounce/state/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.216%)  route 0.326ns (69.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[3]/Q
                         net (fo=6, routed)           0.326    -0.050    music_player/song_reader/rom/ADDRARDADDR[3]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
                         clock uncertainty            0.072    -0.395    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.212    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.022%)  route 0.329ns (69.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[0]/Q
                         net (fo=5, routed)           0.329    -0.047    music_player/song_reader/rom/ADDRARDADDR[0]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
                         clock uncertainty            0.072    -0.395    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.212    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 music_player/note_player/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/state_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/note_player/state_reg/CLK
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  music_player/note_player/state_reg/q_reg[0]/Q
                         net (fo=6, routed)           0.160    -0.194    music_player/song_reader/rom/q_reg[5]_0[0]
    SLICE_X108Y113       LUT4 (Prop_lut4_I3_O)        0.044    -0.150 r  music_player/song_reader/rom/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.150    music_player/note_player/state_reg/D[1]
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/note_player/state_reg/CLK
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.518    
                         clock uncertainty            0.072    -0.446    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.131    -0.315    music_player/note_player/state_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/note_counter/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.128    -0.389 r  music_player/song_reader/note_counter/q_reg[1]/Q
                         net (fo=4, routed)           0.107    -0.282    music_player/song_reader/note_counter/Q[1]
    SLICE_X106Y112       LUT6 (Prop_lut6_I4_O)        0.099    -0.183 r  music_player/song_reader/note_counter/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    music_player/song_reader/note_counter/q[2]_i_1_n_0
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/C
                         clock pessimism              0.236    -0.517    
                         clock uncertainty            0.072    -0.445    
    SLICE_X106Y112       FDRE (Hold_fdre_C_D)         0.092    -0.353    music_player/song_reader/note_counter/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           68  Failing Endpoints,  Worst Slack       -2.506ns,  Total Violation     -149.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.714ns  (logic 0.704ns (25.937%)  route 2.010ns (74.063%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 228.680 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 f  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.993   229.953    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I1_O)        0.124   230.077 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.018   231.095    wd_top/wc/count_flip_flop/en0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.124   231.219 r  wd_top/wc/count_flip_flop/q[4]_i_1__3/O
                         net (fo=1, routed)           0.000   231.219    wd_top/wc/count_flip_flop/q[4]_i_1__3_n_0
    SLICE_X110Y120       FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.849   228.680    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X110Y120       FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[4]/C
                         clock pessimism              0.452   229.133    
                         clock uncertainty           -0.452   228.680    
    SLICE_X110Y120       FDRE (Setup_fdre_C_D)        0.032   228.712    wd_top/wc/count_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.712    
                         arrival time                        -231.219    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/ready_1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.469ns  (logic 0.580ns (23.495%)  route 1.889ns (76.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.837   230.973    music_player/note_player/sine_read/ready_1/generate_next0
    SLICE_X107Y116       FDRE                                         r  music_player/note_player/sine_read/ready_1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/ready_1/CLK
    SLICE_X107Y116       FDRE                                         r  music_player/note_player/sine_read/ready_1/q_reg[0]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)       -0.061   228.620    music_player/note_player/sine_read/ready_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.620    
                         arrival time                        -230.973    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[11]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[4]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[5]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[6]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[7]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[8]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[8]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[9]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.294     0.297    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                         clock pessimism              0.509    -0.244    
                         clock uncertainty            0.452     0.208    
    SLICE_X110Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.169    music_player/codec_conditioner/current_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.294     0.297    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                         clock pessimism              0.509    -0.244    
                         clock uncertainty            0.452     0.208    
    SLICE_X110Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.169    music_player/codec_conditioner/current_sample_latch/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[10]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.397     0.022    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.045     0.067 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.232     0.300    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.984    -0.756    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/C
                         clock pessimism              0.509    -0.247    
                         clock uncertainty            0.452     0.205    
    SLICE_X106Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/note_player/sine_read/state_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.216ns (31.458%)  route 2.650ns (68.542%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.495     3.109    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y122       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.769     8.600    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y122       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/C
                         clock pessimism              0.249     8.849    
                         clock uncertainty           -0.210     8.639    
    SLICE_X105Y122       FDRE (Setup_fdre_C_CE)      -0.391     8.248    wd_top/wd/RAM_value_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.701%)  route 2.697ns (79.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          1.044     0.741    vga_control/Q[2]
    SLICE_X102Y123       LUT5 (Prop_lut5_I4_O)        0.124     0.865 r  vga_control/U3_i_16/O
                         net (fo=1, routed)           1.134     1.999    vga_control/U3_i_16_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I1_O)        0.124     2.123 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.518     2.641    wd_top/wd/change_flip_flop/E[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.766     8.597    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.846    
                         clock uncertainty           -0.210     8.636    
    SLICE_X105Y124       FDRE (Setup_fdre_C_CE)      -0.205     8.431    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.701%)  route 2.697ns (79.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          1.044     0.741    vga_control/Q[2]
    SLICE_X102Y123       LUT5 (Prop_lut5_I4_O)        0.124     0.865 r  vga_control/U3_i_16/O
                         net (fo=1, routed)           1.134     1.999    vga_control/U3_i_16_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I1_O)        0.124     2.123 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.518     2.641    wd_top/wd/change_flip_flop/E[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.766     8.597    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.846    
                         clock uncertainty           -0.210     8.636    
    SLICE_X105Y124       FDRE (Setup_fdre_C_CE)      -0.205     8.431    wd_top/wd/change_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                  5.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.210    -0.015    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.054    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[3]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.210    -0.015    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.054    wd_top/wd/change_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.210    -0.015    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.054    wd_top/wd/change_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[7]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.210    -0.015    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.054    wd_top/wd/change_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.929%)  route 0.744ns (84.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.677    -0.554    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          0.744     0.331    wd_top/wd/change_flip_flop/D[2]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.210    -0.015    
    SLICE_X103Y124       FDRE (Hold_fdre_C_D)         0.070     0.055    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/state_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.208ns (22.119%)  route 0.732ns (77.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.677    -0.554    vga_control/CLK
    SLICE_X104Y125       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.732     0.342    wd_top/wc/state_flip_flop/vsync
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.044     0.386 r  wd_top/wc/state_flip_flop/q[1]_i_1__4/O
                         net (fo=1, routed)           0.000     0.386    wd_top/wc/state_flip_flop/next_state_temp[1]
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.955    -0.785    wd_top/wc/state_flip_flop/clk_out1
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/C
                         clock pessimism              0.567    -0.218    
                         clock uncertainty            0.210    -0.008    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.107     0.099    wd_top/wc/state_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.159%)  route 0.739ns (81.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[6]/Q
                         net (fo=16, routed)          0.739     0.352    wd_top/wd/change_flip_flop/D[5]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.210    -0.014    
    SLICE_X105Y124       FDRE (Hold_fdre_C_D)         0.072     0.058    wd_top/wd/change_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.088%)  route 0.743ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y121       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[1]/Q
                         net (fo=17, routed)          0.743     0.356    wd_top/wd/change_flip_flop/D[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.210    -0.014    
    SLICE_X105Y124       FDRE (Hold_fdre_C_D)         0.070     0.056    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.164ns (15.350%)  route 0.904ns (84.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y121       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[1]/Q
                         net (fo=17, routed)          0.904     0.517    wd_top/sample_ram/D[0]
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.995    -0.744    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.177    
                         clock uncertainty            0.210     0.033    
    RAMB18_X5Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.216    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.967%)  route 0.595ns (72.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.208     0.273    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.210    -0.014    
    SLICE_X104Y124       FDRE (Hold_fdre_C_CE)       -0.016    -0.030    wd_top/wd/change_flip_flop/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clkout0_1

Setup :           16  Failing Endpoints,  Worst Slack       -2.405ns,  Total Violation      -35.967ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.405ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.672ns  (logic 0.704ns (26.349%)  route 1.968ns (73.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.047    21.876    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y119       LUT6 (Prop_lut6_I1_O)        0.124    22.000 r  music_player/codec_conditioner/current_sample_latch/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    22.000    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[11]
    SLICE_X112Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)        0.079    19.596    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.596    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                 -2.405    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.657ns  (logic 0.704ns (26.498%)  route 1.953ns (73.502%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 19.523 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.032    21.861    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y117       LUT6 (Prop_lut6_I1_O)        0.124    21.985 r  music_player/codec_conditioner/current_sample_latch/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.985    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[6]
    SLICE_X112Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.855    19.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.975    
                         clock uncertainty           -0.455    19.520    
    SLICE_X112Y117       FDRE (Setup_fdre_C_D)        0.081    19.601    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.601    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.572ns  (logic 0.704ns (27.374%)  route 1.868ns (72.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 19.521 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.947    21.776    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.900 r  music_player/codec_conditioner/current_sample_latch/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000    21.900    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[9]
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.853    19.521    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.452    19.973    
                         clock uncertainty           -0.455    19.518    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.029    19.547    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         19.547    
                         arrival time                         -21.900    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.327ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.544ns  (logic 0.704ns (27.673%)  route 1.840ns (72.327%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.919    21.749    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.873 r  music_player/codec_conditioner/current_sample_latch/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.873    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[14]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.031    19.546    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.546    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 -2.327    

Slack (VIOLATED) :        -2.302ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.952%)  route 1.815ns (72.048%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 19.517 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.894    21.723    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y120       LUT6 (Prop_lut6_I1_O)        0.124    21.847 r  music_player/codec_conditioner/current_sample_latch/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000    21.847    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[7]
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.849    19.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.452    19.969    
                         clock uncertainty           -0.455    19.514    
    SLICE_X109Y120       FDRE (Setup_fdre_C_D)        0.031    19.545    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         19.545    
                         arrival time                         -21.847    
  -------------------------------------------------------------------
                         slack                                 -2.302    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.475ns  (logic 0.704ns (28.440%)  route 1.771ns (71.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.851    21.680    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.804 r  music_player/codec_conditioner/current_sample_latch/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.804    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[1]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.032    19.547    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.547    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.475ns  (logic 0.704ns (28.440%)  route 1.771ns (71.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.851    21.680    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X113Y120       LUT6 (Prop_lut6_I1_O)        0.124    21.804 r  music_player/codec_conditioner/current_sample_latch/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000    21.804    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[12]
    SLICE_X113Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X113Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X113Y120       FDRE (Setup_fdre_C_D)        0.031    19.548    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                         19.548    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.461ns  (logic 0.704ns (28.602%)  route 1.757ns (71.398%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.837    21.666    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.790 r  music_player/codec_conditioner/current_sample_latch/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.790    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[4]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.029    19.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.544    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.458ns  (logic 0.704ns (28.637%)  route 1.754ns (71.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.834    21.663    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.787 r  music_player/codec_conditioner/current_sample_latch/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.787    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[3]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.031    19.546    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.546    
                         arrival time                         -21.787    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.494ns  (logic 0.704ns (28.227%)  route 1.790ns (71.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 19.524 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.869    21.699    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y116       LUT6 (Prop_lut6_I1_O)        0.124    21.823 r  music_player/codec_conditioner/current_sample_latch/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.823    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[8]
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.856    19.524    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.976    
                         clock uncertainty           -0.455    19.521    
    SLICE_X112Y116       FDRE (Setup_fdre_C_D)        0.081    19.602    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.602    
                         arrival time                         -21.823    
  -------------------------------------------------------------------
                         slack                                 -2.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.914%)  route 0.665ns (76.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.711    -0.520    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/Q
                         net (fo=1, routed)           0.665     0.309    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[4]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  music_player/codec_conditioner/current_sample_latch/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[4]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.209ns (23.848%)  route 0.667ns (76.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.710    -0.521    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y118       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.667     0.310    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[1]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  music_player/codec_conditioner/current_sample_latch/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[1]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.209ns (23.759%)  route 0.671ns (76.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.710    -0.521    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y118       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.671     0.314    music_player/codec_conditioner/next_sample_latch/sr_out_reg[48]_0[0]
    SLICE_X110Y118       LUT6 (Prop_lut6_I3_O)        0.045     0.359 r  music_player/codec_conditioner/next_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.172%)  route 0.693ns (78.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/Q
                         net (fo=1, routed)           0.693     0.315    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[3]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.360 r  music_player/codec_conditioner/current_sample_latch/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000     0.360    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[3]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.246%)  route 0.733ns (79.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/Q
                         net (fo=2, routed)           0.733     0.355    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[8]
    SLICE_X112Y116       LUT6 (Prop_lut6_I0_O)        0.045     0.400 r  music_player/codec_conditioner/current_sample_latch/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000     0.400    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[8]
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.989    -0.749    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.509    -0.240    
                         clock uncertainty            0.455     0.215    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.121     0.336    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.032%)  route 0.698ns (78.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/Q
                         net (fo=2, routed)           0.698     0.321    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[14]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  music_player/codec_conditioner/current_sample_latch/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000     0.366    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[14]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.841%)  route 0.706ns (79.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.709    -0.522    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/Q
                         net (fo=2, routed)           0.706     0.325    music_player/codec_conditioner/current_sample_latch/Q[5]
    SLICE_X110Y119       LUT6 (Prop_lut6_I2_O)        0.045     0.370 r  music_player/codec_conditioner/current_sample_latch/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.370    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[5]
    SLICE_X110Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.243    
                         clock uncertainty            0.455     0.212    
    SLICE_X110Y119       FDRE (Hold_fdre_C_D)         0.092     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.549%)  route 0.679ns (76.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.711    -0.520    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/Q
                         net (fo=1, routed)           0.679     0.323    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[7]
    SLICE_X109Y120       LUT6 (Prop_lut6_I0_O)        0.045     0.368 r  music_player/codec_conditioner/current_sample_latch/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.368    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[7]
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.982    -0.756    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.247    
                         clock uncertainty            0.455     0.208    
    SLICE_X109Y120       FDRE (Hold_fdre_C_D)         0.092     0.300    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.226ns (24.568%)  route 0.694ns (75.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.694     0.303    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[2]
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.098     0.401 r  music_player/codec_conditioner/current_sample_latch/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.401    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[2]
    SLICE_X112Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X112Y118       FDRE (Hold_fdre_C_D)         0.120     0.333    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.226ns (25.195%)  route 0.671ns (74.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.671     0.280    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[13]
    SLICE_X110Y118       LUT6 (Prop_lut6_I0_O)        0.098     0.378 r  music_player/codec_conditioner/current_sample_latch/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.378    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[13]
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clkout0_1

Setup :           16  Failing Endpoints,  Worst Slack       -2.405ns,  Total Violation      -35.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.405ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.672ns  (logic 0.704ns (26.349%)  route 1.968ns (73.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.047    21.876    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y119       LUT6 (Prop_lut6_I1_O)        0.124    22.000 r  music_player/codec_conditioner/current_sample_latch/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    22.000    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[11]
    SLICE_X112Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)        0.079    19.596    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.596    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                 -2.405    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.657ns  (logic 0.704ns (26.498%)  route 1.953ns (73.502%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 19.523 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.032    21.861    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y117       LUT6 (Prop_lut6_I1_O)        0.124    21.985 r  music_player/codec_conditioner/current_sample_latch/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.985    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[6]
    SLICE_X112Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.855    19.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.975    
                         clock uncertainty           -0.455    19.520    
    SLICE_X112Y117       FDRE (Setup_fdre_C_D)        0.081    19.601    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.601    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.572ns  (logic 0.704ns (27.374%)  route 1.868ns (72.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 19.521 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.947    21.776    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.900 r  music_player/codec_conditioner/current_sample_latch/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000    21.900    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[9]
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.853    19.521    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.452    19.973    
                         clock uncertainty           -0.455    19.518    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.029    19.547    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         19.547    
                         arrival time                         -21.900    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.327ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.544ns  (logic 0.704ns (27.673%)  route 1.840ns (72.327%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.919    21.749    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.873 r  music_player/codec_conditioner/current_sample_latch/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.873    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[14]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.031    19.546    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.546    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 -2.327    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.952%)  route 1.815ns (72.048%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 19.517 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.894    21.723    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y120       LUT6 (Prop_lut6_I1_O)        0.124    21.847 r  music_player/codec_conditioner/current_sample_latch/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000    21.847    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[7]
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.849    19.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.452    19.969    
                         clock uncertainty           -0.455    19.514    
    SLICE_X109Y120       FDRE (Setup_fdre_C_D)        0.031    19.545    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         19.545    
                         arrival time                         -21.847    
  -------------------------------------------------------------------
                         slack                                 -2.303    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.475ns  (logic 0.704ns (28.440%)  route 1.771ns (71.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.851    21.680    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.804 r  music_player/codec_conditioner/current_sample_latch/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.804    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[1]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.032    19.547    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.547    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.475ns  (logic 0.704ns (28.440%)  route 1.771ns (71.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.851    21.680    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X113Y120       LUT6 (Prop_lut6_I1_O)        0.124    21.804 r  music_player/codec_conditioner/current_sample_latch/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000    21.804    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[12]
    SLICE_X113Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X113Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X113Y120       FDRE (Setup_fdre_C_D)        0.031    19.548    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                         19.548    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.461ns  (logic 0.704ns (28.602%)  route 1.757ns (71.398%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.837    21.666    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.790 r  music_player/codec_conditioner/current_sample_latch/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.790    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[4]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.029    19.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.544    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.458ns  (logic 0.704ns (28.637%)  route 1.754ns (71.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.834    21.663    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.787 r  music_player/codec_conditioner/current_sample_latch/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.787    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[3]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.031    19.546    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.546    
                         arrival time                         -21.787    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.494ns  (logic 0.704ns (28.227%)  route 1.790ns (71.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 19.524 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.869    21.699    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y116       LUT6 (Prop_lut6_I1_O)        0.124    21.823 r  music_player/codec_conditioner/current_sample_latch/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.823    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[8]
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.856    19.524    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.976    
                         clock uncertainty           -0.455    19.521    
    SLICE_X112Y116       FDRE (Setup_fdre_C_D)        0.081    19.602    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.602    
                         arrival time                         -21.823    
  -------------------------------------------------------------------
                         slack                                 -2.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.914%)  route 0.665ns (76.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.711    -0.520    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/Q
                         net (fo=1, routed)           0.665     0.309    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[4]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  music_player/codec_conditioner/current_sample_latch/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[4]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.209ns (23.848%)  route 0.667ns (76.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.710    -0.521    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y118       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.667     0.310    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[1]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  music_player/codec_conditioner/current_sample_latch/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[1]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.209ns (23.759%)  route 0.671ns (76.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.710    -0.521    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y118       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.671     0.314    music_player/codec_conditioner/next_sample_latch/sr_out_reg[48]_0[0]
    SLICE_X110Y118       LUT6 (Prop_lut6_I3_O)        0.045     0.359 r  music_player/codec_conditioner/next_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.172%)  route 0.693ns (78.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/Q
                         net (fo=1, routed)           0.693     0.315    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[3]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.360 r  music_player/codec_conditioner/current_sample_latch/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000     0.360    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[3]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.246%)  route 0.733ns (79.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/Q
                         net (fo=2, routed)           0.733     0.355    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[8]
    SLICE_X112Y116       LUT6 (Prop_lut6_I0_O)        0.045     0.400 r  music_player/codec_conditioner/current_sample_latch/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000     0.400    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[8]
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.989    -0.749    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.509    -0.240    
                         clock uncertainty            0.455     0.215    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.121     0.336    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.032%)  route 0.698ns (78.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/Q
                         net (fo=2, routed)           0.698     0.321    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[14]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  music_player/codec_conditioner/current_sample_latch/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000     0.366    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[14]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.841%)  route 0.706ns (79.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.709    -0.522    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/Q
                         net (fo=2, routed)           0.706     0.325    music_player/codec_conditioner/current_sample_latch/Q[5]
    SLICE_X110Y119       LUT6 (Prop_lut6_I2_O)        0.045     0.370 r  music_player/codec_conditioner/current_sample_latch/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.370    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[5]
    SLICE_X110Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.243    
                         clock uncertainty            0.455     0.212    
    SLICE_X110Y119       FDRE (Hold_fdre_C_D)         0.092     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.549%)  route 0.679ns (76.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.711    -0.520    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/Q
                         net (fo=1, routed)           0.679     0.323    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[7]
    SLICE_X109Y120       LUT6 (Prop_lut6_I0_O)        0.045     0.368 r  music_player/codec_conditioner/current_sample_latch/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.368    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[7]
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.982    -0.756    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.247    
                         clock uncertainty            0.455     0.208    
    SLICE_X109Y120       FDRE (Hold_fdre_C_D)         0.092     0.300    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.226ns (24.568%)  route 0.694ns (75.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.694     0.303    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[2]
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.098     0.401 r  music_player/codec_conditioner/current_sample_latch/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.401    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[2]
    SLICE_X112Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X112Y118       FDRE (Hold_fdre_C_D)         0.120     0.333    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.226ns (25.195%)  route 0.671ns (74.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.671     0.280    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[13]
    SLICE_X110Y118       LUT6 (Prop_lut6_I0_O)        0.098     0.378 r  music_player/codec_conditioner/current_sample_latch/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.378    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[13]
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.935ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 3.056ns (39.895%)  route 4.604ns (60.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 19.237 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.413     6.734    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pwropt
    SLICE_X8Y32          FDCE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.569    19.237    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    SLICE_X8Y32          FDCE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.603    19.840    
                         clock uncertainty           -0.140    19.700    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)       -0.031    19.669    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                 12.935    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.528    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.986    

Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.528    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.986    

Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.528    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.718    -0.511    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X113Y110       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/Q
                         net (fo=1, routed)           0.172    -0.198    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0_n_0
    SLICE_X112Y113       SRL16E                                       r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.991    -0.747    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y113       SRL16E                                       r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.140    -0.358    
    SLICE_X112Y113       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.241    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.091%)  route 0.259ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.516 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.259    -0.257    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.898    -0.839    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.140    -0.444    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.314    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.823%)  route 0.130ns (41.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.339    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[3]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.140    -0.454    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.363    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.713    -0.516    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/Q
                         net (fo=1, routed)           0.175    -0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/C
                         clock pessimism              0.248    -0.503    
                         clock uncertainty            0.140    -0.363    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.075    -0.288    adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.296%)  route 0.150ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.618    -0.612    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y33          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[0]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.045    -0.275 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.275    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.851    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y34          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.140    -0.456    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.091    -0.365    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.994%)  route 0.145ns (41.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/Q
                         net (fo=2, routed)           0.145    -0.334    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.045    -0.289 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.289    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.853    -0.885    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.241    -0.644    
                         clock uncertainty            0.140    -0.503    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.121    -0.382    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.620    -0.610    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/Q
                         net (fo=6, routed)           0.149    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_2_n_0
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.239    -0.610    
                         clock uncertainty            0.140    -0.469    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.348    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.617    -0.613    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.285    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.043    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.884    -0.854    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.241    -0.613    
                         clock uncertainty            0.140    -0.472    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.131    -0.341    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.470 f  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.145    -0.324    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                         clock pessimism              0.239    -0.611    
                         clock uncertainty            0.140    -0.470    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.378    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.190ns (52.209%)  route 0.174ns (47.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/Q
                         net (fo=34, routed)          0.174    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]_0[1]
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.049    -0.247 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.140    -0.455    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.107    -0.348    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.179ns  (logic 3.494ns (48.669%)  route 3.685ns (51.331%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.970    36.468    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    38.476    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                         -36.468    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.360ns  (logic 3.500ns (47.552%)  route 3.860ns (52.448%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           1.145    36.649    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.208    38.718    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.679    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         38.679    
                         arrival time                         -36.649    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.132ns  (logic 3.494ns (48.990%)  route 3.638ns (51.010%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.922    36.421    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.208    38.715    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.254    38.461    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.132ns  (logic 3.494ns (48.990%)  route 3.638ns (51.010%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.922    36.421    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.208    38.715    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.249    38.466    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.086ns  (logic 3.494ns (49.308%)  route 3.592ns (50.692%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.876    36.375    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    38.485    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.031ns  (logic 3.494ns (49.691%)  route 3.537ns (50.309%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.822    36.321    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    38.471    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -36.321    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.005ns  (logic 3.494ns (49.875%)  route 3.511ns (50.125%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.796    36.295    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.208    38.715    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.220    38.495    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.179ns  (logic 3.494ns (48.669%)  route 3.685ns (51.331%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.970    36.468    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.043    38.674    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -36.468    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.192ns  (logic 3.500ns (48.663%)  route 3.692ns (51.337%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.977    36.481    U3/inst/srldly_0/data_i[13]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.208    38.718    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.688    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                         -36.481    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.185ns  (logic 3.500ns (48.710%)  route 3.685ns (51.290%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.970    36.474    U3/inst/srldly_0/data_i[14]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.208    38.718    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.699    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                         -36.474    
  -------------------------------------------------------------------
                         slack                                  2.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.409ns (28.805%)  route 1.011ns (71.195%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.390     0.867    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.196    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.409ns (30.365%)  route 0.938ns (69.635%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.317     0.794    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.122    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.409ns (30.398%)  route 0.936ns (69.602%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.349     0.792    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X108Y128       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.116    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.409ns (29.423%)  route 0.981ns (70.577%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.361     0.837    U3/inst/srldly_0/data_i[9]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.125    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.409ns (29.136%)  route 0.995ns (70.864%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.407     0.851    U3/inst/srldly_0/data_i[12]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.133    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.409ns (29.229%)  route 0.990ns (70.771%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.370     0.846    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.128    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.409ns (29.423%)  route 0.981ns (70.577%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.361     0.837    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.118    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.409ns (29.569%)  route 0.974ns (70.431%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.354     0.830    U3/inst/srldly_0/data_i[10]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.110    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.409ns (29.095%)  route 0.997ns (70.905%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.409     0.853    U3/inst/srldly_0/data_i[17]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X108Y128       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.123    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.409ns (28.849%)  route 1.009ns (71.151%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.388     0.865    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.130    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.734    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.179ns  (logic 3.494ns (48.669%)  route 3.685ns (51.331%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.970    36.468    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    38.476    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                         -36.468    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.360ns  (logic 3.500ns (47.552%)  route 3.860ns (52.448%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           1.145    36.649    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.208    38.718    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.679    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         38.679    
                         arrival time                         -36.649    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.132ns  (logic 3.494ns (48.990%)  route 3.638ns (51.010%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.922    36.421    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.208    38.715    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.254    38.461    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.132ns  (logic 3.494ns (48.990%)  route 3.638ns (51.010%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.922    36.421    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.208    38.715    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.249    38.466    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.086ns  (logic 3.494ns (49.308%)  route 3.592ns (50.692%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.876    36.375    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    38.485    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.031ns  (logic 3.494ns (49.691%)  route 3.537ns (50.309%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.822    36.321    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    38.471    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -36.321    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.005ns  (logic 3.494ns (49.875%)  route 3.511ns (50.125%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.796    36.295    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.208    38.715    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.220    38.495    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.179ns  (logic 3.494ns (48.669%)  route 3.685ns (51.331%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.970    36.468    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.043    38.674    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -36.468    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.192ns  (logic 3.500ns (48.663%)  route 3.692ns (51.337%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.977    36.481    U3/inst/srldly_0/data_i[13]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.208    38.718    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.688    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                         -36.481    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.185ns  (logic 3.500ns (48.710%)  route 3.685ns (51.290%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.970    36.474    U3/inst/srldly_0/data_i[14]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.208    38.718    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.699    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                         -36.474    
  -------------------------------------------------------------------
                         slack                                  2.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.409ns (28.805%)  route 1.011ns (71.195%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.390     0.867    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.196    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.409ns (30.365%)  route 0.938ns (69.635%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.317     0.794    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.122    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.409ns (30.398%)  route 0.936ns (69.602%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.349     0.792    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X108Y128       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.116    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.409ns (29.423%)  route 0.981ns (70.577%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.361     0.837    U3/inst/srldly_0/data_i[9]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.125    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.409ns (29.136%)  route 0.995ns (70.864%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.407     0.851    U3/inst/srldly_0/data_i[12]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.133    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.409ns (29.229%)  route 0.990ns (70.771%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.370     0.846    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.128    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.409ns (29.423%)  route 0.981ns (70.577%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.361     0.837    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.118    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.409ns (29.569%)  route 0.974ns (70.431%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.354     0.830    U3/inst/srldly_0/data_i[10]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.110    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.409ns (29.095%)  route 0.997ns (70.905%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.409     0.853    U3/inst/srldly_0/data_i[17]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X108Y128       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.123    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.409ns (28.849%)  route 1.009ns (71.151%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.388     0.865    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.130    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.734    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.761ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 2.421ns (21.755%)  route 8.708ns (78.245%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.805    10.369    U3/inst/srldly_0/data_i[3]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.130    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                 28.761    

Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 2.421ns (21.778%)  route 8.696ns (78.222%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.794    10.357    U3/inst/srldly_0/data_i[9]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.120    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         39.120    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.763ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 2.421ns (21.769%)  route 8.700ns (78.231%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.798    10.362    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.125    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 28.763    

Slack (MET) :             28.767ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 2.421ns (21.778%)  route 8.696ns (78.222%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.794    10.357    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.125    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 28.767    

Slack (MET) :             28.787ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.111ns  (logic 2.421ns (21.789%)  route 8.690ns (78.211%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.788    10.352    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    39.139    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 28.787    

Slack (MET) :             28.804ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.109ns  (logic 2.421ns (21.794%)  route 8.688ns (78.206%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.786    10.349    U3/inst/srldly_0/data_i[10]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    39.154    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         39.154    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                 28.804    

Slack (MET) :             28.922ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 2.421ns (22.036%)  route 8.566ns (77.964%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.663    10.227    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    39.150    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         39.150    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                 28.922    

Slack (MET) :             28.959ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 2.421ns (21.755%)  route 8.708ns (78.245%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.805    10.369    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    39.328    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         39.328    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                 28.959    

Slack (MET) :             33.240ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 1.058ns (17.277%)  route 5.066ns (82.723%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[2]/Q
                         net (fo=16, routed)          2.413     2.110    vga_control/Q[1]
    SLICE_X104Y125       LUT3 (Prop_lut3_I0_O)        0.150     2.260 r  vga_control/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.678     2.938    vga_control/vcounter[10]_i_5_n_0
    SLICE_X102Y125       LUT6 (Prop_lut6_I0_O)        0.328     3.266 r  vga_control/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.805     4.071    vga_control/eqOp
    SLICE_X103Y126       LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.169     5.365    vga_control/hcounter[10]_i_1_n_0
    SLICE_X100Y124       FDRE                                         r  vga_control/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.765    38.596    vga_control/CLK
    SLICE_X100Y124       FDRE                                         r  vga_control/hcounter_reg[0]/C
                         clock pessimism              0.622    39.219    
                         clock uncertainty           -0.090    39.129    
    SLICE_X100Y124       FDRE (Setup_fdre_C_R)       -0.524    38.605    vga_control/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                 33.240    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.086ns (18.472%)  route 4.793ns (81.528%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 38.599 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[2]/Q
                         net (fo=16, routed)          2.413     2.110    vga_control/Q[1]
    SLICE_X104Y125       LUT3 (Prop_lut3_I0_O)        0.150     2.260 r  vga_control/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.678     2.938    vga_control/vcounter[10]_i_5_n_0
    SLICE_X102Y125       LUT6 (Prop_lut6_I0_O)        0.328     3.266 r  vga_control/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.805     4.071    vga_control/eqOp
    SLICE_X103Y126       LUT4 (Prop_lut4_I3_O)        0.152     4.223 r  vga_control/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.897     5.120    vga_control/vcounter[10]_i_1_n_0
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.768    38.599    vga_control/CLK
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[0]/C
                         clock pessimism              0.584    39.184    
                         clock uncertainty           -0.090    39.094    
    SLICE_X104Y126       FDRE (Setup_fdre_C_R)       -0.732    38.362    vga_control/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 33.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.091    -0.291    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.246 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121    -0.299    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/c0_reg_reg/Q
                         net (fo=10, routed)          0.099    -0.286    U3/inst/encb/c0_reg
    SLICE_X112Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  U3/inst/encb/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U3/inst/encb/dout[9]
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[9]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X112Y125       FDCE (Hold_fdce_C_D)         0.120    -0.303    U3/inst/encb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.295    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X111Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.250 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X111Y129       FDCE (Hold_fdce_C_D)         0.091    -0.328    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.249    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.204 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.204    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.120    -0.300    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X107Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.157    -0.228    U3/inst/encb/q_m_reg[5]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    U3/inst/encb/dout[5]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.121    -0.279    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X105Y126       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/vcounter_reg[4]/Q
                         net (fo=19, routed)          0.138    -0.274    vga_control/vcounter_reg[8]_0[3]
    SLICE_X104Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  vga_control/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_control/vcounter[6]_i_1_n_0
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.950    -0.790    vga_control/CLK
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[6]/C
                         clock pessimism              0.250    -0.540    
                         clock uncertainty            0.090    -0.450    
    SLICE_X104Y126       FDRE (Hold_fdre_C_D)         0.121    -0.329    vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U3/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encr/pix_clk
    SLICE_X110Y123       FDRE                                         r  U3/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.108    -0.276    U3/inst/encr/n1d[1]
    SLICE_X111Y123       LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.231    U3/inst/encr/q_m_1
    SLICE_X111Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encr/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.090    -0.422    
    SLICE_X111Y123       FDRE (Hold_fdre_C_D)         0.091    -0.331    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_control/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.080%)  route 0.157ns (48.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    vga_control/CLK
    SLICE_X108Y124       FDRE                                         r  vga_control/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  vga_control/HS_reg/Q
                         net (fo=1, routed)           0.157    -0.206    U3/inst/srldly_0/data_i[2]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.271    -0.491    
                         clock uncertainty            0.090    -0.401    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.307    U3/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.164%)  route 0.145ns (43.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.710    -0.521    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  U3/inst/encg/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.235    U3/inst/encg/q_m_reg_reg_n_0_[5]
    SLICE_X112Y131       LUT5 (Prop_lut5_I1_O)        0.045    -0.190 r  U3/inst/encg/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.190    U3/inst/encg/dout[5]_i_1__0_n_0
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.985    -0.755    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.249    -0.506    
                         clock uncertainty            0.090    -0.416    
    SLICE_X112Y131       FDCE (Hold_fdce_C_D)         0.121    -0.295    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.502%)  route 0.130ns (36.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X113Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  U3/inst/encg/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.130    -0.265    U3/inst/encg/p_0_in5_in
    SLICE_X112Y129       LUT6 (Prop_lut6_I4_O)        0.098    -0.167 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    U3/inst/encg/q_m_1
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.120    -0.298    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 3.820ns (62.640%)  route 2.278ns (37.360%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.035 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.024     5.058    music_player/note_player/sine_read/state_reg/q_reg[14]_0[7]
    SLICE_X113Y116       LUT3 (Prop_lut3_I0_O)        0.332     5.390 r  music_player/note_player/sine_read/state_reg/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.390    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[8]
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.853     8.684    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/C
                         clock pessimism              0.584     9.269    
                         clock uncertainty           -0.072     9.197    
    SLICE_X113Y116       FDRE (Setup_fdre_C_D)        0.075     9.272    music_player/codec_conditioner/next_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 3.738ns (62.261%)  route 2.266ns (37.739%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.959 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.011     4.970    music_player/note_player/sine_read/state_reg/q_reg[14]_0[6]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.326     5.296 r  music_player/note_player/sine_read/state_reg/q[7]_i_1__2/O
                         net (fo=1, routed)           0.000     5.296    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[7]
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)        0.075     9.265    music_player/codec_conditioner/next_sample_latch/q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 3.938ns (66.279%)  route 2.004ns (33.721%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.152 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.749     4.901    music_player/note_player/sine_read/state_reg/q_reg[14]_0[11]
    SLICE_X110Y121       LUT3 (Prop_lut3_I0_O)        0.333     5.234 r  music_player/note_player/sine_read/state_reg/q[12]_i_1/O
                         net (fo=1, routed)           0.000     5.234    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[12]
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.848     8.679    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
                         clock pessimism              0.584     9.264    
                         clock uncertainty           -0.072     9.192    
    SLICE_X110Y121       FDRE (Setup_fdre_C_D)        0.075     9.267    music_player/codec_conditioner/next_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 3.921ns (68.189%)  route 1.829ns (31.811%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.173 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.575     4.747    music_player/note_player/sine_read/state_reg/q_reg[14]_0[12]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.295     5.042 r  music_player/note_player/sine_read/state_reg/q[13]_i_1/O
                         net (fo=1, routed)           0.000     5.042    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[13]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.031     9.221    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 3.919ns (68.225%)  route 1.825ns (31.775%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.160 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.571     4.730    music_player/note_player/sine_read/state_reg/q_reg[14]_0[9]
    SLICE_X110Y121       LUT3 (Prop_lut3_I0_O)        0.306     5.036 r  music_player/note_player/sine_read/state_reg/q[10]_i_1/O
                         net (fo=1, routed)           0.000     5.036    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[10]
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.848     8.679    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X110Y121       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
                         clock pessimism              0.584     9.264    
                         clock uncertainty           -0.072     9.192    
    SLICE_X110Y121       FDRE (Setup_fdre_C_D)        0.029     9.221    music_player/codec_conditioner/next_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 3.830ns (66.657%)  route 1.916ns (33.343%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.056 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.661     4.717    music_player/note_player/sine_read/state_reg/q_reg[14]_0[8]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.321     5.038 r  music_player/note_player/sine_read/state_reg/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     5.038    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[9]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.075     9.265    music_player/codec_conditioner/next_sample_latch/q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 4.032ns (70.802%)  route 1.663ns (29.198%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.408     4.685    music_player/note_player/sine_read/state_reg/q_reg[14]_0[13]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.302     4.987 r  music_player/note_player/sine_read/state_reg/q[14]_i_1/O
                         net (fo=1, routed)           0.000     4.987    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[14]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.075     9.265    music_player/codec_conditioner/next_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 3.947ns (70.342%)  route 1.664ns (29.658%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.837    music_player/note_player/sine_read/sineRom/q_reg[8]_i_2_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  music_player/note_player/sine_read/sineRom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.954    music_player/note_player/sine_read/sineRom/q_reg[12]_i_2_n_0
    SLICE_X108Y120       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.193 r  music_player/note_player/sine_read/sineRom/q_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.410     4.602    music_player/note_player/sine_read/sineRom/sample0[15]
    SLICE_X109Y119       LUT3 (Prop_lut3_I0_O)        0.301     4.903 r  music_player/note_player/sine_read/sineRom/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.903    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[15]
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.846     8.677    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/C
                         clock pessimism              0.584     9.262    
                         clock uncertainty           -0.072     9.190    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.031     9.221    music_player/codec_conditioner/next_sample_latch/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.577ns (63.325%)  route 2.072ns (36.675%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     3.787 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.817     4.604    music_player/note_player/sine_read/state_reg/q_reg[14]_0[3]
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.337     4.941 r  music_player/note_player/sine_read/state_reg/q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     4.941    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[4]
    SLICE_X107Y118       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.847     8.678    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y118       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
                         clock pessimism              0.584     9.263    
                         clock uncertainty           -0.072     9.191    
    SLICE_X107Y118       FDRE (Setup_fdre_C_D)        0.075     9.266    music_player/codec_conditioner/next_sample_latch/q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 3.802ns (67.794%)  route 1.806ns (32.206%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.008    -0.708    music_player/note_player/sine_read/sineRom/CLK
    RAMB18_X5Y47         RAMB18E1                                     r  music_player/note_player/sine_read/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.746 f  music_player/note_player/sine_read/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.726     2.472    music_player/note_player/sine_read/sineRom/DOADO[0]
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.124     2.596 r  music_player/note_player/sine_read/sineRom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.529     3.125    music_player/note_player/sine_read/sineRom/q[4]_i_3__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.720 r  music_player/note_player/sine_read/sineRom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.720    music_player/note_player/sine_read/sineRom/q_reg[4]_i_2_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.043 r  music_player/note_player/sine_read/sineRom/q_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.552     4.594    music_player/note_player/sine_read/state_reg/q_reg[14]_0[5]
    SLICE_X113Y116       LUT3 (Prop_lut3_I0_O)        0.306     4.900 r  music_player/note_player/sine_read/state_reg/q[6]_i_1__2/O
                         net (fo=1, routed)           0.000     4.900    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[6]
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.853     8.684    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X113Y116       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[6]/C
                         clock pessimism              0.584     9.269    
                         clock uncertainty           -0.072     9.197    
    SLICE_X113Y116       FDRE (Setup_fdre_C_D)        0.032     9.229    music_player/codec_conditioner/next_sample_latch/q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  4.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 wd_top/wc/read_index_flip_flop/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.074%)  route 0.239ns (62.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.682    -0.549    wd_top/wc/read_index_flip_flop/clk_out1
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  wd_top/wc/read_index_flip_flop/q_reg[0]/Q
                         net (fo=5, routed)           0.239    -0.169    wd_top/sample_ram/read_index
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.995    -0.744    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
                         clock uncertainty            0.072    -0.423    
    RAMB18_X5Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.240    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.551%)  route 0.240ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.687    -0.544    music_player/song_reader/note_counter/CLK
    SLICE_X104Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  music_player/song_reader/note_counter/q_reg[4]/Q
                         net (fo=5, routed)           0.240    -0.140    music_player/song_reader/rom/ADDRARDADDR[4]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.250    -0.488    
                         clock uncertainty            0.072    -0.416    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.233    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.723%)  route 0.265ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[2]/Q
                         net (fo=3, routed)           0.265    -0.111    music_player/song_reader/rom/ADDRARDADDR[2]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
                         clock uncertainty            0.072    -0.395    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.212    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.716    -0.515    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  play_button_press_unit/debounce/state/q_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.226    play_button_press_unit/one_pulse/last_value_storage/Q[0]
    SLICE_X108Y111       FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.989    -0.751    play_button_press_unit/one_pulse/last_value_storage/clk_out1
    SLICE_X108Y111       FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.072    -0.408    
    SLICE_X108Y111       FDRE (Hold_fdre_C_D)         0.052    -0.356    play_button_press_unit/one_pulse/last_value_storage/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_reg/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.836%)  route 0.153ns (45.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/Q
                         net (fo=2, routed)           0.153    -0.225    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[12]
    SLICE_X109Y117       LUT4 (Prop_lut4_I0_O)        0.045    -0.180 r  music_player/codec_conditioner/current_sample_latch/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.000    -0.180    sample_reg/D[4]
    SLICE_X109Y117       FDRE                                         r  sample_reg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.983    -0.757    sample_reg/clk_out1
    SLICE_X109Y117       FDRE                                         r  sample_reg/q_reg[12]/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.072    -0.414    
    SLICE_X109Y117       FDRE (Hold_fdre_C_D)         0.092    -0.322    sample_reg/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.014%)  route 0.155ns (44.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.717    -0.514    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y109       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  play_button_press_unit/debounce/state/q_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.218    play_button_press_unit/debounce/state/Q[1]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.048    -0.170 r  play_button_press_unit/debounce/state/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.170    play_button_press_unit/debounce/state/q[0]_i_1__7_n_0
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.992    -0.748    play_button_press_unit/debounce/state/clk_out1
    SLICE_X111Y111       FDRE                                         r  play_button_press_unit/debounce/state/q_reg[0]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.072    -0.427    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.105    -0.322    play_button_press_unit/debounce/state/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.216%)  route 0.326ns (69.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[3]/Q
                         net (fo=6, routed)           0.326    -0.050    music_player/song_reader/rom/ADDRARDADDR[3]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
                         clock uncertainty            0.072    -0.395    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.212    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/rom/dout_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.022%)  route 0.329ns (69.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  music_player/song_reader/note_counter/q_reg[0]/Q
                         net (fo=5, routed)           0.329    -0.047    music_player/song_reader/rom/ADDRARDADDR[0]
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.002    -0.737    music_player/song_reader/rom/CLK
    RAMB18_X5Y45         RAMB18E1                                     r  music_player/song_reader/rom/dout_reg/CLKARDCLK
                         clock pessimism              0.271    -0.467    
                         clock uncertainty            0.072    -0.395    
    RAMB18_X5Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.212    music_player/song_reader/rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 music_player/note_player/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/state_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/note_player/state_reg/CLK
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  music_player/note_player/state_reg/q_reg[0]/Q
                         net (fo=6, routed)           0.160    -0.194    music_player/song_reader/rom/q_reg[5]_0[0]
    SLICE_X108Y113       LUT4 (Prop_lut4_I3_O)        0.044    -0.150 r  music_player/song_reader/rom/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.150    music_player/note_player/state_reg/D[1]
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/note_player/state_reg/CLK
    SLICE_X108Y113       FDRE                                         r  music_player/note_player/state_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.518    
                         clock uncertainty            0.072    -0.446    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.131    -0.315    music_player/note_player/state_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 music_player/song_reader/note_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/note_counter/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.714    -0.517    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.128    -0.389 r  music_player/song_reader/note_counter/q_reg[1]/Q
                         net (fo=4, routed)           0.107    -0.282    music_player/song_reader/note_counter/Q[1]
    SLICE_X106Y112       LUT6 (Prop_lut6_I4_O)        0.099    -0.183 r  music_player/song_reader/note_counter/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    music_player/song_reader/note_counter/q[2]_i_1_n_0
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/song_reader/note_counter/CLK
    SLICE_X106Y112       FDRE                                         r  music_player/song_reader/note_counter/q_reg[2]/C
                         clock pessimism              0.236    -0.517    
                         clock uncertainty            0.072    -0.445    
    SLICE_X106Y112       FDRE (Hold_fdre_C_D)         0.092    -0.353    music_player/song_reader/note_counter/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           68  Failing Endpoints,  Worst Slack       -2.504ns,  Total Violation     -149.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.504ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.714ns  (logic 0.704ns (25.937%)  route 2.010ns (74.063%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 228.680 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 f  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.993   229.953    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I1_O)        0.124   230.077 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.018   231.095    wd_top/wc/count_flip_flop/en0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.124   231.219 r  wd_top/wc/count_flip_flop/q[4]_i_1__3/O
                         net (fo=1, routed)           0.000   231.219    wd_top/wc/count_flip_flop/q[4]_i_1__3_n_0
    SLICE_X110Y120       FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.849   228.680    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X110Y120       FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[4]/C
                         clock pessimism              0.452   229.133    
                         clock uncertainty           -0.450   228.682    
    SLICE_X110Y120       FDRE (Setup_fdre_C_D)        0.032   228.714    wd_top/wc/count_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.714    
                         arrival time                        -231.219    
  -------------------------------------------------------------------
                         slack                                 -2.504    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/ready_1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.469ns  (logic 0.580ns (23.495%)  route 1.889ns (76.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.837   230.973    music_player/note_player/sine_read/ready_1/generate_next0
    SLICE_X107Y116       FDRE                                         r  music_player/note_player/sine_read/ready_1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/ready_1/CLK
    SLICE_X107Y116       FDRE                                         r  music_player/note_player/sine_read/ready_1/q_reg[0]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)       -0.061   228.622    music_player/note_player/sine_read/ready_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.622    
                         arrival time                        -230.973    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[11]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[4]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[5]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[6]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[7]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[8]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[8]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[9]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.450   228.683    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.478    music_player/note_player/sine_read/state_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                        228.478    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.294     0.297    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                         clock pessimism              0.509    -0.244    
                         clock uncertainty            0.450     0.206    
    SLICE_X110Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.167    music_player/codec_conditioner/current_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.294     0.297    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                         clock pessimism              0.509    -0.244    
                         clock uncertainty            0.450     0.206    
    SLICE_X110Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.167    music_player/codec_conditioner/current_sample_latch/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[10]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.450     0.205    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/codec_conditioner/current_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.397     0.022    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.045     0.067 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.232     0.300    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.984    -0.756    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/C
                         clock pessimism              0.509    -0.247    
                         clock uncertainty            0.450     0.203    
    SLICE_X106Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.164    music_player/note_player/sine_read/state_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.216ns (31.458%)  route 2.650ns (68.542%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.495     3.109    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y122       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.769     8.600    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y122       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/C
                         clock pessimism              0.249     8.849    
                         clock uncertainty           -0.208     8.641    
    SLICE_X105Y122       FDRE (Setup_fdre_C_CE)      -0.391     8.250    wd_top/wd/RAM_value_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.208     8.640    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.249    wd_top/wd/RAM_value_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.701%)  route 2.697ns (79.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          1.044     0.741    vga_control/Q[2]
    SLICE_X102Y123       LUT5 (Prop_lut5_I4_O)        0.124     0.865 r  vga_control/U3_i_16/O
                         net (fo=1, routed)           1.134     1.999    vga_control/U3_i_16_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I1_O)        0.124     2.123 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.518     2.641    wd_top/wd/change_flip_flop/E[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.766     8.597    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.846    
                         clock uncertainty           -0.208     8.638    
    SLICE_X105Y124       FDRE (Setup_fdre_C_CE)      -0.205     8.433    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.701%)  route 2.697ns (79.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          1.044     0.741    vga_control/Q[2]
    SLICE_X102Y123       LUT5 (Prop_lut5_I4_O)        0.124     0.865 r  vga_control/U3_i_16/O
                         net (fo=1, routed)           1.134     1.999    vga_control/U3_i_16_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I1_O)        0.124     2.123 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.518     2.641    wd_top/wd/change_flip_flop/E[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.766     8.597    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.846    
                         clock uncertainty           -0.208     8.638    
    SLICE_X105Y124       FDRE (Setup_fdre_C_CE)      -0.205     8.433    wd_top/wd/change_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                  5.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.208    -0.017    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.056    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[3]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.208    -0.017    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.056    wd_top/wd/change_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.208    -0.017    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.056    wd_top/wd/change_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[7]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.208    -0.017    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.056    wd_top/wd/change_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.929%)  route 0.744ns (84.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.677    -0.554    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          0.744     0.331    wd_top/wd/change_flip_flop/D[2]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.208    -0.017    
    SLICE_X103Y124       FDRE (Hold_fdre_C_D)         0.070     0.053    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/state_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.208ns (22.119%)  route 0.732ns (77.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.677    -0.554    vga_control/CLK
    SLICE_X104Y125       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.732     0.342    wd_top/wc/state_flip_flop/vsync
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.044     0.386 r  wd_top/wc/state_flip_flop/q[1]_i_1__4/O
                         net (fo=1, routed)           0.000     0.386    wd_top/wc/state_flip_flop/next_state_temp[1]
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.955    -0.785    wd_top/wc/state_flip_flop/clk_out1
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/C
                         clock pessimism              0.567    -0.218    
                         clock uncertainty            0.208    -0.010    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.107     0.097    wd_top/wc/state_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.159%)  route 0.739ns (81.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[6]/Q
                         net (fo=16, routed)          0.739     0.352    wd_top/wd/change_flip_flop/D[5]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.208    -0.016    
    SLICE_X105Y124       FDRE (Hold_fdre_C_D)         0.072     0.056    wd_top/wd/change_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.088%)  route 0.743ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y121       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[1]/Q
                         net (fo=17, routed)          0.743     0.356    wd_top/wd/change_flip_flop/D[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.208    -0.016    
    SLICE_X105Y124       FDRE (Hold_fdre_C_D)         0.070     0.054    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.164ns (15.350%)  route 0.904ns (84.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y121       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[1]/Q
                         net (fo=17, routed)          0.904     0.517    wd_top/sample_ram/D[0]
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.995    -0.744    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.177    
                         clock uncertainty            0.208     0.031    
    RAMB18_X5Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.214    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.967%)  route 0.595ns (72.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.208     0.273    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.208    -0.016    
    SLICE_X104Y124       FDRE (Hold_fdre_C_CE)       -0.016    -0.032    wd_top/wd/change_flip_flop/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_clk_wiz_0

Setup :           68  Failing Endpoints,  Worst Slack       -2.506ns,  Total Violation     -149.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.714ns  (logic 0.704ns (25.937%)  route 2.010ns (74.063%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 228.680 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 f  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.993   229.953    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I1_O)        0.124   230.077 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.018   231.095    wd_top/wc/count_flip_flop/en0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.124   231.219 r  wd_top/wc/count_flip_flop/q[4]_i_1__3/O
                         net (fo=1, routed)           0.000   231.219    wd_top/wc/count_flip_flop/q[4]_i_1__3_n_0
    SLICE_X110Y120       FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.849   228.680    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X110Y120       FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[4]/C
                         clock pessimism              0.452   229.133    
                         clock uncertainty           -0.452   228.680    
    SLICE_X110Y120       FDRE (Setup_fdre_C_D)        0.032   228.712    wd_top/wc/count_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.712    
                         arrival time                        -231.219    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/ready_1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.469ns  (logic 0.580ns (23.495%)  route 1.889ns (76.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.837   230.973    music_player/note_player/sine_read/ready_1/generate_next0
    SLICE_X107Y116       FDRE                                         r  music_player/note_player/sine_read/ready_1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/ready_1/CLK
    SLICE_X107Y116       FDRE                                         r  music_player/note_player/sine_read/ready_1/q_reg[0]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)       -0.061   228.620    music_player/note_player/sine_read/ready_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.620    
                         arrival time                        -230.973    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[11]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[4]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[5]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[6]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[7]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[8]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[8]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.296%)  route 1.713ns (74.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 228.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 228.504 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          2.051   228.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456   228.960 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          1.052   230.012    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.124   230.136 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.661   230.797    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.850   228.681    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[9]/C
                         clock pessimism              0.452   229.134    
                         clock uncertainty           -0.452   228.681    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.205   228.476    music_player/note_player/sine_read/state_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                        228.476    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.294     0.297    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                         clock pessimism              0.509    -0.244    
                         clock uncertainty            0.452     0.208    
    SLICE_X110Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.169    music_player/codec_conditioner/current_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.294     0.297    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.987    -0.753    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                         clock pessimism              0.509    -0.244    
                         clock uncertainty            0.452     0.208    
    SLICE_X110Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.169    music_player/codec_conditioner/current_sample_latch/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[10]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[12]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/current_sample_latch/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.332    -0.042    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=26, routed)          0.297     0.300    music_player/codec_conditioner/current_sample_latch/q_reg[15]_2[0]
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.986    -0.754    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.452     0.207    
    SLICE_X111Y117       FDRE (Hold_fdre_C_CE)       -0.039     0.168    music_player/codec_conditioner/current_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sine_read/state_reg/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.714    -0.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=22, routed)          0.397     0.022    music_player/mcu/playing_reg/new_frame
    SLICE_X107Y117       LUT3 (Prop_lut3_I1_O)        0.045     0.067 r  music_player/mcu/playing_reg/q[0]_i_1__4/O
                         net (fo=23, routed)          0.232     0.300    music_player/note_player/sine_read/state_reg/generate_next0
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.984    -0.756    music_player/note_player/sine_read/state_reg/CLK
    SLICE_X106Y116       FDRE                                         r  music_player/note_player/sine_read/state_reg/q_reg[10]/C
                         clock pessimism              0.509    -0.247    
                         clock uncertainty            0.452     0.205    
    SLICE_X106Y116       FDRE (Hold_fdre_C_CE)       -0.039     0.166    music_player/note_player/sine_read/state_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.216ns (29.183%)  route 2.951ns (70.817%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.796     3.410    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X103Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.216ns (31.458%)  route 2.650ns (68.542%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.495     3.109    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y122       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.769     8.600    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y122       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/C
                         clock pessimism              0.249     8.849    
                         clock uncertainty           -0.210     8.639    
    SLICE_X105Y122       FDRE (Setup_fdre_C_CE)      -0.391     8.248    wd_top/wd/RAM_value_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.216ns (32.639%)  route 2.510ns (67.361%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.960    -0.756    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.238 r  vga_control/hcounter_reg[5]/Q
                         net (fo=18, routed)          2.154     1.916    wd_top/wd/change_flip_flop/D[4]
    SLICE_X104Y124       LUT6 (Prop_lut6_I1_O)        0.124     2.040 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.040    wd_top/wd/change_flip_flop_n_1
    SLICE_X104Y124       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.614 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.355     2.969    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.768     8.599    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                         clock pessimism              0.249     8.848    
                         clock uncertainty           -0.210     8.638    
    SLICE_X105Y123       FDRE (Setup_fdre_C_CE)      -0.391     8.247    wd_top/wd/RAM_value_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.701%)  route 2.697ns (79.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          1.044     0.741    vga_control/Q[2]
    SLICE_X102Y123       LUT5 (Prop_lut5_I4_O)        0.124     0.865 r  vga_control/U3_i_16/O
                         net (fo=1, routed)           1.134     1.999    vga_control/U3_i_16_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I1_O)        0.124     2.123 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.518     2.641    wd_top/wd/change_flip_flop/E[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.766     8.597    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.846    
                         clock uncertainty           -0.210     8.636    
    SLICE_X105Y124       FDRE (Setup_fdre_C_CE)      -0.205     8.431    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.701%)  route 2.697ns (79.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          1.044     0.741    vga_control/Q[2]
    SLICE_X102Y123       LUT5 (Prop_lut5_I4_O)        0.124     0.865 r  vga_control/U3_i_16/O
                         net (fo=1, routed)           1.134     1.999    vga_control/U3_i_16_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I1_O)        0.124     2.123 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.518     2.641    wd_top/wd/change_flip_flop/E[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.766     8.597    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.846    
                         clock uncertainty           -0.210     8.636    
    SLICE_X105Y124       FDRE (Setup_fdre_C_CE)      -0.205     8.431    wd_top/wd/change_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                  5.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.210    -0.015    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.054    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[3]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.210    -0.015    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.054    wd_top/wd/change_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.210    -0.015    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.054    wd_top/wd/change_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.401%)  route 0.529ns (69.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.142     0.207    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[7]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.210    -0.015    
    SLICE_X103Y124       FDRE (Hold_fdre_C_CE)       -0.039    -0.054    wd_top/wd/change_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.929%)  route 0.744ns (84.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.677    -0.554    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  vga_control/hcounter_reg[3]/Q
                         net (fo=18, routed)          0.744     0.331    wd_top/wd/change_flip_flop/D[2]
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.948    -0.792    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.225    
                         clock uncertainty            0.210    -0.015    
    SLICE_X103Y124       FDRE (Hold_fdre_C_D)         0.070     0.055    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/state_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.208ns (22.119%)  route 0.732ns (77.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.677    -0.554    vga_control/CLK
    SLICE_X104Y125       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.732     0.342    wd_top/wc/state_flip_flop/vsync
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.044     0.386 r  wd_top/wc/state_flip_flop/q[1]_i_1__4/O
                         net (fo=1, routed)           0.000     0.386    wd_top/wc/state_flip_flop/next_state_temp[1]
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.955    -0.785    wd_top/wc/state_flip_flop/clk_out1
    SLICE_X105Y119       FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/C
                         clock pessimism              0.567    -0.218    
                         clock uncertainty            0.210    -0.008    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.107     0.099    wd_top/wc/state_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.159%)  route 0.739ns (81.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y122       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[6]/Q
                         net (fo=16, routed)          0.739     0.352    wd_top/wd/change_flip_flop/D[5]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.210    -0.014    
    SLICE_X105Y124       FDRE (Hold_fdre_C_D)         0.072     0.058    wd_top/wd/change_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.088%)  route 0.743ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y121       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[1]/Q
                         net (fo=17, routed)          0.743     0.356    wd_top/wd/change_flip_flop/D[0]
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X105Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.210    -0.014    
    SLICE_X105Y124       FDRE (Hold_fdre_C_D)         0.070     0.056    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.164ns (15.350%)  route 0.904ns (84.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.680    -0.551    vga_control/CLK
    SLICE_X102Y121       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  vga_control/hcounter_reg[1]/Q
                         net (fo=17, routed)          0.904     0.517    wd_top/sample_ram/D[0]
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.995    -0.744    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.177    
                         clock uncertainty            0.210     0.033    
    RAMB18_X5Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.216    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.967%)  route 0.595ns (72.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X101Y123       FDRE                                         r  vga_control/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.168    -0.244    vga_control/x[10]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga_control/U3_i_20/O
                         net (fo=1, routed)           0.219     0.020    vga_control/U3_i_20_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.065 r  vga_control/U3_i_4/O
                         net (fo=14, routed)          0.208     0.273    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.949    -0.791    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y124       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/C
                         clock pessimism              0.567    -0.224    
                         clock uncertainty            0.210    -0.014    
    SLICE_X104Y124       FDRE (Hold_fdre_C_CE)       -0.016    -0.030    wd_top/wd/change_flip_flop/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clkout0

Setup :           16  Failing Endpoints,  Worst Slack       -2.405ns,  Total Violation      -35.967ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.405ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.672ns  (logic 0.704ns (26.349%)  route 1.968ns (73.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.047    21.876    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y119       LUT6 (Prop_lut6_I1_O)        0.124    22.000 r  music_player/codec_conditioner/current_sample_latch/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    22.000    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[11]
    SLICE_X112Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)        0.079    19.596    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.596    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                 -2.405    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.657ns  (logic 0.704ns (26.498%)  route 1.953ns (73.502%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 19.523 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.032    21.861    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y117       LUT6 (Prop_lut6_I1_O)        0.124    21.985 r  music_player/codec_conditioner/current_sample_latch/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.985    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[6]
    SLICE_X112Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.855    19.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.975    
                         clock uncertainty           -0.455    19.520    
    SLICE_X112Y117       FDRE (Setup_fdre_C_D)        0.081    19.601    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.601    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.572ns  (logic 0.704ns (27.374%)  route 1.868ns (72.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 19.521 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.947    21.776    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.900 r  music_player/codec_conditioner/current_sample_latch/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000    21.900    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[9]
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.853    19.521    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.452    19.973    
                         clock uncertainty           -0.455    19.518    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.029    19.547    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         19.547    
                         arrival time                         -21.900    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.327ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.544ns  (logic 0.704ns (27.673%)  route 1.840ns (72.327%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.919    21.749    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.873 r  music_player/codec_conditioner/current_sample_latch/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.873    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[14]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.031    19.546    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.546    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 -2.327    

Slack (VIOLATED) :        -2.302ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.952%)  route 1.815ns (72.048%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 19.517 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.894    21.723    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y120       LUT6 (Prop_lut6_I1_O)        0.124    21.847 r  music_player/codec_conditioner/current_sample_latch/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000    21.847    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[7]
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.849    19.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.452    19.969    
                         clock uncertainty           -0.455    19.514    
    SLICE_X109Y120       FDRE (Setup_fdre_C_D)        0.031    19.545    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         19.545    
                         arrival time                         -21.847    
  -------------------------------------------------------------------
                         slack                                 -2.302    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.475ns  (logic 0.704ns (28.440%)  route 1.771ns (71.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.851    21.680    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.804 r  music_player/codec_conditioner/current_sample_latch/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.804    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[1]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.032    19.547    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.547    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.475ns  (logic 0.704ns (28.440%)  route 1.771ns (71.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.851    21.680    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X113Y120       LUT6 (Prop_lut6_I1_O)        0.124    21.804 r  music_player/codec_conditioner/current_sample_latch/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000    21.804    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[12]
    SLICE_X113Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X113Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X113Y120       FDRE (Setup_fdre_C_D)        0.031    19.548    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                         19.548    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.461ns  (logic 0.704ns (28.602%)  route 1.757ns (71.398%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.837    21.666    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.790 r  music_player/codec_conditioner/current_sample_latch/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.790    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[4]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.029    19.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.544    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.458ns  (logic 0.704ns (28.637%)  route 1.754ns (71.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.834    21.663    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.787 r  music_player/codec_conditioner/current_sample_latch/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.787    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[3]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.031    19.546    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.546    
                         arrival time                         -21.787    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.494ns  (logic 0.704ns (28.227%)  route 1.790ns (71.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 19.524 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.869    21.699    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y116       LUT6 (Prop_lut6_I1_O)        0.124    21.823 r  music_player/codec_conditioner/current_sample_latch/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.823    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[8]
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.856    19.524    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.976    
                         clock uncertainty           -0.455    19.521    
    SLICE_X112Y116       FDRE (Setup_fdre_C_D)        0.081    19.602    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.602    
                         arrival time                         -21.823    
  -------------------------------------------------------------------
                         slack                                 -2.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.914%)  route 0.665ns (76.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.711    -0.520    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/Q
                         net (fo=1, routed)           0.665     0.309    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[4]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  music_player/codec_conditioner/current_sample_latch/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[4]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.209ns (23.848%)  route 0.667ns (76.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.710    -0.521    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y118       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.667     0.310    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[1]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  music_player/codec_conditioner/current_sample_latch/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[1]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.209ns (23.759%)  route 0.671ns (76.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.710    -0.521    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y118       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.671     0.314    music_player/codec_conditioner/next_sample_latch/sr_out_reg[48]_0[0]
    SLICE_X110Y118       LUT6 (Prop_lut6_I3_O)        0.045     0.359 r  music_player/codec_conditioner/next_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.172%)  route 0.693ns (78.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/Q
                         net (fo=1, routed)           0.693     0.315    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[3]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.360 r  music_player/codec_conditioner/current_sample_latch/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000     0.360    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[3]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.246%)  route 0.733ns (79.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/Q
                         net (fo=2, routed)           0.733     0.355    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[8]
    SLICE_X112Y116       LUT6 (Prop_lut6_I0_O)        0.045     0.400 r  music_player/codec_conditioner/current_sample_latch/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000     0.400    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[8]
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.989    -0.749    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.509    -0.240    
                         clock uncertainty            0.455     0.215    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.121     0.336    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.032%)  route 0.698ns (78.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/Q
                         net (fo=2, routed)           0.698     0.321    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[14]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  music_player/codec_conditioner/current_sample_latch/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000     0.366    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[14]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.841%)  route 0.706ns (79.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.709    -0.522    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/Q
                         net (fo=2, routed)           0.706     0.325    music_player/codec_conditioner/current_sample_latch/Q[5]
    SLICE_X110Y119       LUT6 (Prop_lut6_I2_O)        0.045     0.370 r  music_player/codec_conditioner/current_sample_latch/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.370    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[5]
    SLICE_X110Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.243    
                         clock uncertainty            0.455     0.212    
    SLICE_X110Y119       FDRE (Hold_fdre_C_D)         0.092     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.549%)  route 0.679ns (76.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.711    -0.520    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/Q
                         net (fo=1, routed)           0.679     0.323    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[7]
    SLICE_X109Y120       LUT6 (Prop_lut6_I0_O)        0.045     0.368 r  music_player/codec_conditioner/current_sample_latch/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.368    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[7]
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.982    -0.756    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.247    
                         clock uncertainty            0.455     0.208    
    SLICE_X109Y120       FDRE (Hold_fdre_C_D)         0.092     0.300    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.226ns (24.568%)  route 0.694ns (75.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.694     0.303    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[2]
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.098     0.401 r  music_player/codec_conditioner/current_sample_latch/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.401    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[2]
    SLICE_X112Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X112Y118       FDRE (Hold_fdre_C_D)         0.120     0.333    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.226ns (25.195%)  route 0.671ns (74.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.671     0.280    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[13]
    SLICE_X110Y118       LUT6 (Prop_lut6_I0_O)        0.098     0.378 r  music_player/codec_conditioner/current_sample_latch/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.378    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[13]
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       12.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.935ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 3.056ns (39.895%)  route 4.604ns (60.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 19.237 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.413     6.734    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pwropt
    SLICE_X8Y32          FDCE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.569    19.237    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    SLICE_X8Y32          FDCE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.603    19.840    
                         clock uncertainty           -0.140    19.700    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)       -0.031    19.669    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                 12.935    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[1]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    19.492    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.528    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.986    

Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.528    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.986    

Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.056ns (40.922%)  route 4.412ns (59.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.787    -0.926    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.219     3.748    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.150     3.898 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.165     4.063    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.328     4.391 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.807     5.197    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.221     6.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    19.528    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 12.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.718    -0.511    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X113Y110       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/Q
                         net (fo=1, routed)           0.172    -0.198    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0_n_0
    SLICE_X112Y113       SRL16E                                       r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.991    -0.747    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y113       SRL16E                                       r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.140    -0.358    
    SLICE_X112Y113       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.241    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.091%)  route 0.259ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.516 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.259    -0.257    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.898    -0.839    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y12         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.140    -0.444    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.314    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.823%)  route 0.130ns (41.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.339    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[3]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.140    -0.454    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.363    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.713    -0.516    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/Q
                         net (fo=1, routed)           0.175    -0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/C
                         clock pessimism              0.248    -0.503    
                         clock uncertainty            0.140    -0.363    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.075    -0.288    adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.296%)  route 0.150ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.618    -0.612    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y33          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[0]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.045    -0.275 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.275    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.851    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y34          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.140    -0.456    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.091    -0.365    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.994%)  route 0.145ns (41.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/Q
                         net (fo=2, routed)           0.145    -0.334    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.045    -0.289 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.289    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.853    -0.885    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y30          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.241    -0.644    
                         clock uncertainty            0.140    -0.503    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.121    -0.382    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.620    -0.610    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/Q
                         net (fo=6, routed)           0.149    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_2_n_0
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.239    -0.610    
                         clock uncertainty            0.140    -0.469    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.348    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.617    -0.613    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.285    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.043    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.884    -0.854    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y32          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.241    -0.613    
                         clock uncertainty            0.140    -0.472    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.131    -0.341    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.470 f  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.145    -0.324    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                         clock pessimism              0.239    -0.611    
                         clock uncertainty            0.140    -0.470    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.378    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.190ns (52.209%)  route 0.174ns (47.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/Q
                         net (fo=34, routed)          0.174    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]_0[1]
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.049    -0.247 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.140    -0.455    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.107    -0.348    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clkout0

Setup :           16  Failing Endpoints,  Worst Slack       -2.405ns,  Total Violation      -35.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.405ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.672ns  (logic 0.704ns (26.349%)  route 1.968ns (73.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.047    21.876    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y119       LUT6 (Prop_lut6_I1_O)        0.124    22.000 r  music_player/codec_conditioner/current_sample_latch/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    22.000    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[11]
    SLICE_X112Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)        0.079    19.596    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.596    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                 -2.405    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.657ns  (logic 0.704ns (26.498%)  route 1.953ns (73.502%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 19.523 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          1.032    21.861    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y117       LUT6 (Prop_lut6_I1_O)        0.124    21.985 r  music_player/codec_conditioner/current_sample_latch/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.985    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[6]
    SLICE_X112Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.855    19.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.975    
                         clock uncertainty           -0.455    19.520    
    SLICE_X112Y117       FDRE (Setup_fdre_C_D)        0.081    19.601    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.601    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.572ns  (logic 0.704ns (27.374%)  route 1.868ns (72.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 19.521 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.947    21.776    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.900 r  music_player/codec_conditioner/current_sample_latch/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000    21.900    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[9]
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.853    19.521    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.452    19.973    
                         clock uncertainty           -0.455    19.518    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.029    19.547    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         19.547    
                         arrival time                         -21.900    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.327ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.544ns  (logic 0.704ns (27.673%)  route 1.840ns (72.327%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.919    21.749    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.873 r  music_player/codec_conditioner/current_sample_latch/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.873    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[14]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.031    19.546    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.546    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 -2.327    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.952%)  route 1.815ns (72.048%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 19.517 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.894    21.723    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y120       LUT6 (Prop_lut6_I1_O)        0.124    21.847 r  music_player/codec_conditioner/current_sample_latch/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000    21.847    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[7]
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.849    19.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.452    19.969    
                         clock uncertainty           -0.455    19.514    
    SLICE_X109Y120       FDRE (Setup_fdre_C_D)        0.031    19.545    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         19.545    
                         arrival time                         -21.847    
  -------------------------------------------------------------------
                         slack                                 -2.303    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.475ns  (logic 0.704ns (28.440%)  route 1.771ns (71.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.851    21.680    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.804 r  music_player/codec_conditioner/current_sample_latch/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.804    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[1]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.032    19.547    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.547    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.475ns  (logic 0.704ns (28.440%)  route 1.771ns (71.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.851    21.680    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X113Y120       LUT6 (Prop_lut6_I1_O)        0.124    21.804 r  music_player/codec_conditioner/current_sample_latch/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000    21.804    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[12]
    SLICE_X113Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X113Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X113Y120       FDRE (Setup_fdre_C_D)        0.031    19.548    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                         19.548    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.461ns  (logic 0.704ns (28.602%)  route 1.757ns (71.398%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.837    21.666    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.790 r  music_player/codec_conditioner/current_sample_latch/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.790    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[4]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.029    19.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.544    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.458ns  (logic 0.704ns (28.637%)  route 1.754ns (71.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 19.518 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.834    21.663    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124    21.787 r  music_player/codec_conditioner/current_sample_latch/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.787    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[3]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.850    19.518    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.970    
                         clock uncertainty           -0.455    19.515    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.031    19.546    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.546    
                         arrival time                         -21.787    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.494ns  (logic 0.704ns (28.227%)  route 1.790ns (71.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 19.524 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.045    19.329    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X113Y119       FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456    19.785 r  music_player/codec_conditioner/new_frame_state/q_reg[0]_replica/Q
                         net (fo=2, routed)           0.921    20.705    music_player/codec_conditioner/new_frame_state/q_reg[0]_0_repN
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.124    20.829 r  music_player/codec_conditioner/new_frame_state/sr_out[63]_i_2/O
                         net (fo=16, routed)          0.869    21.699    music_player/codec_conditioner/current_sample_latch/sr_out_reg[63]
    SLICE_X112Y116       LUT6 (Prop_lut6_I1_O)        0.124    21.823 r  music_player/codec_conditioner/current_sample_latch/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.823    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[8]
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.856    19.524    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.976    
                         clock uncertainty           -0.455    19.521    
    SLICE_X112Y116       FDRE (Setup_fdre_C_D)        0.081    19.602    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.602    
                         arrival time                         -21.823    
  -------------------------------------------------------------------
                         slack                                 -2.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.914%)  route 0.665ns (76.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.711    -0.520    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/Q
                         net (fo=1, routed)           0.665     0.309    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[4]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  music_player/codec_conditioner/current_sample_latch/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[4]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.209ns (23.848%)  route 0.667ns (76.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.710    -0.521    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y118       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.667     0.310    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[1]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  music_player/codec_conditioner/current_sample_latch/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[1]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.209ns (23.759%)  route 0.671ns (76.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.710    -0.521    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y118       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.671     0.314    music_player/codec_conditioner/next_sample_latch/sr_out_reg[48]_0[0]
    SLICE_X110Y118       LUT6 (Prop_lut6_I3_O)        0.045     0.359 r  music_player/codec_conditioner/next_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.172%)  route 0.693ns (78.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/Q
                         net (fo=1, routed)           0.693     0.315    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[3]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.360 r  music_player/codec_conditioner/current_sample_latch/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000     0.360    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[3]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.246%)  route 0.733ns (79.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  music_player/codec_conditioner/current_sample_latch/q_reg[8]/Q
                         net (fo=2, routed)           0.733     0.355    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[8]
    SLICE_X112Y116       LUT6 (Prop_lut6_I0_O)        0.045     0.400 r  music_player/codec_conditioner/current_sample_latch/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000     0.400    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[8]
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.989    -0.749    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.509    -0.240    
                         clock uncertainty            0.455     0.215    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.121     0.336    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.032%)  route 0.698ns (78.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.713    -0.518    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X110Y116       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/Q
                         net (fo=2, routed)           0.698     0.321    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[14]
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  music_player/codec_conditioner/current_sample_latch/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000     0.366    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[14]
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.841%)  route 0.706ns (79.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.709    -0.522    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X107Y119       FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/Q
                         net (fo=2, routed)           0.706     0.325    music_player/codec_conditioner/current_sample_latch/Q[5]
    SLICE_X110Y119       LUT6 (Prop_lut6_I2_O)        0.045     0.370 r  music_player/codec_conditioner/current_sample_latch/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.370    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[5]
    SLICE_X110Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y119       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.243    
                         clock uncertainty            0.455     0.212    
    SLICE_X110Y119       FDRE (Hold_fdre_C_D)         0.092     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.549%)  route 0.679ns (76.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.711    -0.520    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X108Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/Q
                         net (fo=1, routed)           0.679     0.323    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[7]
    SLICE_X109Y120       LUT6 (Prop_lut6_I0_O)        0.045     0.368 r  music_player/codec_conditioner/current_sample_latch/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.368    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[7]
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.982    -0.756    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y120       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.247    
                         clock uncertainty            0.455     0.208    
    SLICE_X109Y120       FDRE (Hold_fdre_C_D)         0.092     0.300    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.226ns (24.568%)  route 0.694ns (75.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.694     0.303    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[2]
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.098     0.401 r  music_player/codec_conditioner/current_sample_latch/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.401    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[2]
    SLICE_X112Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X112Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X112Y118       FDRE (Hold_fdre_C_D)         0.120     0.333    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.226ns (25.195%)  route 0.671ns (74.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.712    -0.519    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X111Y117       FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.671     0.280    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[13]
    SLICE_X110Y118       LUT6 (Prop_lut6_I0_O)        0.098     0.378 r  music_player/codec_conditioner/current_sample_latch/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.378    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[13]
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.987    -0.751    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.242    
                         clock uncertainty            0.455     0.213    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.179ns  (logic 3.494ns (48.669%)  route 3.685ns (51.331%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.970    36.468    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    38.474    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                         -36.468    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.360ns  (logic 3.500ns (47.552%)  route 3.860ns (52.448%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           1.145    36.649    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.210    38.716    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.677    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -36.649    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.132ns  (logic 3.494ns (48.990%)  route 3.638ns (51.010%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.922    36.421    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.210    38.713    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.254    38.459    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.132ns  (logic 3.494ns (48.990%)  route 3.638ns (51.010%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.922    36.421    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.210    38.713    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.249    38.464    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.086ns  (logic 3.494ns (49.308%)  route 3.592ns (50.692%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.876    36.375    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    38.483    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.031ns  (logic 3.494ns (49.691%)  route 3.537ns (50.309%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.822    36.321    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    38.469    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                         -36.321    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.005ns  (logic 3.494ns (49.875%)  route 3.511ns (50.125%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.796    36.295    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.210    38.713    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.220    38.493    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.179ns  (logic 3.494ns (48.669%)  route 3.685ns (51.331%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.970    36.468    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.043    38.672    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -36.468    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.192ns  (logic 3.500ns (48.663%)  route 3.692ns (51.337%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.977    36.481    U3/inst/srldly_0/data_i[13]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.210    38.716    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.686    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         38.686    
                         arrival time                         -36.481    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.185ns  (logic 3.500ns (48.710%)  route 3.685ns (51.290%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.970    36.474    U3/inst/srldly_0/data_i[14]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.210    38.716    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.697    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                         -36.474    
  -------------------------------------------------------------------
                         slack                                  2.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.409ns (28.805%)  route 1.011ns (71.195%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.390     0.867    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.198    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.409ns (30.365%)  route 0.938ns (69.635%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.317     0.794    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.124    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.409ns (30.398%)  route 0.936ns (69.602%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.349     0.792    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X108Y128       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.118    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.409ns (29.423%)  route 0.981ns (70.577%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.361     0.837    U3/inst/srldly_0/data_i[9]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.127    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.409ns (29.136%)  route 0.995ns (70.864%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.407     0.851    U3/inst/srldly_0/data_i[12]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.135    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.409ns (29.229%)  route 0.990ns (70.771%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.370     0.846    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.130    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.409ns (29.423%)  route 0.981ns (70.577%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.361     0.837    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.120    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.409ns (29.569%)  route 0.974ns (70.431%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.354     0.830    U3/inst/srldly_0/data_i[10]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.112    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.409ns (29.095%)  route 0.997ns (70.905%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.409     0.853    U3/inst/srldly_0/data_i[17]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X108Y128       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.125    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.409ns (28.849%)  route 1.009ns (71.151%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.388     0.865    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.132    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.732    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.761ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 2.421ns (21.755%)  route 8.708ns (78.245%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.805    10.369    U3/inst/srldly_0/data_i[3]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.130    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                 28.761    

Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 2.421ns (21.778%)  route 8.696ns (78.222%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.794    10.357    U3/inst/srldly_0/data_i[9]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.120    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         39.120    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.763ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 2.421ns (21.769%)  route 8.700ns (78.231%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.798    10.362    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.125    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 28.763    

Slack (MET) :             28.767ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 2.421ns (21.778%)  route 8.696ns (78.222%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.794    10.357    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.125    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 28.767    

Slack (MET) :             28.787ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.111ns  (logic 2.421ns (21.789%)  route 8.690ns (78.211%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.788    10.352    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    39.139    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 28.787    

Slack (MET) :             28.804ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.109ns  (logic 2.421ns (21.794%)  route 8.688ns (78.206%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.786    10.349    U3/inst/srldly_0/data_i[10]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    39.154    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         39.154    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                 28.804    

Slack (MET) :             28.922ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 2.421ns (22.036%)  route 8.566ns (77.964%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.663    10.227    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    39.150    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         39.150    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                 28.922    

Slack (MET) :             28.959ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 2.421ns (21.755%)  route 8.708ns (78.245%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X103Y125       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419    -0.340 r  vga_control/vcounter_reg[3]/Q
                         net (fo=21, routed)          1.247     0.907    vga_control/vcounter_reg[8]_0[2]
    SLICE_X105Y122       LUT3 (Prop_lut3_I2_O)        0.327     1.234 r  vga_control/VS_i_2/O
                         net (fo=6, routed)           0.808     2.042    vga_control/VS_i_2_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I4_O)        0.326     2.368 r  vga_control/g0_b1_i_7/O
                         net (fo=8, routed)           0.614     2.983    vga_control/g0_b1_i_7_n_0
    SLICE_X103Y125       LUT2 (Prop_lut2_I1_O)        0.153     3.136 r  vga_control/g0_b1_i_2/O
                         net (fo=56, routed)          2.637     5.773    vga_control/g0_b1_i_2_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.327     6.100 r  vga_control/g5_b3/O
                         net (fo=1, routed)           0.796     6.896    vga_control/g5_b3_n_0
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  vga_control/U3_i_62/O
                         net (fo=1, routed)           0.910     7.930    vga_control/U3_i_62_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  vga_control/U3_i_39/O
                         net (fo=1, routed)           0.000     8.054    vga_control/U3_i_39_n_0
    SLICE_X104Y121       MUXF7 (Prop_muxf7_I1_O)      0.214     8.268 r  vga_control/U3_i_24/O
                         net (fo=1, routed)           0.000     8.268    vga_control/U3_i_24_n_0
    SLICE_X104Y121       MUXF8 (Prop_muxf8_I1_O)      0.088     8.356 r  vga_control/U3_i_6/O
                         net (fo=1, routed)           0.889     9.245    vga_control/U3_i_6_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I1_O)        0.319     9.564 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.805    10.369    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    39.328    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         39.328    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                 28.959    

Slack (MET) :             33.240ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 1.058ns (17.277%)  route 5.066ns (82.723%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[2]/Q
                         net (fo=16, routed)          2.413     2.110    vga_control/Q[1]
    SLICE_X104Y125       LUT3 (Prop_lut3_I0_O)        0.150     2.260 r  vga_control/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.678     2.938    vga_control/vcounter[10]_i_5_n_0
    SLICE_X102Y125       LUT6 (Prop_lut6_I0_O)        0.328     3.266 r  vga_control/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.805     4.071    vga_control/eqOp
    SLICE_X103Y126       LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.169     5.365    vga_control/hcounter[10]_i_1_n_0
    SLICE_X100Y124       FDRE                                         r  vga_control/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.765    38.596    vga_control/CLK
    SLICE_X100Y124       FDRE                                         r  vga_control/hcounter_reg[0]/C
                         clock pessimism              0.622    39.219    
                         clock uncertainty           -0.090    39.129    
    SLICE_X100Y124       FDRE (Setup_fdre_C_R)       -0.524    38.605    vga_control/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                 33.240    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.086ns (18.472%)  route 4.793ns (81.528%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 38.599 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.957    -0.759    vga_control/CLK
    SLICE_X101Y124       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.456    -0.303 f  vga_control/hcounter_reg[2]/Q
                         net (fo=16, routed)          2.413     2.110    vga_control/Q[1]
    SLICE_X104Y125       LUT3 (Prop_lut3_I0_O)        0.150     2.260 r  vga_control/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.678     2.938    vga_control/vcounter[10]_i_5_n_0
    SLICE_X102Y125       LUT6 (Prop_lut6_I0_O)        0.328     3.266 r  vga_control/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.805     4.071    vga_control/eqOp
    SLICE_X103Y126       LUT4 (Prop_lut4_I3_O)        0.152     4.223 r  vga_control/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.897     5.120    vga_control/vcounter[10]_i_1_n_0
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.768    38.599    vga_control/CLK
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[0]/C
                         clock pessimism              0.584    39.184    
                         clock uncertainty           -0.090    39.094    
    SLICE_X104Y126       FDRE (Setup_fdre_C_R)       -0.732    38.362    vga_control/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 33.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.091    -0.291    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.246 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121    -0.299    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/c0_reg_reg/Q
                         net (fo=10, routed)          0.099    -0.286    U3/inst/encb/c0_reg
    SLICE_X112Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  U3/inst/encb/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U3/inst/encb/dout[9]
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[9]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X112Y125       FDCE (Hold_fdce_C_D)         0.120    -0.303    U3/inst/encb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.295    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X111Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.250 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X111Y129       FDCE (Hold_fdce_C_D)         0.091    -0.328    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.249    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.204 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.204    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.120    -0.300    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X107Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.157    -0.228    U3/inst/encb/q_m_reg[5]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    U3/inst/encb/dout[5]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.121    -0.279    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.678    -0.553    vga_control/CLK
    SLICE_X105Y126       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_control/vcounter_reg[4]/Q
                         net (fo=19, routed)          0.138    -0.274    vga_control/vcounter_reg[8]_0[3]
    SLICE_X104Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  vga_control/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_control/vcounter[6]_i_1_n_0
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.950    -0.790    vga_control/CLK
    SLICE_X104Y126       FDRE                                         r  vga_control/vcounter_reg[6]/C
                         clock pessimism              0.250    -0.540    
                         clock uncertainty            0.090    -0.450    
    SLICE_X104Y126       FDRE (Hold_fdre_C_D)         0.121    -0.329    vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U3/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encr/pix_clk
    SLICE_X110Y123       FDRE                                         r  U3/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.108    -0.276    U3/inst/encr/n1d[1]
    SLICE_X111Y123       LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.231    U3/inst/encr/q_m_1
    SLICE_X111Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encr/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.090    -0.422    
    SLICE_X111Y123       FDRE (Hold_fdre_C_D)         0.091    -0.331    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_control/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.080%)  route 0.157ns (48.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    vga_control/CLK
    SLICE_X108Y124       FDRE                                         r  vga_control/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  vga_control/HS_reg/Q
                         net (fo=1, routed)           0.157    -0.206    U3/inst/srldly_0/data_i[2]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.271    -0.491    
                         clock uncertainty            0.090    -0.401    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.307    U3/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.164%)  route 0.145ns (43.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.710    -0.521    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  U3/inst/encg/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.235    U3/inst/encg/q_m_reg_reg_n_0_[5]
    SLICE_X112Y131       LUT5 (Prop_lut5_I1_O)        0.045    -0.190 r  U3/inst/encg/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.190    U3/inst/encg/dout[5]_i_1__0_n_0
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.985    -0.755    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.249    -0.506    
                         clock uncertainty            0.090    -0.416    
    SLICE_X112Y131       FDCE (Hold_fdce_C_D)         0.121    -0.295    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.502%)  route 0.130ns (36.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X113Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  U3/inst/encg/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.130    -0.265    U3/inst/encg/p_0_in5_in
    SLICE_X112Y129       LUT6 (Prop_lut6_I4_O)        0.098    -0.167 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    U3/inst/encg/q_m_1
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.120    -0.298    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.179ns  (logic 3.494ns (48.669%)  route 3.685ns (51.331%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.970    36.468    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    38.474    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                         -36.468    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.360ns  (logic 3.500ns (47.552%)  route 3.860ns (52.448%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           1.145    36.649    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.210    38.716    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.677    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -36.649    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.132ns  (logic 3.494ns (48.990%)  route 3.638ns (51.010%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.922    36.421    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.210    38.713    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.254    38.459    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.132ns  (logic 3.494ns (48.990%)  route 3.638ns (51.010%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.922    36.421    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.210    38.713    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.249    38.464    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.086ns  (logic 3.494ns (49.308%)  route 3.592ns (50.692%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.876    36.375    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    38.483    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.031ns  (logic 3.494ns (49.691%)  route 3.537ns (50.309%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.822    36.321    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    38.469    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                         -36.321    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.005ns  (logic 3.494ns (49.875%)  route 3.511ns (50.125%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.796    36.295    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.249    38.923    
                         clock uncertainty           -0.210    38.713    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.220    38.493    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.179ns  (logic 3.494ns (48.669%)  route 3.685ns (51.331%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT3 (Prop_lut3_I0_O)        0.118    35.499 r  vga_control/U3_i_3/O
                         net (fo=8, routed)           0.970    36.468    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.043    38.672    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -36.468    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.192ns  (logic 3.500ns (48.663%)  route 3.692ns (51.337%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.977    36.481    U3/inst/srldly_0/data_i[13]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.210    38.716    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.686    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         38.686    
                         arrival time                         -36.481    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.185ns  (logic 3.500ns (48.710%)  route 3.685ns (51.290%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 29.289 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         2.005    29.289    wd_top/sample_ram/clk_out1
    RAMB18_X5Y48         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.743 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.018    32.762    vga_control/DOBDO[2]
    SLICE_X103Y122       LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  vga_control/make_white1_carry_i_7/O
                         net (fo=1, routed)           0.000    32.886    wd_top/wd/U3_i_22_0[1]
    SLICE_X103Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.436 r  wd_top/wd/make_white1_carry/CO[3]
                         net (fo=1, routed)           0.947    34.382    vga_control/CO[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    34.506 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.300    34.806    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.124    34.930 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.451    35.381    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.124    35.505 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.970    36.474    U3/inst/srldly_0/data_i[14]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.249    38.926    
                         clock uncertainty           -0.210    38.716    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.697    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                         -36.474    
  -------------------------------------------------------------------
                         slack                                  2.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.409ns (28.805%)  route 1.011ns (71.195%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.390     0.867    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.198    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.409ns (30.365%)  route 0.938ns (69.635%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.317     0.794    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.124    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.409ns (30.398%)  route 0.936ns (69.602%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.349     0.792    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X108Y128       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.118    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.409ns (29.423%)  route 0.981ns (70.577%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.361     0.837    U3/inst/srldly_0/data_i[9]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.127    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.409ns (29.136%)  route 0.995ns (70.864%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.407     0.851    U3/inst/srldly_0/data_i[12]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.135    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.409ns (29.229%)  route 0.990ns (70.771%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.370     0.846    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.130    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.409ns (29.423%)  route 0.981ns (70.577%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.361     0.837    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.120    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.409ns (29.569%)  route 0.974ns (70.431%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.354     0.830    U3/inst/srldly_0/data_i[10]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X112Y127       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.112    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.409ns (29.095%)  route 0.997ns (70.905%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.114     0.211    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.143     0.398    vga_control/U3_i_14_n_0
    SLICE_X103Y124       LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  vga_control/U3_i_2/O
                         net (fo=8, routed)           0.409     0.853    U3/inst/srldly_0/data_i[17]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X108Y128       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.125    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.409ns (28.849%)  route 1.009ns (71.151%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=181, routed)         0.678    -0.553    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X105Y123       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.300    wd_top/wd/RAM_value_flip_flop/Q[4]
    SLICE_X104Y123       LUT4 (Prop_lut4_I0_O)        0.049    -0.251 r  wd_top/wd/RAM_value_flip_flop/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.251    wd_top/wd/RAM_value_flip_flop_n_14
    SLICE_X104Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.167 r  wd_top/wd/make_white1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.218     0.052    vga_control/U3_i_5_3[0]
    SLICE_X103Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.097 f  vga_control/U3_i_22/O
                         net (fo=2, routed)           0.117     0.214    vga_control/U3_i_22_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  vga_control/U3_i_5/O
                         net (fo=1, routed)           0.173     0.431    vga_control/U3_i_5_n_0
    SLICE_X105Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.476 r  vga_control/U3_i_1/O
                         net (fo=8, routed)           0.388     0.865    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.132    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.732    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.474ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X109Y131       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X109Y131       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X109Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.768    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.474    

Slack (MET) :             36.560ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.854    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.560    

Slack (MET) :             36.560ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.854    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.560    

Slack (MET) :             36.905ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.456ns (17.431%)  route 2.160ns (82.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.160     1.948    U3/inst/encg/AR[0]
    SLICE_X108Y130       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/encg/pix_clk
    SLICE_X108Y130       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X108Y130       FDCE (Recov_fdce_C_CLR)     -0.319    38.853    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                 36.905    

Slack (MET) :             36.976ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.456ns (18.518%)  route 2.006ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.006     1.794    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    38.770    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                 36.976    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.456ns (19.658%)  route 1.864ns (80.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.864     1.651    U3/inst/encg/AR[0]
    SLICE_X111Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X111Y129       FDCE (Recov_fdce_C_CLR)     -0.405    38.770    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -1.651    
  -------------------------------------------------------------------
                         slack                                 37.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.013%)  route 0.423ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.423     0.045    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.013%)  route 0.423ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.423     0.045    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.797%)  route 0.506ns (78.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.506     0.128    U3/inst/encb/AR[0]
    SLICE_X109Y124       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encb/pix_clk
    SLICE_X109Y124       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.271    -0.494    
    SLICE_X109Y124       FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.012%)  route 0.530ns (78.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.530     0.152    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.729    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.474ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X109Y131       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X109Y131       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X109Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.768    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.474    

Slack (MET) :             36.560ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.854    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.560    

Slack (MET) :             36.560ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.854    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.560    

Slack (MET) :             36.905ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.456ns (17.431%)  route 2.160ns (82.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.160     1.948    U3/inst/encg/AR[0]
    SLICE_X108Y130       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/encg/pix_clk
    SLICE_X108Y130       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X108Y130       FDCE (Recov_fdce_C_CLR)     -0.319    38.853    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                 36.905    

Slack (MET) :             36.976ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.456ns (18.518%)  route 2.006ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.006     1.794    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    38.770    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                 36.976    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.456ns (19.658%)  route 1.864ns (80.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.864     1.651    U3/inst/encg/AR[0]
    SLICE_X111Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X111Y129       FDCE (Recov_fdce_C_CLR)     -0.405    38.770    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -1.651    
  -------------------------------------------------------------------
                         slack                                 37.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.013%)  route 0.423ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.423     0.045    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.485    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.013%)  route 0.423ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.423     0.045    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.485    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.797%)  route 0.506ns (78.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.506     0.128    U3/inst/encb/AR[0]
    SLICE_X109Y124       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encb/pix_clk
    SLICE_X109Y124       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.271    -0.494    
                         clock uncertainty            0.090    -0.404    
    SLICE_X109Y124       FDCE (Remov_fdce_C_CLR)     -0.092    -0.496    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.012%)  route 0.530ns (78.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.530     0.152    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.487    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.639    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.857    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.474ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X109Y131       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X109Y131       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X109Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.768    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.474    

Slack (MET) :             36.560ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.854    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.560    

Slack (MET) :             36.560ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.854    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.560    

Slack (MET) :             36.905ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.456ns (17.431%)  route 2.160ns (82.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.160     1.948    U3/inst/encg/AR[0]
    SLICE_X108Y130       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/encg/pix_clk
    SLICE_X108Y130       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X108Y130       FDCE (Recov_fdce_C_CLR)     -0.319    38.853    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                 36.905    

Slack (MET) :             36.976ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.456ns (18.518%)  route 2.006ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.006     1.794    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    38.770    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                 36.976    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.456ns (19.658%)  route 1.864ns (80.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.864     1.651    U3/inst/encg/AR[0]
    SLICE_X111Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X111Y129       FDCE (Recov_fdce_C_CLR)     -0.405    38.770    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -1.651    
  -------------------------------------------------------------------
                         slack                                 37.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.013%)  route 0.423ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.423     0.045    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.485    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.013%)  route 0.423ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.423     0.045    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.485    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.797%)  route 0.506ns (78.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.506     0.128    U3/inst/encb/AR[0]
    SLICE_X109Y124       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encb/pix_clk
    SLICE_X109Y124       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.271    -0.494    
                         clock uncertainty            0.090    -0.404    
    SLICE_X109Y124       FDCE (Remov_fdce_C_CLR)     -0.092    -0.496    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.012%)  route 0.530ns (78.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.530     0.152    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.487    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.639    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.427ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.088    39.178    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.859    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.427    

Slack (MET) :             36.427ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.088    39.178    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.859    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.427    

Slack (MET) :             36.427ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.088    39.178    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.859    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.427    

Slack (MET) :             36.427ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.456ns (14.708%)  route 2.644ns (85.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.644     2.432    U3/inst/encg/AR[0]
    SLICE_X112Y131       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X112Y131       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.088    39.178    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.859    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 36.427    

Slack (MET) :             36.476ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X109Y131       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X109Y131       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.088    39.175    
    SLICE_X109Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.770    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.476    

Slack (MET) :             36.562ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.088    39.175    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.856    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.562    

Slack (MET) :             36.562ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.397%)  route 2.506ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.506     2.293    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.088    39.175    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.856    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.562    

Slack (MET) :             36.907ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.456ns (17.431%)  route 2.160ns (82.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.160     1.948    U3/inst/encg/AR[0]
    SLICE_X108Y130       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    38.677    U3/inst/encg/pix_clk
    SLICE_X108Y130       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.088    39.174    
    SLICE_X108Y130       FDCE (Recov_fdce_C_CLR)     -0.319    38.855    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                 36.907    

Slack (MET) :             36.978ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.456ns (18.518%)  route 2.006ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.006     1.794    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.088    39.177    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    38.772    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                 36.978    

Slack (MET) :             37.120ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.456ns (19.658%)  route 1.864ns (80.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.864     1.651    U3/inst/encg/AR[0]
    SLICE_X111Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X111Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.088    39.177    
    SLICE_X111Y129       FDCE (Recov_fdce_C_CLR)     -0.405    38.772    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -1.651    
  -------------------------------------------------------------------
                         slack                                 37.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.013%)  route 0.423ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.423     0.045    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.013%)  route 0.423ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.423     0.045    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.920%)  route 0.474ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.474     0.096    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.797%)  route 0.506ns (78.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.506     0.128    U3/inst/encb/AR[0]
    SLICE_X109Y124       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encb/pix_clk
    SLICE_X109Y124       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.271    -0.494    
    SLICE_X109Y124       FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.012%)  route 0.530ns (78.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    U3/inst/pix_clk
    SLICE_X113Y117       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141    -0.378 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.530     0.152    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.729    





