

================================================================
== Vitis HLS Report for 'sha256_final_Pipeline_VITIS_LOOP_106_2'
================================================================
* Date:           Mon Jun  9 13:31:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha256_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_2  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_7_in = alloca i32 1"   --->   Operation 4 'alloca' 'i_7_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln97_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln97"   --->   Operation 5 'read' 'zext_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln97_cast = sext i4 %zext_ln97_read"   --->   Operation 6 'sext' 'zext_ln97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln97_cast_cast = zext i6 %zext_ln97_cast"   --->   Operation 7 'zext' 'zext_ln97_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 %zext_ln97_cast_cast, i7 %i_7_in"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body10"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_7_in_load = load i7 %i_7_in" [../src/sha256.c:98]   --->   Operation 10 'load' 'i_7_in_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%i = add i7 %i_7_in_load, i7 1" [../src/sha256.c:98]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.77ns)   --->   "%icmp_ln106 = icmp_eq  i7 %i, i7 64" [../src/sha256.c:106]   --->   Operation 12 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %while.body10.split, void %while.end14.loopexit.exitStub" [../src/sha256.c:106]   --->   Operation 13 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i7 %i" [../src/sha256.c:98]   --->   Operation 14 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/sha256.c:98]   --->   Operation 15 'specpipeline' 'specpipeline_ln98' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/sha256.c:106]   --->   Operation 16 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%switch_ln106 = switch i4 %trunc_ln98, void %arrayidx13103.case.63, i4 14, void %arrayidx13103.case.62, i4 13, void %arrayidx13103.case.61, i4 12, void %arrayidx13103.case.60, i4 11, void %arrayidx13103.case.59, i4 10, void %arrayidx13103.case.58, i4 9, void %arrayidx13103.case.57" [../src/sha256.c:106]   --->   Operation 17 'switch' 'switch_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.79>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_57, i8 0" [../src/sha256.c:106]   --->   Operation 18 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 9)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 19 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 9)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_58, i8 0" [../src/sha256.c:106]   --->   Operation 20 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 10)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 21 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 10)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_59, i8 0" [../src/sha256.c:106]   --->   Operation 22 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 11)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 23 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 11)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_60, i8 0" [../src/sha256.c:106]   --->   Operation 24 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 25 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 12)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_61, i8 0" [../src/sha256.c:106]   --->   Operation 26 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 13)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 27 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 13)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_62, i8 0" [../src/sha256.c:106]   --->   Operation 28 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 14)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 29 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 14)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_63, i8 0" [../src/sha256.c:106]   --->   Operation 30 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 != 14 & trunc_ln98 != 13 & trunc_ln98 != 12 & trunc_ln98 != 11 & trunc_ln98 != 10 & trunc_ln98 != 9)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 31 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 != 14 & trunc_ln98 != 13 & trunc_ln98 != 12 & trunc_ln98 != 11 & trunc_ln98 != 10 & trunc_ln98 != 9)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln98 = store i7 %i, i7 %i_7_in" [../src/sha256.c:98]   --->   Operation 32 'store' 'store_ln98' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln106 = br void %while.body10" [../src/sha256.c:106]   --->   Operation 33 'br' 'br_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln97]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_57]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_data_63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_data_62]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_data_61]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_data_60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_data_59]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_data_58]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_7_in              (alloca      ) [ 01]
zext_ln97_read      (read        ) [ 00]
zext_ln97_cast      (sext        ) [ 00]
zext_ln97_cast_cast (zext        ) [ 00]
store_ln0           (store       ) [ 00]
br_ln0              (br          ) [ 00]
i_7_in_load         (load        ) [ 00]
i                   (add         ) [ 00]
icmp_ln106          (icmp        ) [ 01]
br_ln106            (br          ) [ 00]
trunc_ln98          (trunc       ) [ 01]
specpipeline_ln98   (specpipeline) [ 00]
specloopname_ln106  (specloopname) [ 00]
switch_ln106        (switch      ) [ 00]
write_ln106         (write       ) [ 00]
br_ln106            (br          ) [ 00]
write_ln106         (write       ) [ 00]
br_ln106            (br          ) [ 00]
write_ln106         (write       ) [ 00]
br_ln106            (br          ) [ 00]
write_ln106         (write       ) [ 00]
br_ln106            (br          ) [ 00]
write_ln106         (write       ) [ 00]
br_ln106            (br          ) [ 00]
write_ln106         (write       ) [ 00]
br_ln106            (br          ) [ 00]
write_ln106         (write       ) [ 00]
br_ln106            (br          ) [ 00]
store_ln98          (store       ) [ 00]
br_ln106            (br          ) [ 00]
ret_ln0             (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln97">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_57">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_57"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data_63">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_63"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_data_62">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_62"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data_61">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_61"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_data_60">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_60"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_data_59">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_59"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_data_58">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_58"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_7_in_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7_in/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln97_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln97_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln106_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln106_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln106_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln106_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln106_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln106_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln106_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln97_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln97_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln97_cast_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_cast_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_7_in_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7_in_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln106_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln98_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln98_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="7" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_7_in_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_7_in "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="48" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="50" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="50" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="50" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="50" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="56" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="134" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="134" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="52" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="150" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_data_57 | {1 }
	Port: in_data_63 | {1 }
	Port: in_data_62 | {1 }
	Port: in_data_61 | {1 }
	Port: in_data_60 | {1 }
	Port: in_data_59 | {1 }
	Port: in_data_58 | {1 }
 - Input state : 
	Port: sha256_final_Pipeline_VITIS_LOOP_106_2 : zext_ln97 | {1 }
  - Chain level:
	State 1
		zext_ln97_cast_cast : 1
		store_ln0 : 2
		i_7_in_load : 1
		i : 2
		icmp_ln106 : 3
		br_ln106 : 4
		trunc_ln98 : 3
		switch_ln106 : 4
		store_ln98 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |          i_fu_134          |    0    |    14   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln106_fu_140     |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   |  zext_ln97_read_read_fu_56 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln106_write_fu_62  |    0    |    0    |
|          |   write_ln106_write_fu_70  |    0    |    0    |
|          |   write_ln106_write_fu_78  |    0    |    0    |
|   write  |   write_ln106_write_fu_86  |    0    |    0    |
|          |   write_ln106_write_fu_94  |    0    |    0    |
|          |  write_ln106_write_fu_102  |    0    |    0    |
|          |  write_ln106_write_fu_110  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    zext_ln97_cast_fu_118   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   | zext_ln97_cast_cast_fu_122 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln98_fu_146     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    28   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|i_7_in_reg_155|    7   |
+--------------+--------+
|     Total    |    7   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   28   |
+-----------+--------+--------+
