###############################################################################
#
# IAR C/C++ Compiler V7.30.5.1680 for Microchip AVR       19/Dec/2022  14:35:48
# Copyright 1996-2022 IAR Systems AB.
# Mobile license - IAR Embedded Workbench for Microchip AVR 7.30
#
#    Source file  =  D:\S2Prog\IO\ANZB – ATmega1281\Src\UsartInt.c
#    Command line =  
#        -f C:\Users\ESY\AppData\Local\Temp\EW6036.tmp ("D:\S2Prog\IO\ANZB –
#        ATmega1281\Src\UsartInt.c" --cpu=m1281 -ms -o "D:\S2Prog\IO\ANZB –
#        ATmega1281\Release\Obj" -D OS_LIBMODE_S -D OS_UART=-1 -lCN
#        "D:\S2Prog\IO\ANZB – ATmega1281\Release\List" -y
#        --initializers_in_flash --no_tbaa --enable_external_bus
#        -DENABLE_BIT_DEFINITIONS -e -I "D:\S2Prog\IO\ANZB – ATmega1281\INC\\"
#        -I "D:\S2Prog\IO\ANZB – ATmega1281\..\..\SHARED\INC\\" --eeprom_size
#        4096 --clib -Oh)
#    Locale       =  Norwegian Bokmål_NOR.1252
#    List file    =  D:\S2Prog\IO\ANZB – ATmega1281\Release\List\UsartInt.lst
#    Object file  =  D:\S2Prog\IO\ANZB – ATmega1281\Release\Obj\UsartInt.r90
#
###############################################################################

D:\S2Prog\IO\ANZB – ATmega1281\Src\UsartInt.c
      1          /****************************************************************************************
      2          / USART1 functions and interrupt
      3          /   This routines sync and check the ANPRO10
      4          /   Uart1Pro.c handle the package
      5          /
      6          ***************************************************************************************/
      7          
      8          
      9          #include "iom1281.h"

   \                                 In  segment ABSOLUTE, at 0xce
   \   union <unnamed> volatile __io _A_UDR1
   \                     _A_UDR1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc9
   \   union <unnamed> volatile __io _A_UCSR1B
   \                     _A_UCSR1B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc8
   \   union <unnamed> volatile __io _A_UCSR1A
   \                     _A_UCSR1A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc6
   \   union <unnamed> volatile __io _A_UDR0
   \                     _A_UDR0:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc1
   \   union <unnamed> volatile __io _A_UCSR0B
   \                     _A_UCSR0B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc0
   \   union <unnamed> volatile __io _A_UCSR0A
   \                     _A_UCSR0A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2e
   \   union <unnamed> volatile __io _A_PORTE
   \                     _A_PORTE:
   \   00000000                      DS8 1
     10          #include "stdio.h"
     11          #include "math.h"
     12          #include "externals.h"
     13          #include "version.h"
     14          
     15          #if (OS_UART != 0)
     16          
     17          // USART0
     18          #pragma vector=USART0_RX_vect

   \                                 In  segment CODE, align 2, keep-with-next
     19          __interrupt void IntHandler_RX_USART0( void ){   
   \                     IntHandler_RX_USART0:
   \   00000000   93BA               ST      -Y, R27
   \   00000002   93AA               ST      -Y, R26
   \   00000004   939A               ST      -Y, R25
   \   00000006   938A               ST      -Y, R24
   \   00000008   93FA               ST      -Y, R31
   \   0000000A   93EA               ST      -Y, R30
   \   0000000C   923A               ST      -Y, R3
   \   0000000E   922A               ST      -Y, R2
   \   00000010   921A               ST      -Y, R1
   \   00000012   920A               ST      -Y, R0
   \   00000014   937A               ST      -Y, R23
   \   00000016   936A               ST      -Y, R22
   \   00000018   935A               ST      -Y, R21
   \   0000001A   934A               ST      -Y, R20
   \   0000001C   933A               ST      -Y, R19
   \   0000001E   932A               ST      -Y, R18
   \   00000020   931A               ST      -Y, R17
   \   00000022   930A               ST      -Y, R16
   \   00000024   B78F               IN      R24, 0x3F
   \   00000026   B79B               IN      R25, 0x3B
   \   00000028                      REQUIRE __RSTACK_in_external_ram_new_way
     20          
     21              OS_EnterInterrupt();
   \   00000028   9100....           LDS     R16, OS_Counters
   \   0000002C   9503               INC     R16
   \   0000002E   9300....           STS     OS_Counters, R16
   \   00000032   9100....           LDS     R16, (OS_Counters + 1)
   \   00000036   9503               INC     R16
   \   00000038   9300....           STS     (OS_Counters + 1), R16
     22              OS_EnterIntStack();
   \   0000003C   94F8               CLI
   \   0000003E   ........           CALL    OS__EnterIntStack
   \   00000042   9100....           LDS     R16, (OS_Counters + 1)
   \   00000046   2300               TST     R16
   \   00000048   F409               BRNE    ??IntHandler_RX_USART0_0
   \   0000004A   9478               SEI
     23              if ( UCSR0A & __BIT_MASK( DOR0 ) ) {                // Overrun error? 
   \                     ??IntHandler_RX_USART0_0:
   \   0000004C   9100....           LDS     R16, _A_UCSR0A
     24              }
     25          
     26              if ( UCSR0A & __BIT_MASK( FE0 ) ) {                 // Framing error? 
   \   00000050   9100....           LDS     R16, _A_UCSR0A
   \   00000054   EFAA               LDI     R26, 250
   \   00000056   E0B0               LDI     R27, 0
   \   00000058   C007               RJMP    ??IntHandler_RX_USART0_1
     27              }
     28          
     29              while ( UCSR0A & __BIT_MASK( RXC0)  ) {                // New byte avaiable?
     30                  UART[0].pRxBuffer[ UART[0].RxFirst ] = UDR0;    // Read the character 
     31          
     32                  if (UART[0].RxState != HANDLE) {                // ok to receive? 
     33                      switch (UART[0].RxState) {                   // Yes, check state
     34                      case SYNC :
     35                          if ( UART[0].pRxBuffer[ UART[0].RxFirst ] == ANPRO10_SYN) {
     36                              UART[0].SyncCnt ++ ;                 // count sync
   \                     ??IntHandler_RX_USART0_2:
   \   0000005A   9503               INC     R16
   \   0000005C   9300....           STS     (UART + 19), R16
     37                              UART[0].RxFirst = 0;                 // start at start of buff
   \   00000060   93B0....           STS     (UART + 12), R27
   \   00000064   93B0....           STS     (UART + 13), R27
     38                          } else if ((UART[0].SyncCnt >= 2) && 
   \                     ??IntHandler_RX_USART0_1:
   \   00000068   9100....           LDS     R16, _A_UCSR0A
   \   0000006C   FF07               SBRS    R16, 7
   \   0000006E   C04B               RJMP    ??IntHandler_RX_USART0_3
   \   00000070   9100....           LDS     R16, _A_UDR0
   \   00000074   91E0....           LDS     R30, (UART + 10)
   \   00000078   91F0....           LDS     R31, (UART + 11)
   \   0000007C   9120....           LDS     R18, (UART + 12)
   \   00000080   9130....           LDS     R19, (UART + 13)
   \   00000084   0FE2               ADD     R30, R18
   \   00000086   1FF3               ADC     R31, R19
   \   00000088   8300               ST      Z, R16
   \   0000008A   9100....           LDS     R16, (UART + 18)
   \   0000008E   300A               CPI     R16, 10
   \   00000090   F359               BREQ    ??IntHandler_RX_USART0_1
   \   00000092   2300               TST     R16
   \   00000094   F521               BRNE    ??IntHandler_RX_USART0_4
   \   00000096   91E0....           LDS     R30, (UART + 10)
   \   0000009A   91F0....           LDS     R31, (UART + 11)
   \   0000009E   9100....           LDS     R16, (UART + 12)
   \   000000A2   9110....           LDS     R17, (UART + 13)
   \   000000A6   0FE0               ADD     R30, R16
   \   000000A8   1FF1               ADC     R31, R17
   \   000000AA   8110               LD      R17, Z
   \   000000AC   3116               CPI     R17, 22
   \   000000AE   9100....           LDS     R16, (UART + 19)
   \   000000B2   F299               BREQ    ??IntHandler_RX_USART0_2
     39                                     (UART[0].pRxBuffer[ UART[0].RxFirst ] == ANPRO10_SOH)) {       // minimum two sync bytes
   \   000000B4   3002               CPI     R16, 2
   \   000000B6   F080               BRCS    ??IntHandler_RX_USART0_5
   \   000000B8   E001               LDI     R16, 1
   \   000000BA   3011               CPI     R17, 1
   \   000000BC   F469               BRNE    ??IntHandler_RX_USART0_5
     40                              UART[0].SyncCnt = 0 ;                // reset counter
   \   000000BE   93B0....           STS     (UART + 19), R27
     41                              UART[0].RxState = HEADER ;
   \   000000C2   9300....           STS     (UART + 18), R16
     42                              UART[0].RxLast = 0 ;
   \   000000C6   93B0....           STS     (UART + 14), R27
   \   000000CA   93B0....           STS     (UART + 15), R27
     43                              UART[0].RxTimeout = RX_TO_TIME ;    // reset timeout
   \   000000CE   93A0....           STS     (UART + 20), R26
   \   000000D2   93B0....           STS     (UART + 21), R27
   \   000000D6   CFC8               RJMP    ??IntHandler_RX_USART0_1
     44                          } else {
     45                              UART[0].SyncCnt = 0 ;                // start over once more
   \                     ??IntHandler_RX_USART0_5:
   \   000000D8   93B0....           STS     (UART + 19), R27
   \   000000DC   CFC5               RJMP    ??IntHandler_RX_USART0_1
     46                          }
     47                          break;
     48                      default :
     49                          if ((++UART[0].RxFirst) > RXSIZE_UART) { // Point to next location
   \                     ??IntHandler_RX_USART0_4:
   \   000000DE   9100....           LDS     R16, (UART + 12)
   \   000000E2   9110....           LDS     R17, (UART + 13)
   \   000000E6   5F0F               SUBI    R16, 255
   \   000000E8   4F1F               SBCI    R17, 255
   \   000000EA   9300....           STS     (UART + 12), R16
   \   000000EE   9310....           STS     (UART + 13), R17
   \   000000F2   3907               CPI     R16, 151
   \   000000F4   4010               SBCI    R17, 0
   \   000000F6   E000               LDI     R16, 0
   \   000000F8   F018               BRCS    ??IntHandler_RX_USART0_6
     50                              GoToSyncUART(0) ;                       // go to sync mode
   \   000000FA   ........           CALL    GoToSyncUART
   \   000000FE   CFB4               RJMP    ??IntHandler_RX_USART0_1
     51                          } else {
     52                              ReceivePacketUart(0) ;              // Check package
   \                     ??IntHandler_RX_USART0_6:
   \   00000100   ........           CALL    ReceivePacketUart
   \   00000104   CFB1               RJMP    ??IntHandler_RX_USART0_1
     53                          }
     54                          break ;   
     55                      }
     56                  }
     57              }
     58              OS_LeaveIntStack();
   \                     ??IntHandler_RX_USART0_3:
   \   00000106                      REQUIRE ?Subroutine0
   \   00000106                      REQUIRE _A_UCSR0A
   \   00000106                      REQUIRE _A_UDR0
   \   00000106                      ;               // Fall through to label ?Subroutine0
     59              OS_LeaveInterruptNoSwitch();
     60          } 

   \                                 In  segment CODE, align 2, keep-with-next
   \                     ?Subroutine0:
   \   00000000   94F8               CLI
   \   00000002   ........           CALL    OS__LeaveIntStack
   \   00000006   9100....           LDS     R16, (OS_Counters + 1)
   \   0000000A   950A               DEC     R16
   \   0000000C   9300....           STS     (OS_Counters + 1), R16
   \   00000010   9100....           LDS     R16, OS_Counters
   \   00000014   950A               DEC     R16
   \   00000016   9300....           STS     OS_Counters, R16
   \   0000001A   BF9B               OUT     0x3B, R25
   \   0000001C   BF8F               OUT     0x3F, R24
   \   0000001E   9109               LD      R16, Y+
   \   00000020   9119               LD      R17, Y+
   \   00000022   9129               LD      R18, Y+
   \   00000024   9139               LD      R19, Y+
   \   00000026   9149               LD      R20, Y+
   \   00000028   9159               LD      R21, Y+
   \   0000002A   9169               LD      R22, Y+
   \   0000002C   9179               LD      R23, Y+
   \   0000002E   9009               LD      R0, Y+
   \   00000030   9019               LD      R1, Y+
   \   00000032   9029               LD      R2, Y+
   \   00000034   9039               LD      R3, Y+
   \   00000036   91E9               LD      R30, Y+
   \   00000038   91F9               LD      R31, Y+
   \   0000003A   9189               LD      R24, Y+
   \   0000003C   9199               LD      R25, Y+
   \   0000003E   91A9               LD      R26, Y+
   \   00000040   91B9               LD      R27, Y+
   \   00000042   9518               RETI
     61          
     62          
     63          #pragma vector=USART0_TX_vect

   \                                 In  segment CODE, align 2, keep-with-next
     64          __interrupt void IntHandler_TX_USART0( void ){   
   \                     IntHandler_TX_USART0:
   \   00000000   939A               ST      -Y, R25
   \   00000002   938A               ST      -Y, R24
   \   00000004   93FA               ST      -Y, R31
   \   00000006   93EA               ST      -Y, R30
   \   00000008   923A               ST      -Y, R3
   \   0000000A   922A               ST      -Y, R2
   \   0000000C   921A               ST      -Y, R1
   \   0000000E   920A               ST      -Y, R0
   \   00000010   937A               ST      -Y, R23
   \   00000012   936A               ST      -Y, R22
   \   00000014   935A               ST      -Y, R21
   \   00000016   934A               ST      -Y, R20
   \   00000018   933A               ST      -Y, R19
   \   0000001A   932A               ST      -Y, R18
   \   0000001C   931A               ST      -Y, R17
   \   0000001E   930A               ST      -Y, R16
   \   00000020   B78F               IN      R24, 0x3F
   \   00000022   B79B               IN      R25, 0x3B
   \   00000024                      REQUIRE __RSTACK_in_external_ram_new_way
     65          
     66             OS_EnterInterrupt();
   \   00000024   9100....           LDS     R16, OS_Counters
   \   00000028   9503               INC     R16
   \   0000002A   9300....           STS     OS_Counters, R16
   \   0000002E   9100....           LDS     R16, (OS_Counters + 1)
   \   00000032   9503               INC     R16
   \   00000034   9300....           STS     (OS_Counters + 1), R16
     67             OS_EnterIntStack();
   \   00000038   94F8               CLI
   \   0000003A   ........           CALL    OS__EnterIntStack
   \   0000003E   9100....           LDS     R16, (OS_Counters + 1)
   \   00000042   2300               TST     R16
   \   00000044   F409               BRNE    ??IntHandler_TX_USART0_0
   \   00000046   9478               SEI
     68              
     69              UCSR0B &= ~(__BIT_MASK( TXCIE0)) ;            // transmission end, disable int.
   \                     ??IntHandler_TX_USART0_0:
   \   00000048   910000C1           LDS     R16, 193
   \   0000004C   7B0F               ANDI    R16, 0xBF
   \   0000004E   930000C1           STS     193, R16
     70              PORTE &= ~0x04 ;                              // TXE0 off
   \   00000052   9872               CBI     0x0E, 0x02
     71              OS_StopTimer(&TimerUSART0);                    // and stop timer
   \   00000054   ....               LDI     R16, LOW(TimerUSART0)
   \   00000056   ....               LDI     R17, (TimerUSART0) >> 8
   \   00000058   ........           CALL    OS_StopTimer
     72              GoToSyncUART(0) ;                                    // go to sync modus for recive
   \   0000005C   E000               LDI     R16, 0
   \   0000005E   ....               RJMP    ?Subroutine1
   \   00000060                      REQUIRE _A_UCSR0B
   \   00000060                      REQUIRE _A_PORTE
     73              
     74              OS_LeaveIntStack();
     75              OS_LeaveInterruptNoSwitch();
     76          }

   \                                 In  segment CODE, align 2, keep-with-next
   \                     ?Subroutine1:
   \   00000000   ........           CALL    GoToSyncUART
   \   00000004                      REQUIRE ??Subroutine2_0
   \   00000004                      ;               // Fall through to label ??Subroutine2_0

   \                                 In  segment CODE, align 2, keep-with-next
   \                     ??Subroutine2_0:
   \   00000000   94F8               CLI
   \   00000002   ........           CALL    OS__LeaveIntStack
   \   00000006   9100....           LDS     R16, (OS_Counters + 1)
   \   0000000A   950A               DEC     R16
   \   0000000C   9300....           STS     (OS_Counters + 1), R16
   \   00000010   9100....           LDS     R16, OS_Counters
   \   00000014   950A               DEC     R16
   \   00000016   9300....           STS     OS_Counters, R16
   \   0000001A   BF9B               OUT     0x3B, R25
   \   0000001C   BF8F               OUT     0x3F, R24
   \   0000001E   9109               LD      R16, Y+
   \   00000020   9119               LD      R17, Y+
   \   00000022   9129               LD      R18, Y+
   \   00000024   9139               LD      R19, Y+
   \   00000026   9149               LD      R20, Y+
   \   00000028   9159               LD      R21, Y+
   \   0000002A   9169               LD      R22, Y+
   \   0000002C   9179               LD      R23, Y+
   \   0000002E   9009               LD      R0, Y+
   \   00000030   9019               LD      R1, Y+
   \   00000032   9029               LD      R2, Y+
   \   00000034   9039               LD      R3, Y+
   \   00000036   91E9               LD      R30, Y+
   \   00000038   91F9               LD      R31, Y+
   \   0000003A   9189               LD      R24, Y+
   \   0000003C   9199               LD      R25, Y+
   \   0000003E   9518               RETI
     77          
     78          
     79          #pragma vector = USART0_UDRE_vect

   \                                 In  segment CODE, align 2, keep-with-next
     80          __interrupt void IntHandler_UDRE_USART0( void ){   
   \                     IntHandler_UDRE_USART0:
   \   00000000   939A               ST      -Y, R25
   \   00000002   938A               ST      -Y, R24
   \   00000004   93FA               ST      -Y, R31
   \   00000006   93EA               ST      -Y, R30
   \   00000008   923A               ST      -Y, R3
   \   0000000A   922A               ST      -Y, R2
   \   0000000C   921A               ST      -Y, R1
   \   0000000E   920A               ST      -Y, R0
   \   00000010   937A               ST      -Y, R23
   \   00000012   936A               ST      -Y, R22
   \   00000014   935A               ST      -Y, R21
   \   00000016   934A               ST      -Y, R20
   \   00000018   933A               ST      -Y, R19
   \   0000001A   932A               ST      -Y, R18
   \   0000001C   931A               ST      -Y, R17
   \   0000001E   930A               ST      -Y, R16
   \   00000020   B78F               IN      R24, 0x3F
   \   00000022   B79B               IN      R25, 0x3B
   \   00000024                      REQUIRE __RSTACK_in_external_ram_new_way
     81          
     82              OS_EnterInterrupt();
   \   00000024   9100....           LDS     R16, OS_Counters
   \   00000028   9503               INC     R16
   \   0000002A   9300....           STS     OS_Counters, R16
   \   0000002E   9100....           LDS     R16, (OS_Counters + 1)
   \   00000032   9503               INC     R16
   \   00000034   9300....           STS     (OS_Counters + 1), R16
     83              OS_EnterIntStack();
   \   00000038   94F8               CLI
   \   0000003A   ........           CALL    OS__EnterIntStack
   \   0000003E   9100....           LDS     R16, (OS_Counters + 1)
   \   00000042   2300               TST     R16
   \   00000044   F409               BRNE    ??IntHandler_UDRE_USART0_0
   \   00000046   9478               SEI
     84              if ( UART[0].TxCount-- > 0 ) {
   \                     ??IntHandler_UDRE_USART0_0:
   \   00000048   9100....           LDS     R16, (UART + 6)
   \   0000004C   9110....           LDS     R17, (UART + 7)
   \   00000050   2B01               OR      R16, R17
   \   00000052   F101               BREQ    ??IntHandler_UDRE_USART0_1
   \   00000054   9100....           LDS     R16, (UART + 6)
   \   00000058   5001               SUBI    R16, 1
   \   0000005A   4010               SBCI    R17, 0
   \   0000005C   9300....           STS     (UART + 6), R16
   \   00000060   9310....           STS     (UART + 7), R17
     85                  UDR0 = UART[0].pTxBuffer[ UART[0].TxLast ];     // Send a character
   \   00000064   9100....           LDS     R16, (UART + 4)
   \   00000068   9110....           LDS     R17, (UART + 5)
   \   0000006C   91E0....           LDS     R30, UART
   \   00000070   91F0....           LDS     R31, (UART + 1)
   \   00000074   0FE0               ADD     R30, R16
   \   00000076   1FF1               ADC     R31, R17
   \   00000078   8100               LD      R16, Z
   \   0000007A   9300....           STS     _A_UDR0, R16
     86                  UART[0].TxLast++;
   \   0000007E   9100....           LDS     R16, (UART + 4)
   \   00000082   9110....           LDS     R17, (UART + 5)
   \   00000086   5F0F               SUBI    R16, 255
   \   00000088   4F1F               SBCI    R17, 255
   \   0000008A   9300....           STS     (UART + 4), R16
   \   0000008E   9310....           STS     (UART + 5), R17
   \   00000092   C014               RJMP    ??IntHandler_UDRE_USART0_2
     87              } else{                                             // Last byte sent?
   \                     ??IntHandler_UDRE_USART0_1:
   \   00000094   EF0F               LDI     R16, 255
   \   00000096   9300....           STS     (UART + 6), R16
   \   0000009A   9300....           STS     (UART + 7), R16
     88                    UCSR0B &= ~(__BIT_MASK( UDRIE0)) ;            // transmission end, disable int.
   \   0000009E   910000C1           LDS     R16, 193
   \   000000A2   7D0F               ANDI    R16, 0xDF
   \   000000A4   930000C1           STS     193, R16
     89                    UCSR0A |= (__BIT_MASK( TXC0)) ;               // Clear int bit in TXC.
   \   000000A8   910000C0           LDS     R16, 192
   \   000000AC   6400               ORI     R16, 0x40
   \   000000AE   930000C0           STS     192, R16
     90                    UCSR0B |= __BIT_MASK( TXCIE0) ;               // Enable TXC int.
   \   000000B2   910000C1           LDS     R16, 193
   \   000000B6   6400               ORI     R16, 0x40
   \   000000B8   930000C1           STS     193, R16
     91              }           
     92              OS_LeaveIntStack();
   \                     ??IntHandler_UDRE_USART0_2:
   \   000000BC   ....               RJMP    ??Subroutine2_0
   \   000000BE                      REQUIRE _A_UDR0
   \   000000BE                      REQUIRE _A_UCSR0B
   \   000000BE                      REQUIRE _A_UCSR0A
     93              OS_LeaveInterruptNoSwitch();
     94          } 
     95          #endif
     96          
     97          // USART1
     98          #pragma vector=USART1_RX_vect

   \                                 In  segment CODE, align 2, keep-with-next
     99          __interrupt void IntHandler_RX_USART1( void ){   
   \                     IntHandler_RX_USART1:
   \   00000000   93BA               ST      -Y, R27
   \   00000002   93AA               ST      -Y, R26
   \   00000004   939A               ST      -Y, R25
   \   00000006   938A               ST      -Y, R24
   \   00000008   93FA               ST      -Y, R31
   \   0000000A   93EA               ST      -Y, R30
   \   0000000C   923A               ST      -Y, R3
   \   0000000E   922A               ST      -Y, R2
   \   00000010   921A               ST      -Y, R1
   \   00000012   920A               ST      -Y, R0
   \   00000014   937A               ST      -Y, R23
   \   00000016   936A               ST      -Y, R22
   \   00000018   935A               ST      -Y, R21
   \   0000001A   934A               ST      -Y, R20
   \   0000001C   933A               ST      -Y, R19
   \   0000001E   932A               ST      -Y, R18
   \   00000020   931A               ST      -Y, R17
   \   00000022   930A               ST      -Y, R16
   \   00000024   B78F               IN      R24, 0x3F
   \   00000026   B79B               IN      R25, 0x3B
   \   00000028                      REQUIRE __RSTACK_in_external_ram_new_way
    100          
    101              OS_EnterInterrupt();
   \   00000028   9100....           LDS     R16, OS_Counters
   \   0000002C   9503               INC     R16
   \   0000002E   9300....           STS     OS_Counters, R16
   \   00000032   9100....           LDS     R16, (OS_Counters + 1)
   \   00000036   9503               INC     R16
   \   00000038   9300....           STS     (OS_Counters + 1), R16
    102              OS_EnterIntStack();
   \   0000003C   94F8               CLI
   \   0000003E   ........           CALL    OS__EnterIntStack
   \   00000042   9100....           LDS     R16, (OS_Counters + 1)
   \   00000046   2300               TST     R16
   \   00000048   F409               BRNE    ??IntHandler_RX_USART1_0
   \   0000004A   9478               SEI
    103              if ( UCSR1A & __BIT_MASK( DOR1 ) ) {                // Overrun error? 
   \                     ??IntHandler_RX_USART1_0:
   \   0000004C   9100....           LDS     R16, _A_UCSR1A
    104              }
    105          
    106              if ( UCSR1A & __BIT_MASK( FE1 ) ) {                 // Framing error? 
   \   00000050   9100....           LDS     R16, _A_UCSR1A
   \   00000054   EFAA               LDI     R26, 250
   \   00000056   E0B0               LDI     R27, 0
   \   00000058   C007               RJMP    ??IntHandler_RX_USART1_1
    107              }
    108          
    109              while ( UCSR1A & __BIT_MASK( RXC1)  ) {                // New byte avaiable?
    110                  UART[1].pRxBuffer[ UART[1].RxFirst ] = UDR1;    // Read the character 
    111          
    112                  if (UART[1].RxState != HANDLE) {                // ok to receive? 
    113                      switch (UART[1].RxState) {                   // Yes, check state
    114                      case SYNC :
    115                          if ( UART[1].pRxBuffer[ UART[1].RxFirst ] == ANPRO10_SYN) {
    116                              UART[1].SyncCnt ++ ;                 // count sync
   \                     ??IntHandler_RX_USART1_2:
   \   0000005A   9503               INC     R16
   \   0000005C   9300....           STS     (UART + 45), R16
    117                              UART[1].RxFirst = 0;                 // start at start of buff
   \   00000060   93B0....           STS     (UART + 38), R27
   \   00000064   93B0....           STS     (UART + 39), R27
    118                          } else if ((UART[1].SyncCnt >= 2) && 
   \                     ??IntHandler_RX_USART1_1:
   \   00000068   9100....           LDS     R16, _A_UCSR1A
   \   0000006C   FF07               SBRS    R16, 7
   \   0000006E   C04B               RJMP    ??IntHandler_RX_USART1_3
   \   00000070   9100....           LDS     R16, _A_UDR1
   \   00000074   91E0....           LDS     R30, (UART + 36)
   \   00000078   91F0....           LDS     R31, (UART + 37)
   \   0000007C   9120....           LDS     R18, (UART + 38)
   \   00000080   9130....           LDS     R19, (UART + 39)
   \   00000084   0FE2               ADD     R30, R18
   \   00000086   1FF3               ADC     R31, R19
   \   00000088   8300               ST      Z, R16
   \   0000008A   9100....           LDS     R16, (UART + 44)
   \   0000008E   300A               CPI     R16, 10
   \   00000090   F359               BREQ    ??IntHandler_RX_USART1_1
   \   00000092   2300               TST     R16
   \   00000094   F521               BRNE    ??IntHandler_RX_USART1_4
   \   00000096   91E0....           LDS     R30, (UART + 36)
   \   0000009A   91F0....           LDS     R31, (UART + 37)
   \   0000009E   9100....           LDS     R16, (UART + 38)
   \   000000A2   9110....           LDS     R17, (UART + 39)
   \   000000A6   0FE0               ADD     R30, R16
   \   000000A8   1FF1               ADC     R31, R17
   \   000000AA   8110               LD      R17, Z
   \   000000AC   3116               CPI     R17, 22
   \   000000AE   9100....           LDS     R16, (UART + 45)
   \   000000B2   F299               BREQ    ??IntHandler_RX_USART1_2
    119                                     (UART[1].pRxBuffer[ UART[1].RxFirst ] == ANPRO10_SOH)) {       // minimum two sync bytes
   \   000000B4   3002               CPI     R16, 2
   \   000000B6   F080               BRCS    ??IntHandler_RX_USART1_5
   \   000000B8   E001               LDI     R16, 1
   \   000000BA   3011               CPI     R17, 1
   \   000000BC   F469               BRNE    ??IntHandler_RX_USART1_5
    120                              UART[1].SyncCnt = 0 ;                // reset counter
   \   000000BE   93B0....           STS     (UART + 45), R27
    121                              UART[1].RxState = HEADER ;
   \   000000C2   9300....           STS     (UART + 44), R16
    122                              UART[1].RxLast = 0 ;
   \   000000C6   93B0....           STS     (UART + 40), R27
   \   000000CA   93B0....           STS     (UART + 41), R27
    123                              UART[1].RxTimeout = RX_TO_TIME ;      // reset timeout
   \   000000CE   93A0....           STS     (UART + 46), R26
   \   000000D2   93B0....           STS     (UART + 47), R27
   \   000000D6   CFC8               RJMP    ??IntHandler_RX_USART1_1
    124                          } else {
    125                              UART[1].SyncCnt = 0 ;                // start over once more
   \                     ??IntHandler_RX_USART1_5:
   \   000000D8   93B0....           STS     (UART + 45), R27
   \   000000DC   CFC5               RJMP    ??IntHandler_RX_USART1_1
    126                          }
    127                          break;
    128                      default :
    129                          if ((++UART[1].RxFirst) > RXSIZE_UART) { // Point to next location
   \                     ??IntHandler_RX_USART1_4:
   \   000000DE   9100....           LDS     R16, (UART + 38)
   \   000000E2   9110....           LDS     R17, (UART + 39)
   \   000000E6   5F0F               SUBI    R16, 255
   \   000000E8   4F1F               SBCI    R17, 255
   \   000000EA   9300....           STS     (UART + 38), R16
   \   000000EE   9310....           STS     (UART + 39), R17
   \   000000F2   3907               CPI     R16, 151
   \   000000F4   4010               SBCI    R17, 0
   \   000000F6   E001               LDI     R16, 1
   \   000000F8   F018               BRCS    ??IntHandler_RX_USART1_6
    130                              GoToSyncUART(1) ;                    // go to sync mode
   \   000000FA   ........           CALL    GoToSyncUART
   \   000000FE   CFB4               RJMP    ??IntHandler_RX_USART1_1
    131                          } else {
    132                              ReceivePacketUart(1) ;              // Check package
   \                     ??IntHandler_RX_USART1_6:
   \   00000100   ........           CALL    ReceivePacketUart
   \   00000104   CFB1               RJMP    ??IntHandler_RX_USART1_1
    133                          }
    134                          break ;   
    135                      }
    136                  }
    137              }
    138             OS_LeaveIntStack();
   \                     ??IntHandler_RX_USART1_3:
   \   00000106   ....               RJMP    ?Subroutine0
   \   00000108                      REQUIRE _A_UCSR1A
   \   00000108                      REQUIRE _A_UDR1
    139             OS_LeaveInterruptNoSwitch();
    140          } 
    141          
    142          
    143          #pragma vector=USART1_TX_vect

   \                                 In  segment CODE, align 2, keep-with-next
    144          __interrupt void IntHandler_TX_USART1( void ){   
   \                     IntHandler_TX_USART1:
   \   00000000   939A               ST      -Y, R25
   \   00000002   938A               ST      -Y, R24
   \   00000004   93FA               ST      -Y, R31
   \   00000006   93EA               ST      -Y, R30
   \   00000008   923A               ST      -Y, R3
   \   0000000A   922A               ST      -Y, R2
   \   0000000C   921A               ST      -Y, R1
   \   0000000E   920A               ST      -Y, R0
   \   00000010   937A               ST      -Y, R23
   \   00000012   936A               ST      -Y, R22
   \   00000014   935A               ST      -Y, R21
   \   00000016   934A               ST      -Y, R20
   \   00000018   933A               ST      -Y, R19
   \   0000001A   932A               ST      -Y, R18
   \   0000001C   931A               ST      -Y, R17
   \   0000001E   930A               ST      -Y, R16
   \   00000020   B78F               IN      R24, 0x3F
   \   00000022   B79B               IN      R25, 0x3B
   \   00000024                      REQUIRE __RSTACK_in_external_ram_new_way
    145          
    146              OS_EnterInterrupt();
   \   00000024   9100....           LDS     R16, OS_Counters
   \   00000028   9503               INC     R16
   \   0000002A   9300....           STS     OS_Counters, R16
   \   0000002E   9100....           LDS     R16, (OS_Counters + 1)
   \   00000032   9503               INC     R16
   \   00000034   9300....           STS     (OS_Counters + 1), R16
    147              OS_EnterIntStack();
   \   00000038   94F8               CLI
   \   0000003A   ........           CALL    OS__EnterIntStack
   \   0000003E   9100....           LDS     R16, (OS_Counters + 1)
   \   00000042   2300               TST     R16
   \   00000044   F409               BRNE    ??IntHandler_TX_USART1_0
   \   00000046   9478               SEI
    148              UCSR1B &= ~(__BIT_MASK( TXCIE1)) ;            // transmission end, disable int.
   \                     ??IntHandler_TX_USART1_0:
   \   00000048   910000C9           LDS     R16, 201
   \   0000004C   7B0F               ANDI    R16, 0xBF
   \   0000004E   930000C9           STS     201, R16
    149              PORTE &= ~0x08 ;                              // TXE1 off
   \   00000052   9873               CBI     0x0E, 0x03
    150              OS_StopTimer(&TimerUSART1);                    // and stop timer
   \   00000054   ....               LDI     R16, LOW(TimerUSART1)
   \   00000056   ....               LDI     R17, (TimerUSART1) >> 8
   \   00000058   ........           CALL    OS_StopTimer
    151              GoToSyncUART(1) ;                                    // go to sync modus for recive
   \   0000005C   E001               LDI     R16, 1
   \   0000005E   ....               RJMP    ?Subroutine1
   \   00000060                      REQUIRE _A_UCSR1B
   \   00000060                      REQUIRE _A_PORTE
    152              OS_LeaveIntStack();
    153              OS_LeaveInterruptNoSwitch();
    154          }
    155          
    156          
    157          #pragma vector = USART1_UDRE_vect

   \                                 In  segment CODE, align 2, keep-with-next
    158          __interrupt void IntHandler_UDRE_USART1( void ){   
   \                     IntHandler_UDRE_USART1:
   \   00000000   939A               ST      -Y, R25
   \   00000002   938A               ST      -Y, R24
   \   00000004   93FA               ST      -Y, R31
   \   00000006   93EA               ST      -Y, R30
   \   00000008   923A               ST      -Y, R3
   \   0000000A   922A               ST      -Y, R2
   \   0000000C   921A               ST      -Y, R1
   \   0000000E   920A               ST      -Y, R0
   \   00000010   937A               ST      -Y, R23
   \   00000012   936A               ST      -Y, R22
   \   00000014   935A               ST      -Y, R21
   \   00000016   934A               ST      -Y, R20
   \   00000018   933A               ST      -Y, R19
   \   0000001A   932A               ST      -Y, R18
   \   0000001C   931A               ST      -Y, R17
   \   0000001E   930A               ST      -Y, R16
   \   00000020   B78F               IN      R24, 0x3F
   \   00000022   B79B               IN      R25, 0x3B
   \   00000024                      REQUIRE __RSTACK_in_external_ram_new_way
    159          
    160             OS_EnterInterrupt();
   \   00000024   9100....           LDS     R16, OS_Counters
   \   00000028   9503               INC     R16
   \   0000002A   9300....           STS     OS_Counters, R16
   \   0000002E   9100....           LDS     R16, (OS_Counters + 1)
   \   00000032   9503               INC     R16
   \   00000034   9300....           STS     (OS_Counters + 1), R16
    161             OS_EnterIntStack();
   \   00000038   94F8               CLI
   \   0000003A   ........           CALL    OS__EnterIntStack
   \   0000003E   9100....           LDS     R16, (OS_Counters + 1)
   \   00000042   2300               TST     R16
   \   00000044   F409               BRNE    ??IntHandler_UDRE_USART1_0
   \   00000046   9478               SEI
    162               if ( UART[1].TxCount-- > 0 ) {
   \                     ??IntHandler_UDRE_USART1_0:
   \   00000048   9100....           LDS     R16, (UART + 32)
   \   0000004C   9110....           LDS     R17, (UART + 33)
   \   00000050   2B01               OR      R16, R17
   \   00000052   F101               BREQ    ??IntHandler_UDRE_USART1_1
   \   00000054   9100....           LDS     R16, (UART + 32)
   \   00000058   5001               SUBI    R16, 1
   \   0000005A   4010               SBCI    R17, 0
   \   0000005C   9300....           STS     (UART + 32), R16
   \   00000060   9310....           STS     (UART + 33), R17
    163                  UDR1 = UART[1].pTxBuffer[ UART[1].TxLast ];  // Send a character
   \   00000064   91E0....           LDS     R30, (UART + 26)
   \   00000068   91F0....           LDS     R31, (UART + 27)
   \   0000006C   9100....           LDS     R16, (UART + 30)
   \   00000070   9110....           LDS     R17, (UART + 31)
   \   00000074   0FE0               ADD     R30, R16
   \   00000076   1FF1               ADC     R31, R17
   \   00000078   8100               LD      R16, Z
   \   0000007A   9300....           STS     _A_UDR1, R16
    164                  UART[1].TxLast++;
   \   0000007E   9100....           LDS     R16, (UART + 30)
   \   00000082   9110....           LDS     R17, (UART + 31)
   \   00000086   5F0F               SUBI    R16, 255
   \   00000088   4F1F               SBCI    R17, 255
   \   0000008A   9300....           STS     (UART + 30), R16
   \   0000008E   9310....           STS     (UART + 31), R17
   \   00000092   C014               RJMP    ??IntHandler_UDRE_USART1_2
    165               } else {
   \                     ??IntHandler_UDRE_USART1_1:
   \   00000094   EF0F               LDI     R16, 255
   \   00000096   9300....           STS     (UART + 32), R16
   \   0000009A   9300....           STS     (UART + 33), R16
    166                  UCSR1B &= ~(__BIT_MASK( UDRIE1)) ;            // transmission end, disable int.
   \   0000009E   910000C9           LDS     R16, 201
   \   000000A2   7D0F               ANDI    R16, 0xDF
   \   000000A4   930000C9           STS     201, R16
    167                  UCSR1A |= (__BIT_MASK( TXC1)) ;               // Clear int bit in TXC.
   \   000000A8   910000C8           LDS     R16, 200
   \   000000AC   6400               ORI     R16, 0x40
   \   000000AE   930000C8           STS     200, R16
    168                  UCSR1B |= __BIT_MASK( TXCIE1) ;               // Enable TXC int.
   \   000000B2   910000C9           LDS     R16, 201
   \   000000B6   6400               ORI     R16, 0x40
   \   000000B8   930000C9           STS     201, R16
    169               }
    170              OS_LeaveIntStack();
   \                     ??IntHandler_UDRE_USART1_2:
   \   000000BC   ....               RJMP    ??Subroutine2_0
   \   000000BE                      REQUIRE _A_UDR1
   \   000000BE                      REQUIRE _A_UCSR1B
   \   000000BE                      REQUIRE _A_UCSR1A
    171              OS_LeaveInterruptNoSwitch();
    172          } 

   \                                 In  segment INTVEC, offset 0x64, root
   \                     `??IntHandler_RX_USART0::??INTVEC 100`:
   \   00000064   ........           JMP     IntHandler_RX_USART0

   \                                 In  segment INTVEC, offset 0x68, root
   \                     `??IntHandler_UDRE_USART0::??INTVEC 104`:
   \   00000068   ........           JMP     IntHandler_UDRE_USART0

   \                                 In  segment INTVEC, offset 0x6c, root
   \                     `??IntHandler_TX_USART0::??INTVEC 108`:
   \   0000006C   ........           JMP     IntHandler_TX_USART0

   \                                 In  segment INTVEC, offset 0x90, root
   \                     `??IntHandler_RX_USART1::??INTVEC 144`:
   \   00000090   ........           JMP     IntHandler_RX_USART1

   \                                 In  segment INTVEC, offset 0x94, root
   \                     `??IntHandler_UDRE_USART1::??INTVEC 148`:
   \   00000094   ........           JMP     IntHandler_UDRE_USART1

   \                                 In  segment INTVEC, offset 0x98, root
   \                     `??IntHandler_TX_USART1::??INTVEC 152`:
   \   00000098   ........           JMP     IntHandler_TX_USART1

   Maximum stack usage in bytes:

   CSTACK RSTACK Function
   ------ ------ --------
     18      2   IntHandler_RX_USART0
       18      2   -> GoToSyncUART
       18      2   -> OS__EnterIntStack
       18      2   -> OS__LeaveIntStack
       18      2   -> ReceivePacketUart
     18      2   IntHandler_RX_USART1
       18      2   -> GoToSyncUART
       18      2   -> OS__EnterIntStack
       18      2   -> OS__LeaveIntStack
       18      2   -> ReceivePacketUart
     16      2   IntHandler_TX_USART0
       16      2   -> GoToSyncUART
       16      2   -> OS_StopTimer
       16      2   -> OS__EnterIntStack
       16      2   -> OS__LeaveIntStack
     16      2   IntHandler_TX_USART1
       16      2   -> GoToSyncUART
       16      2   -> OS_StopTimer
       16      2   -> OS__EnterIntStack
       16      2   -> OS__LeaveIntStack
     16      2   IntHandler_UDRE_USART0
       16      2   -> OS__EnterIntStack
       16      2   -> OS__LeaveIntStack
     16      2   IntHandler_UDRE_USART1
       16      2   -> OS__EnterIntStack
       16      2   -> OS__LeaveIntStack


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
      64  ??Subroutine2_0
      68  ?Subroutine0
       4  ?Subroutine1
     262  IntHandler_RX_USART0
       4  IntHandler_RX_USART0::??INTVEC 100
     264  IntHandler_RX_USART1
       4  IntHandler_RX_USART1::??INTVEC 144
      96  IntHandler_TX_USART0
       4  IntHandler_TX_USART0::??INTVEC 108
      96  IntHandler_TX_USART1
       4  IntHandler_TX_USART1::??INTVEC 152
     190  IntHandler_UDRE_USART0
       4  IntHandler_UDRE_USART0::??INTVEC 104
     190  IntHandler_UDRE_USART1
       4  IntHandler_UDRE_USART1::??INTVEC 148
       1  _A_PORTE
       1  _A_UCSR0A
       1  _A_UCSR0B
       1  _A_UCSR1A
       1  _A_UCSR1B
       1  _A_UDR0
       1  _A_UDR1

 
     7 bytes in segment ABSOLUTE
 1 234 bytes in segment CODE
    24 bytes in segment INTVEC
 
 1 234 bytes of CODE memory (+ 24 bytes shared)
     0 bytes of DATA memory (+  7 bytes shared)

Errors: none
Warnings: none
