// Seed: 641889697
module module_0 (
    id_1,
    id_2,
    .id_4(id_3)
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  always id_4 = id_1;
  parameter id_7 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2;
  always if (id_1 - -1) id_2 <= -1'b0;
endmodule
module module_3 (
    output logic id_0,
    input wire id_1,
    output wor id_2,
    input supply0 id_3,
    output wand id_4,
    input tri1 id_5
);
  initial id_0 <= 'b0;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = -1;
endmodule
