// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _cal_mag_phase_HH_
#define _cal_mag_phase_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cordic_sqrt.h"

namespace ap_rtl {

struct cal_mag_phase : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > magFrame_V_address0;
    sc_out< sc_logic > magFrame_V_ce0;
    sc_out< sc_logic > magFrame_V_we0;
    sc_out< sc_lv<32> > magFrame_V_d0;
    sc_out< sc_lv<10> > phaseFrame_V_address0;
    sc_out< sc_logic > phaseFrame_V_ce0;
    sc_out< sc_logic > phaseFrame_V_we0;
    sc_out< sc_lv<11> > phaseFrame_V_d0;
    sc_out< sc_lv<10> > phaseFrame_V_address1;
    sc_out< sc_logic > phaseFrame_V_ce1;
    sc_out< sc_logic > phaseFrame_V_we1;
    sc_out< sc_lv<11> > phaseFrame_V_d1;
    sc_out< sc_lv<10> > real_V_address0;
    sc_out< sc_logic > real_V_ce0;
    sc_in< sc_lv<32> > real_V_q0;
    sc_out< sc_lv<10> > imag_V_address0;
    sc_out< sc_logic > imag_V_ce0;
    sc_in< sc_lv<32> > imag_V_q0;


    // Module declarations
    cal_mag_phase(sc_module_name name);
    SC_HAS_PROCESS(cal_mag_phase);

    ~cal_mag_phase();

    sc_trace_file* mVcdFile;

    cordic_sqrt* grp_cordic_sqrt_fu_175;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_lv<11> > i_reg_163;
    sc_signal< sc_lv<1> > exitcond1_fu_184_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_692;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it23;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it24;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it25;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it26;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it27;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it28;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it29;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it30;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it31;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it32;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it33;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it34;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it35;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it36;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it34;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_692_pp0_it35;
    sc_signal< sc_lv<11> > i_3_fu_190_p2;
    sc_signal< sc_lv<64> > tmp_fu_196_p1;
    sc_signal< sc_lv<64> > tmp_reg_701;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it5;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it7;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it8;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it9;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it10;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it11;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it12;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it13;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it14;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it15;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it16;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it17;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it18;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it19;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it20;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it21;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it22;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it23;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it24;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it25;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it26;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it27;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it28;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it29;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it30;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it31;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it32;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it33;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it34;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_701_pp0_it35;
    sc_signal< sc_lv<1> > tmp_i_fu_202_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_720;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_720_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_720_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_720_pp0_it4;
    sc_signal< sc_lv<32> > y_iteration_V_17_fu_220_p3;
    sc_signal< sc_lv<32> > y_iteration_V_17_reg_724;
    sc_signal< sc_lv<32> > x_iteration_V_39_fu_228_p3;
    sc_signal< sc_lv<32> > x_iteration_V_39_reg_731;
    sc_signal< sc_lv<1> > tmp_138_reg_738;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_138_reg_738_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_138_reg_738_pp0_it3;
    sc_signal< sc_lv<1> > tmp_144_fu_244_p3;
    sc_signal< sc_lv<1> > tmp_144_reg_746;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_144_reg_746_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_144_reg_746_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_144_reg_746_pp0_it4;
    sc_signal< sc_lv<1> > tmp_145_reg_750;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_145_reg_750_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_145_reg_750_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_145_reg_750_pp0_it4;
    sc_signal< sc_lv<1> > tmp_139_fu_304_p3;
    sc_signal< sc_lv<1> > tmp_139_reg_757;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_757_pp0_it3;
    sc_signal< sc_lv<32> > y_iteration_V_20_fu_368_p3;
    sc_signal< sc_lv<32> > y_iteration_V_20_reg_762;
    sc_signal< sc_lv<32> > x_iteration_V_41_fu_376_p3;
    sc_signal< sc_lv<32> > x_iteration_V_41_reg_768;
    sc_signal< sc_lv<1> > tmp_140_reg_774;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_140_reg_774_pp0_it3;
    sc_signal< sc_lv<30> > tmp_318_i_reg_781;
    sc_signal< sc_lv<30> > tmp_320_i_reg_787;
    sc_signal< sc_lv<1> > tmp_141_fu_455_p3;
    sc_signal< sc_lv<1> > tmp_141_reg_792;
    sc_signal< sc_lv<32> > y_iteration_V_22_fu_519_p3;
    sc_signal< sc_lv<32> > y_iteration_V_22_reg_797;
    sc_signal< sc_lv<1> > tmp_142_reg_803;
    sc_signal< sc_lv<28> > tmp_338_i_reg_809;
    sc_signal< sc_lv<5> > tmp4_fu_631_p2;
    sc_signal< sc_lv<5> > tmp4_reg_814;
    sc_signal< sc_lv<8> > tmp5_fu_643_p2;
    sc_signal< sc_lv<8> > tmp5_reg_819;
    sc_signal< sc_lv<32> > grp_cordic_sqrt_fu_175_x_V;
    sc_signal< sc_lv<32> > grp_cordic_sqrt_fu_175_y_V;
    sc_signal< sc_lv<32> > grp_cordic_sqrt_fu_175_ap_return;
    sc_signal< sc_logic > grp_cordic_sqrt_fu_175_ap_ce;
    sc_signal< sc_lv<10> > phaseFrame_V_addr_2_gep_fu_135_p3;
    sc_signal< sc_lv<10> > phaseFrame_V_addr_gep_fu_143_p3;
    sc_signal< sc_lv<1> > or_cond_fu_272_p2;
    sc_signal< sc_lv<11> > r_V_cast_cast_fu_671_p1;
    sc_signal< sc_lv<11> > r_V_cast_cast_116_fu_682_p1;
    sc_signal< sc_lv<11> > p_Val2_450_i_cast_cast_fu_687_p1;
    sc_signal< sc_lv<32> > y_iteration_V_fu_214_p2;
    sc_signal< sc_lv<32> > x_iteration_V_fu_208_p2;
    sc_signal< sc_lv<1> > not2_fu_260_p2;
    sc_signal< sc_lv<1> > not3_fu_266_p2;
    sc_signal< sc_lv<32> > y_iteration_V_18_fu_282_p2;
    sc_signal< sc_lv<32> > y_iteration_V_3_fu_286_p2;
    sc_signal< sc_lv<32> > x_iteration_V_27_fu_278_p2;
    sc_signal< sc_lv<32> > y_iteration_V_19_fu_290_p3;
    sc_signal< sc_lv<31> > tmp_309_i_fu_312_p4;
    sc_signal< sc_lv<32> > x_iteration_V_40_fu_297_p3;
    sc_signal< sc_lv<32> > x_iteration_V_30_fu_326_p1;
    sc_signal< sc_lv<31> > tmp_311_i_fu_332_p4;
    sc_signal< sc_lv<32> > y_iteration_V_5_fu_346_p1;
    sc_signal< sc_lv<32> > r_V_161_fu_342_p1;
    sc_signal< sc_lv<32> > r_V_162_fu_352_p1;
    sc_signal< sc_lv<32> > y_iteration_V_6_fu_362_p1;
    sc_signal< sc_lv<32> > y_iteration_V_5_fu_346_p2;
    sc_signal< sc_lv<32> > y_iteration_V_6_fu_362_p2;
    sc_signal< sc_lv<32> > x_iteration_V_30_fu_326_p2;
    sc_signal< sc_lv<32> > x_iteration_V_31_fu_356_p2;
    sc_signal< sc_lv<32> > x_iteration_V_33_fu_415_p1;
    sc_signal< sc_lv<32> > y_iteration_V_8_fu_423_p1;
    sc_signal< sc_lv<32> > r_V_164_fu_420_p1;
    sc_signal< sc_lv<32> > r_V_165_fu_428_p1;
    sc_signal< sc_lv<32> > y_iteration_V_9_fu_436_p1;
    sc_signal< sc_lv<32> > y_iteration_V_8_fu_423_p2;
    sc_signal< sc_lv<32> > y_iteration_V_9_fu_436_p2;
    sc_signal< sc_lv<32> > x_iteration_V_33_fu_415_p2;
    sc_signal< sc_lv<32> > x_iteration_V_34_fu_431_p2;
    sc_signal< sc_lv<32> > y_iteration_V_21_fu_441_p3;
    sc_signal< sc_lv<29> > tmp_327_i_fu_463_p4;
    sc_signal< sc_lv<32> > x_iteration_V_42_fu_448_p3;
    sc_signal< sc_lv<32> > x_iteration_V_36_fu_477_p1;
    sc_signal< sc_lv<29> > tmp_329_i_fu_483_p4;
    sc_signal< sc_lv<32> > y_iteration_V_11_fu_497_p1;
    sc_signal< sc_lv<32> > r_V_167_fu_493_p1;
    sc_signal< sc_lv<32> > r_V_168_fu_503_p1;
    sc_signal< sc_lv<32> > y_iteration_V_12_fu_513_p1;
    sc_signal< sc_lv<32> > y_iteration_V_11_fu_497_p2;
    sc_signal< sc_lv<32> > y_iteration_V_12_fu_513_p2;
    sc_signal< sc_lv<32> > x_iteration_V_36_fu_477_p2;
    sc_signal< sc_lv<32> > x_iteration_V_37_fu_507_p2;
    sc_signal< sc_lv<32> > x_iteration_V_43_fu_527_p3;
    sc_signal< sc_lv<8> > r_V_145_1_i_fu_553_p3;
    sc_signal< sc_lv<8> > r_V_150_1_i_fu_560_p3;
    sc_signal< sc_lv<32> > y_iteration_V_14_fu_591_p1;
    sc_signal< sc_lv<32> > r_V_169_fu_588_p1;
    sc_signal< sc_lv<32> > y_iteration_V_15_fu_596_p1;
    sc_signal< sc_lv<32> > y_iteration_V_14_fu_591_p2;
    sc_signal< sc_lv<32> > y_iteration_V_15_fu_596_p2;
    sc_signal< sc_lv<32> > y_iteration_V_23_fu_601_p3;
    sc_signal< sc_lv<1> > tmp_143_fu_615_p3;
    sc_signal< sc_lv<5> > p_Val2_440_v_i_cast_cast_fu_581_p3;
    sc_signal< sc_lv<5> > p_Val2_447_v_i_cast_cast_fu_608_p3;
    sc_signal< sc_lv<8> > p_Val2_330_fu_567_p3;
    sc_signal< sc_lv<8> > p_Val2_450_v_i_cast_cast_fu_623_p3;
    sc_signal< sc_lv<8> > tmp6_fu_637_p2;
    sc_signal< sc_lv<8> > p_Val2_433_v_i_cast_cast_fu_574_p3;
    sc_signal< sc_lv<8> > p_Val2_345_fu_652_p1;
    sc_signal< sc_lv<8> > p_Val2_345_fu_652_p2;
    sc_signal< sc_lv<9> > r_V_fu_665_p0;
    sc_signal< sc_lv<9> > r_V_fu_665_p2;
    sc_signal< sc_lv<10> > r_V_s_fu_676_p0;
    sc_signal< sc_lv<10> > r_V_s_fu_676_p2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_783;
    sc_signal< bool > ap_sig_bdd_785;
    sc_signal< bool > ap_sig_bdd_663;
    sc_signal< bool > ap_sig_bdd_372;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_st1_fsm_0;
    static const sc_lv<2> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<2> ap_ST_st39_fsm_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_79B;
    static const sc_lv<11> ap_const_lv11_64;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<8> ap_const_lv8_B1;
    static const sc_lv<8> ap_const_lv8_15;
    static const sc_lv<8> ap_const_lv8_EB;
    static const sc_lv<8> ap_const_lv8_4F;
    static const sc_lv<8> ap_const_lv8_F1;
    static const sc_lv<8> ap_const_lv8_F;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<9> ap_const_lv9_C9;
    static const sc_lv<10> ap_const_lv10_337;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_372();
    void thread_ap_sig_bdd_663();
    void thread_ap_sig_bdd_783();
    void thread_ap_sig_bdd_785();
    void thread_exitcond1_fu_184_p2();
    void thread_grp_cordic_sqrt_fu_175_ap_ce();
    void thread_grp_cordic_sqrt_fu_175_x_V();
    void thread_grp_cordic_sqrt_fu_175_y_V();
    void thread_i_3_fu_190_p2();
    void thread_imag_V_address0();
    void thread_imag_V_ce0();
    void thread_magFrame_V_address0();
    void thread_magFrame_V_ce0();
    void thread_magFrame_V_d0();
    void thread_magFrame_V_we0();
    void thread_not2_fu_260_p2();
    void thread_not3_fu_266_p2();
    void thread_or_cond_fu_272_p2();
    void thread_p_Val2_330_fu_567_p3();
    void thread_p_Val2_345_fu_652_p1();
    void thread_p_Val2_345_fu_652_p2();
    void thread_p_Val2_433_v_i_cast_cast_fu_574_p3();
    void thread_p_Val2_440_v_i_cast_cast_fu_581_p3();
    void thread_p_Val2_447_v_i_cast_cast_fu_608_p3();
    void thread_p_Val2_450_i_cast_cast_fu_687_p1();
    void thread_p_Val2_450_v_i_cast_cast_fu_623_p3();
    void thread_phaseFrame_V_addr_2_gep_fu_135_p3();
    void thread_phaseFrame_V_addr_gep_fu_143_p3();
    void thread_phaseFrame_V_address0();
    void thread_phaseFrame_V_address1();
    void thread_phaseFrame_V_ce0();
    void thread_phaseFrame_V_ce1();
    void thread_phaseFrame_V_d0();
    void thread_phaseFrame_V_d1();
    void thread_phaseFrame_V_we0();
    void thread_phaseFrame_V_we1();
    void thread_r_V_145_1_i_fu_553_p3();
    void thread_r_V_150_1_i_fu_560_p3();
    void thread_r_V_161_fu_342_p1();
    void thread_r_V_162_fu_352_p1();
    void thread_r_V_164_fu_420_p1();
    void thread_r_V_165_fu_428_p1();
    void thread_r_V_167_fu_493_p1();
    void thread_r_V_168_fu_503_p1();
    void thread_r_V_169_fu_588_p1();
    void thread_r_V_cast_cast_116_fu_682_p1();
    void thread_r_V_cast_cast_fu_671_p1();
    void thread_r_V_fu_665_p0();
    void thread_r_V_fu_665_p2();
    void thread_r_V_s_fu_676_p0();
    void thread_r_V_s_fu_676_p2();
    void thread_real_V_address0();
    void thread_real_V_ce0();
    void thread_tmp4_fu_631_p2();
    void thread_tmp5_fu_643_p2();
    void thread_tmp6_fu_637_p2();
    void thread_tmp_139_fu_304_p3();
    void thread_tmp_141_fu_455_p3();
    void thread_tmp_143_fu_615_p3();
    void thread_tmp_144_fu_244_p3();
    void thread_tmp_309_i_fu_312_p4();
    void thread_tmp_311_i_fu_332_p4();
    void thread_tmp_327_i_fu_463_p4();
    void thread_tmp_329_i_fu_483_p4();
    void thread_tmp_fu_196_p1();
    void thread_tmp_i_fu_202_p2();
    void thread_x_iteration_V_27_fu_278_p2();
    void thread_x_iteration_V_30_fu_326_p1();
    void thread_x_iteration_V_30_fu_326_p2();
    void thread_x_iteration_V_31_fu_356_p2();
    void thread_x_iteration_V_33_fu_415_p1();
    void thread_x_iteration_V_33_fu_415_p2();
    void thread_x_iteration_V_34_fu_431_p2();
    void thread_x_iteration_V_36_fu_477_p1();
    void thread_x_iteration_V_36_fu_477_p2();
    void thread_x_iteration_V_37_fu_507_p2();
    void thread_x_iteration_V_39_fu_228_p3();
    void thread_x_iteration_V_40_fu_297_p3();
    void thread_x_iteration_V_41_fu_376_p3();
    void thread_x_iteration_V_42_fu_448_p3();
    void thread_x_iteration_V_43_fu_527_p3();
    void thread_x_iteration_V_fu_208_p2();
    void thread_y_iteration_V_11_fu_497_p1();
    void thread_y_iteration_V_11_fu_497_p2();
    void thread_y_iteration_V_12_fu_513_p1();
    void thread_y_iteration_V_12_fu_513_p2();
    void thread_y_iteration_V_14_fu_591_p1();
    void thread_y_iteration_V_14_fu_591_p2();
    void thread_y_iteration_V_15_fu_596_p1();
    void thread_y_iteration_V_15_fu_596_p2();
    void thread_y_iteration_V_17_fu_220_p3();
    void thread_y_iteration_V_18_fu_282_p2();
    void thread_y_iteration_V_19_fu_290_p3();
    void thread_y_iteration_V_20_fu_368_p3();
    void thread_y_iteration_V_21_fu_441_p3();
    void thread_y_iteration_V_22_fu_519_p3();
    void thread_y_iteration_V_23_fu_601_p3();
    void thread_y_iteration_V_3_fu_286_p2();
    void thread_y_iteration_V_5_fu_346_p1();
    void thread_y_iteration_V_5_fu_346_p2();
    void thread_y_iteration_V_6_fu_362_p1();
    void thread_y_iteration_V_6_fu_362_p2();
    void thread_y_iteration_V_8_fu_423_p1();
    void thread_y_iteration_V_8_fu_423_p2();
    void thread_y_iteration_V_9_fu_436_p1();
    void thread_y_iteration_V_9_fu_436_p2();
    void thread_y_iteration_V_fu_214_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
