Information: Updating design information... (UID-85)
Warning: Design 'torus_credit_D_W32' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : torus_credit_D_W32
Version: R-2020.09-SP1
Date   : Fri Dec  6 11:28:17 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: BCCOM   Library: tcbn65gplusbc
Wire Load Model Mode: segmented

  Startpoint: ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[8][12]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo32_DEPTH321_WIDTH36_RLATENCY0_47 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_46 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_45 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_44 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_43 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_42 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_41 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_40 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_39 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_38 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_37 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_36 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_35 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_34 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_33 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_32 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_31 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_30 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_29 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_28 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_27 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_26 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_25 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_24 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_23 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_22 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_21 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_20 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_19 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_18 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_17 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_16 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_15 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_14 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_13 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_12 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_11 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_10 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_9 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_8 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_7 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_6 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_5 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_4 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_3 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_2 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_1 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_15 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_14 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_13 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_12 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_11 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_10 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_9 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_8 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_7 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_6 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_5 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_4 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_3 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_2 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_1 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_15 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_14 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_13 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_12 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_11 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_10 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_9 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_8 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_7 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_6 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_5 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_4 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_3 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_2 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_1 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_15 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_14 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_13 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_12 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_11 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_10 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_9 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_8 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_7 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_6 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_5 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_4 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_3 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_2 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_1 ZeroWireload tcbn65gplusbc
  fifo32_DEPTH321_WIDTH36_RLATENCY0_0 ZeroWireload tcbn65gplusbc
  credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_0 ZeroWireload tcbn65gplusbc
  credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_0 ZeroWireload tcbn65gplusbc
  token_bucket_SIGMA3_RATE20_0 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X3_Y3_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X3_Y3_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X2_Y3_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X2_Y3_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X1_Y3_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X1_Y3_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X0_Y3_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X0_Y3_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X3_Y2_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X3_Y2_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X2_Y2_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X2_Y2_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X1_Y2_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X1_Y2_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X0_Y2_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X0_Y2_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X3_Y1_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X3_Y1_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X2_Y1_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X2_Y1_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X1_Y1_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X1_Y1_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X0_Y1_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X0_Y1_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X3_Y0_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X3_Y0_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X2_Y0_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X2_Y0_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X1_Y0_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X1_Y0_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X0_Y0_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32 ZeroWireload tcbn65gplusbc
  torus_credit_D_W32 ZeroWireload          tcbn65gplusbc
  client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X0_Y0_D_W32_N_PACKETS128_X_MAX4_Y_MAX4 ZeroWireload tcbn65gplusbc
  torus_xbar_1b_109  ZeroWireload          tcbn65gplusbc
  DOR_CREDIT_X_W2_Y_W2_X0_Y3 ZeroWireload  tcbn65gplusbc
  low_swing_rx_237   ZeroWireload          tcbn65gplusbc
  low_swing_tx_315   ZeroWireload          tcbn65gplusbc

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                    0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[0]/CP (EDFKCNQD1)     0.00     0.00 #     0.00 r
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[0]/Q (EDFKCNQD1)     0.04     0.06     0.06 r
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/N12 (net)     6     0.00     0.06 r
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U469/ZN (INVD1)     0.02     0.02     0.08 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/n677 (net)     6     0.00     0.08 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U485/Z (AN2D0)     0.02     0.03     0.11 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/n26 (net)     4     0.00     0.11 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U9/Z (AN2XD1)     0.01     0.02     0.13 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/n7 (net)     3     0.00     0.13 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U184/Z (CKBD1)     0.01     0.02     0.15 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/n723 (net)     2     0.00     0.15 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U23/Z (CKBD1)     0.02     0.02     0.17 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/n717 (net)     7     0.00     0.17 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U1165/Z (AO22D0)     0.02     0.04     0.21 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/n666 (net)     1     0.00     0.21 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U1166/ZN (AOI221D0)     0.07     0.05     0.26 r
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/n671 (net)     1     0.00     0.26 r
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U1171/ZN (ND4D0)     0.04     0.03     0.29 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/n673 (net)     1     0.00     0.29 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U1172/Z (AO22D0)     0.02     0.04     0.33 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[35] (net)     1     0.00     0.33 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[35] (fifo32_DEPTH321_WIDTH36_RLATENCY0_10)     0.00     0.33 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].rdata[35] (net)     0.00     0.33 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/U10/Z (AO222D1)     0.03     0.06     0.39 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/o_x[1] (net)     3       0.00       0.39 f
  ys[3].xs[0].torus_switch_xy/west_conn_rx/o_x[1] (credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_4)     0.00     0.39 f
  ys[3].xs[0].torus_switch_xy/w_in_x[1] (net)                       0.00       0.39 f
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/w_x[1] (DOR_CREDIT_X_W2_Y_W2_X0_Y3)     0.00     0.39 f
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/w_x[1] (net)          0.00       0.39 f
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/U5/ZN (NR2D1)     0.06     0.04     0.43 r
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/n6 (net)     6        0.00       0.43 r
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/U6/ZN (INR3D0)     0.04     0.03     0.47 f
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/w2e (net)     7       0.00       0.47 f
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/U20/ZN (IINR4D0)     0.08     0.06     0.52 r
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/n15 (net)     4       0.00       0.52 r
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/U23/Z (AO22D0)     0.03     0.04     0.56 r
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/e_v[0] (net)     2     0.00      0.56 r
  ys[3].xs[0].torus_switch_xy/dor_credit_inst/e_v[0] (DOR_CREDIT_X_W2_Y_W2_X0_Y3)     0.00     0.56 r
  ys[3].xs[0].torus_switch_xy/e_v[0] (net)                          0.00       0.56 r
  ys[3].xs[0].torus_switch_xy/east_conn_tx/i_v[0] (credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_4)     0.00     0.56 r
  ys[3].xs[0].torus_switch_xy/east_conn_tx/i_v[0] (net)             0.00       0.56 r
  ys[3].xs[0].torus_switch_xy/east_conn_tx/U16/ZN (INR2D1)     0.16     0.10     0.66 r
  ys[3].xs[0].torus_switch_xy/east_conn_tx/to_rx.vc_target[0] (net)    16     0.00     0.66 r
  ys[3].xs[0].torus_switch_xy/east_conn_tx/to_rx.vc_target[0] (credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_VC_W_3_X_W_2_Y_W_2_D_W_32_4)     0.00     0.66 r
  ys[3].xs[0].torus_switch_xy/to_east_rx.vc_target[0] (net)         0.00       0.66 r
  ys[3].xs[0].torus_switch_xy/to_east_rx.vc_target[0] (torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X0_Y3_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32)     0.00     0.66 r
  ys[3].xs[0].noc_if_inst_east.vc_target[0] (net)                   0.00       0.66 r
  ys[3].xs[0].conns_vc_info[0].east_tx_vc/i (low_swing_tx_315)      0.00       0.66 r
  ys[3].xs[0].conns_vc_info[0].east_tx_vc/i (net)                   0.00       0.66 r
  ys[3].xs[0].conns_vc_info[0].east_tx_vc/c (low_swing_tx_315)      0.00       0.66 r
  yss[3].xss[0].noc_if_inst_conn.vc_target[0] (net)                 0.00       0.66 r
  ys[3].xs[1].conns_vc_info[0].west_rx_vc/i (low_swing_rx_237)      0.00       0.66 r
  ys[3].xs[1].conns_vc_info[0].west_rx_vc/i (net)                   0.00       0.66 r
  ys[3].xs[1].conns_vc_info[0].west_rx_vc/o (low_swing_rx_237)      0.00       0.66 r
  ys[3].xs[1].noc_if_inst_west.vc_target[0] (net)                   0.00       0.66 r
  ys[3].xs[1].torus_switch_xy/from_west_tx.vc_target[0] (torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X_MAX4_Y_MAX4_X1_Y3_I_to_east_rx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32I_from_west_tx_noc_if__VC_W_3_X_W_2_Y_W_2_D_W_32)     0.00     0.66 r
  ys[3].xs[1].torus_switch_xy/from_west_tx.vc_target[0] (net)       0.00       0.66 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/from_tx.vc_target[0] (credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_VC_W_3_X_W_2_Y_W_2_D_W_32_3)     0.00     0.66 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/from_tx.vc_target[0] (net)     0.00     0.66 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/i_push (fifo32_DEPTH321_WIDTH36_RLATENCY0_9)     0.00     0.66 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/i_push (net)     0.00     0.66 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1193/ZN (ND3D0)     0.10     0.07     0.73 f
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/n1138 (net)     8     0.00     0.73 f
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1192/ZN (NR2D0)     0.04     0.03     0.76 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/n1205 (net)     1     0.00     0.76 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U442/Z (CKBD1)     0.01     0.02     0.78 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/n919 (net)     2     0.00     0.78 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U192/Z (CKBD1)     0.01     0.02     0.80 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/n917 (net)     2     0.00     0.80 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U39/Z (CKBD1)     0.10     0.06     0.86 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/n921 (net)    12     0.00     0.86 r
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[8][12]/E (EDFQD1)     0.10     0.00     0.86 r
  data arrival time                                                            0.86

  clock ideal_clock1 (rise edge)                                    1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[8][12]/CP (EDFQD1)     0.00     1.00 r
  library setup time                                               -0.04       0.96
  data required time                                                           0.96
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.96
  data arrival time                                                           -0.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.10


1
