//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Thu Apr 10 16:41:35 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\ccc_0\evalsandbox_mss_ccc_0_fccc.v "
// file 6 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v "
// file 8 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss_syn.v "
// file 9 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss.v "
// file 10 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 11 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 12 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 13 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 14 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 15 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\evalsandbox_mss.v "
// file 16 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 17 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0.v "
// file 18 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalboardsandbox\evalboardsandbox.v "
// file 19 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std.vhd "
// file 20 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 21 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 22 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 23 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 24 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 25 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\arith.vhd "
// file 26 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 27 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\hyperents.vhd "
// file 28 "\c:\users\skaye\repos7\firmware\include\fpga\cgraphdmtypes.vhd "
// file 29 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd "
// file 30 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd "
// file 31 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp3.vhd "
// file 32 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxraw.vhd "
// file 33 "\c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd "
// file 34 "\c:\users\skaye\repos7\firmware\include\fpga\uarttx.vhd "
// file 35 "\c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider2x.vhd "
// file 36 "\c:\users\skaye\repos7\firmware\include\fpga\clockdivider2x.vhd "
// file 37 "\c:\users\skaye\repos7\firmware\include\fpga\oneshot.vhd "
// file 38 "\c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd "
// file 39 "\c:\users\skaye\repos7\firmware\include\fpga\cgraphdmdacramflat.vhd "
// file 40 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxextclk.vhd "
// file 41 "\c:\users\skaye\repos7\firmware\include\fpga\gated_fifo.vhd "
// file 42 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxfifoextclk.vhd "
// file 43 "\c:\users\skaye\repos7\firmware\include\fpga\uarttxfifoextclk.vhd "
// file 44 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\hdl\registerspace.vhd "
// file 45 "\c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd "
// file 46 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\hdl\dmmain.vhd "
// file 47 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 48 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\designer\evalboardsandbox\synthesis.fdc "
// file 49 "\c:/users/skaye/repos7/firmware/dminterface/ux1_ver2/designer/evalboardsandbox/synthesis.fdc "

`timescale 100 ps/100 ps
module EvalSandbox_MSS_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  DMMainPorts_1_RamBusDataOut,
  N_69_i_1z,
  N_79,
  popfeedthru_unused_34,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  MSS_ADLIB_INST_RNIDP761
)
;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output N_69_i_1z ;
input N_79 ;
input popfeedthru_unused_34 ;
input RegisterSpaceReadAck ;
input RegisterSpaceWriteAck ;
input MSS_ADLIB_INST_RNIDP761 ;
wire N_69_i_1z ;
wire N_79 ;
wire popfeedthru_unused_34 ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire GND ;
wire VCC ;
// @12:89
  CFG2 \PRDATA_m_0_a2[21]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[21]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA_m_0_a2[21] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[22]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[22]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA_m_0_a2[22] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[23]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[23]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA_m_0_a2[23] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[24]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[24]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24])
);
defparam \PRDATA_m_0_a2[24] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[25]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[25]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25])
);
defparam \PRDATA_m_0_a2[25] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[26]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[26]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26])
);
defparam \PRDATA_m_0_a2[26] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[27]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27])
);
defparam \PRDATA_m_0_a2[27] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[28]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28])
);
defparam \PRDATA_m_0_a2[28] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[29]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29])
);
defparam \PRDATA_m_0_a2[29] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[30]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[30]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30])
);
defparam \PRDATA_m_0_a2[30] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[31]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[31]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31])
);
defparam \PRDATA_m_0_a2[31] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[6]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA_m_0_a2[6] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[7]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA_m_0_a2[7] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[8]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[8]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA_m_0_a2[8] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[9]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA_m_0_a2[9] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[10]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA_m_0_a2[10] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[11]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA_m_0_a2[11] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[12]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA_m_0_a2[12] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[13]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA_m_0_a2[13] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[14]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA_m_0_a2[14] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[15]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[15]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA_m_0_a2[15] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[16]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[16]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA_m_0_a2[16] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[17]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[17]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA_m_0_a2[17] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[18]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[18]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA_m_0_a2[18] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[19]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[19]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA_m_0_a2[19] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[20]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[20]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA_m_0_a2[20] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[0]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA_m_0_a2[0] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[1]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[1]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA_m_0_a2[1] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[2]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[2]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA_m_0_a2[2] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[3]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA_m_0_a2[3] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[4]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[4]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA_m_0_a2[4] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[5]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA_m_0_a2[5] .INIT=4'h8;
// @9:216
  CFG4 N_69_i (
	.A(RegisterSpaceWriteAck),
	.B(RegisterSpaceReadAck),
	.C(popfeedthru_unused_34),
	.D(N_79),
	.Y(N_69_i_1z)
);
defparam N_69_i.INIT=16'hFEFF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1_layer0 (
  DMMainPorts_1_RamBusDataOut,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PADDRS_net_0,
  MSS_ADLIB_INST_RNIDP761,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  N_69_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_34,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  popfeedthru_unused_33
)
;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input MSS_ADLIB_INST_RNIDP761 ;
input RegisterSpaceWriteAck ;
input RegisterSpaceReadAck ;
output N_69_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_34 ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
input popfeedthru_unused_33 ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire N_69_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_34 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire popfeedthru_unused_33 ;
wire N_79 ;
wire GND ;
wire VCC ;
// @14:265
  CFG4 g0_0 (
	.A(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.B(popfeedthru_unused_33),
	.C(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.D(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.Y(N_79)
);
defparam g0_0.INIT=16'h0010;
// @14:265
  CFG2 \iPSELS_0_a2[1]  (
	.A(N_79),
	.B(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1)
);
defparam \iPSELS_0_a2[1] .INIT=4'h8;
// @14:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.N_69_i_1z(N_69_i),
	.N_79(N_79),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module EvalSandbox_MSS_MSS (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  LOCK,
  N_69_i,
  popfeedthru_unused,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  popfeedthru_unused_35,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46,
  MSS_ADLIB_INST_RNIDP761_1z,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input LOCK ;
input N_69_i ;
output popfeedthru_unused ;
output popfeedthru_unused_0 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_46 ;
output MSS_ADLIB_INST_RNIDP761_1z ;
output popfeedthru_unused_34 ;
output popfeedthru_unused_33 ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GL0_INST ;
wire LOCK ;
wire N_69_i ;
wire popfeedthru_unused ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire MSS_ADLIB_INST_RNIDP761_1z ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire o2 ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N_i ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire popfeedthru_unused_32 ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
  CFG2 MSS_ADLIB_INST_RNIIG9F (
	.A(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.B(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(o2)
);
defparam MSS_ADLIB_INST_RNIIG9F.INIT=4'h4;
  CFG4 MSS_ADLIB_INST_RNIDP761 (
	.A(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.B(popfeedthru_unused_33),
	.C(o2),
	.D(popfeedthru_unused_34),
	.Y(MSS_ADLIB_INST_RNIDP761_1z)
);
defparam MSS_ADLIB_INST_RNIDP761.INIT=16'h0010;
// @9:216
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N_i),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:14], popfeedthru_unused_33, popfeedthru_unused_34, popfeedthru_unused_35, popfeedthru_unused_36, popfeedthru_unused_37, popfeedthru_unused_38, popfeedthru_unused_39, popfeedthru_unused_40, popfeedthru_unused_41, popfeedthru_unused_42, popfeedthru_unused_43, popfeedthru_unused_44, popfeedthru_unused_45, popfeedthru_unused_46}),
	.F_HM0_ENABLE(popfeedthru_unused_32),
	.F_HM0_SEL(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({popfeedthru_unused_0, popfeedthru_unused_1, popfeedthru_unused_2, popfeedthru_unused_3, popfeedthru_unused_4, popfeedthru_unused_5, popfeedthru_unused_6, popfeedthru_unused_7, popfeedthru_unused_8, popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, popfeedthru_unused_12, popfeedthru_unused_13, popfeedthru_unused_14, popfeedthru_unused_15, popfeedthru_unused_16, popfeedthru_unused_17, popfeedthru_unused_18, popfeedthru_unused_19, popfeedthru_unused_20, popfeedthru_unused_21, popfeedthru_unused_22, popfeedthru_unused_23, popfeedthru_unused_24, popfeedthru_unused_25, popfeedthru_unused_26, popfeedthru_unused_27, popfeedthru_unused_28, popfeedthru_unused_29, popfeedthru_unused_30, popfeedthru_unused_31}),
	.F_HM0_WRITE(popfeedthru_unused),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.F_HM0_READY(N_69_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE400F00000000010000000000F01C000001FE5FE4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_MSS */

module EvalSandbox_MSS (
  DMMainPorts_1_RamBusDataOut,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  popfeedthru_unused_35,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  MSS_ADLIB_INST_RNIDP761,
  FCCC_C0_0_GL0
)
;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output popfeedthru_unused_46 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_0 ;
output popfeedthru_unused ;
output popfeedthru_unused_33 ;
output popfeedthru_unused_34 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input RegisterSpaceReadAck ;
input RegisterSpaceWriteAck ;
output MSS_ADLIB_INST_RNIDP761 ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire FCCC_C0_0_GL0 ;
wire [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:14] AMBA_SLAVE_0_PADDRS_net_0;
wire LOCK ;
wire GL0_INST ;
wire N_69_i ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GND ;
wire VCC ;
// @15:211
  EvalSandbox_MSS_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @15:258
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.N_69_i(N_69_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.popfeedthru_unused_33(popfeedthru_unused_33)
);
// @15:442
  EvalSandbox_MSS_MSS EvalSandbox_MSS_MSS_0 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.N_69_i(N_69_i),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.MSS_ADLIB_INST_RNIDP761_1z(MSS_ADLIB_INST_RNIDP761),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS */

module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA_0;
wire CLK0_PAD_net ;
wire GL0_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire LOCK ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL1_net ;
wire GL2_0 ;
wire GL3_0 ;
// @16:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @16:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @16:23
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire GND ;
wire VCC ;
// @17:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module OneShotPorts_work_dmmainports_dmmain_0layer1 (
  shot_i_arst_i,
  MasterReset_i,
  shot_i_1z,
  FCCC_C0_0_GL0
)
;
output shot_i_arst_i ;
output MasterReset_i ;
output shot_i_1z ;
input FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire shot_i_1z ;
wire FCCC_C0_0_GL0 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire shot_i_arst ;
wire ClkDiv_s_359_FCO ;
wire ClkDiv_s_359_S ;
wire ClkDiv_s_359_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @37:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNI2SUF (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNISOGB (
	.A(shot_i_1z),
	.Y(MasterReset_i)
);
defparam shot_i_RNISOGB.INIT=2'h1;
  CFG1 shot_i_rep_RNI2SUF_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNI2SUF_0.INIT=2'h1;
// @37:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  ARI1 ClkDiv_s_359 (
	.FCO(ClkDiv_s_359_FCO),
	.S(ClkDiv_s_359_S),
	.Y(ClkDiv_s_359_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_359.INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_359_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @37:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[8]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @37:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_Z[3]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @37:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @37:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_dmmainports_dmmain_0layer1 */

module IBufP2Ports (
  RamBusCE_i,
  MSS_ADLIB_INST_RNIDP761,
  FCCC_C0_0_GL0
)
;
output RamBusCE_i ;
input MSS_ADLIB_INST_RNIDP761 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE_i ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MSS_ADLIB_INST_RNIDP761),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_0 (
  RamBusWrnRd_i,
  popfeedthru_unused,
  FCCC_C0_0_GL0
)
;
output RamBusWrnRd_i ;
input popfeedthru_unused ;
input FCCC_C0_0_GL0 ;
wire RamBusWrnRd_i ;
wire popfeedthru_unused ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module IBufP1Ports_21 (
  RamDataIn_0,
  popfeedthru_unused_7,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_7 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_7 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_21 */

module IBufP1Ports_37 (
  RamDataIn_0,
  popfeedthru_unused_2,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_2 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_2 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_37 */

module IBufP1Ports_38 (
  RamDataIn_0,
  popfeedthru_unused_3,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_3 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_3 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_38 */

module IBufP1Ports_39 (
  RamDataIn_0,
  popfeedthru_unused_0,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_0 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_39 */

module IBufP1Ports_40 (
  RamDataIn_0,
  popfeedthru_unused_1,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_1 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_1 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_40 */

module IBufP1Ports_42 (
  RamDataIn_0,
  popfeedthru_unused_6,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_6 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_6 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_42 */

module IBufP1Ports_43 (
  RamDataIn_0,
  popfeedthru_unused_4,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_4 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_4 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_43 */

module IBufP1Ports_44 (
  RamDataIn_0,
  popfeedthru_unused_5,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_5 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_5 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_44 */

module IBufP2Ports_1 (
  RamBusCE1_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  FCCC_C0_0_GL0
)
;
output RamBusCE1_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE1_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusCE1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports_45 (
  O_RNIQ57P8_S_0,
  O_RNI5NSAA_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  O_RNIR4I21_S_0,
  O_RNIJM1E_Y_0,
  RamAddress,
  Address,
  popfeedthru_unused_33,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  popfeedthru_unused_35,
  popfeedthru_unused_34,
  FCCC_C0_0_GL0
)
;
output O_RNIQ57P8_S_0 ;
output O_RNI5NSAA_S_0 ;
output O_RNI7EIE7_S_0 ;
output O_RNIBFUA6_S_0 ;
output O_RNIULF95_S_0 ;
output O_RNIV06A4_S_0 ;
output O_RNIDF1D3_S_0 ;
output O_RNI702I2_S_0 ;
output O_RNICI7P1_S_0 ;
output O_RNIR4I21_S_0 ;
output O_RNIJM1E_Y_0 ;
output [13:0] RamAddress ;
output [5:4] Address ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_36 ;
input popfeedthru_unused_35 ;
input popfeedthru_unused_34 ;
input FCCC_C0_0_GL0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire O_RNIR4I21_S_0 ;
wire O_RNIJM1E_Y_0 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire FCCC_C0_0_GL0 ;
wire [12:12] O_RNIJM1E_S;
wire [0:0] O_RNIPI6G_S;
wire [0:0] O_RNIPI6G_Y;
wire [1:1] O_RNI0GBI_S;
wire [1:1] O_RNI0GBI_Y;
wire [2:2] O_RNI8EGK_S;
wire [2:2] O_RNI8EGK_Y;
wire [3:3] O_RNIHDLM_S;
wire [3:3] O_RNIHDLM_Y;
wire [4:4] O_RNIRDQO_S;
wire [4:4] O_RNIRDQO_Y;
wire [5:5] O_RNI6FVQ_S;
wire [5:5] O_RNI6FVQ_Y;
wire [6:6] O_RNIIH4T_S;
wire [6:6] O_RNIIH4T_Y;
wire [7:7] O_RNIVK9V_S;
wire [7:7] O_RNIVK9V_Y;
wire [8:8] O_RNIDPE11_S;
wire [8:8] O_RNIDPE11_Y;
wire [9:9] O_RNISUJ31_S;
wire [9:9] O_RNISUJ31_Y;
wire [11:11] O_RNIBHLH1_FCO;
wire [11:11] O_RNIBHLH1_S;
wire [11:11] O_RNIBHLH1_Y;
wire [10:10] O_RNIJNKA1_S;
wire [10:10] O_RNIJNKA1_Y;
wire [12:12] O_RNIJM1E_0_S;
wire [12:12] O_RNIJM1E_0_Y;
wire [2:2] O_RNIR4I21_Y;
wire [3:3] O_RNICI7P1_Y;
wire [4:4] O_RNI702I2_Y;
wire [5:5] O_RNIDF1D3_Y;
wire [6:6] O_RNIV06A4_Y;
wire [7:7] O_RNIULF95_Y;
wire [8:8] O_RNIBFUA6_Y;
wire [9:9] O_RNI7EIE7_Y;
wire [11:11] O_RNI5NSAA_FCO;
wire [11:11] O_RNI5NSAA_Y;
wire [10:10] O_RNIQ57P8_Y;
wire VCC ;
wire GND ;
wire un19_dacsetpointwriteaddress_cry_0_cy ;
wire un19_dacsetpointwriteaddress_cry_0 ;
wire un19_dacsetpointwriteaddress_cry_1 ;
wire un19_dacsetpointwriteaddress_cry_2 ;
wire un19_dacsetpointwriteaddress_cry_3 ;
wire un19_dacsetpointwriteaddress_cry_4 ;
wire un19_dacsetpointwriteaddress_cry_5 ;
wire un19_dacsetpointwriteaddress_cry_6 ;
wire un19_dacsetpointwriteaddress_cry_7 ;
wire un19_dacsetpointwriteaddress_cry_8 ;
wire un19_dacsetpointwriteaddress_cry_9 ;
wire un19_dacsetpointwriteaddress_cry_10 ;
wire un23_dacsetpointwriteaddress_cry_0_cy ;
wire un23_dacsetpointwriteaddress_cry_0 ;
wire un23_dacsetpointwriteaddress_cry_1 ;
wire un23_dacsetpointwriteaddress_cry_2 ;
wire un23_dacsetpointwriteaddress_cry_3 ;
wire un23_dacsetpointwriteaddress_cry_4 ;
wire un23_dacsetpointwriteaddress_cry_5 ;
wire un23_dacsetpointwriteaddress_cry_6 ;
wire un23_dacsetpointwriteaddress_cry_7 ;
wire un23_dacsetpointwriteaddress_cry_8 ;
// @29:44
  SLE \O[12]  (
	.Q(RamAddress[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_34),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[11]  (
	.Q(RamAddress[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_35),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[10]  (
	.Q(RamAddress[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_36),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[9]  (
	.Q(RamAddress[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_37),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[8]  (
	.Q(RamAddress[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_38),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[7]  (
	.Q(RamAddress[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_39),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[6]  (
	.Q(RamAddress[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_40),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[5]  (
	.Q(Address[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_41),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[4]  (
	.Q(Address[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_42),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[3]  (
	.Q(RamAddress[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_43),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[2]  (
	.Q(RamAddress[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_44),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[1]  (
	.Q(RamAddress[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_45),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[0]  (
	.Q(RamAddress[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_46),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[13]  (
	.Q(RamAddress[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_33),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:736
  ARI1 \O_RNIJM1E[12]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_S[12]),
	.Y(O_RNIJM1E_Y_0),
	.B(RamAddress[12]),
	.C(RamAddress[13]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E[12] .INIT=20'h41100;
// @46:736
  ARI1 \O_RNIPI6G[0]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0),
	.S(O_RNIPI6G_S[0]),
	.Y(O_RNIPI6G_Y[0]),
	.B(RamAddress[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIPI6G[0] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI0GBI[1]  (
	.FCO(un19_dacsetpointwriteaddress_cry_1),
	.S(O_RNI0GBI_S[1]),
	.Y(O_RNI0GBI_Y[1]),
	.B(RamAddress[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNI0GBI[1] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI8EGK[2]  (
	.FCO(un19_dacsetpointwriteaddress_cry_2),
	.S(O_RNI8EGK_S[2]),
	.Y(O_RNI8EGK_Y[2]),
	.B(RamAddress[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI8EGK[2] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIHDLM[3]  (
	.FCO(un19_dacsetpointwriteaddress_cry_3),
	.S(O_RNIHDLM_S[3]),
	.Y(O_RNIHDLM_Y[3]),
	.B(RamAddress[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIHDLM[3] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIRDQO[4]  (
	.FCO(un19_dacsetpointwriteaddress_cry_4),
	.S(O_RNIRDQO_S[4]),
	.Y(O_RNIRDQO_Y[4]),
	.B(Address[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIRDQO[4] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI6FVQ[5]  (
	.FCO(un19_dacsetpointwriteaddress_cry_5),
	.S(O_RNI6FVQ_S[5]),
	.Y(O_RNI6FVQ_Y[5]),
	.B(Address[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNI6FVQ[5] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIIH4T[6]  (
	.FCO(un19_dacsetpointwriteaddress_cry_6),
	.S(O_RNIIH4T_S[6]),
	.Y(O_RNIIH4T_Y[6]),
	.B(RamAddress[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIIH4T[6] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIVK9V[7]  (
	.FCO(un19_dacsetpointwriteaddress_cry_7),
	.S(O_RNIVK9V_S[7]),
	.Y(O_RNIVK9V_Y[7]),
	.B(RamAddress[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNIVK9V[7] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIDPE11[8]  (
	.FCO(un19_dacsetpointwriteaddress_cry_8),
	.S(O_RNIDPE11_S[8]),
	.Y(O_RNIDPE11_Y[8]),
	.B(RamAddress[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIDPE11[8] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNISUJ31[9]  (
	.FCO(un19_dacsetpointwriteaddress_cry_9),
	.S(O_RNISUJ31_S[9]),
	.Y(O_RNISUJ31_Y[9]),
	.B(RamAddress[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNISUJ31[9] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIBHLH1[11]  (
	.FCO(O_RNIBHLH1_FCO[11]),
	.S(O_RNIBHLH1_S[11]),
	.Y(O_RNIBHLH1_Y[11]),
	.B(RamAddress[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_10)
);
defparam \O_RNIBHLH1[11] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIJNKA1[10]  (
	.FCO(un19_dacsetpointwriteaddress_cry_10),
	.S(O_RNIJNKA1_S[10]),
	.Y(O_RNIJNKA1_Y[10]),
	.B(RamAddress[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_9)
);
defparam \O_RNIJNKA1[10] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIJM1E_0[12]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_0_S[12]),
	.Y(O_RNIJM1E_0_Y[12]),
	.B(RamAddress[12]),
	.C(RamAddress[13]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E_0[12] .INIT=20'h41100;
// @46:736
  ARI1 \O_RNIR4I21[2]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0),
	.S(O_RNIR4I21_S_0),
	.Y(O_RNIR4I21_Y[2]),
	.B(O_RNI8EGK_S[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIR4I21[2] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNICI7P1[3]  (
	.FCO(un23_dacsetpointwriteaddress_cry_1),
	.S(O_RNICI7P1_S_0),
	.Y(O_RNICI7P1_Y[3]),
	.B(O_RNIHDLM_S[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNICI7P1[3] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI702I2[4]  (
	.FCO(un23_dacsetpointwriteaddress_cry_2),
	.S(O_RNI702I2_S_0),
	.Y(O_RNI702I2_Y[4]),
	.B(O_RNIRDQO_S[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI702I2[4] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIDF1D3[5]  (
	.FCO(un23_dacsetpointwriteaddress_cry_3),
	.S(O_RNIDF1D3_S_0),
	.Y(O_RNIDF1D3_Y[5]),
	.B(O_RNI6FVQ_S[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIDF1D3[5] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIV06A4[6]  (
	.FCO(un23_dacsetpointwriteaddress_cry_4),
	.S(O_RNIV06A4_S_0),
	.Y(O_RNIV06A4_Y[6]),
	.B(O_RNIIH4T_S[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIV06A4[6] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIULF95[7]  (
	.FCO(un23_dacsetpointwriteaddress_cry_5),
	.S(O_RNIULF95_S_0),
	.Y(O_RNIULF95_Y[7]),
	.B(O_RNIVK9V_S[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNIULF95[7] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIBFUA6[8]  (
	.FCO(un23_dacsetpointwriteaddress_cry_6),
	.S(O_RNIBFUA6_S_0),
	.Y(O_RNIBFUA6_Y[8]),
	.B(O_RNIDPE11_S[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIBFUA6[8] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI7EIE7[9]  (
	.FCO(un23_dacsetpointwriteaddress_cry_7),
	.S(O_RNI7EIE7_S_0),
	.Y(O_RNI7EIE7_Y[9]),
	.B(O_RNISUJ31_S[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNI7EIE7[9] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI5NSAA[11]  (
	.FCO(O_RNI5NSAA_FCO[11]),
	.S(O_RNI5NSAA_S_0),
	.Y(O_RNI5NSAA_Y[11]),
	.B(O_RNIBHLH1_S[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNI5NSAA[11] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIQ57P8[10]  (
	.FCO(un23_dacsetpointwriteaddress_cry_8),
	.S(O_RNIQ57P8_S_0),
	.Y(O_RNIQ57P8_Y[10]),
	.B(O_RNIJNKA1_S[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIQ57P8[10] .INIT=20'h45500;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_45 */

module IBufP1Ports_62 (
  RamDataIn,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  FCCC_C0_0_GL0
)
;
output [23:0] RamDataIn ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE \O[2]  (
	.Q(RamDataIn[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_29),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[1]  (
	.Q(RamDataIn[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_30),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[0]  (
	.Q(RamDataIn[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_31),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[17]  (
	.Q(RamDataIn[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[16]  (
	.Q(RamDataIn[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_15),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[15]  (
	.Q(RamDataIn[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_16),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[14]  (
	.Q(RamDataIn[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_17),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[13]  (
	.Q(RamDataIn[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_18),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[12]  (
	.Q(RamDataIn[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_19),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[11]  (
	.Q(RamDataIn[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_20),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[10]  (
	.Q(RamDataIn[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_21),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[9]  (
	.Q(RamDataIn[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_22),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[8]  (
	.Q(RamDataIn[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_23),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[7]  (
	.Q(RamDataIn[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_24),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[6]  (
	.Q(RamDataIn[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_25),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[5]  (
	.Q(RamDataIn[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_26),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[4]  (
	.Q(RamDataIn[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_27),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[3]  (
	.Q(RamDataIn[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_28),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[23]  (
	.Q(RamDataIn[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[22]  (
	.Q(RamDataIn[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[21]  (
	.Q(RamDataIn[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[20]  (
	.Q(RamDataIn[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[19]  (
	.Q(RamDataIn[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[18]  (
	.Q(RamDataIn[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_62 */

module DmDacRamFlatPorts (
  O_RNIJM1E_Y_0,
  DacSetpointFromRead,
  RamDataIn,
  O_RNI5NSAA_S_0,
  O_RNIQ57P8_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  O_RNIR4I21_S_0,
  DacSetpointReadAddressChannel_RNIDJ5F4_S_0,
  DacSetpointReadAddressChannel_RNIL7D74_S_0,
  DacSetpointReadAddressChannel_RNITRKV3_S_0,
  DacSetpointReadAddressChannel_RNI5GSN3_S_0,
  DacSetpointReadAddressChannel_RNID44G3_S_0,
  DacSetpointReadAddressChannel_RNI31ET2_S_0,
  DacSetpointReadAddressChannel_RNIQUNA2_S_0,
  DacSetpointReadAddressChannel_RNIIT1O1_S_0,
  DacSetpointReadAddressChannel_RNIBTB51_S_0,
  DacSetpointReadAddressChannel_RNI5ULI_Y_0,
  RamBusWrnRd_i,
  RamBusCE1_i,
  shot_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input O_RNIJM1E_Y_0 ;
output [23:0] DacSetpointFromRead ;
input [23:0] RamDataIn ;
input O_RNI5NSAA_S_0 ;
input O_RNIQ57P8_S_0 ;
input O_RNI7EIE7_S_0 ;
input O_RNIBFUA6_S_0 ;
input O_RNIULF95_S_0 ;
input O_RNIV06A4_S_0 ;
input O_RNIDF1D3_S_0 ;
input O_RNI702I2_S_0 ;
input O_RNICI7P1_S_0 ;
input O_RNIR4I21_S_0 ;
input DacSetpointReadAddressChannel_RNIDJ5F4_S_0 ;
input DacSetpointReadAddressChannel_RNIL7D74_S_0 ;
input DacSetpointReadAddressChannel_RNITRKV3_S_0 ;
input DacSetpointReadAddressChannel_RNI5GSN3_S_0 ;
input DacSetpointReadAddressChannel_RNID44G3_S_0 ;
input DacSetpointReadAddressChannel_RNI31ET2_S_0 ;
input DacSetpointReadAddressChannel_RNIQUNA2_S_0 ;
input DacSetpointReadAddressChannel_RNIIT1O1_S_0 ;
input DacSetpointReadAddressChannel_RNIBTB51_S_0 ;
input DacSetpointReadAddressChannel_RNI5ULI_Y_0 ;
input RamBusWrnRd_i ;
input RamBusCE1_i ;
input shot_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire O_RNIJM1E_Y_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire O_RNIR4I21_S_0 ;
wire DacSetpointReadAddressChannel_RNIDJ5F4_S_0 ;
wire DacSetpointReadAddressChannel_RNIL7D74_S_0 ;
wire DacSetpointReadAddressChannel_RNITRKV3_S_0 ;
wire DacSetpointReadAddressChannel_RNI5GSN3_S_0 ;
wire DacSetpointReadAddressChannel_RNID44G3_S_0 ;
wire DacSetpointReadAddressChannel_RNI31ET2_S_0 ;
wire DacSetpointReadAddressChannel_RNIQUNA2_S_0 ;
wire DacSetpointReadAddressChannel_RNIIT1O1_S_0 ;
wire DacSetpointReadAddressChannel_RNIBTB51_S_0 ;
wire DacSetpointReadAddressChannel_RNI5ULI_Y_0 ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire shot_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [17:0] dacsetpoints_dacsetpoints_0_0_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_0_B_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_B_DOUT;
wire DacSetpointOut_rst_Z ;
wire VCC ;
wire GND ;
wire un1_writereq_Z ;
wire NC0 ;
wire NC1 ;
// @39:57
  SLE DacSetpointOut_rst (
	.Q(DacSetpointOut_rst_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:49
  RAM1K18 dacsetpoints_dacsetpoints_0_0 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_0_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_0_B_DOUT[17:0]),
	.BUSY(NC0),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNIDJ5F4_S_0, DacSetpointReadAddressChannel_RNIL7D74_S_0, DacSetpointReadAddressChannel_RNITRKV3_S_0, DacSetpointReadAddressChannel_RNI5GSN3_S_0, DacSetpointReadAddressChannel_RNID44G3_S_0, DacSetpointReadAddressChannel_RNI31ET2_S_0, DacSetpointReadAddressChannel_RNIQUNA2_S_0, DacSetpointReadAddressChannel_RNIIT1O1_S_0, DacSetpointReadAddressChannel_RNIBTB51_S_0, DacSetpointReadAddressChannel_RNI5ULI_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(RamDataIn[17:0]),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, O_RNIR4I21_S_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_Z, un1_writereq_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_0.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:49
  RAM1K18 dacsetpoints_dacsetpoints_0_1 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_1_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_1_B_DOUT[17:0]),
	.BUSY(NC1),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNIDJ5F4_S_0, DacSetpointReadAddressChannel_RNIL7D74_S_0, DacSetpointReadAddressChannel_RNITRKV3_S_0, DacSetpointReadAddressChannel_RNI5GSN3_S_0, DacSetpointReadAddressChannel_RNID44G3_S_0, DacSetpointReadAddressChannel_RNI31ET2_S_0, DacSetpointReadAddressChannel_RNIQUNA2_S_0, DacSetpointReadAddressChannel_RNIIT1O1_S_0, DacSetpointReadAddressChannel_RNIBTB51_S_0, DacSetpointReadAddressChannel_RNI5ULI_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[23:18]}),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, O_RNIR4I21_S_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_Z, un1_writereq_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_1.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[23])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_4.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[22])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_3.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[21])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_2.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[20])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_1.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[19])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_0.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[18])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[17]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[17])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[16]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[16])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[15]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[15])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[14]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[14])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[13]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[13])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[12]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[12])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[11]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[11])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[10]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[10])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[9]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[9])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[8]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[8])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[7]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[7])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[6]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[6])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[5])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[4])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[3])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[2])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[1])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[0])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE.INIT=4'h8;
// @39:57
  CFG4 un1_writereq (
	.A(shot_i),
	.B(O_RNIJM1E_Y_0),
	.C(RamBusCE1_i),
	.D(RamBusWrnRd_i),
	.Y(un1_writereq_Z)
);
defparam un1_writereq.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DmDacRamFlatPorts */

module RegisterSpacePorts_14 (
  Uart2RxFifoCount,
  Uart3RxFifoData,
  Uart0RxFifoData,
  Uart1RxFifoData,
  Uart0RxFifoCount,
  Uart1RxFifoCount,
  Uart2RxFifoData,
  Uart3RxFifoCount,
  RamAddress,
  Address,
  Uart0TxFifoData,
  Uart2TxFifoData,
  Uart1TxFifoData,
  Uart2ClkDivider,
  RamDataIn,
  Uart3ClkDivider,
  DMMainPorts_1_RamBusDataOut,
  Uart0ClkDivider,
  Uart1ClkDivider,
  Uart1RxFifoEmpty,
  Uart0RxFifoEmpty,
  Uart0TxFifoFull,
  Uart2TxFifoFull,
  Uart1TxFifoFull,
  Uart0TxFifoEmpty,
  Uart2TxFifoEmpty,
  Uart1TxFifoEmpty,
  Uart0RxFifoFull,
  Uart2RxFifoFull,
  Uart1RxFifoFull,
  Uart3RxFifoFull,
  Uart2RxFifoEmpty,
  Uart3RxFifoEmpty,
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  RamBusWrnRd_i,
  RamBusCE_i,
  shot_i,
  ReadUart3_1z,
  ReadUart2_1z,
  ReadUart1_1z,
  ReadUart0_1z,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  Oe2_c,
  Oe1_c,
  Oe0_c,
  WriteUart3_1z,
  WriteUart2_1z,
  WriteUart1_1z,
  WriteUart0_1z,
  Uart3FifoReset_1z,
  Uart2FifoReset_1z,
  Uart1FifoReset_1z,
  MasterReset_i,
  Uart0FifoReset_1z,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [9:0] Uart2RxFifoCount ;
input [7:0] Uart3RxFifoData ;
input [7:0] Uart0RxFifoData ;
input [7:0] Uart1RxFifoData ;
input [9:0] Uart0RxFifoCount ;
input [9:0] Uart1RxFifoCount ;
input [7:0] Uart2RxFifoData ;
input [9:0] Uart3RxFifoCount ;
input [13:0] RamAddress ;
input [5:4] Address ;
output [7:0] Uart0TxFifoData ;
output [7:0] Uart2TxFifoData ;
output [7:0] Uart1TxFifoData ;
output [7:0] Uart2ClkDivider ;
input [31:0] RamDataIn ;
output [7:0] Uart3ClkDivider ;
output [31:0] DMMainPorts_1_RamBusDataOut ;
output [7:0] Uart0ClkDivider ;
output [7:0] Uart1ClkDivider ;
input Uart1RxFifoEmpty ;
input Uart0RxFifoEmpty ;
input Uart0TxFifoFull ;
input Uart2TxFifoFull ;
input Uart1TxFifoFull ;
input Uart0TxFifoEmpty ;
input Uart2TxFifoEmpty ;
input Uart1TxFifoEmpty ;
input Uart0RxFifoFull ;
input Uart2RxFifoFull ;
input Uart1RxFifoFull ;
input Uart3RxFifoFull ;
input Uart2RxFifoEmpty ;
input Uart3RxFifoEmpty ;
input Uart3TxFifoEmpty ;
input Uart3TxFifoFull ;
input RamBusWrnRd_i ;
input RamBusCE_i ;
input shot_i ;
output ReadUart3_1z ;
output ReadUart2_1z ;
output ReadUart1_1z ;
output ReadUart0_1z ;
output RegisterSpaceWriteAck ;
output RegisterSpaceReadAck ;
output Oe2_c ;
output Oe1_c ;
output Oe0_c ;
output WriteUart3_1z ;
output WriteUart2_1z ;
output WriteUart1_1z ;
output WriteUart0_1z ;
output Uart3FifoReset_1z ;
output Uart2FifoReset_1z ;
output Uart1FifoReset_1z ;
input MasterReset_i ;
output Uart0FifoReset_1z ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire Uart1RxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire Uart0TxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart1TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart2TxFifoEmpty ;
wire Uart1TxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart1RxFifoFull ;
wire Uart3RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire RamBusWrnRd_i ;
wire RamBusCE_i ;
wire shot_i ;
wire ReadUart3_1z ;
wire ReadUart2_1z ;
wire ReadUart1_1z ;
wire ReadUart0_1z ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire Oe2_c ;
wire Oe1_c ;
wire Oe0_c ;
wire WriteUart3_1z ;
wire WriteUart2_1z ;
wire WriteUart1_1z ;
wire WriteUart0_1z ;
wire Uart3FifoReset_1z ;
wire Uart2FifoReset_1z ;
wire Uart1FifoReset_1z ;
wire MasterReset_i ;
wire Uart0FifoReset_1z ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [28:0] un1_serialnumber_1_iv_Z;
wire [31:5] un1_serialnumber;
wire [30:4] un1_serialnumber_0_iv_Z;
wire [3:1] un1_serialnumber_1_iv_i_Z;
wire [3:3] Uart2ClkDivider_i_m;
wire [7:7] un1_serialnumber_2;
wire [27:0] un1_serialnumber_1_iv_1_Z;
wire [7:7] un1_serialnumber_1_iv_5_1_0_Z;
wire [7:7] un1_serialnumber_1_iv_5_1_Z;
wire [19:1] un1_serialnumber_1_iv_5_Z;
wire [6:6] un1_serialnumber_1_iv_3_1_Z;
wire [7:0] Uart2RxFifoData_m;
wire [27:1] un1_serialnumber_1_iv_3_Z;
wire [13:0] un1_serialnumber_1_iv_4_Z;
wire [3:0] un1_serialnumber_1_iv_7_Z;
wire [1:1] un1_serialnumber_1_iv_9_Z;
wire [31:0] un1_serialnumber_1_iv_0_Z;
wire [18:18] un1_serialnumber_1_iv_1_a9_1_0_Z;
wire [18:18] un1_serialnumber_1_iv_1_2_Z;
wire [18:18] un1_serialnumber_1_iv_1_1_Z;
wire [18:18] un1_serialnumber_1_iv_1_0_Z;
wire [21:1] un1_serialnumber_1_iv_2_Z;
wire [4:4] Uart3ClkDivider_i_m;
wire [9:0] Uart2RxFifoCount_m;
wire [7:7] Uart1ClkDivider_i_m;
wire [1:1] Uart1RxFifoCount_m;
wire [9:0] Uart3RxFifoCount_m;
wire [3:1] Uart2RxFifoData_i_m;
wire [6:1] Uart3RxFifoCount_m_Z;
wire [6:6] Uart0ClkDivider_i_m;
wire [1:0] un1_serialnumber_1_iv_6_Z;
wire [1:1] un1_serialnumber_1_iv_2_0_Z;
wire [17:4] un1_serialnumber_0_iv_2_Z;
wire [22:4] un1_serialnumber_0_iv_1_Z;
wire [29:9] un1_serialnumber_0_iv_0_Z;
wire [24:4] un1_serialnumber_0_iv_3_Z;
wire [18:18] un1_serialnumber_1_iv_1_4_Z;
wire [20:16] un1_serialnumber_1;
wire [25:16] un1_serialnumber_3;
wire [14:8] un1_serialnumber_0_iv_4_Z;
wire [3:2] un1_serialnumber_1_iv_8_Z;
wire [1:1] un1_serialnumber_1_iv_10_Z;
wire LastWriteReq_Z ;
wire VCC ;
wire WriteReq ;
wire GND ;
wire LastReadReq_Z ;
wire ReadReq ;
wire Uart0FifoReset_5 ;
wire Uart1FifoReset_5 ;
wire Uart2FifoReset_5 ;
wire Uart3FifoReset_5 ;
wire WriteUart0_5_iv_i_Z ;
wire WriteUart1_5 ;
wire WriteUart2_5 ;
wire WriteUart3_5 ;
wire Uart0ClkDivider_i_1_sqmuxa_Z ;
wire HVDis2_i_Z ;
wire HVDis2_i_1_sqmuxa_Z ;
wire PowernEnHV_i_Z ;
wire Uart3OE_i_Z ;
wire Ux1SelJmp_i_Z ;
wire nHVEn1_i_Z ;
wire ReadAck_4 ;
wire WriteAck_4 ;
wire ReadUart0_5 ;
wire ReadUart1_5 ;
wire ReadUart2_5 ;
wire ReadUart3_5 ;
wire un1_rst_1_i ;
wire un1_serialnumber_1_iv_i ;
wire Uart2TxFifoData_1_sqmuxa_Z ;
wire Uart0TxFifoData_0_sqmuxa_Z ;
wire Uart1TxFifoData_1_sqmuxa_Z ;
wire N_700_1 ;
wire un1_address_13_Z ;
wire un1_address_12_Z ;
wire un1_address_9_Z ;
wire un1_address_1_Z ;
wire un1_address_8_Z ;
wire un1_address_6_Z ;
wire un1_address_19_Z ;
wire un1_address_14_Z ;
wire un1_address_11_Z ;
wire Uart3TxFifoFull_i_m ;
wire Uart3TxFifoEmpty_i_m ;
wire Uart3RxFifoFull_i_m ;
wire un26_readreq_2 ;
wire un1_address_16_2_Z ;
wire un1_address_6_2 ;
wire N_700 ;
wire un1_address_15_0_Z ;
wire un1_address_18_0_Z ;
wire LastWriteReq_1_sqmuxa_Z ;
wire LastReadReq_1_sqmuxa_Z ;
wire N_690 ;
wire un1_rst_1_4_Z ;
wire un1_rst_1_5_Z ;
wire HVDis2_i_1_sqmuxa_1_Z ;
wire Uart0ClkDivider_i_1_sqmuxa_2_Z ;
wire Uart3FifoReset_1_sqmuxa_1_Z ;
wire un26_readreq_1_Z ;
wire Uart0FifoReset_1_sqmuxa_1_Z ;
wire Uart0FifoReset_1_sqmuxa_0 ;
wire un8_readreq_0_Z ;
wire un20_readreq_0_Z ;
wire un14_readreq_0_Z ;
wire Uart1FifoReset_1_sqmuxa_0 ;
wire HVDis2_i_1_sqmuxa_2_0_1_Z ;
wire un1_address_7_Z ;
wire un8_readreq_9 ;
wire un1_address_17_Z ;
wire un14_readreq_9 ;
wire N_693 ;
wire ReadUart3_1_sqmuxa_Z ;
wire ReadUart0_1_sqmuxa_Z ;
wire ReadUart1_1_sqmuxa_Z ;
wire ReadUart2_1_sqmuxa_Z ;
wire Uart0FifoReset_1_sqmuxa_Z ;
wire Uart1FifoReset_1_sqmuxa_Z ;
wire Uart2FifoReset_1_sqmuxa_Z ;
wire Uart3FifoReset_1_sqmuxa_Z ;
wire WriteUart1_1_sqmuxa_Z ;
wire WriteUart2_1_sqmuxa_Z ;
wire WriteUart3_1_sqmuxa_Z ;
wire Uart0ClkDivider_i_1_sqmuxa_12_Z ;
wire un8_readreq_10 ;
wire un20_readreq_8 ;
wire N_706 ;
wire HVDis2_i_1_sqmuxa_2_Z ;
wire Uart0ClkDivider_i_1_sqmuxa_3_Z ;
wire un1_rst_1_5_0_Z ;
wire un1_rst_1_4_0_Z ;
wire Uart3FifoReset_1_sqmuxa_3_Z ;
wire Uart2FifoReset_1_sqmuxa_2_Z ;
wire un26_readreq_3_Z ;
wire un1_address_20_1_Z ;
wire un1_address_20_0_Z ;
wire un1_address_16_Z ;
wire Uart0FifoReset_1_sqmuxa_i_2_0 ;
wire Uart3RxFifoEmpty_m ;
wire Uart2RxFifoEmpty_m ;
wire un8_readreq_2_0_Z ;
wire WriteUart0_0_sqmuxa_Z ;
wire HVDis2_i_1_sqmuxa_3_Z ;
wire un20_readreq_Z ;
wire un14_readreq_Z ;
wire un8_readreq_Z ;
wire N_707 ;
wire N_418 ;
wire N_417 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
// @44:288
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0FifoReset_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart1FifoReset (
	.Q(Uart1FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1FifoReset_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart2FifoReset (
	.Q(Uart2FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2FifoReset_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3FifoReset_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart0_5_iv_i_Z),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart1 (
	.Q(WriteUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart1_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart2 (
	.Q(WriteUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart2_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE HVDis2_i (
	.Q(HVDis2_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE PowernEnHV_i (
	.Q(PowernEnHV_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart0OE_i (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart1OE_i (
	.Q(Oe1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart2OE_i (
	.Q(Oe2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart3OE_i (
	.Q(Uart3OE_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Ux1SelJmp_i (
	.Q(Ux1SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE nHVEn1_i (
	.Q(nHVEn1_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadAck (
	.Q(RegisterSpaceReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadAck_4),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteAck (
	.Q(RegisterSpaceWriteAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteAck_4),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart1 (
	.Q(ReadUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart2 (
	.Q(ReadUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[7]  (
	.Q(Uart1ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[15]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[6]  (
	.Q(Uart1ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[14]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[5]  (
	.Q(Uart1ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[13]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[4]  (
	.Q(Uart1ClkDivider[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[12]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[3]  (
	.Q(Uart1ClkDivider[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[11]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[2]  (
	.Q(Uart1ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[10]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[1]  (
	.Q(Uart1ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[0]  (
	.Q(Uart1ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[10]  (
	.Q(DMMainPorts_1_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[10]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[9]  (
	.Q(DMMainPorts_1_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[9]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[8]  (
	.Q(DMMainPorts_1_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[8]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[7]  (
	.Q(DMMainPorts_1_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[7]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[6]  (
	.Q(DMMainPorts_1_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[6]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[5]  (
	.Q(DMMainPorts_1_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[5]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[4]  (
	.Q(DMMainPorts_1_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[4]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[3]  (
	.Q(DMMainPorts_1_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[3]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[2]  (
	.Q(DMMainPorts_1_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[2]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[1]  (
	.Q(DMMainPorts_1_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[1]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[0]  (
	.Q(DMMainPorts_1_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[0]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[25]  (
	.Q(DMMainPorts_1_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[25]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[24]  (
	.Q(DMMainPorts_1_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[24]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[23]  (
	.Q(DMMainPorts_1_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[23]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[22]  (
	.Q(DMMainPorts_1_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[22]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[21]  (
	.Q(DMMainPorts_1_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[21]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[20]  (
	.Q(DMMainPorts_1_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[20]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[19]  (
	.Q(DMMainPorts_1_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[19]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[18]  (
	.Q(DMMainPorts_1_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[17]  (
	.Q(DMMainPorts_1_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[17]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[16]  (
	.Q(DMMainPorts_1_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[16]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[15]  (
	.Q(DMMainPorts_1_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[15]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[14]  (
	.Q(DMMainPorts_1_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[14]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[13]  (
	.Q(DMMainPorts_1_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[13]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[12]  (
	.Q(DMMainPorts_1_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[12]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[11]  (
	.Q(DMMainPorts_1_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[11]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[31]  (
	.Q(DMMainPorts_1_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[31]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[30]  (
	.Q(DMMainPorts_1_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[30]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[29]  (
	.Q(DMMainPorts_1_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[29]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[28]  (
	.Q(DMMainPorts_1_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[28]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[27]  (
	.Q(DMMainPorts_1_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[27]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[26]  (
	.Q(DMMainPorts_1_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[26]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[31]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[30]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[29]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[28]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[27]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[6]  (
	.Q(Uart2TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[5]  (
	.Q(Uart2TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[4]  (
	.Q(Uart2TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[3]  (
	.Q(Uart2TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[2]  (
	.Q(Uart2TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[1]  (
	.Q(Uart2TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[0]  (
	.Q(Uart2TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[7]  (
	.Q(Uart2ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[23]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[6]  (
	.Q(Uart2ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[22]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[5]  (
	.Q(Uart2ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[21]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[4]  (
	.Q(Uart2ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[3]  (
	.Q(Uart2ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[2]  (
	.Q(Uart2ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[1]  (
	.Q(Uart2ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[0]  (
	.Q(Uart2ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0TxFifoData_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0TxFifoData_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0TxFifoData_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0TxFifoData_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0TxFifoData_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0TxFifoData_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[7]  (
	.Q(Uart1TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[6]  (
	.Q(Uart1TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[5]  (
	.Q(Uart1TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[4]  (
	.Q(Uart1TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[3]  (
	.Q(Uart1TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[2]  (
	.Q(Uart1TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[1]  (
	.Q(Uart1TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[0]  (
	.Q(Uart1TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[7]  (
	.Q(Uart2TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0TxFifoData_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0TxFifoData_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  CFG4 \un1_serialnumber_1_iv_3_RNO[19]  (
	.A(RamAddress[3]),
	.B(N_700_1),
	.C(Uart2ClkDivider[3]),
	.D(RamAddress[2]),
	.Y(Uart2ClkDivider_i_m[3])
);
defparam \un1_serialnumber_1_iv_3_RNO[19] .INIT=16'h0040;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1[25]  (
	.A(un1_address_13_Z),
	.B(un1_serialnumber_2[7]),
	.C(Uart2RxFifoCount[7]),
	.Y(un1_serialnumber_1_iv_1_Z[25])
);
defparam \un1_serialnumber_1_iv_1[25] .INIT=8'hEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[19]  (
	.A(Uart1RxFifoCount[1]),
	.B(Uart0RxFifoCount[1]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_1_iv_1_Z[19])
);
defparam \un1_serialnumber_1_iv_1[19] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_5[7]  (
	.A(un1_serialnumber_1_iv_5_1_0_Z[7]),
	.B(un1_serialnumber_1_iv_5_1_Z[7]),
	.C(un1_address_1_Z),
	.D(Uart3RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_5_Z[7])
);
defparam \un1_serialnumber_1_iv_5[7] .INIT=16'hF777;
// @44:288
  CFG3 \un1_serialnumber_1_iv_5_1_0[7]  (
	.A(Uart0RxFifoData[7]),
	.B(un1_address_8_Z),
	.C(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_5_1_0_Z[7])
);
defparam \un1_serialnumber_1_iv_5_1_0[7] .INIT=8'h07;
// @44:288
  CFG4 \un1_serialnumber_1_iv_5_1[7]  (
	.A(DMMainPorts_1_RamBusDataOut[7]),
	.B(Uart0ClkDivider[7]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_5_1_Z[7])
);
defparam \un1_serialnumber_1_iv_5_1[7] .INIT=16'h135F;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[6]  (
	.A(un1_address_8_Z),
	.B(Uart0RxFifoData[6]),
	.C(un1_serialnumber_1_iv_3_1_Z[6]),
	.D(Uart2RxFifoData_m[6]),
	.Y(un1_serialnumber_1_iv_3_Z[6])
);
defparam \un1_serialnumber_1_iv_3[6] .INIT=16'hFF8F;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3_1[6]  (
	.A(un1_address_11_Z),
	.B(un1_address_1_Z),
	.C(Uart1RxFifoData[6]),
	.D(Uart3RxFifoData[6]),
	.Y(un1_serialnumber_1_iv_3_1_Z[6])
);
defparam \un1_serialnumber_1_iv_3_1[6] .INIT=16'h135F;
// @44:288
  CFG4 \un1_serialnumber_1_iv_7[3]  (
	.A(un1_address_8_Z),
	.B(un1_serialnumber_1_iv_4_Z[3]),
	.C(Uart3TxFifoFull_i_m),
	.D(Uart0RxFifoData[3]),
	.Y(un1_serialnumber_1_iv_7_Z[3])
);
defparam \un1_serialnumber_1_iv_7[3] .INIT=16'hFCFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_7[2]  (
	.A(un1_address_8_Z),
	.B(un1_serialnumber_1_iv_4_Z[2]),
	.C(Uart3TxFifoEmpty_i_m),
	.D(Uart0RxFifoData[2]),
	.Y(un1_serialnumber_1_iv_7_Z[2])
);
defparam \un1_serialnumber_1_iv_7[2] .INIT=16'hFCFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_9[1]  (
	.A(un1_address_8_Z),
	.B(un1_serialnumber_1_iv_5_Z[1]),
	.C(Uart3RxFifoFull_i_m),
	.D(Uart0RxFifoData[1]),
	.Y(un1_serialnumber_1_iv_9_Z[1])
);
defparam \un1_serialnumber_1_iv_9[1] .INIT=16'hFCFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[27]  (
	.A(un26_readreq_2),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.C(un1_address_19_Z),
	.D(un1_address_16_2_Z),
	.Y(un1_serialnumber_1_iv_0_Z[27])
);
defparam \un1_serialnumber_1_iv_0[27] .INIT=16'hEAC0;
// @44:320
  CFG4 un1_address_6 (
	.A(RamAddress[2]),
	.B(Address[4]),
	.C(un1_address_6_2),
	.D(RamAddress[3]),
	.Y(un1_address_6_Z)
);
defparam un1_address_6.INIT=16'h0020;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_a9_6[18]  (
	.A(RamAddress[3]),
	.B(N_700_1),
	.C(Uart2ClkDivider[2]),
	.D(RamAddress[2]),
	.Y(N_700)
);
defparam \un1_serialnumber_1_iv_1_a9_6[18] .INIT=16'h0004;
// @44:438
  CFG2 un1_address_15_0 (
	.A(RamAddress[3]),
	.B(Address[4]),
	.Y(un1_address_15_0_Z)
);
defparam un1_address_15_0.INIT=4'h2;
// @44:450
  CFG2 un1_address_18_0 (
	.A(RamAddress[2]),
	.B(Address[5]),
	.Y(un1_address_18_0_Z)
);
defparam un1_address_18_0.INIT=4'h1;
// @44:624
  CFG2 LastWriteReq_1_sqmuxa (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa_Z)
);
defparam LastWriteReq_1_sqmuxa.INIT=4'h1;
// @44:504
  CFG2 LastReadReq_1_sqmuxa (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa_Z)
);
defparam LastReadReq_1_sqmuxa.INIT=4'h1;
// @44:408
  CFG2 un1_address_1 (
	.A(RamAddress[7]),
	.B(Address[4]),
	.Y(un1_address_1_Z)
);
defparam un1_address_1.INIT=4'h8;
// @44:288
  CFG2 \un1_serialnumber_1_iv_1_o9[18]  (
	.A(RamAddress[3]),
	.B(Uart3RxFifoCount[0]),
	.Y(N_690)
);
defparam \un1_serialnumber_1_iv_1_o9[18] .INIT=4'h7;
// @44:425
  CFG2 un1_address_14_1 (
	.A(Address[4]),
	.B(Address[5]),
	.Y(N_700_1)
);
defparam un1_address_14_1.INIT=4'h4;
// @44:317
  CFG2 un1_address_inv_1 (
	.A(Address[4]),
	.B(Address[5]),
	.Y(un26_readreq_2)
);
defparam un1_address_inv_1.INIT=4'h1;
// @44:288
  CFG2 un1_rst_1_4 (
	.A(RamAddress[9]),
	.B(RamAddress[10]),
	.Y(un1_rst_1_4_Z)
);
defparam un1_rst_1_4.INIT=4'hE;
// @44:288
  CFG2 un1_rst_1_5 (
	.A(RamAddress[12]),
	.B(RamAddress[11]),
	.Y(un1_rst_1_5_Z)
);
defparam un1_rst_1_5.INIT=4'hE;
// @44:438
  CFG2 un1_address_15_2 (
	.A(RamAddress[7]),
	.B(Address[5]),
	.Y(un1_address_6_2)
);
defparam un1_address_15_2.INIT=4'h1;
// @44:442
  CFG2 un1_address_16_2 (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.Y(un1_address_16_2_Z)
);
defparam un1_address_16_2.INIT=4'h1;
// @44:520
  CFG3 HVDis2_i_1_sqmuxa_1 (
	.A(RamAddress[3]),
	.B(un1_address_6_2),
	.C(Address[4]),
	.Y(HVDis2_i_1_sqmuxa_1_Z)
);
defparam HVDis2_i_1_sqmuxa_1.INIT=8'h80;
// @44:213
  CFG4 Uart0ClkDivider_i_1_sqmuxa_2 (
	.A(Address[5]),
	.B(Address[4]),
	.C(RamAddress[6]),
	.D(LastWriteReq_Z),
	.Y(Uart0ClkDivider_i_1_sqmuxa_2_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_2.INIT=16'h0020;
// @44:213
  CFG4 Uart3FifoReset_1_sqmuxa_1 (
	.A(RamAddress[1]),
	.B(RamAddress[0]),
	.C(LastWriteReq_Z),
	.D(RamAddress[2]),
	.Y(Uart3FifoReset_1_sqmuxa_1_Z)
);
defparam Uart3FifoReset_1_sqmuxa_1.INIT=16'h0100;
// @44:405
  CFG4 un26_readreq_1 (
	.A(RamAddress[0]),
	.B(RamAddress[1]),
	.C(RamAddress[2]),
	.D(RamAddress[6]),
	.Y(un26_readreq_1_Z)
);
defparam un26_readreq_1.INIT=16'h0001;
// @44:213
  CFG3 Uart0FifoReset_1_sqmuxa_1 (
	.A(RamAddress[3]),
	.B(un1_address_16_2_Z),
	.C(Address[5]),
	.Y(Uart0FifoReset_1_sqmuxa_1_Z)
);
defparam Uart0FifoReset_1_sqmuxa_1.INIT=8'h80;
// @44:213
  CFG4 Uart0FifoReset_1_sqmuxa_0_0 (
	.A(RamAddress[0]),
	.B(RamAddress[1]),
	.C(Address[4]),
	.D(RamAddress[6]),
	.Y(Uart0FifoReset_1_sqmuxa_0)
);
defparam Uart0FifoReset_1_sqmuxa_0_0.INIT=16'h0100;
// @44:348
  CFG4 un8_readreq_0 (
	.A(Address[4]),
	.B(RamAddress[2]),
	.C(RamAddress[6]),
	.D(Address[5]),
	.Y(un8_readreq_0_Z)
);
defparam un8_readreq_0.INIT=16'h4000;
// @44:386
  CFG4 un20_readreq_0 (
	.A(RamAddress[0]),
	.B(RamAddress[1]),
	.C(RamAddress[7]),
	.D(RamAddress[6]),
	.Y(un20_readreq_0_Z)
);
defparam un20_readreq_0.INIT=16'h0100;
// @44:367
  CFG4 un14_readreq_0 (
	.A(RamAddress[6]),
	.B(Address[5]),
	.C(Address[4]),
	.D(RamAddress[7]),
	.Y(un14_readreq_0_Z)
);
defparam un14_readreq_0.INIT=16'h0080;
// @44:213
  CFG4 Uart1FifoReset_1_sqmuxa_0_0 (
	.A(Address[4]),
	.B(RamAddress[2]),
	.C(RamAddress[6]),
	.D(Address[5]),
	.Y(Uart1FifoReset_1_sqmuxa_0)
);
defparam Uart1FifoReset_1_sqmuxa_0_0.INIT=16'h8000;
// @44:520
  CFG3 HVDis2_i_1_sqmuxa_2_0_1 (
	.A(RamAddress[13]),
	.B(RamAddress[6]),
	.C(RamAddress[8]),
	.Y(HVDis2_i_1_sqmuxa_2_0_1_Z)
);
defparam HVDis2_i_1_sqmuxa_2_0_1.INIT=8'h01;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1_a9_1_0[18]  (
	.A(Uart0RxFifoCount[0]),
	.B(Address[4]),
	.C(RamAddress[2]),
	.Y(un1_serialnumber_1_iv_1_a9_1_0_Z[18])
);
defparam \un1_serialnumber_1_iv_1_a9_1_0[18] .INIT=8'h31;
// @44:392
  CFG4 un1_address_13 (
	.A(Address[4]),
	.B(RamAddress[7]),
	.C(RamAddress[2]),
	.D(RamAddress[3]),
	.Y(un1_address_13_Z)
);
defparam un1_address_13.INIT=16'h0004;
// @44:348
  CFG4 un1_address_7 (
	.A(Address[4]),
	.B(Address[5]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_7_Z)
);
defparam un1_address_7.INIT=16'h0400;
// @44:213
  CFG4 Uart1FifoReset_1_sqmuxa_9 (
	.A(RamAddress[1]),
	.B(RamAddress[0]),
	.C(RamAddress[7]),
	.D(RamAddress[3]),
	.Y(un8_readreq_9)
);
defparam Uart1FifoReset_1_sqmuxa_9.INIT=16'h0001;
// @44:446
  CFG4 un1_address_17 (
	.A(Address[4]),
	.B(Address[5]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_17_Z)
);
defparam un1_address_17.INIT=16'h0200;
// @44:373
  CFG4 un1_address_12 (
	.A(Address[4]),
	.B(Address[5]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_12_Z)
);
defparam un1_address_12.INIT=16'h0800;
// @44:354
  CFG4 un1_address_9 (
	.A(Address[4]),
	.B(Address[5]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_9_Z)
);
defparam un1_address_9.INIT=16'h0040;
// @44:370
  CFG4 un1_address_11 (
	.A(Address[4]),
	.B(Address[5]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_11_Z)
);
defparam un1_address_11.INIT=16'h0080;
// @44:213
  CFG4 Uart0ClkDivider_i_1_sqmuxa_3 (
	.A(RamAddress[0]),
	.B(RamAddress[1]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un14_readreq_9)
);
defparam Uart0ClkDivider_i_1_sqmuxa_3.INIT=16'h0001;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_a9[18]  (
	.A(Oe2_c),
	.B(Address[5]),
	.C(Address[4]),
	.D(RamAddress[3]),
	.Y(N_693)
);
defparam \un1_serialnumber_1_iv_1_a9[18] .INIT=16'h1030;
// @44:502
  CFG3 ReadUart3_5_f0 (
	.A(LastReadReq_1_sqmuxa_Z),
	.B(ReadUart3_1z),
	.C(ReadUart3_1_sqmuxa_Z),
	.Y(ReadUart3_5)
);
defparam ReadUart3_5_f0.INIT=8'h54;
// @44:502
  CFG3 ReadUart0_5_f0 (
	.A(LastReadReq_1_sqmuxa_Z),
	.B(ReadUart0_1z),
	.C(ReadUart0_1_sqmuxa_Z),
	.Y(ReadUart0_5)
);
defparam ReadUart0_5_f0.INIT=8'h54;
// @44:502
  CFG3 ReadUart1_5_f0 (
	.A(ReadUart1_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart1_1_sqmuxa_Z),
	.Y(ReadUart1_5)
);
defparam ReadUart1_5_f0.INIT=8'h32;
// @44:502
  CFG3 ReadUart2_5_f0 (
	.A(ReadUart2_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart2_1_sqmuxa_Z),
	.Y(ReadUart2_5)
);
defparam ReadUart2_5_f0.INIT=8'h32;
// @44:622
  CFG3 Uart0FifoReset_5_f0 (
	.A(Uart0FifoReset_1z),
	.B(Uart0FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(Uart0FifoReset_5)
);
defparam Uart0FifoReset_5_f0.INIT=8'h0E;
// @44:622
  CFG3 Uart1FifoReset_5_f0 (
	.A(Uart1FifoReset_1z),
	.B(Uart1FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(Uart1FifoReset_5)
);
defparam Uart1FifoReset_5_f0.INIT=8'h0E;
// @44:622
  CFG3 Uart2FifoReset_5_f0 (
	.A(Uart2FifoReset_1z),
	.B(Uart2FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(Uart2FifoReset_5)
);
defparam Uart2FifoReset_5_f0.INIT=8'h0E;
// @44:622
  CFG3 Uart3FifoReset_5_f0 (
	.A(Uart3FifoReset_1z),
	.B(Uart3FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(Uart3FifoReset_5)
);
defparam Uart3FifoReset_5_f0.INIT=8'h0E;
// @44:622
  CFG3 WriteUart1_5_f0 (
	.A(WriteUart1_1z),
	.B(WriteUart1_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(WriteUart1_5)
);
defparam WriteUart1_5_f0.INIT=8'h0E;
// @44:622
  CFG3 WriteUart2_5_f0 (
	.A(WriteUart2_1z),
	.B(WriteUart2_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(WriteUart2_5)
);
defparam WriteUart2_5_f0.INIT=8'h0E;
// @44:622
  CFG3 WriteUart3_5_f0 (
	.A(WriteUart3_1z),
	.B(WriteUart3_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(WriteUart3_5)
);
defparam WriteUart3_5_f0.INIT=8'h0E;
// @44:425
  CFG3 un1_address_14 (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(N_700_1),
	.Y(un1_address_14_Z)
);
defparam un1_address_14.INIT=8'h10;
// @44:351
  CFG3 un1_address_8 (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(N_700_1),
	.Y(un1_address_8_Z)
);
defparam un1_address_8.INIT=8'h80;
// @44:213
  CFG4 Uart0ClkDivider_i_1_sqmuxa_12 (
	.A(RamAddress[10]),
	.B(RamAddress[11]),
	.C(RamAddress[13]),
	.D(RamAddress[12]),
	.Y(Uart0ClkDivider_i_1_sqmuxa_12_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_12.INIT=16'h0001;
// @44:213
  CFG4 Uart0FifoReset_1_sqmuxa_10 (
	.A(RamAddress[11]),
	.B(RamAddress[10]),
	.C(RamAddress[9]),
	.D(RamAddress[8]),
	.Y(un8_readreq_10)
);
defparam Uart0FifoReset_1_sqmuxa_10.INIT=16'h0001;
// @44:386
  CFG4 un1_address_5 (
	.A(Address[4]),
	.B(Address[5]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un20_readreq_8)
);
defparam un1_address_5.INIT=16'h8000;
// @44:455
  CFG4 un1_address_19 (
	.A(Address[4]),
	.B(Address[5]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_19_Z)
);
defparam un1_address_19.INIT=16'h2000;
// @44:622
  CFG4 WriteAck_4_u (
	.A(WriteReq),
	.B(LastWriteReq_1_sqmuxa_Z),
	.C(RegisterSpaceWriteAck),
	.D(LastWriteReq_Z),
	.Y(WriteAck_4)
);
defparam WriteAck_4_u.INIT=16'h3210;
// @44:502
  CFG4 ReadAck_4_u (
	.A(ReadReq),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(RegisterSpaceReadAck),
	.D(LastReadReq_Z),
	.Y(ReadAck_4)
);
defparam ReadAck_4_u.INIT=16'h3210;
// @44:315
  CFG4 un43_readreq_1_o3 (
	.A(Address[4]),
	.B(RamAddress[7]),
	.C(RamAddress[2]),
	.D(RamAddress[3]),
	.Y(N_706)
);
defparam un43_readreq_1_o3.INIT=16'h767F;
// @44:520
  CFG4 HVDis2_i_1_sqmuxa_2 (
	.A(RamAddress[0]),
	.B(RamAddress[1]),
	.C(HVDis2_i_1_sqmuxa_1_Z),
	.D(RamAddress[2]),
	.Y(HVDis2_i_1_sqmuxa_2_Z)
);
defparam HVDis2_i_1_sqmuxa_2.INIT=16'h1000;
// @44:213
  CFG4 Uart0ClkDivider_i_1_sqmuxa_3_0 (
	.A(RamAddress[8]),
	.B(RamAddress[9]),
	.C(Uart0ClkDivider_i_1_sqmuxa_2_Z),
	.D(RamAddress[7]),
	.Y(Uart0ClkDivider_i_1_sqmuxa_3_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_3_0.INIT=16'h0010;
// @44:288
  CFG4 un1_rst_1_5_0 (
	.A(shot_i),
	.B(un1_rst_1_4_Z),
	.C(RamAddress[8]),
	.D(LastReadReq_Z),
	.Y(un1_rst_1_5_0_Z)
);
defparam un1_rst_1_5_0.INIT=16'hFFFE;
// @44:288
  CFG4 un1_rst_1_4_0 (
	.A(RamAddress[0]),
	.B(un1_rst_1_5_Z),
	.C(RamAddress[13]),
	.D(RamAddress[1]),
	.Y(un1_rst_1_4_0_Z)
);
defparam un1_rst_1_4_0.INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_2[18]  (
	.A(Address[4]),
	.B(Uart1RxFifoCount[0]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_serialnumber_1_iv_1_2_Z[18])
);
defparam \un1_serialnumber_1_iv_1_2[18] .INIT=16'h02A0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_1[18]  (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(N_693),
	.D(N_690),
	.Y(un1_serialnumber_1_iv_1_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_1[18] .INIT=16'hF8F0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_0[18]  (
	.A(RamAddress[7]),
	.B(Uart2RxFifoCount[0]),
	.C(un1_address_1_Z),
	.D(RamAddress[3]),
	.Y(un1_serialnumber_1_iv_1_0_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0[18] .INIT=16'hF0F2;
// @44:213
  CFG4 Uart3FifoReset_1_sqmuxa_3 (
	.A(RamAddress[3]),
	.B(RamAddress[7]),
	.C(un26_readreq_2),
	.D(Uart3FifoReset_1_sqmuxa_1_Z),
	.Y(Uart3FifoReset_1_sqmuxa_3_Z)
);
defparam Uart3FifoReset_1_sqmuxa_3.INIT=16'h8000;
// @44:213
  CFG4 Uart2FifoReset_1_sqmuxa_2 (
	.A(LastWriteReq_Z),
	.B(RamAddress[7]),
	.C(un26_readreq_2),
	.D(un14_readreq_9),
	.Y(Uart2FifoReset_1_sqmuxa_2_Z)
);
defparam Uart2FifoReset_1_sqmuxa_2.INIT=16'h4000;
// @44:405
  CFG4 un26_readreq_3 (
	.A(RamAddress[3]),
	.B(RamAddress[7]),
	.C(un26_readreq_2),
	.D(un26_readreq_1_Z),
	.Y(un26_readreq_3_Z)
);
defparam un26_readreq_3.INIT=16'h8000;
// @44:288
  CFG4 un1_address_20_1 (
	.A(Address[4]),
	.B(Address[5]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_20_1_Z)
);
defparam un1_address_20_1.INIT=16'h8008;
// @44:288
  CFG4 un1_address_20_0 (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(un1_address_7_Z),
	.D(RamAddress[3]),
	.Y(un1_address_20_0_Z)
);
defparam un1_address_20_0.INIT=16'hF4F0;
// @44:442
  CFG4 un1_address_16 (
	.A(RamAddress[3]),
	.B(un1_address_16_2_Z),
	.C(Address[5]),
	.D(Address[4]),
	.Y(un1_address_16_Z)
);
defparam un1_address_16.INIT=16'h0400;
// @44:213
  CFG4 Uart0FifoReset_1_sqmuxa_2_0 (
	.A(RamAddress[12]),
	.B(RamAddress[13]),
	.C(LastWriteReq_Z),
	.D(un8_readreq_10),
	.Y(Uart0FifoReset_1_sqmuxa_i_2_0)
);
defparam Uart0FifoReset_1_sqmuxa_2_0.INIT=16'h0100;
// @46:774
  CFG3 un3_registerspacereadreq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.C(Uart0ClkDivider_i_1_sqmuxa_12_Z),
	.Y(ReadReq)
);
defparam un3_registerspacereadreq.INIT=8'h20;
// @46:772
  CFG3 un3_registerspacewritereq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.C(Uart0ClkDivider_i_1_sqmuxa_12_Z),
	.Y(WriteReq)
);
defparam un3_registerspacewritereq.INIT=8'h80;
// @46:768
  CFG4 un1_address_15_0_RNIDS551 (
	.A(un1_address_15_0_Z),
	.B(un1_address_6_2),
	.C(un1_address_16_2_Z),
	.D(un26_readreq_2),
	.Y(un1_serialnumber_2[7])
);
defparam un1_address_15_0_RNIDS551.INIT=16'hF888;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[1]  (
	.A(Address[4]),
	.B(RamAddress[3]),
	.C(un1_address_18_0_Z),
	.D(un1_address_6_2),
	.Y(un1_serialnumber_1_iv_2_Z[1])
);
defparam \un1_serialnumber_1_iv_2[1] .INIT=16'hC480;
// @44:288
  CFG2 \un1_serialnumber_1_iv_RNO[28]  (
	.A(un1_address_14_Z),
	.B(Uart3ClkDivider[4]),
	.Y(Uart3ClkDivider_i_m[4])
);
defparam \un1_serialnumber_1_iv_RNO[28] .INIT=4'h8;
// @44:288
  CFG2 un1_address_13_RNI9FQG (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[9]),
	.Y(Uart2RxFifoCount_m[9])
);
defparam un1_address_13_RNI9FQG.INIT=4'h8;
// @44:288
  CFG2 \un1_serialnumber_1_iv_2_RNO[15]  (
	.A(un1_address_14_Z),
	.B(Uart1ClkDivider[7]),
	.Y(Uart1ClkDivider_i_m[7])
);
defparam \un1_serialnumber_1_iv_2_RNO[15] .INIT=4'h8;
// @44:288
  CFG2 \un1_serialnumber_1_iv_RNO[15]  (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[7]),
	.Y(Uart2RxFifoCount_m[7])
);
defparam \un1_serialnumber_1_iv_RNO[15] .INIT=4'h8;
// @44:288
  CFG2 un1_address_13_RNI6CQG (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[6]),
	.Y(Uart2RxFifoCount_m[6])
);
defparam un1_address_13_RNI6CQG.INIT=4'h8;
// @44:288
  CFG2 un1_address_13_RNI5BQG (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[5]),
	.Y(Uart2RxFifoCount_m[5])
);
defparam un1_address_13_RNI5BQG.INIT=4'h8;
// @44:288
  CFG2 un1_address_13_RNI28QG (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[2]),
	.Y(Uart2RxFifoCount_m[2])
);
defparam un1_address_13_RNI28QG.INIT=4'h8;
// @44:288
  CFG2 \un1_serialnumber_0_iv_RNO[9]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[1]),
	.Y(Uart1RxFifoCount_m[1])
);
defparam \un1_serialnumber_0_iv_RNO[9] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_RNO[8]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[0]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoCount_m[0])
);
defparam \un1_serialnumber_0_iv_RNO[8] .INIT=16'h8000;
// @44:288
  CFG2 \un1_serialnumber_0_iv_RNO_0[8]  (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[0]),
	.Y(Uart2RxFifoCount_m[0])
);
defparam \un1_serialnumber_0_iv_RNO_0[8] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4_RNO[7]  (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(Uart2RxFifoData[7]),
	.D(RamAddress[3]),
	.Y(Uart2RxFifoData_m[7])
);
defparam \un1_serialnumber_1_iv_4_RNO[7] .INIT=16'h0080;
// @44:288
  CFG4 \un1_serialnumber_0_iv_3_RNO[4]  (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(Uart2RxFifoData[4]),
	.D(RamAddress[3]),
	.Y(Uart2RxFifoData_m[4])
);
defparam \un1_serialnumber_0_iv_3_RNO[4] .INIT=16'h0080;
// @44:288
  CFG4 \un1_serialnumber_1_iv_7_RNO[3]  (
	.A(RamAddress[7]),
	.B(Uart3TxFifoFull),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3TxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_7_RNO[3] .INIT=16'h2000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_RNO[3]  (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(Uart2RxFifoData[3]),
	.D(RamAddress[3]),
	.Y(Uart2RxFifoData_i_m[3])
);
defparam \un1_serialnumber_1_iv_1_RNO[3] .INIT=16'h0008;
// @44:288
  CFG4 \un1_serialnumber_1_iv_7_RNO[2]  (
	.A(RamAddress[7]),
	.B(Uart3TxFifoEmpty),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3TxFifoEmpty_i_m)
);
defparam \un1_serialnumber_1_iv_7_RNO[2] .INIT=16'h2000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_RNO[2]  (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(Uart2RxFifoData[2]),
	.D(RamAddress[3]),
	.Y(Uart2RxFifoData_i_m[2])
);
defparam \un1_serialnumber_1_iv_1_RNO[2] .INIT=16'h0008;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2_0_RNO[1]  (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(Uart2RxFifoData[1]),
	.D(RamAddress[3]),
	.Y(Uart2RxFifoData_i_m[1])
);
defparam \un1_serialnumber_1_iv_2_0_RNO[1] .INIT=16'h0008;
// @44:288
  CFG4 \un1_serialnumber_1_iv_6_RNO[0]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoEmpty),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoEmpty_m)
);
defparam \un1_serialnumber_1_iv_6_RNO[0] .INIT=16'h8000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_7_RNO[0]  (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoEmpty),
	.Y(Uart2RxFifoEmpty_m)
);
defparam \un1_serialnumber_1_iv_7_RNO[0] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_RNO[0]  (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(Uart2RxFifoData[0]),
	.D(RamAddress[3]),
	.Y(Uart2RxFifoData_m[0])
);
defparam \un1_serialnumber_1_iv_0_RNO[0] .INIT=16'h0080;
// @44:288
  CFG4 \un1_serialnumber_1_iv_9_RNO[1]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoFull),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_9_RNO[1] .INIT=16'h2000;
// @44:288
  CFG4 \Uart3RxFifoCount_m[4]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoCount_m_Z[4])
);
defparam \Uart3RxFifoCount_m[4] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3_RNO[5]  (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(Uart2RxFifoData[5]),
	.D(RamAddress[3]),
	.Y(Uart2RxFifoData_m[5])
);
defparam \un1_serialnumber_1_iv_3_RNO[5] .INIT=16'h0080;
// @44:288
  CFG4 \Uart3RxFifoCount_m[1]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[1]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoCount_m_Z[1])
);
defparam \Uart3RxFifoCount_m[1] .INIT=16'h8000;
// @44:288
  CFG4 \Uart3RxFifoCount_m[2]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[2]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoCount_m_Z[2])
);
defparam \Uart3RxFifoCount_m[2] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2_RNO[21]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[3]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoCount_m[3])
);
defparam \un1_serialnumber_1_iv_2_RNO[21] .INIT=16'h8000;
// @44:288
  CFG4 \Uart3RxFifoCount_m[5]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[5]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoCount_m_Z[5])
);
defparam \Uart3RxFifoCount_m[5] .INIT=16'h8000;
// @44:288
  CFG4 \Uart3RxFifoCount_m[6]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[6]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoCount_m_Z[6])
);
defparam \Uart3RxFifoCount_m[6] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3_RNO[25]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[7]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoCount_m[7])
);
defparam \un1_serialnumber_1_iv_3_RNO[25] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_RNO[16]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[8]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoCount_m[8])
);
defparam \un1_serialnumber_1_iv_1_RNO[16] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_0_iv_2_RNO[17]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[9]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(Uart3RxFifoCount_m[9])
);
defparam \un1_serialnumber_0_iv_2_RNO[17] .INIT=16'h8000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_4_RNO[6]  (
	.A(un1_address_14_Z),
	.B(Uart0ClkDivider[6]),
	.Y(Uart0ClkDivider_i_m[6])
);
defparam \un1_serialnumber_1_iv_4_RNO[6] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3_RNO[6]  (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(Uart2RxFifoData[6]),
	.D(RamAddress[3]),
	.Y(Uart2RxFifoData_m[6])
);
defparam \un1_serialnumber_1_iv_3_RNO[6] .INIT=16'h0080;
// @44:348
  CFG3 un8_readreq_2_0 (
	.A(RamAddress[12]),
	.B(RamAddress[13]),
	.C(un8_readreq_10),
	.Y(un8_readreq_2_0_Z)
);
defparam un8_readreq_2_0.INIT=8'h10;
// @44:288
  CFG3 WriteUart0_5_iv_i (
	.A(WriteUart0_1z),
	.B(WriteUart0_0_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(WriteUart0_5_iv_i_Z)
);
defparam WriteUart0_5_iv_i.INIT=8'h0E;
// @44:288
  CFG4 \un1_serialnumber_1_iv_6[1]  (
	.A(DMMainPorts_1_RamBusDataOut[1]),
	.B(Uart0ClkDivider[1]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_6_Z[1])
);
defparam \un1_serialnumber_1_iv_6[1] .INIT=16'h7350;
// @44:288
  CFG4 \un1_serialnumber_1_iv_5[1]  (
	.A(Uart1RxFifoFull),
	.B(Uart2RxFifoFull),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_5_Z[1])
);
defparam \un1_serialnumber_1_iv_5[1] .INIT=16'h7530;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[1]  (
	.A(un1_address_9_Z),
	.B(Uart1RxFifoData[1]),
	.C(Uart0RxFifoFull),
	.D(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_3_Z[1])
);
defparam \un1_serialnumber_1_iv_3[1] .INIT=16'h3B0A;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2_0[1]  (
	.A(Uart3RxFifoData[1]),
	.B(Uart2RxFifoData_i_m[1]),
	.C(un1_address_1_Z),
	.D(un1_address_17_Z),
	.Y(un1_serialnumber_1_iv_2_0_Z[1])
);
defparam \un1_serialnumber_1_iv_2_0[1] .INIT=16'hFFDC;
// @44:288
  CFG3 \un1_serialnumber_0_iv_2[14]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[6]),
	.C(Uart3RxFifoCount_m_Z[6]),
	.Y(un1_serialnumber_0_iv_2_Z[14])
);
defparam \un1_serialnumber_0_iv_2[14] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[14]  (
	.A(Uart0RxFifoCount[6]),
	.B(Uart1ClkDivider[6]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_1_Z[14])
);
defparam \un1_serialnumber_0_iv_1[14] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[14]  (
	.A(un1_address_15_0_Z),
	.B(un1_address_19_Z),
	.C(DMMainPorts_1_RamBusDataOut[14]),
	.D(un1_address_6_2),
	.Y(un1_serialnumber_0_iv_0_Z[14])
);
defparam \un1_serialnumber_0_iv_0[14] .INIT=16'hEAC0;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1[10]  (
	.A(un1_address_14_Z),
	.B(Uart1ClkDivider[2]),
	.C(Uart3RxFifoCount_m_Z[2]),
	.Y(un1_serialnumber_1_iv_1_Z[10])
);
defparam \un1_serialnumber_1_iv_1[10] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[27]  (
	.A(Uart0RxFifoCount[9]),
	.B(Uart3ClkDivider[3]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_1_Z[27])
);
defparam \un1_serialnumber_1_iv_1[27] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_5[2]  (
	.A(DMMainPorts_1_RamBusDataOut[2]),
	.B(Uart0ClkDivider[2]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_5_Z[2])
);
defparam \un1_serialnumber_1_iv_5[2] .INIT=16'h7350;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[2]  (
	.A(Uart1TxFifoEmpty),
	.B(Uart2TxFifoEmpty),
	.C(un1_address_12_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_1_iv_4_Z[2])
);
defparam \un1_serialnumber_1_iv_4[2] .INIT=16'h7350;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[2]  (
	.A(un1_address_9_Z),
	.B(Uart1RxFifoData[2]),
	.C(Uart0TxFifoEmpty),
	.D(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_2_Z[2])
);
defparam \un1_serialnumber_1_iv_2[2] .INIT=16'h3B0A;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[2]  (
	.A(Uart3RxFifoData[2]),
	.B(Uart2RxFifoData_i_m[2]),
	.C(un1_address_1_Z),
	.D(un1_address_17_Z),
	.Y(un1_serialnumber_1_iv_1_Z[2])
);
defparam \un1_serialnumber_1_iv_1[2] .INIT=16'hFFDC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_5[3]  (
	.A(DMMainPorts_1_RamBusDataOut[3]),
	.B(Uart0ClkDivider[3]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_5_Z[3])
);
defparam \un1_serialnumber_1_iv_5[3] .INIT=16'h7350;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[3]  (
	.A(Uart1TxFifoFull),
	.B(Uart2TxFifoFull),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_4_Z[3])
);
defparam \un1_serialnumber_1_iv_4[3] .INIT=16'h7530;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[3]  (
	.A(un1_address_9_Z),
	.B(Uart1RxFifoData[3]),
	.C(Uart0TxFifoFull),
	.D(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_2_Z[3])
);
defparam \un1_serialnumber_1_iv_2[3] .INIT=16'h3B0A;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[3]  (
	.A(Uart3RxFifoData[3]),
	.B(Uart2RxFifoData_i_m[3]),
	.C(un1_address_1_Z),
	.D(un1_address_17_Z),
	.Y(un1_serialnumber_1_iv_1_Z[3])
);
defparam \un1_serialnumber_1_iv_1[3] .INIT=16'hFFDC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[25]  (
	.A(un1_address_19_Z),
	.B(un1_address_14_Z),
	.C(nHVEn1_i_Z),
	.D(Uart3ClkDivider[1]),
	.Y(un1_serialnumber_1_iv_0_Z[25])
);
defparam \un1_serialnumber_1_iv_0[25] .INIT=16'hECA0;
// @44:520
  CFG4 HVDis2_i_1_sqmuxa_3 (
	.A(un1_rst_1_5_Z),
	.B(un1_rst_1_4_Z),
	.C(HVDis2_i_1_sqmuxa_2_Z),
	.D(HVDis2_i_1_sqmuxa_2_0_1_Z),
	.Y(HVDis2_i_1_sqmuxa_3_Z)
);
defparam HVDis2_i_1_sqmuxa_3.INIT=16'h1000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[0]  (
	.A(DMMainPorts_1_RamBusDataOut[0]),
	.B(Uart0ClkDivider[0]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_4_Z[0])
);
defparam \un1_serialnumber_1_iv_4[0] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[0]  (
	.A(un1_address_9_Z),
	.B(Uart1RxFifoData[0]),
	.C(Uart0RxFifoEmpty),
	.D(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_1_Z[0])
);
defparam \un1_serialnumber_1_iv_1[0] .INIT=16'hECA0;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0[0]  (
	.A(Uart3RxFifoData[0]),
	.B(Uart2RxFifoData_m[0]),
	.C(un1_address_1_Z),
	.Y(un1_serialnumber_1_iv_0_Z[0])
);
defparam \un1_serialnumber_1_iv_0[0] .INIT=8'hEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[23]  (
	.A(Uart1RxFifoCount[5]),
	.B(Uart0RxFifoCount[5]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_1_iv_1_Z[23])
);
defparam \un1_serialnumber_1_iv_1[23] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[23]  (
	.A(Uart2ClkDivider[7]),
	.B(un26_readreq_2),
	.C(un1_address_16_2_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[23])
);
defparam \un1_serialnumber_1_iv_0[23] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[12]  (
	.A(Uart0RxFifoCount[4]),
	.B(Uart1ClkDivider[4]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_1_Z[12])
);
defparam \un1_serialnumber_0_iv_1[12] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[12]  (
	.A(un26_readreq_2),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.C(un1_address_19_Z),
	.D(un1_address_16_2_Z),
	.Y(un1_serialnumber_0_iv_0_Z[12])
);
defparam \un1_serialnumber_0_iv_0[12] .INIT=16'hEAC0;
// @44:288
  CFG3 \un1_serialnumber_0_iv_1_0[20]  (
	.A(un1_address_14_Z),
	.B(Uart2ClkDivider[4]),
	.C(Uart3RxFifoCount_m_Z[2]),
	.Y(un1_serialnumber_0_iv_1_Z[20])
);
defparam \un1_serialnumber_0_iv_1_0[20] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[20]  (
	.A(Ux1SelJmp_i_Z),
	.B(un1_address_6_2),
	.C(un1_address_15_0_Z),
	.D(un1_address_19_Z),
	.Y(un1_serialnumber_0_iv_0_Z[20])
);
defparam \un1_serialnumber_0_iv_0[20] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[17]  (
	.A(Uart0RxFifoCount[9]),
	.B(Uart2ClkDivider[1]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_1_Z[17])
);
defparam \un1_serialnumber_0_iv_1[17] .INIT=16'hECA0;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0[17]  (
	.A(Oe1_c),
	.B(un1_address_19_Z),
	.C(un1_address_6_Z),
	.Y(un1_serialnumber_0_iv_0_Z[17])
);
defparam \un1_serialnumber_0_iv_0[17] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[9]  (
	.A(Uart0RxFifoCount[1]),
	.B(Uart1ClkDivider[1]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_1_Z[9])
);
defparam \un1_serialnumber_0_iv_1[9] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[9]  (
	.A(un26_readreq_2),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.C(un1_address_19_Z),
	.D(un1_address_16_2_Z),
	.Y(un1_serialnumber_0_iv_0_Z[9])
);
defparam \un1_serialnumber_0_iv_0[9] .INIT=16'hEAC0;
// @44:288
  CFG3 \un1_serialnumber_1_iv_2[13]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[5]),
	.C(Uart3RxFifoCount_m_Z[5]),
	.Y(un1_serialnumber_1_iv_2_Z[13])
);
defparam \un1_serialnumber_1_iv_2[13] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[13]  (
	.A(Uart0RxFifoCount[5]),
	.B(Uart1ClkDivider[5]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_1_Z[13])
);
defparam \un1_serialnumber_1_iv_1[13] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[16]  (
	.A(Oe0_c),
	.B(Uart2ClkDivider[0]),
	.C(un1_address_14_Z),
	.D(un1_address_19_Z),
	.Y(un1_serialnumber_1_iv_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0[16] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[21]  (
	.A(Uart2ClkDivider[5]),
	.B(un26_readreq_2),
	.C(un1_address_16_2_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[21])
);
defparam \un1_serialnumber_1_iv_0[21] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[26]  (
	.A(un1_address_19_Z),
	.B(un1_address_14_Z),
	.C(HVDis2_i_Z),
	.D(Uart3ClkDivider[2]),
	.Y(un1_serialnumber_1_iv_0_Z[26])
);
defparam \un1_serialnumber_1_iv_0[26] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[11]  (
	.A(DMMainPorts_1_RamBusDataOut[11]),
	.B(Uart1ClkDivider[3]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[11])
);
defparam \un1_serialnumber_1_iv_0[11] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_2[4]  (
	.A(DMMainPorts_1_RamBusDataOut[4]),
	.B(Uart0ClkDivider[4]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_2_Z[4])
);
defparam \un1_serialnumber_0_iv_2[4] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[4]  (
	.A(Uart1RxFifoData[4]),
	.B(un1_address_11_Z),
	.C(un1_address_8_Z),
	.D(Uart0RxFifoData[4]),
	.Y(un1_serialnumber_0_iv_1_Z[4])
);
defparam \un1_serialnumber_0_iv_1[4] .INIT=16'hF888;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[5]  (
	.A(DMMainPorts_1_RamBusDataOut[5]),
	.B(Uart0ClkDivider[5]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_2_Z[5])
);
defparam \un1_serialnumber_1_iv_2[5] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[5]  (
	.A(Uart1RxFifoData[5]),
	.B(un1_address_11_Z),
	.C(un1_address_8_Z),
	.D(Uart0RxFifoData[5]),
	.Y(un1_serialnumber_1_iv_1_Z[5])
);
defparam \un1_serialnumber_1_iv_1[5] .INIT=16'hF888;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[24]  (
	.A(un1_address_19_Z),
	.B(un1_address_14_Z),
	.C(PowernEnHV_i_Z),
	.D(Uart3ClkDivider[0]),
	.Y(un1_serialnumber_0_iv_0_Z[24])
);
defparam \un1_serialnumber_0_iv_0[24] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_3[8]  (
	.A(DMMainPorts_1_RamBusDataOut[8]),
	.B(Uart1ClkDivider[0]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_3_Z[8])
);
defparam \un1_serialnumber_0_iv_3[8] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[8]  (
	.A(Uart1RxFifoCount[0]),
	.B(Uart0RxFifoCount[0]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_0_iv_1_Z[8])
);
defparam \un1_serialnumber_0_iv_1[8] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[22]  (
	.A(Uart1RxFifoCount[4]),
	.B(Uart0RxFifoCount[4]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_0_iv_1_Z[22])
);
defparam \un1_serialnumber_0_iv_1[22] .INIT=16'hECA0;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0[22]  (
	.A(un1_address_14_Z),
	.B(Uart2ClkDivider[6]),
	.C(Uart3RxFifoCount_m_Z[4]),
	.Y(un1_serialnumber_0_iv_0_Z[22])
);
defparam \un1_serialnumber_0_iv_0[22] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[28]  (
	.A(un26_readreq_2),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.C(un1_address_19_Z),
	.D(un1_address_16_2_Z),
	.Y(un1_serialnumber_1_iv_0_Z[28])
);
defparam \un1_serialnumber_1_iv_0[28] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[31]  (
	.A(Uart3ClkDivider[7]),
	.B(un26_readreq_2),
	.C(un1_address_16_2_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[31])
);
defparam \un1_serialnumber_1_iv_0[31] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[29]  (
	.A(DMMainPorts_1_RamBusDataOut[29]),
	.B(Uart3ClkDivider[5]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_0_Z[29])
);
defparam \un1_serialnumber_0_iv_0[29] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_4[18]  (
	.A(Address[5]),
	.B(RamAddress[3]),
	.C(un1_serialnumber_1_iv_1_a9_1_0_Z[18]),
	.D(un1_serialnumber_1_iv_1_1_Z[18]),
	.Y(un1_serialnumber_1_iv_1_4_Z[18])
);
defparam \un1_serialnumber_1_iv_1_4[18] .INIT=16'hFF80;
// @44:213
  CFG4 Uart2FifoReset_1_sqmuxa (
	.A(un1_rst_1_4_Z),
	.B(un1_rst_1_5_Z),
	.C(HVDis2_i_1_sqmuxa_2_0_1_Z),
	.D(Uart2FifoReset_1_sqmuxa_2_Z),
	.Y(Uart2FifoReset_1_sqmuxa_Z)
);
defparam Uart2FifoReset_1_sqmuxa.INIT=16'h1000;
// @44:213
  CFG4 Uart3FifoReset_1_sqmuxa (
	.A(un1_rst_1_4_Z),
	.B(un1_rst_1_5_Z),
	.C(HVDis2_i_1_sqmuxa_2_0_1_Z),
	.D(Uart3FifoReset_1_sqmuxa_3_Z),
	.Y(Uart3FifoReset_1_sqmuxa_Z)
);
defparam Uart3FifoReset_1_sqmuxa.INIT=16'h1000;
// @44:213
  CFG3 Uart0FifoReset_1_sqmuxa (
	.A(Uart0FifoReset_1_sqmuxa_1_Z),
	.B(Uart0FifoReset_1_sqmuxa_0),
	.C(Uart0FifoReset_1_sqmuxa_i_2_0),
	.Y(Uart0FifoReset_1_sqmuxa_Z)
);
defparam Uart0FifoReset_1_sqmuxa.INIT=8'h80;
// @44:213
  CFG3 Uart1FifoReset_1_sqmuxa (
	.A(un8_readreq_9),
	.B(Uart0FifoReset_1_sqmuxa_i_2_0),
	.C(Uart1FifoReset_1_sqmuxa_0),
	.Y(Uart1FifoReset_1_sqmuxa_Z)
);
defparam Uart1FifoReset_1_sqmuxa.INIT=8'h80;
// @44:386
  CFG3 un20_readreq (
	.A(un20_readreq_8),
	.B(un8_readreq_2_0_Z),
	.C(un20_readreq_0_Z),
	.Y(un20_readreq_Z)
);
defparam un20_readreq.INIT=8'h80;
// @44:367
  CFG3 un14_readreq (
	.A(un14_readreq_9),
	.B(un8_readreq_2_0_Z),
	.C(un14_readreq_0_Z),
	.Y(un14_readreq_Z)
);
defparam un14_readreq.INIT=8'h80;
// @44:348
  CFG3 un8_readreq (
	.A(un8_readreq_2_0_Z),
	.B(un8_readreq_0_Z),
	.C(un8_readreq_9),
	.Y(un8_readreq_Z)
);
defparam un8_readreq.INIT=8'h80;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1[16]  (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[8]),
	.C(Uart3RxFifoCount_m[8]),
	.Y(un1_serialnumber_1_iv_1_Z[16])
);
defparam \un1_serialnumber_1_iv_1[16] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[15]  (
	.A(Uart1RxFifoCount[7]),
	.B(Uart0RxFifoCount[7]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_1_iv_1_Z[15])
);
defparam \un1_serialnumber_1_iv_1[15] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[11]  (
	.A(Uart1RxFifoCount[3]),
	.B(Uart0RxFifoCount[3]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_1_iv_1_Z[11])
);
defparam \un1_serialnumber_1_iv_1[11] .INIT=16'hECA0;
// @44:288
  CFG3 \un1_serialnumber_0_iv_2[17]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[9]),
	.C(Uart3RxFifoCount_m[9]),
	.Y(un1_serialnumber_0_iv_2_Z[17])
);
defparam \un1_serialnumber_0_iv_2[17] .INIT=8'hF8;
// @46:768
  CFG3 un1_address_6_RNIKSL41 (
	.A(un26_readreq_2),
	.B(un1_address_16_2_Z),
	.C(un1_address_6_Z),
	.Y(un1_serialnumber_1[16])
);
defparam un1_address_6_RNIKSL41.INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[20]  (
	.A(Uart1RxFifoCount[2]),
	.B(Uart0RxFifoCount[2]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_1[20])
);
defparam \un1_serialnumber_0_iv_1[20] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[16]  (
	.A(Uart1RxFifoCount[8]),
	.B(Uart0RxFifoCount[8]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_3[16])
);
defparam \un1_serialnumber_1_iv_3[16] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv[30]  (
	.A(Uart3ClkDivider[6]),
	.B(un26_readreq_2),
	.C(un1_address_16_2_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_Z[30])
);
defparam \un1_serialnumber_0_iv[30] .INIT=16'hEAC0;
// @44:315
  CFG4 un43_readreq_1_o2 (
	.A(RamAddress[6]),
	.B(Address[5]),
	.C(RamAddress[7]),
	.D(N_706),
	.Y(N_707)
);
defparam un43_readreq_1_o2.INIT=16'h1908;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[19]  (
	.A(Uart2ClkDivider_i_m[3]),
	.B(Uart3OE_i_Z),
	.C(un1_serialnumber_1[16]),
	.D(un1_address_19_Z),
	.Y(un1_serialnumber_1_iv_3_Z[19])
);
defparam \un1_serialnumber_1_iv_3[19] .INIT=16'hFEFA;
// @44:288
  CFG3 \un1_serialnumber_0_iv_4[14]  (
	.A(un1_address_20_0_Z),
	.B(un1_serialnumber_0_iv_1_Z[14]),
	.C(un1_address_20_1_Z),
	.Y(un1_serialnumber_0_iv_4_Z[14])
);
defparam \un1_serialnumber_0_iv_4[14] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[10]  (
	.A(un1_address_19_Z),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.C(un1_serialnumber_1_iv_1_Z[10]),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_3_Z[10])
);
defparam \un1_serialnumber_1_iv_3[10] .INIT=16'hFFF8;
// @44:288
  CFG3 \un1_serialnumber_1_iv_3[27]  (
	.A(un1_address_20_0_Z),
	.B(un1_serialnumber_1_iv_1_Z[27]),
	.C(un1_address_20_1_Z),
	.Y(un1_serialnumber_1_iv_3_Z[27])
);
defparam \un1_serialnumber_1_iv_3[27] .INIT=8'hFE;
// @44:288
  CFG3 \un1_serialnumber_1_iv_8[2]  (
	.A(un1_address_16_Z),
	.B(un1_serialnumber_1_iv_5_Z[2]),
	.C(un1_serialnumber_1_iv_2_Z[1]),
	.Y(un1_serialnumber_1_iv_8_Z[2])
);
defparam \un1_serialnumber_1_iv_8[2] .INIT=8'hFE;
// @44:288
  CFG3 \un1_serialnumber_1_iv_8[3]  (
	.A(un1_address_16_Z),
	.B(un1_serialnumber_1_iv_5_Z[3]),
	.C(un1_serialnumber_1_iv_2_Z[1]),
	.Y(un1_serialnumber_1_iv_8_Z[3])
);
defparam \un1_serialnumber_1_iv_8[3] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[15]  (
	.A(DMMainPorts_1_RamBusDataOut[15]),
	.B(un1_address_19_Z),
	.C(un1_serialnumber_1_iv_1_Z[15]),
	.D(Uart1ClkDivider_i_m[7]),
	.Y(un1_serialnumber_1_iv_2_Z[15])
);
defparam \un1_serialnumber_1_iv_2[15] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[7]  (
	.A(un1_address_11_Z),
	.B(Uart1RxFifoData[7]),
	.C(Uart2RxFifoData_m[7]),
	.D(un1_serialnumber_2[7]),
	.Y(un1_serialnumber_1_iv_4_Z[7])
);
defparam \un1_serialnumber_1_iv_4[7] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_7[0]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoEmpty),
	.C(un1_serialnumber_1_iv_4_Z[0]),
	.D(Uart2RxFifoEmpty_m),
	.Y(un1_serialnumber_1_iv_7_Z[0])
);
defparam \un1_serialnumber_1_iv_7[0] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_6[0]  (
	.A(un1_address_8_Z),
	.B(un1_serialnumber_1[16]),
	.C(Uart3RxFifoEmpty_m),
	.D(Uart0RxFifoData[0]),
	.Y(un1_serialnumber_1_iv_6_Z[0])
);
defparam \un1_serialnumber_1_iv_6[0] .INIT=16'hFEFC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[6]  (
	.A(un1_address_19_Z),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.C(un1_serialnumber_1[16]),
	.D(Uart0ClkDivider_i_m[6]),
	.Y(un1_serialnumber_1_iv_4_Z[6])
);
defparam \un1_serialnumber_1_iv_4[6] .INIT=16'hFFF8;
// @44:288
  CFG3 \un1_serialnumber_1_iv_3[23]  (
	.A(un1_address_20_0_Z),
	.B(un1_serialnumber_1_iv_0_Z[23]),
	.C(un1_address_20_1_Z),
	.Y(un1_serialnumber_1_iv_3_Z[23])
);
defparam \un1_serialnumber_1_iv_3[23] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv_4[12]  (
	.A(un1_address_12_Z),
	.B(un1_serialnumber_0_iv_1_Z[12]),
	.C(Uart1RxFifoCount[4]),
	.D(Uart3RxFifoCount_m_Z[4]),
	.Y(un1_serialnumber_0_iv_4_Z[12])
);
defparam \un1_serialnumber_0_iv_4[12] .INIT=16'hFFEC;
// @44:288
  CFG3 \un1_serialnumber_0_iv_3[9]  (
	.A(un1_serialnumber_0_iv_0_Z[9]),
	.B(Uart2RxFifoCount[1]),
	.C(un1_address_13_Z),
	.Y(un1_serialnumber_0_iv_3_Z[9])
);
defparam \un1_serialnumber_0_iv_3[9] .INIT=8'hEA;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[13]  (
	.A(un1_address_19_Z),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.C(un1_serialnumber_1_iv_1_Z[13]),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_4_Z[13])
);
defparam \un1_serialnumber_1_iv_4[13] .INIT=16'hFFF8;
// @44:288
  CFG3 \un1_serialnumber_1_iv_2[16]  (
	.A(un1_address_20_0_Z),
	.B(un1_serialnumber_3[16]),
	.C(un1_address_20_1_Z),
	.Y(un1_serialnumber_1_iv_2_Z[16])
);
defparam \un1_serialnumber_1_iv_2[16] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[21]  (
	.A(un1_address_13_Z),
	.B(un1_serialnumber_1_iv_1_Z[11]),
	.C(Uart2RxFifoCount[3]),
	.D(Uart3RxFifoCount_m[3]),
	.Y(un1_serialnumber_1_iv_2_Z[21])
);
defparam \un1_serialnumber_1_iv_2[21] .INIT=16'hFFEC;
// @44:288
  CFG4 \un1_serialnumber_0_iv_3[4]  (
	.A(un1_address_1_Z),
	.B(Uart3RxFifoData[4]),
	.C(Uart2RxFifoData_m[4]),
	.D(un1_serialnumber_0_iv_1_Z[4]),
	.Y(un1_serialnumber_0_iv_3_Z[4])
);
defparam \un1_serialnumber_0_iv_3[4] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[5]  (
	.A(un1_address_1_Z),
	.B(Uart3RxFifoData[5]),
	.C(Uart2RxFifoData_m[5]),
	.D(un1_serialnumber_1_iv_1_Z[5]),
	.Y(un1_serialnumber_1_iv_3_Z[5])
);
defparam \un1_serialnumber_1_iv_3[5] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_3[24]  (
	.A(un1_address_9_Z),
	.B(un1_serialnumber_0_iv_0_Z[24]),
	.C(Uart0RxFifoCount[6]),
	.D(Uart3RxFifoCount_m_Z[6]),
	.Y(un1_serialnumber_0_iv_3_Z[24])
);
defparam \un1_serialnumber_0_iv_3[24] .INIT=16'hFFEC;
// @44:288
  CFG4 \un1_serialnumber_0_iv_4[8]  (
	.A(un1_serialnumber_0_iv_1_Z[8]),
	.B(un1_address_6_Z),
	.C(un1_address_6_2),
	.D(un1_address_15_0_Z),
	.Y(un1_serialnumber_0_iv_4_Z[8])
);
defparam \un1_serialnumber_0_iv_4[8] .INIT=16'hFEEE;
// @44:520
  CFG4 HVDis2_i_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(shot_i),
	.C(WriteReq),
	.D(HVDis2_i_1_sqmuxa_3_Z),
	.Y(HVDis2_i_1_sqmuxa_Z)
);
defparam HVDis2_i_1_sqmuxa.INIT=16'h1000;
// @44:213
  CFG4 Uart0ClkDivider_i_1_sqmuxa (
	.A(Uart0ClkDivider_i_1_sqmuxa_12_Z),
	.B(Uart0ClkDivider_i_1_sqmuxa_3_Z),
	.C(un14_readreq_9),
	.D(WriteReq),
	.Y(Uart0ClkDivider_i_1_sqmuxa_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa.INIT=16'h8000;
// @44:288
  CFG3 \un1_serialnumber_0_iv[29]  (
	.A(un1_address_20_0_Z),
	.B(un1_serialnumber_0_iv_0_Z[29]),
	.C(un1_address_20_1_Z),
	.Y(un1_serialnumber[29])
);
defparam \un1_serialnumber_0_iv[29] .INIT=8'hFE;
// @44:288
  CFG3 \un1_serialnumber_1_iv[31]  (
	.A(un1_address_20_0_Z),
	.B(un1_serialnumber_1_iv_0_Z[31]),
	.C(un1_address_20_1_Z),
	.Y(un1_serialnumber[31])
);
defparam \un1_serialnumber_1_iv[31] .INIT=8'hFE;
// @44:520
  CFG4 Uart0TxFifoData_0_sqmuxa (
	.A(shot_i),
	.B(LastWriteReq_Z),
	.C(un8_readreq_Z),
	.D(WriteReq),
	.Y(Uart0TxFifoData_0_sqmuxa_Z)
);
defparam Uart0TxFifoData_0_sqmuxa.INIT=16'h1000;
// @44:213
  CFG3 WriteUart3_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(un8_readreq_2_0_Z),
	.C(un26_readreq_3_Z),
	.Y(WriteUart3_1_sqmuxa_Z)
);
defparam WriteUart3_1_sqmuxa.INIT=8'h40;
// @44:213
  CFG2 WriteUart0_0_sqmuxa (
	.A(un8_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart0_0_sqmuxa_Z)
);
defparam WriteUart0_0_sqmuxa.INIT=4'h2;
// @44:212
  CFG3 ReadUart3_1_sqmuxa (
	.A(LastReadReq_Z),
	.B(un8_readreq_2_0_Z),
	.C(un26_readreq_3_Z),
	.Y(ReadUart3_1_sqmuxa_Z)
);
defparam ReadUart3_1_sqmuxa.INIT=8'h40;
// @44:212
  CFG2 ReadUart0_1_sqmuxa (
	.A(un8_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart0_1_sqmuxa_Z)
);
defparam ReadUart0_1_sqmuxa.INIT=4'h2;
// @44:288
  CFG3 \un1_serialnumber_1_iv_3[25]  (
	.A(un1_address_20_0_Z),
	.B(Uart3RxFifoCount_m[7]),
	.C(un1_address_20_1_Z),
	.Y(un1_serialnumber_3[25])
);
defparam \un1_serialnumber_1_iv_3[25] .INIT=8'hFE;
// @44:212
  CFG2 ReadUart1_1_sqmuxa (
	.A(un14_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart1_1_sqmuxa_Z)
);
defparam ReadUart1_1_sqmuxa.INIT=4'h2;
// @44:212
  CFG2 ReadUart2_1_sqmuxa (
	.A(un20_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart2_1_sqmuxa_Z)
);
defparam ReadUart2_1_sqmuxa.INIT=4'h2;
// @44:213
  CFG2 WriteUart1_1_sqmuxa (
	.A(un14_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart1_1_sqmuxa_Z)
);
defparam WriteUart1_1_sqmuxa.INIT=4'h2;
// @44:213
  CFG2 WriteUart2_1_sqmuxa (
	.A(un20_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart2_1_sqmuxa_Z)
);
defparam WriteUart2_1_sqmuxa.INIT=4'h2;
// @44:520
  CFG4 Uart1TxFifoData_1_sqmuxa (
	.A(shot_i),
	.B(LastWriteReq_Z),
	.C(un14_readreq_Z),
	.D(WriteReq),
	.Y(Uart1TxFifoData_1_sqmuxa_Z)
);
defparam Uart1TxFifoData_1_sqmuxa.INIT=16'h1000;
// @44:520
  CFG4 Uart2TxFifoData_1_sqmuxa (
	.A(shot_i),
	.B(LastWriteReq_Z),
	.C(un20_readreq_Z),
	.D(WriteReq),
	.Y(Uart2TxFifoData_1_sqmuxa_Z)
);
defparam Uart2TxFifoData_1_sqmuxa.INIT=16'h1000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_10[1]  (
	.A(un1_address_6_Z),
	.B(un1_serialnumber_1_iv_2_Z[1]),
	.C(un1_serialnumber_1_iv_6_Z[1]),
	.D(un1_address_16_Z),
	.Y(un1_serialnumber_1_iv_10_Z[1])
);
defparam \un1_serialnumber_1_iv_10[1] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_5[19]  (
	.A(un1_address_13_Z),
	.B(un1_serialnumber_1_iv_3_Z[19]),
	.C(Uart2RxFifoCount[1]),
	.D(Uart3RxFifoCount_m_Z[1]),
	.Y(un1_serialnumber_1_iv_5_Z[19])
);
defparam \un1_serialnumber_1_iv_5[19] .INIT=16'hFFEC;
// @44:288
  CFG3 \un1_serialnumber_1_iv[5]  (
	.A(un1_serialnumber_1_iv_3_Z[5]),
	.B(un1_serialnumber_1[16]),
	.C(un1_serialnumber_1_iv_2_Z[5]),
	.Y(un1_serialnumber[5])
);
defparam \un1_serialnumber_1_iv[5] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[9]  (
	.A(Uart3RxFifoCount_m_Z[1]),
	.B(Uart1RxFifoCount_m[1]),
	.C(un1_serialnumber_0_iv_3_Z[9]),
	.D(un1_serialnumber_0_iv_1_Z[9]),
	.Y(un1_serialnumber[9])
);
defparam \un1_serialnumber_0_iv[9] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[23]  (
	.A(Uart2RxFifoCount_m[5]),
	.B(un1_serialnumber_1_iv_3_Z[23]),
	.C(Uart3RxFifoCount_m_Z[5]),
	.D(un1_serialnumber_1_iv_1_Z[23]),
	.Y(un1_serialnumber[23])
);
defparam \un1_serialnumber_1_iv[23] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[26]  (
	.A(un1_serialnumber_3[16]),
	.B(un1_serialnumber_1_iv_1_Z[16]),
	.C(un1_serialnumber_1_iv_0_Z[26]),
	.D(un1_serialnumber_2[7]),
	.Y(un1_serialnumber[26])
);
defparam \un1_serialnumber_1_iv[26] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[22]  (
	.A(un1_serialnumber_0_iv_1_Z[22]),
	.B(un1_serialnumber_0_iv_0_Z[22]),
	.C(Uart2RxFifoCount[4]),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber[22])
);
defparam \un1_serialnumber_0_iv[22] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[20]  (
	.A(un1_serialnumber_0_iv_0_Z[20]),
	.B(Uart2RxFifoCount_m[2]),
	.C(un1_serialnumber_1[20]),
	.D(un1_serialnumber_0_iv_1_Z[20]),
	.Y(un1_serialnumber[20])
);
defparam \un1_serialnumber_0_iv[20] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[4]  (
	.A(un1_address_20_0_Z),
	.B(un1_address_20_1_Z),
	.C(un1_serialnumber_0_iv_3_Z[4]),
	.D(un1_serialnumber_0_iv_2_Z[4]),
	.Y(un1_serialnumber_0_iv_Z[4])
);
defparam \un1_serialnumber_0_iv[4] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[17]  (
	.A(un1_serialnumber_0_iv_0_Z[17]),
	.B(un1_serialnumber_0_iv_1_Z[17]),
	.C(un1_serialnumber_0_iv_2_Z[17]),
	.D(Uart2RxFifoCount_m[9]),
	.Y(un1_serialnumber_0_iv_Z[17])
);
defparam \un1_serialnumber_0_iv[17] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[12]  (
	.A(un1_serialnumber_0_iv_0_Z[12]),
	.B(un1_serialnumber_0_iv_4_Z[12]),
	.C(Uart2RxFifoCount[4]),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_0_iv_Z[12])
);
defparam \un1_serialnumber_0_iv[12] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[21]  (
	.A(un1_address_20_1_Z),
	.B(un1_address_20_0_Z),
	.C(un1_serialnumber_1_iv_2_Z[21]),
	.D(un1_serialnumber_1_iv_0_Z[21]),
	.Y(un1_serialnumber_1_iv_Z[21])
);
defparam \un1_serialnumber_1_iv[21] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[13]  (
	.A(un1_serialnumber_1_iv_2_Z[13]),
	.B(Uart2RxFifoCount_m[5]),
	.C(un1_serialnumber_2[7]),
	.D(un1_serialnumber_1_iv_4_Z[13]),
	.Y(un1_serialnumber_1_iv_Z[13])
);
defparam \un1_serialnumber_1_iv[13] .INIT=16'hFFFE;
// @44:288
  CFG3 \un1_serialnumber_1_iv[11]  (
	.A(un1_serialnumber_1_iv_2_Z[21]),
	.B(un1_serialnumber_1_iv_0_Z[11]),
	.C(un1_serialnumber_1[16]),
	.Y(un1_serialnumber_1_iv_Z[11])
);
defparam \un1_serialnumber_1_iv[11] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[10]  (
	.A(un1_serialnumber_1[20]),
	.B(Uart2RxFifoCount_m[2]),
	.C(un1_serialnumber_1_iv_3_Z[10]),
	.D(un1_serialnumber_2[7]),
	.Y(un1_serialnumber_1_iv_Z[10])
);
defparam \un1_serialnumber_1_iv[10] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[8]  (
	.A(Uart3RxFifoCount_m[0]),
	.B(Uart2RxFifoCount_m[0]),
	.C(un1_serialnumber_0_iv_4_Z[8]),
	.D(un1_serialnumber_0_iv_3_Z[8]),
	.Y(un1_serialnumber_0_iv_Z[8])
);
defparam \un1_serialnumber_0_iv[8] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[28]  (
	.A(un1_serialnumber_1_iv_0_Z[28]),
	.B(Uart3ClkDivider_i_m[4]),
	.C(un1_address_20_1_Z),
	.D(un1_address_20_0_Z),
	.Y(un1_serialnumber_1_iv_Z[28])
);
defparam \un1_serialnumber_1_iv[28] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[24]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[6]),
	.C(un1_serialnumber_0_iv_3_Z[24]),
	.D(Uart2RxFifoCount_m[6]),
	.Y(un1_serialnumber_0_iv_Z[24])
);
defparam \un1_serialnumber_0_iv[24] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv[6]  (
	.A(un1_address_20_0_Z),
	.B(un1_address_20_1_Z),
	.C(un1_serialnumber_1_iv_4_Z[6]),
	.D(un1_serialnumber_1_iv_3_Z[6]),
	.Y(un1_serialnumber[6])
);
defparam \un1_serialnumber_1_iv[6] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[16]  (
	.A(un1_serialnumber_1_iv_2_Z[16]),
	.B(un1_serialnumber_1[16]),
	.C(un1_serialnumber_1_iv_1_Z[16]),
	.D(un1_serialnumber_1_iv_0_Z[16]),
	.Y(un1_serialnumber[16])
);
defparam \un1_serialnumber_1_iv[16] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[27]  (
	.A(Uart2RxFifoCount_m[9]),
	.B(un1_serialnumber_1_iv_3_Z[27]),
	.C(un1_serialnumber_1_iv_0_Z[27]),
	.D(un1_serialnumber_0_iv_2_Z[17]),
	.Y(un1_serialnumber[27])
);
defparam \un1_serialnumber_1_iv[27] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[7]  (
	.A(un1_address_20_0_Z),
	.B(un1_address_20_1_Z),
	.C(un1_serialnumber_1_iv_5_Z[7]),
	.D(un1_serialnumber_1_iv_4_Z[7]),
	.Y(un1_serialnumber_1_iv_Z[7])
);
defparam \un1_serialnumber_1_iv[7] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[0]  (
	.A(un1_serialnumber_1_iv_1_Z[0]),
	.B(un1_serialnumber_1_iv_0_Z[0]),
	.C(un1_serialnumber_1_iv_7_Z[0]),
	.D(un1_serialnumber_1_iv_6_Z[0]),
	.Y(un1_serialnumber_1_iv_Z[0])
);
defparam \un1_serialnumber_1_iv[0] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[14]  (
	.A(Uart2RxFifoCount_m[6]),
	.B(un1_serialnumber_0_iv_4_Z[14]),
	.C(un1_serialnumber_0_iv_2_Z[14]),
	.D(un1_serialnumber_0_iv_0_Z[14]),
	.Y(un1_serialnumber_0_iv_Z[14])
);
defparam \un1_serialnumber_0_iv[14] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[25]  (
	.A(un1_serialnumber_1_iv_1_Z[15]),
	.B(un1_serialnumber_3[25]),
	.C(un1_serialnumber_1_iv_0_Z[25]),
	.D(un1_serialnumber_1_iv_1_Z[25]),
	.Y(un1_serialnumber_1_iv_Z[25])
);
defparam \un1_serialnumber_1_iv[25] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[19]  (
	.A(un1_address_20_0_Z),
	.B(un1_address_20_1_Z),
	.C(un1_serialnumber_1_iv_5_Z[19]),
	.D(un1_serialnumber_1_iv_1_Z[19]),
	.Y(un1_serialnumber_1_iv_Z[19])
);
defparam \un1_serialnumber_1_iv[19] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[15]  (
	.A(un1_serialnumber_1_iv_2_Z[15]),
	.B(un1_serialnumber_1[16]),
	.C(Uart2RxFifoCount_m[7]),
	.D(un1_serialnumber_3[25]),
	.Y(un1_serialnumber_1_iv_Z[15])
);
defparam \un1_serialnumber_1_iv[15] .INIT=16'hFFFE;
// @44:288
  CFG4 un43_readreq_1_o2_RNIG6GL1 (
	.A(un1_rst_1_4_0_Z),
	.B(un1_rst_1_5_0_Z),
	.C(ReadReq),
	.D(N_707),
	.Y(un1_rst_1_i)
);
defparam un43_readreq_1_o2_RNIG6GL1.INIT=16'h1000;
// @44:288
  CFG4 \DataOut_RNO[18]  (
	.A(N_700),
	.B(un1_serialnumber_1_iv_1_2_Z[18]),
	.C(un1_serialnumber_1_iv_1_4_Z[18]),
	.D(un1_serialnumber_1_iv_1_0_Z[18]),
	.Y(un1_serialnumber_1_iv_i)
);
defparam \DataOut_RNO[18] .INIT=16'h0001;
// @44:288
  CFG4 \DataOut_RNO[3]  (
	.A(un1_serialnumber_1_iv_1_Z[3]),
	.B(un1_serialnumber_1_iv_8_Z[3]),
	.C(un1_serialnumber_1_iv_2_Z[3]),
	.D(un1_serialnumber_1_iv_7_Z[3]),
	.Y(un1_serialnumber_1_iv_i_Z[3])
);
defparam \DataOut_RNO[3] .INIT=16'h0001;
// @44:288
  CFG4 \DataOut_RNO[2]  (
	.A(un1_serialnumber_1_iv_1_Z[2]),
	.B(un1_serialnumber_1_iv_8_Z[2]),
	.C(un1_serialnumber_1_iv_2_Z[2]),
	.D(un1_serialnumber_1_iv_7_Z[2]),
	.Y(un1_serialnumber_1_iv_i_Z[2])
);
defparam \DataOut_RNO[2] .INIT=16'h0001;
// @44:288
  CFG4 \DataOut_RNO[1]  (
	.A(un1_serialnumber_1_iv_2_0_Z[1]),
	.B(un1_serialnumber_1_iv_10_Z[1]),
	.C(un1_serialnumber_1_iv_3_Z[1]),
	.D(un1_serialnumber_1_iv_9_Z[1]),
	.Y(un1_serialnumber_1_iv_i_Z[1])
);
defparam \DataOut_RNO[1] .INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_14 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  Uart0ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk0 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_2;
wire [6:1] ClkDiv_cry_Y_3;
wire [7:7] ClkDiv_s_FCO_2;
wire [7:7] ClkDiv_s_Y_2;
wire clko_i_2 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S ;
wire un1_terminal_count_cry_0_Y ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S ;
wire clkdiv15_cry_0_Y ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S ;
wire clkdiv15_cry_1_Y ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S ;
wire clkdiv15_cry_2_Y ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S ;
wire clkdiv15_cry_3_Y ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S ;
wire clkdiv15_cry_4_Y ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S ;
wire clkdiv15_cry_5_Y ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S ;
wire clkdiv15_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S ;
wire clkdiv15_cry_7_Y ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_2 ;
wire clko_i3_cry_0_Y_2 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_2 ;
wire clko_i3_cry_1_Y_2 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_2 ;
wire clko_i3_cry_2_Y_2 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_2 ;
wire clko_i3_cry_3_Y_2 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_2 ;
wire clko_i3_cry_4_Y_2 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_2 ;
wire clko_i3_cry_5_Y_2 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_2 ;
wire clko_i3_cry_6_Y_2 ;
wire clko_i3_cry_7_S_2 ;
wire clko_i3_cry_7_Y_2 ;
wire ClkDiv_s_363_FCO ;
wire ClkDiv_s_363_S ;
wire ClkDiv_s_363_Y ;
  CLKINT clko_i_RNI5BT7 (
	.Y(UartClk0),
	.A(clko_i_2)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S),
	.Y(un1_terminal_count_cry_0_Y),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y),
	.B(Uart0ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y),
	.B(Uart0ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y),
	.B(Uart0ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y),
	.B(Uart0ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y),
	.B(Uart0ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S),
	.Y(clkdiv15_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S),
	.Y(clkdiv15_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S),
	.Y(clkdiv15_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S),
	.Y(clkdiv15_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S),
	.Y(clkdiv15_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S),
	.Y(clkdiv15_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S),
	.Y(clkdiv15_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S),
	.Y(clkdiv15_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_2),
	.Y(clko_i3_cry_0_Y_2),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_2),
	.Y(clko_i3_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_2),
	.Y(clko_i3_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_2),
	.Y(clko_i3_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_2),
	.Y(clko_i3_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_2),
	.Y(clko_i3_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_2),
	.Y(clko_i3_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_2),
	.Y(clko_i3_cry_7_Y_2),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_363 (
	.FCO(ClkDiv_s_363_FCO),
	.S(ClkDiv_s_363_S),
	.Y(ClkDiv_s_363_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_363.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_363_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_2[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_2[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  SUM_5_0,
  ClkDiv,
  SUM_4_0,
  UartClk0,
  shot_i_arst_i,
  CO0_5,
  UartTxClk0
)
;
input SUM_5_0 ;
output [2:1] ClkDiv ;
input SUM_4_0 ;
input UartClk0 ;
input shot_i_arst_i ;
output CO0_5 ;
output UartTxClk0 ;
wire SUM_5_0 ;
wire SUM_4_0 ;
wire UartClk0 ;
wire shot_i_arst_i ;
wire CO0_5 ;
wire UartTxClk0 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_3;
wire div_i_2 ;
wire CO0_5_i ;
wire VCC ;
wire N_2642_i ;
wire GND ;
  CLKINT div_i_RNIB3I7 (
	.Y(UartTxClk0),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_5),
	.Y(CO0_5_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(N_2642_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_5_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_5),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG4 \un17_clkdiv_1.SUM_3[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(SUM_3[3])
);
defparam \un17_clkdiv_1.SUM_3[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_1.N_2642_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(N_2642_i)
);
defparam \un17_clkdiv_1.N_2642_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module IBufP3Ports (
  Rx0_c,
  FCCC_C0_0_GL0,
  Rxd0_i
)
;
input Rx0_c ;
input FCCC_C0_0_GL0 ;
output Rxd0_i ;
wire Rx0_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @31:48
  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO1 ;
wire N_61 ;
wire CO2_0 ;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @32:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @32:69
  CFG2 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=4'h8;
// @32:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @32:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @32:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @32:84
  CFG4 \bitpos_RNIQ5VE[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQ5VE[3] .INIT=16'h0020;
// @32:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @32:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @32:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(bitpos_4_sqmuxa_2_Z),
	.D(un21_enable),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0080;
// @32:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @32:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @32:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @32:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @32:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @32:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @32:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @32:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @32:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @32:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @32:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @32:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @32:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @32:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @32:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @32:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @32:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @32:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @32:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @32:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @32:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @32:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @32:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @32:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_i_arst_i,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_i_arst_i ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_i_arst_i ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @40:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @40:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_3 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_3 */

module fifo_8_10_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIR5541_Y;
wire [1:1] counter_r_RNI2NNM1_Y;
wire [2:2] counter_r_RNIA9A92_Y;
wire [3:3] counter_r_RNIJSSR2_Y;
wire [4:4] counter_r_RNITGFE3_Y;
wire [5:5] counter_r_RNI86214_Y;
wire [6:6] counter_r_RNIKSKJ4_Y;
wire [7:7] counter_r_RNI1K765_Y;
wire [8:8] counter_r_RNIFCQO5_Y;
wire [10:10] counter_r_RNO_FCO;
wire [10:10] counter_r_RNO_Y;
wire [9:9] counter_r_RNIU5DB6_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_5;
wire [9:9] raddr_r_s_FCO_5;
wire [9:9] raddr_r_s_Y_5;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_5;
wire [9:9] waddr_r_s_FCO_5;
wire [9:9] waddr_r_s_Y_5;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT;
wire [8:0] ram_ram_0_0_B_DOUT;
wire Uart0RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_14_0_i ;
wire N_5_0_i ;
wire N_6_0_i ;
wire N_7_0_i ;
wire N_8_0_i ;
wire N_9_0_i ;
wire N_10_0_i ;
wire N_11_0_i ;
wire N_12_0_i ;
wire N_13_0_i ;
wire counter_r_cry_cy ;
wire empty_r_RNILLIH_S ;
wire empty_r_RNILLIH_Y ;
wire raddr_r_s_377_FCO ;
wire raddr_r_s_377_S ;
wire raddr_r_s_377_Y ;
wire waddr_r_s_378_FCO ;
wire waddr_r_s_378_S ;
wire waddr_r_s_378_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_15_0 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire i13_mux ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIS58B (
	.A(Uart0RxFifoFull),
	.Y(Uart0RxFifoFull_i)
);
defparam full_r_RNIS58B.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_14_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_6_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_7_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_8_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_9_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_10_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_11_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_12_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_13_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNILLIH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILLIH_S),
	.Y(empty_r_RNILLIH_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILLIH.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNIR5541[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIR5541_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIR5541[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI2NNM1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2NNM1_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2NNM1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIA9A92[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIA9A92_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIA9A92[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIJSSR2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJSSR2_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJSSR2[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNITGFE3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNITGFE3_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNITGFE3[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI86214[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI86214_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI86214[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIKSKJ4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIKSKJ4_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIKSKJ4[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1K765[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1K765_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1K765[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIFCQO5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIFCQO5_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIFCQO5[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIU5DB6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU5DB6_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU5DB6[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_377 (
	.FCO(raddr_r_s_377_FCO),
	.S(raddr_r_s_377_S),
	.Y(raddr_r_s_377_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_377.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_5[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_377_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_5[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_5[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_5[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_5[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_5[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_5[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_5[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_5[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_5[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_378 (
	.FCO(waddr_r_s_378_FCO),
	.S(waddr_r_s_378_S),
	.Y(waddr_r_s_378_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_378.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_5[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_378_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_5[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_5[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_5[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_5[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_5[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_5[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_5[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_5[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_5[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_5[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIV8N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_0_RNIV8N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIU7N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_0_RNIU7N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIT6N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_0_RNIT6N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIS5N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_0_RNIS5N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR4N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_0_RNIR4N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQ3N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_0_RNIQ3N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIP2N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIP2N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO1N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIO1N9.INIT=8'hD8;
// @46:768
  CFG3 full_r_RNI4TBO (
	.A(we_i),
	.B(Uart0RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNI4TBO.INIT=8'hD2;
// @33:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @46:768
  CFG2 full_r_RNIU9GB (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIU9GB.INIT=4'h4;
// @46:768
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @46:768
  CFG4 \counter_r_RNIKQV3[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIKQV3[1] .INIT=16'h0001;
// @46:768
  CFG4 \counter_r_RNIQ004[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIQ004[3] .INIT=16'h0001;
// @46:768
  CFG2 \counter_r_RNIF4GC[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_15_0)
);
defparam \counter_r_RNIF4GC[0] .INIT=4'h8;
// @33:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_14_0_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_5_0_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_6_0_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_7_0_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_8_0_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_9_0_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_10_0_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_11_0_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_12_0_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_13_0_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @46:768
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[5]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @46:768
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @46:768
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_1.INIT=16'h0080;
// @46:768
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(i13_mux)
);
defparam full_r_RNO_0.INIT=16'h2000;
// @46:768
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_15_0),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @46:768
  CFG4 full_r_RNO (
	.A(counter_r_Z[7]),
	.B(N_15_0),
	.C(i13_mux),
	.D(m34_8),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hD850;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_0 */

module gated_fifo_8_10_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_data_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [9:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_data_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_data_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0RxFifoFull(Uart0RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_0 */

module UartRxFifoExtClk_10_3 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset_i_arst_i
)
;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
wire ReadUart0 ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @42:147
  IBufP2Ports_3 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_3 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_i_arst_i,
  Tx0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_i_arst_i ;
output Tx0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire Tx0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO_1 ;
wire TxD_2_7_2_wmux_3_S_1 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_1 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_1 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_1 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_1 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @34:59
  SLE TxD (
	.Q(Tx0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_1),
	.S(TxD_2_7_2_wmux_3_S_1),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_1),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_1),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_1),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_1),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @34:97
  CFG4 txd20_RNIAKG21 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIAKG21.INIT=16'hC400;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @34:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @34:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @34:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @34:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_Z),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @34:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @34:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @34:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_5 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_5 */

module fifo_8_10_1_0 (
  Uart0TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart0TxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0TxFifoFull
)
;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart0TxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0TxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI1SMB_Y;
wire [1:1] counter_r_RNIIIOI_Y;
wire [2:2] counter_r_RNI4AQP_Y;
wire [3:3] counter_r_RNIN2S01_Y;
wire [4:4] counter_r_RNIBST71_Y;
wire [5:5] counter_r_RNI0NVE1_Y;
wire [6:6] counter_r_RNIMI1M1_Y;
wire [7:7] counter_r_RNIDF3T1_Y;
wire [8:8] counter_r_RNI5D542_Y;
wire [10:10] counter_r_RNO_FCO_0;
wire [10:10] counter_r_RNO_Y_0;
wire [9:9] counter_r_RNIUB7B2_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_4;
wire [9:9] raddr_r_s_FCO_4;
wire [9:9] raddr_r_s_Y_4;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_4;
wire [9:9] waddr_r_s_FCO_4;
wire [9:9] waddr_r_s_Y_4;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_0;
wire [8:0] ram_ram_0_0_B_DOUT_0;
wire Uart0TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_22_i_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIH6L4_S ;
wire empty_r_RNIH6L4_Y ;
wire raddr_r_s_375_FCO ;
wire raddr_r_s_375_S ;
wire raddr_r_s_375_Y ;
wire waddr_r_s_376_FCO ;
wire waddr_r_s_376_S ;
wire waddr_r_s_376_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_3904 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIA60E (
	.A(Uart0TxFifoFull),
	.Y(Uart0TxFifoFull_i)
);
defparam full_r_RNIA60E.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNIH6L4 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIH6L4_S),
	.Y(empty_r_RNIH6L4_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIH6L4.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNI1SMB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI1SMB_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI1SMB[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIIIOI[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIIOI_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIIOI[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI4AQP[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI4AQP_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI4AQP[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIN2S01[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIN2S01_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIN2S01[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIBST71[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIBST71_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIBST71[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI0NVE1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0NVE1_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0NVE1[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIMI1M1[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIMI1M1_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIMI1M1[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIDF3T1[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIDF3T1_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIDF3T1[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI5D542[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI5D542_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI5D542[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_0[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_0[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUB7B2[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUB7B2_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUB7B2[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_375 (
	.FCO(raddr_r_s_375_FCO),
	.S(raddr_r_s_375_S),
	.Y(raddr_r_s_375_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_375.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_4[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_375_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_4[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_4[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_4[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_4[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_4[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_4[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_4[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_4[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_4[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_376 (
	.FCO(waddr_r_s_376_FCO),
	.S(waddr_r_s_376_S),
	.Y(waddr_r_s_376_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_376.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_4[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_376_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_4[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_4[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_4[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_4[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_4[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_4[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_4[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_4[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_4[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_4[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_0[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_0[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI9M2L[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNI9M2L[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8L2L[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNI8L2L[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7K2L[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNI7K2L[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6J2L[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI6J2L[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5I2L[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI5I2L[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI4H2L[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI4H2L[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI3G2L[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI3G2L[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI2F2L[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI2F2L[0] .INIT=8'hD8;
// @33:68
  CFG3 full_r_RNIBJ7R (
	.A(we_i),
	.B(Uart0TxFifoFull),
	.C(empty_r_RNIH6L4_Y),
	.Y(N_22_i_i)
);
defparam full_r_RNIBJ7R.INIT=8'h2D;
// @33:59
  CFG2 do_read_i_0_o2_i (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam do_read_i_0_o2_i.INIT=4'h4;
// @33:60
  CFG2 do_write (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(empty_r_RNIH6L4_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_7),
	.D(un16_counter_r_0_a2_6),
	.Y(N_3904)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_8),
	.B(empty_r_RNIH6L4_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_7),
	.B(un16_counter_r_0_a2_0_5),
	.C(N_3904),
	.D(un16_counter_r_0_a2_0_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_0 */

module gated_fifo_8_10_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart0,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart0 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart0 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_0 fifo_i (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0TxFifoFull(Uart0TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_0 */

module UartTxFifoExtClk_10_3 (
  Uart0TxFifoData,
  WriteUart0,
  Uart0TxFifoFull,
  Tx0_c,
  UartTxClk0,
  Uart0TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
input [7:0] Uart0TxFifoData ;
input WriteUart0 ;
output Uart0TxFifoFull ;
output Tx0_c ;
input UartTxClk0 ;
output Uart0TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire WriteUart0 ;
wire Uart0TxFifoFull ;
wire Tx0_c ;
wire UartTxClk0 ;
wire Uart0TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire N_20_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i_0_0 ;
wire ReadStrobe_Z ;
wire N_3900_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_0_1_0 ;
wire TxInProgress ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_20_i),
	.EN(un1_NextState_1_sqmuxa_i_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_3900_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:218
  CFG3 un1_readstrobe12_i_0 (
	.A(CurrentState_Z[0]),
	.B(FifoReadAck),
	.C(CurrentState_Z[1]),
	.Y(un1_readstrobe12_i_0_0)
);
defparam un1_readstrobe12_i_0.INIT=8'hE5;
// @43:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_0),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @43:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_0)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @43:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @43:218
  CFG2 un1_readstrobe12_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_20_i)
);
defparam un1_readstrobe12_i_x2.INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_3900_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @43:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Tx0_c(Tx0_c)
);
// @43:182
  IBufP2Ports_5 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart0(WriteUart0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_3 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  Uart1ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk1
)
;
input [7:0] Uart1ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk1 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk1 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_1;
wire [6:1] ClkDiv_cry_Y_2;
wire [7:7] ClkDiv_s_FCO_1;
wire [7:7] ClkDiv_s_Y_1;
wire clko_i_0 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_0 ;
wire un1_terminal_count_cry_0_Y_0 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_0 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_0 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_0 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_0 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_0 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_0 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_1 ;
wire clkdiv15_cry_0_Y_1 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_1 ;
wire clkdiv15_cry_1_Y_1 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_1 ;
wire clkdiv15_cry_2_Y_1 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_1 ;
wire clkdiv15_cry_3_Y_1 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_1 ;
wire clkdiv15_cry_4_Y_1 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_1 ;
wire clkdiv15_cry_5_Y_1 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_1 ;
wire clkdiv15_cry_6_Y_1 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_1 ;
wire clkdiv15_cry_7_Y_1 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_1 ;
wire clko_i3_cry_0_Y_1 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_1 ;
wire clko_i3_cry_1_Y_1 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_1 ;
wire clko_i3_cry_2_Y_1 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_1 ;
wire clko_i3_cry_3_Y_1 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_1 ;
wire clko_i3_cry_4_Y_1 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_1 ;
wire clko_i3_cry_5_Y_1 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_1 ;
wire clko_i3_cry_6_Y_1 ;
wire clko_i3_cry_7_S_1 ;
wire clko_i3_cry_7_Y_1 ;
wire ClkDiv_s_362_FCO ;
wire ClkDiv_s_362_S ;
wire ClkDiv_s_362_Y ;
  CLKINT clko_i_RNI6TMC (
	.Y(UartClk1),
	.A(clko_i_0)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_0),
	.Y(un1_terminal_count_cry_0_Y_0),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_0),
	.B(Uart1ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_0),
	.B(Uart1ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_0),
	.B(Uart1ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_0),
	.B(Uart1ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_0),
	.B(Uart1ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_0),
	.B(Uart1ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_1),
	.Y(clkdiv15_cry_0_Y_1),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_1),
	.Y(clkdiv15_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_1),
	.Y(clkdiv15_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_1),
	.Y(clkdiv15_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_1),
	.Y(clkdiv15_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_1),
	.Y(clkdiv15_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_1),
	.Y(clkdiv15_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_1),
	.Y(clkdiv15_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_1),
	.Y(clko_i3_cry_0_Y_1),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_1),
	.Y(clko_i3_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_1),
	.Y(clko_i3_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_1),
	.Y(clko_i3_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_1),
	.Y(clko_i3_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_1),
	.Y(clko_i3_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_1),
	.Y(clko_i3_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_1),
	.Y(clko_i3_cry_7_Y_1),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_362 (
	.FCO(ClkDiv_s_362_FCO),
	.S(ClkDiv_s_362_S),
	.Y(ClkDiv_s_362_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_362.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_362_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_1[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_1[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  SUM_4_0,
  ClkDiv,
  SUM_3_0,
  UartClk1,
  shot_i_arst_i,
  CO0_4,
  UartTxClk1
)
;
input SUM_4_0 ;
output [2:1] ClkDiv ;
input SUM_3_0 ;
input UartClk1 ;
input shot_i_arst_i ;
output CO0_4 ;
output UartTxClk1 ;
wire SUM_4_0 ;
wire SUM_3_0 ;
wire UartClk1 ;
wire shot_i_arst_i ;
wire CO0_4 ;
wire UartTxClk1 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_2;
wire div_i_0 ;
wire CO0_4_i ;
wire VCC ;
wire N_2637_i ;
wire GND ;
  CLKINT div_i_RNICMT5 (
	.Y(UartTxClk1),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_4),
	.Y(CO0_4_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(N_2637_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_4),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG4 \un17_clkdiv_1.SUM_2[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(SUM_2[3])
);
defparam \un17_clkdiv_1.SUM_2[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_1.N_2637_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(N_2637_i)
);
defparam \un17_clkdiv_1.N_2637_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module IBufP3Ports_0 (
  Rx1_c,
  FCCC_C0_0_GL0,
  Rxd1_i
)
;
input Rx1_c ;
input FCCC_C0_0_GL0 ;
output Rxd1_i ;
wire Rx1_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire VCC ;
wire Temp2_0 ;
wire GND ;
wire Temp1_0 ;
// @31:48
  SLE O (
	.Q(Rxd1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_0 */

module IBufP2Ports_0_1 (
  Rxd_i,
  Rxd1_i,
  UartClk1
)
;
output Rxd_i ;
input Rxd1_i ;
input UartClk1 ;
wire Rxd_i ;
wire Rxd1_i ;
wire UartClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module UartRxRaw_1 (
  RxData,
  Rxd_i,
  UartClk1,
  Uart1FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_0;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:3] samplecnt_RNO_0_Z;
wire [2:1] samplecnt_RNO_0;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO1 ;
wire N_61 ;
wire CO2_0 ;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_0[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @32:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @32:69
  CFG2 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=4'h8;
// @32:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @32:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @32:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @32:84
  CFG4 \bitpos_RNIULPM1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIULPM1[3] .INIT=16'h0020;
// @32:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @32:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @32:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(bitpos_4_sqmuxa_2_Z),
	.D(un21_enable),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0080;
// @32:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @32:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @32:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @32:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @32:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @32:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @32:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @32:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @32:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @32:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_0[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @32:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @32:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @32:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @32:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @32:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @32:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @32:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_0[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @32:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @32:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @32:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @32:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @32:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @32:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_0_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @32:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_1 */

module UartRxExtClk_1 (
  RxData,
  RxComplete,
  Uart1FifoReset_i_arst_i,
  UartClk1,
  Rxd1_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart1FifoReset_i_arst_i ;
input UartClk1 ;
input Rxd1_i ;
wire RxComplete ;
wire Uart1FifoReset_i_arst_i ;
wire UartClk1 ;
wire Rxd1_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @40:79
  IBufP2Ports_0_1 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1)
);
// @40:88
  UartRxRaw_1 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_1 */

module IBufP2Ports_6 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_6 */

module fifo_8_10_1_1 (
  RxData,
  Uart1RxFifoCount,
  Uart1RxFifoData,
  we_i,
  re_i,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input we_i ;
input re_i ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI0FS51_Y;
wire [1:1] counter_r_RNIA3MQ1_Y;
wire [2:2] counter_r_RNILOFF2_Y;
wire [3:3] counter_r_RNI1F943_Y;
wire [4:4] counter_r_RNIE63P3_Y;
wire [5:5] counter_r_RNISUSD4_Y;
wire [6:6] counter_r_RNIBOM25_Y;
wire [7:7] counter_r_RNIRIGN5_Y;
wire [8:8] counter_r_RNICEAC6_Y;
wire [10:10] counter_r_RNO_FCO_1;
wire [10:10] counter_r_RNO_Y_1;
wire [9:9] counter_r_RNIUA417_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_3;
wire [9:9] raddr_r_s_FCO_3;
wire [9:9] raddr_r_s_Y_3;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_3;
wire [9:9] waddr_r_s_FCO_3;
wire [9:9] waddr_r_s_Y_3;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_1;
wire [8:0] ram_ram_0_0_B_DOUT_1;
wire Uart1RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_3919_i ;
wire N_3910_i ;
wire N_3911_i ;
wire N_3912_i ;
wire N_3913_i ;
wire N_3914_i ;
wire N_3915_i ;
wire N_3916_i ;
wire N_3917_i ;
wire N_3918_i ;
wire counter_r_cry_cy ;
wire empty_r_RNINR2H_S ;
wire empty_r_RNINR2H_Y ;
wire raddr_r_s_373_FCO ;
wire raddr_r_s_373_S ;
wire raddr_r_s_373_Y ;
wire waddr_r_s_374_FCO ;
wire waddr_r_s_374_S ;
wire waddr_r_s_374_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_3920 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire N_3922 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNITS5E (
	.A(Uart1RxFifoFull),
	.Y(Uart1RxFifoFull_i)
);
defparam full_r_RNITS5E.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart1RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart1RxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart1RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3919_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart1RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3910_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart1RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3911_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart1RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3912_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart1RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3913_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart1RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3914_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart1RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3915_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart1RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3916_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart1RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3917_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart1RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3918_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNINR2H (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNINR2H_S),
	.Y(empty_r_RNINR2H_Y),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNINR2H.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNI0FS51[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI0FS51_Y[0]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI0FS51[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIA3MQ1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIA3MQ1_Y[1]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIA3MQ1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNILOFF2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNILOFF2_Y[2]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNILOFF2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1F943[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI1F943_Y[3]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI1F943[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIE63P3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIE63P3_Y[4]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIE63P3[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNISUSD4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNISUSD4_Y[5]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNISUSD4[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIBOM25[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIBOM25_Y[6]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIBOM25[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIRIGN5[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIRIGN5_Y[7]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIRIGN5[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNICEAC6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNICEAC6_Y[8]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNICEAC6[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_1[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_1[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUA417[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUA417_Y[9]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUA417[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_373 (
	.FCO(raddr_r_s_373_FCO),
	.S(raddr_r_s_373_S),
	.Y(raddr_r_s_373_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_373.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_3[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_373_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_3[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_3[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_3[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_3[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_3[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_3[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_3[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_3[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_3[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_374 (
	.FCO(waddr_r_s_374_FCO),
	.S(waddr_r_s_374_S),
	.Y(waddr_r_s_374_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_374.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_3[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_374_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_3[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_3[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_3[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_3[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_3[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_3[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_3[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_3[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_3[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_3[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_1[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_1[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI28R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart1RxFifoData[7])
);
defparam ram_ram_0_0_RNI28R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI17R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart1RxFifoData[6])
);
defparam ram_ram_0_0_RNI17R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI06R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart1RxFifoData[5])
);
defparam ram_ram_0_0_RNI06R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIV4R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart1RxFifoData[4])
);
defparam ram_ram_0_0_RNIV4R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIU3R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart1RxFifoData[3])
);
defparam ram_ram_0_0_RNIU3R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIT2R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart1RxFifoData[2])
);
defparam ram_ram_0_0_RNIT2R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIS1R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart1RxFifoData[1])
);
defparam ram_ram_0_0_RNIS1R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR0R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart1RxFifoData[0])
);
defparam ram_ram_0_0_RNIR0R61.INIT=8'hD8;
// @46:768
  CFG3 full_r_RNI7QPA1 (
	.A(we_i),
	.B(Uart1RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNI7QPA1.INIT=8'hD2;
// @33:59
  CFG2 do_read (
	.A(Uart1RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @46:768
  CFG2 full_r_RNI0F9T (
	.A(Uart1RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNI0F9T.INIT=4'h4;
// @46:768
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @46:768
  CFG4 \counter_r_RNIOERE[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIOERE[1] .INIT=16'h0001;
// @46:768
  CFG4 \counter_r_RNIUKRE[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIUKRE[3] .INIT=16'h0001;
// @46:768
  CFG2 \counter_r_RNII6011[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_3920)
);
defparam \counter_r_RNII6011[0] .INIT=4'h8;
// @33:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_3919_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_3910_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_3911_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_3912_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_3913_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_3914_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_3915_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_3916_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_3917_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_3918_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @46:768
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[5]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @46:768
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @46:768
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @46:768
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_3922)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @46:768
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_3920),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @46:768
  CFG4 full_r_RNO (
	.A(N_3920),
	.B(counter_r_Z[7]),
	.C(m34_8),
	.D(N_3922),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_1 */

module gated_fifo_8_10_1_1 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  RxData,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_data_i,
  ReadUart1,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] Uart1RxFifoData ;
output [9:0] Uart1RxFifoCount ;
input [7:0] RxData ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_data_i ;
input ReadUart1 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_data_i ;
wire ReadUart1 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart1),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_1 fifo_i (
	.RxData(RxData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1RxFifoFull(Uart1RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_1 */

module UartRxFifoExtClk_10_2 (
  Uart1RxFifoCount,
  Uart1RxFifoData,
  ReadUart1,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd1_i,
  UartClk1,
  Uart1FifoReset_i_arst_i
)
;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input ReadUart1 ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
output Uart1RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd1_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
wire ReadUart1 ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_1 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.UartClk1(UartClk1),
	.Rxd1_i(Rxd1_i)
);
// @42:147
  IBufP2Ports_6 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_1 UartFifo (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.ReadUart1(ReadUart1),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_2 */

module IBufP2Ports_14_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_3 */

module UartTx_1 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Uart1FifoReset_i_arst_i,
  Tx1_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
input Uart1FifoReset_i_arst_i ;
output Tx1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire TxD_2_7_2_wmux_3_FCO_0 ;
wire TxD_2_7_2_wmux_3_S_0 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_0 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_0 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_0 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_0 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @34:59
  SLE TxD (
	.Q(Tx1_c),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_0),
	.S(TxD_2_7_2_wmux_3_S_0),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_0),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_0),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_0),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_0),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @34:97
  CFG4 txd20_RNIE4H8 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIE4H8.INIT=16'hC400;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @34:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @34:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @34:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @34:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_0),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @34:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @34:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @34:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_7 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7 */

module fifo_8_10_1_2 (
  Uart1TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart1TxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1TxFifoFull
)
;
input [7:0] Uart1TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart1TxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart1TxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI6F551_Y;
wire [1:1] counter_r_RNIQENV1_Y;
wire [2:2] counter_r_RNIFF9Q2_Y;
wire [3:3] counter_r_RNI5HRK3_Y;
wire [4:4] counter_r_RNISJDF4_Y;
wire [5:5] counter_r_RNIKNV95_Y;
wire [6:6] counter_r_RNIDSH46_Y;
wire [7:7] counter_r_RNI724V6_Y;
wire [8:8] counter_r_RNI29MP7_Y;
wire [10:10] counter_r_RNO_FCO_2;
wire [10:10] counter_r_RNO_Y_2;
wire [9:9] counter_r_RNIUG8K8_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_2;
wire [9:9] raddr_r_s_FCO_2;
wire [9:9] raddr_r_s_Y_2;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_2;
wire [9:9] waddr_r_s_FCO_2;
wire [9:9] waddr_r_s_Y_2;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_2;
wire [8:0] ram_ram_0_0_B_DOUT_2;
wire Uart1TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_3981_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIJGJA_S ;
wire empty_r_RNIJGJA_Y ;
wire raddr_r_s_371_FCO ;
wire raddr_r_s_371_S ;
wire raddr_r_s_371_Y ;
wire waddr_r_s_372_FCO ;
wire waddr_r_s_372_S ;
wire waddr_r_s_372_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_3972 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIBVC3 (
	.A(Uart1TxFifoFull),
	.Y(Uart1TxFifoFull_i)
);
defparam full_r_RNIBVC3.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_3981_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart1TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart1TxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNIJGJA (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIJGJA_S),
	.Y(empty_r_RNIJGJA_Y),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIJGJA.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNI6F551[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI6F551_Y[0]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI6F551[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIQENV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQENV1_Y[1]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQENV1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIFF9Q2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIFF9Q2_Y[2]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIFF9Q2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI5HRK3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI5HRK3_Y[3]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI5HRK3[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNISJDF4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNISJDF4_Y[4]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNISJDF4[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIKNV95[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIKNV95_Y[5]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIKNV95[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIDSH46[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIDSH46_Y[6]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIDSH46[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI724V6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI724V6_Y[7]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI724V6[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI29MP7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI29MP7_Y[8]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI29MP7[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_2[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_2[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUG8K8[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUG8K8_Y[9]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUG8K8[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_371 (
	.FCO(raddr_r_s_371_FCO),
	.S(raddr_r_s_371_S),
	.Y(raddr_r_s_371_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_371.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_2[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_371_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_2[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_2[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_2[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_2[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_2[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_2[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_2[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_2[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_2[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_372 (
	.FCO(waddr_r_s_372_FCO),
	.S(waddr_r_s_372_S),
	.Y(waddr_r_s_372_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_372.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_2[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_372_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_2[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_2[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_2[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_2[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_2[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_2[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_2[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_2[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_2[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_2[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_2[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_2[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNICR79[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNICR79[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBQ79[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNIBQ79[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIAP79[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNIAP79[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9O79[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI9O79[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8N79[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI8N79[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7M79[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI7M79[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6L79[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI6L79[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5K79[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI5K79[0] .INIT=8'hD8;
// @33:68
  CFG3 full_r_RNIF6BQ (
	.A(we_i),
	.B(Uart1TxFifoFull),
	.C(empty_r_RNIJGJA_Y),
	.Y(N_3981_i)
);
defparam full_r_RNIF6BQ.INIT=8'h2D;
// @33:59
  CFG2 do_read_i_0_o2_i (
	.A(Uart1TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam do_read_i_0_o2_i.INIT=4'h4;
// @33:60
  CFG2 do_write (
	.A(Uart1TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(empty_r_RNIJGJA_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_7),
	.D(un16_counter_r_0_a2_6),
	.Y(N_3972)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_8),
	.B(empty_r_RNIJGJA_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_7),
	.B(un16_counter_r_0_a2_0_5),
	.C(N_3972),
	.D(un16_counter_r_0_a2_0_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_2 */

module gated_fifo_8_10_1_2 (
  OutgoingTxByte,
  Uart1TxFifoData,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart1TxFifoData ;
output Uart1TxFifoFull ;
output Uart1TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_2 fifo_i (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1TxFifoFull(Uart1TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_2 */

module UartTxFifoExtClk_10_2 (
  Uart1TxFifoData,
  WriteUart1,
  Uart1TxFifoFull,
  Tx1_c,
  UartTxClk1,
  Uart1TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
input [7:0] Uart1TxFifoData ;
input WriteUart1 ;
output Uart1TxFifoFull ;
output Tx1_c ;
input UartTxClk1 ;
output Uart1TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire WriteUart1 ;
wire Uart1TxFifoFull ;
wire Tx1_c ;
wire UartTxClk1 ;
wire Uart1TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe12_i_x2_Z ;
wire un1_NextState_1_sqmuxa_i_0_0 ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i_0_Z ;
wire ReadStrobe_Z ;
wire N_3966_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe12_i_x2_Z),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_3966_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:218
  CFG3 un1_readstrobe12_i_0 (
	.A(CurrentState_Z[0]),
	.B(FifoReadAck),
	.C(CurrentState_Z[1]),
	.Y(un1_readstrobe12_i_0_Z)
);
defparam un1_readstrobe12_i_0.INIT=8'hE5;
// @43:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_0)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @43:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart1TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @43:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @43:218
  CFG2 un1_readstrobe12_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe12_i_x2_Z)
);
defparam un1_readstrobe12_i_x2.INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_3966_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:162
  IBufP2Ports_14_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @43:170
  UartTx_1 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Tx1_c(Tx1_c)
);
// @43:182
  IBufP2Ports_7 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_2 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart1(WriteUart1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_2 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  Uart2ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk2
)
;
input [7:0] Uart2ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk2 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk2 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_0;
wire [6:1] ClkDiv_cry_Y_1;
wire [7:7] ClkDiv_s_FCO_0;
wire [7:7] ClkDiv_s_Y_0;
wire clko_i_1 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_1 ;
wire un1_terminal_count_cry_0_Y_1 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_1 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_1 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_1 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_1 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_1 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_1 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_0 ;
wire clkdiv15_cry_0_Y_0 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_0 ;
wire clkdiv15_cry_1_Y_0 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_0 ;
wire clkdiv15_cry_2_Y_0 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_0 ;
wire clkdiv15_cry_3_Y_0 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_0 ;
wire clkdiv15_cry_4_Y_0 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_0 ;
wire clkdiv15_cry_5_Y_0 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_0 ;
wire clkdiv15_cry_6_Y_0 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_0 ;
wire clkdiv15_cry_7_Y_0 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_0 ;
wire clko_i3_cry_0_Y_0 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_0 ;
wire clko_i3_cry_1_Y_0 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_0 ;
wire clko_i3_cry_2_Y_0 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_0 ;
wire clko_i3_cry_3_Y_0 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_0 ;
wire clko_i3_cry_4_Y_0 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_0 ;
wire clko_i3_cry_5_Y_0 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_0 ;
wire clko_i3_cry_6_Y_0 ;
wire clko_i3_cry_7_S_0 ;
wire clko_i3_cry_7_Y_0 ;
wire ClkDiv_s_361_FCO ;
wire ClkDiv_s_361_S ;
wire ClkDiv_s_361_Y ;
  CLKINT clko_i_RNI7FG1 (
	.Y(UartClk2),
	.A(clko_i_1)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_1),
	.Y(un1_terminal_count_cry_0_Y_1),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_1),
	.B(Uart2ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_1),
	.B(Uart2ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_1),
	.B(Uart2ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_1),
	.B(Uart2ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_1),
	.B(Uart2ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_1),
	.B(Uart2ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_0),
	.Y(clkdiv15_cry_0_Y_0),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_0),
	.Y(clkdiv15_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_0),
	.Y(clkdiv15_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_0),
	.Y(clkdiv15_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_0),
	.Y(clkdiv15_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_0),
	.Y(clkdiv15_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_0),
	.Y(clkdiv15_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_0),
	.Y(clkdiv15_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_0),
	.Y(clko_i3_cry_0_Y_0),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_0),
	.Y(clko_i3_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_0),
	.Y(clko_i3_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_0),
	.Y(clko_i3_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_0),
	.Y(clko_i3_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_0),
	.Y(clko_i3_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_0),
	.Y(clko_i3_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_0),
	.Y(clko_i3_cry_7_Y_0),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_361 (
	.FCO(ClkDiv_s_361_FCO),
	.S(ClkDiv_s_361_S),
	.Y(ClkDiv_s_361_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_361.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_361_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_0[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_0[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  SUM_3_0,
  ClkDiv,
  SUM_2_0,
  UartClk2,
  shot_i_arst_i,
  CO0_3,
  UartTxClk2
)
;
input SUM_3_0 ;
output [2:1] ClkDiv ;
input SUM_2_0 ;
input UartClk2 ;
input shot_i_arst_i ;
output CO0_3 ;
output UartTxClk2 ;
wire SUM_3_0 ;
wire SUM_2_0 ;
wire UartClk2 ;
wire shot_i_arst_i ;
wire CO0_3 ;
wire UartTxClk2 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_1;
wire div_i_1 ;
wire CO0_3_i ;
wire VCC ;
wire N_2632_i ;
wire GND ;
  CLKINT div_i_RNID994 (
	.Y(UartTxClk2),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_3),
	.Y(CO0_3_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(N_2632_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG4 \un17_clkdiv_1.SUM_1[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(SUM_1[3])
);
defparam \un17_clkdiv_1.SUM_1[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_1.N_2632_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(N_2632_i)
);
defparam \un17_clkdiv_1.N_2632_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module IBufP3Ports_1 (
  Rxd2_i,
  Rx2_c,
  FCCC_C0_0_GL0
)
;
output Rxd2_i ;
input Rx2_c ;
input FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire Rx2_c ;
wire FCCC_C0_0_GL0 ;
wire Temp2_1 ;
wire VCC ;
wire Temp1_1 ;
wire GND ;
// @31:48
  SLE Temp2 (
	.Q(Temp2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE O (
	.Q(Rxd2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_1 */

module IBufP2Ports_0_2 (
  Rxd_i,
  Rxd2_i,
  UartClk2
)
;
output Rxd_i ;
input Rxd2_i ;
input UartClk2 ;
wire Rxd_i ;
wire Rxd2_i ;
wire UartClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartRxRaw_2 (
  RxData,
  Rxd_i,
  UartClk2,
  Uart2FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_1;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_1;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_2_Z ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_60 ;
wire N_61 ;
wire CO2_0 ;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @32:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(samplecnt_Z[3]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0007;
// @32:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @32:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @32:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @32:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @32:84
  CFG4 \bitpos_RNI26KU[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI26KU[3] .INIT=16'h0020;
// @32:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h37FF;
// @32:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @32:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @32:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @32:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h0D00;
// @32:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @32:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @32:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @32:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @32:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @32:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_1[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @32:114
  CFG3 \samplecnt_RNO[2]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_1[2])
);
defparam \samplecnt_RNO[2] .INIT=8'h14;
// @32:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @32:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @32:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @32:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @32:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @32:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @32:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_1[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @32:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @32:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @32:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @32:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_1[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @32:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @32:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @32:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_2 */

module UartRxExtClk_2 (
  RxData,
  RxComplete,
  Uart2FifoReset_i_arst_i,
  UartClk2,
  Rxd2_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart2FifoReset_i_arst_i ;
input UartClk2 ;
input Rxd2_i ;
wire RxComplete ;
wire Uart2FifoReset_i_arst_i ;
wire UartClk2 ;
wire Rxd2_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @40:79
  IBufP2Ports_0_2 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2)
);
// @40:88
  UartRxRaw_2 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_2 */

module IBufP2Ports_8 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8 */

module fifo_8_10_1_3 (
  RxData,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  we_i,
  re_i,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input we_i ;
input re_i ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI5OJ71_Y;
wire [1:1] counter_r_RNIIFKU1_Y;
wire [2:2] counter_r_RNI08LL2_Y;
wire [3:3] counter_r_RNIF1MC3_Y;
wire [4:4] counter_r_RNIVRM34_Y;
wire [5:5] counter_r_RNIGNNQ4_Y;
wire [6:6] counter_r_RNI2KOH5_Y;
wire [7:7] counter_r_RNILHP86_Y;
wire [8:8] counter_r_RNI9GQV6_Y;
wire [10:10] counter_r_RNO_FCO_3;
wire [10:10] counter_r_RNO_Y_3;
wire [9:9] counter_r_RNIUFRM7_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_1;
wire [9:9] raddr_r_s_FCO_1;
wire [9:9] raddr_r_s_Y_1;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_1;
wire [9:9] waddr_r_s_FCO_1;
wire [9:9] waddr_r_s_Y_1;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_3;
wire [8:0] ram_ram_0_0_B_DOUT_3;
wire Uart2RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIP1JG_S ;
wire empty_r_RNIP1JG_Y ;
wire raddr_r_s_369_FCO ;
wire raddr_r_s_369_S ;
wire raddr_r_s_369_Y ;
wire waddr_r_s_370_FCO ;
wire waddr_r_s_370_S ;
wire waddr_r_s_370_Y ;
wire do_write_Z ;
wire un19_counter_r_1 ;
wire un9_counter_r_3_0 ;
wire un5_counter_r_3 ;
wire un9_counter_r_1 ;
wire un5_counter_r_2 ;
wire un5_counter_r_1 ;
wire un14_counter_r_7 ;
wire un14_counter_r_6 ;
wire un9_counter_r_2_0 ;
wire un5_counter_r_5_0 ;
wire un5_counter_r_4_0 ;
wire un14_counter_r_8 ;
wire un14_counter_r ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIUJ31 (
	.A(Uart2RxFifoFull),
	.Y(Uart2RxFifoFull_i)
);
defparam full_r_RNIUJ31.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart2RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart2RxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart2RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[0]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart2RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart2RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[8]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart2RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[7]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart2RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[6]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart2RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[5]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart2RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[4]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart2RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[3]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart2RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[2]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart2RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[1]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNIP1JG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIP1JG_S),
	.Y(empty_r_RNIP1JG_Y),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIP1JG.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNI5OJ71[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI5OJ71_Y[0]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI5OJ71[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIIFKU1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIFKU1_Y[1]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIFKU1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI08LL2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI08LL2_Y[2]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI08LL2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIF1MC3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIF1MC3_Y[3]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIF1MC3[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIVRM34[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIVRM34_Y[4]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIVRM34[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIGNNQ4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIGNNQ4_Y[5]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIGNNQ4[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI2KOH5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI2KOH5_Y[6]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI2KOH5[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNILHP86[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNILHP86_Y[7]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNILHP86[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI9GQV6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI9GQV6_Y[8]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI9GQV6[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_3[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_3[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUFRM7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUFRM7_Y[9]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUFRM7[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_369 (
	.FCO(raddr_r_s_369_FCO),
	.S(raddr_r_s_369_S),
	.Y(raddr_r_s_369_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_369.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_1[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_369_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_1[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_1[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_1[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_1[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_1[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_1[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_1[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_1[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_1[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_370 (
	.FCO(waddr_r_s_370_FCO),
	.S(waddr_r_s_370_S),
	.Y(waddr_r_s_370_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_370.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_1[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_370_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_1[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_1[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_1[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_1[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_1[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_1[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_1[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_1[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_1[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_1[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_3[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_3[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI57VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart2RxFifoData[7])
);
defparam ram_ram_0_0_RNI57VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI46VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart2RxFifoData[6])
);
defparam ram_ram_0_0_RNI46VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI35VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart2RxFifoData[5])
);
defparam ram_ram_0_0_RNI35VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI24VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart2RxFifoData[4])
);
defparam ram_ram_0_0_RNI24VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI13VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart2RxFifoData[3])
);
defparam ram_ram_0_0_RNI13VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI02VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart2RxFifoData[2])
);
defparam ram_ram_0_0_RNI02VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIV0VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart2RxFifoData[1])
);
defparam ram_ram_0_0_RNIV0VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUVUJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart2RxFifoData[0])
);
defparam ram_ram_0_0_RNIUVUJ.INIT=8'hD8;
// @33:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[10]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0100;
// @33:82
  CFG4 \update.un9_counter_r_1  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[10]),
	.C(un9_counter_r_3_0),
	.D(un5_counter_r_3),
	.Y(un9_counter_r_1)
);
defparam \update.un9_counter_r_1 .INIT=16'h1000;
// @33:61
  CFG3 do_count (
	.A(we_i),
	.B(Uart2RxFifoFull),
	.C(do_read_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @33:82
  CFG2 \update.un5_counter_r_3  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[8]),
	.Y(un5_counter_r_3)
);
defparam \update.un5_counter_r_3 .INIT=4'h1;
// @33:82
  CFG2 \update.un5_counter_r_2  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[10]),
	.Y(un5_counter_r_2)
);
defparam \update.un5_counter_r_2 .INIT=4'h1;
// @33:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @33:60
  CFG2 do_write (
	.A(Uart2RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:59
  CFG2 do_read (
	.A(Uart2RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @33:82
  CFG4 \update.un5_counter_r_1  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un5_counter_r_1)
);
defparam \update.un5_counter_r_1 .INIT=16'h0001;
// @33:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[3]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un14_counter_r_6  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_6)
);
defparam \update.un14_counter_r_6 .INIT=16'h8000;
// @33:89
  CFG3 \update.un19_counter_r_3_0  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(counter_r_Z[0]),
	.Y(un9_counter_r_3_0)
);
defparam \update.un19_counter_r_3_0 .INIT=8'h01;
// @33:89
  CFG4 \update.un19_counter_r_2_0  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un9_counter_r_2_0)
);
defparam \update.un19_counter_r_2_0 .INIT=16'h0001;
// @33:82
  CFG4 \update.un5_counter_r_5_0  (
	.A(un5_counter_r_3),
	.B(un5_counter_r_2),
	.C(do_read_Z),
	.D(do_write_Z),
	.Y(un5_counter_r_5_0)
);
defparam \update.un5_counter_r_5_0 .INIT=16'h0080;
// @33:82
  CFG4 \update.un5_counter_r_4_0  (
	.A(counter_r_Z[0]),
	.B(un5_counter_r_1),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un5_counter_r_4_0)
);
defparam \update.un5_counter_r_4_0 .INIT=16'h0008;
// @33:89
  CFG4 \update.un14_counter_r_8  (
	.A(counter_r_Z[0]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un14_counter_r_8)
);
defparam \update.un14_counter_r_8 .INIT=16'h0200;
// @33:89
  CFG4 \update.un14_counter_r  (
	.A(do_write_Z),
	.B(un14_counter_r_8),
	.C(un14_counter_r_7),
	.D(un14_counter_r_6),
	.Y(un14_counter_r)
);
defparam \update.un14_counter_r .INIT=16'h8000;
// @33:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r_1),
	.B(un5_counter_r_5_0),
	.C(un9_counter_r_2_0),
	.D(un5_counter_r_4_0),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hECA0;
// @33:89
  CFG4 \update.un16_counter_r  (
	.A(un9_counter_r_3_0),
	.B(un19_counter_r_1),
	.C(un14_counter_r),
	.D(un9_counter_r_2_0),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_3 */

module gated_fifo_8_10_1_3 (
  Uart2RxFifoData,
  Uart2RxFifoCount,
  RxData,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_data_i,
  ReadUart2,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] Uart2RxFifoData ;
output [9:0] Uart2RxFifoCount ;
input [7:0] RxData ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_data_i ;
input ReadUart2 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_data_i ;
wire ReadUart2 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart2),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_3 fifo_i (
	.RxData(RxData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2RxFifoFull(Uart2RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_3 */

module UartRxFifoExtClk_10_1 (
  Uart2RxFifoCount,
  Uart2RxFifoData,
  ReadUart2,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd2_i,
  UartClk2,
  Uart2FifoReset_i_arst_i
)
;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input ReadUart2 ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
output Uart2RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd2_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
wire ReadUart2 ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_2 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.UartClk2(UartClk2),
	.Rxd2_i(Rxd2_i)
);
// @42:147
  IBufP2Ports_8 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_3 UartFifo (
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.ReadUart2(ReadUart2),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_1 */

module IBufP2Ports_14_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_7 */

module UartTx_2 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Uart2FifoReset_i_arst_i,
  Tx2_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
input Uart2FifoReset_i_arst_i ;
output Tx2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @34:59
  SLE TxD (
	.Q(Tx2_c),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @34:97
  CFG4 txd20_RNIIKHU (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIIKHU.INIT=16'hC400;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @34:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @34:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @34:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @34:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_1),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @34:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @34:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @34:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_9 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  CFG4 O_RNIFA531 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNIFA531.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_9 */

module fifo_8_10_1_4 (
  Uart2TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty
)
;
input [7:0] Uart2TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:0] raddr_r_Z;
wire [9:9] raddr_r_s_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIB2KE1_Y;
wire [1:1] counter_r_RNI2BMC2_Y;
wire [2:2] counter_r_RNIQKOA3_Y;
wire [3:3] counter_r_RNIJVQ84_Y;
wire [4:4] counter_r_RNIDBT65_Y;
wire [5:5] counter_r_RNI8OV46_Y;
wire [6:6] counter_r_RNI46237_Y;
wire [7:7] counter_r_RNI1L418_Y;
wire [8:8] counter_r_RNIV47V8_Y;
wire [10:10] counter_r_RNO_FCO_4;
wire [10:10] counter_r_RNO_Y_4;
wire [9:9] counter_r_RNIUL9T9_Y;
wire [8:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y;
wire [8:1] raddr_r_cry_Y_0;
wire [9:9] raddr_r_s_FCO_0;
wire [9:9] raddr_r_s_Y_0;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_0;
wire [9:9] waddr_r_s_FCO_0;
wire [9:9] waddr_r_s_Y_0;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_4;
wire [8:0] ram_ram_0_0_B_DOUT_4;
wire Uart2TxFifoEmpty_i ;
wire Uart2TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNILQHG_S ;
wire empty_r_RNILQHG_Y ;
wire raddr_r_s_367_FCO ;
wire raddr_r_s_367_S ;
wire raddr_r_s_367_Y ;
wire waddr_r_s_368_FCO ;
wire waddr_r_s_368_S ;
wire waddr_r_s_368_Y ;
wire do_write_Z ;
wire un9_counter_r_0 ;
wire un14_counter_r_7 ;
wire un14_counter_r_6 ;
wire un19_counter_r_1 ;
wire un5_counter_r_1 ;
wire un9_counter_r_3_0 ;
wire un5_counter_r_3_0 ;
wire un14_counter_r_8 ;
wire un5_counter_r ;
wire un14_counter_r ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 empty_r_RNI83U5 (
	.A(Uart2TxFifoEmpty),
	.Y(Uart2TxFifoEmpty_i)
);
defparam empty_r_RNI83U5.INIT=2'h1;
  CFG1 full_r_RNICOP8 (
	.A(Uart2TxFifoFull),
	.Y(Uart2TxFifoFull_i)
);
defparam full_r_RNICOP8.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart2TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart2TxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNILQHG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILQHG_S),
	.Y(empty_r_RNILQHG_Y),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILQHG.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNIB2KE1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIB2KE1_Y[0]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIB2KE1[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI2BMC2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2BMC2_Y[1]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2BMC2[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIQKOA3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIQKOA3_Y[2]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIQKOA3[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIJVQ84[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJVQ84_Y[3]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJVQ84[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIDBT65[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIDBT65_Y[4]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIDBT65[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI8OV46[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI8OV46_Y[5]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI8OV46[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI46237[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI46237_Y[6]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI46237[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1L418[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1L418_Y[7]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1L418[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIV47V8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIV47V8_Y[8]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIV47V8[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_4[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_4[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUL9T9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUL9T9_Y[9]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUL9T9[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_367 (
	.FCO(raddr_r_s_367_FCO),
	.S(raddr_r_s_367_S),
	.Y(raddr_r_s_367_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_367.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_367_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_0[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_368 (
	.FCO(waddr_r_s_368_FCO),
	.S(waddr_r_s_368_S),
	.Y(waddr_r_s_368_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_368.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_368_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_0[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_4[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_4[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIF0DD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIF0DD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIEVCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIEVCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIDUCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNIDUCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNICTCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNICTCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIBSCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNIBSCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIARCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNIARCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI9QCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNI9QCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8PCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNI8PCD.INIT=8'hD8;
// @33:61
  CFG3 do_count (
	.A(we_i),
	.B(Uart2TxFifoFull),
	.C(do_read_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @33:59
  CFG2 do_read (
	.A(Uart2TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @33:60
  CFG2 do_write (
	.A(Uart2TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:82
  CFG4 \update.un5_counter_r_1_2  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un9_counter_r_0)
);
defparam \update.un5_counter_r_1_2 .INIT=16'h0001;
// @33:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h4000;
// @33:89
  CFG4 \update.un14_counter_r_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un14_counter_r_6)
);
defparam \update.un14_counter_r_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0002;
// @33:82
  CFG4 \update.un5_counter_r_1  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un5_counter_r_1)
);
defparam \update.un5_counter_r_1 .INIT=16'h0001;
// @33:89
  CFG3 \update.un19_counter_r_3_0  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(counter_r_Z[0]),
	.Y(un9_counter_r_3_0)
);
defparam \update.un19_counter_r_3_0 .INIT=8'h01;
// @33:82
  CFG4 \update.un5_counter_r_3_0  (
	.A(counter_r_Z[0]),
	.B(un5_counter_r_1),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un5_counter_r_3_0)
);
defparam \update.un5_counter_r_3_0 .INIT=16'h0008;
// @33:89
  CFG4 \update.un14_counter_r_8  (
	.A(counter_r_Z[0]),
	.B(un14_counter_r_6),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_8)
);
defparam \update.un14_counter_r_8 .INIT=16'h8000;
// @33:82
  CFG4 \update.un5_counter_r  (
	.A(do_write_Z),
	.B(un9_counter_r_0),
	.C(do_read_Z),
	.D(un5_counter_r_3_0),
	.Y(un5_counter_r)
);
defparam \update.un5_counter_r .INIT=16'h4000;
// @33:89
  CFG4 \update.un14_counter_r  (
	.A(un14_counter_r_8),
	.B(do_read_Z),
	.C(un14_counter_r_7),
	.D(do_write_Z),
	.Y(un14_counter_r)
);
defparam \update.un14_counter_r .INIT=16'h2000;
// @33:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r_3_0),
	.B(un9_counter_r_0),
	.C(un5_counter_r_1),
	.D(un5_counter_r),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hFF80;
// @33:89
  CFG4 \update.un16_counter_r  (
	.A(un9_counter_r_3_0),
	.B(un19_counter_r_1),
	.C(un14_counter_r),
	.D(un5_counter_r_1),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_4 */

module gated_fifo_8_10_1_4 (
  OutgoingTxByte,
  Uart2TxFifoData,
  CurrentState,
  Uart2TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart2TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart2,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart2TxFifoData ;
input [1:0] CurrentState ;
output Uart2TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart2TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart2 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart2TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart2 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  CFG4 r_ack_RNINFLM (
	.A(CurrentState[0]),
	.B(Uart2TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNINFLM.INIT=16'h551B;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart2),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_4 fifo_i (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_4 */

module UartTxFifoExtClk_10_1 (
  Uart2TxFifoData,
  WriteUart2,
  Uart2TxFifoEmpty,
  Uart2TxFifoFull,
  Tx2_c,
  UartTxClk2,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
input [7:0] Uart2TxFifoData ;
input WriteUart2 ;
output Uart2TxFifoEmpty ;
output Uart2TxFifoFull ;
output Tx2_c ;
input UartTxClk2 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire WriteUart2 ;
wire Uart2TxFifoEmpty ;
wire Uart2TxFifoFull ;
wire Tx2_c ;
wire UartTxClk2 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @43:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @43:162
  IBufP2Ports_14_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @43:170
  UartTx_2 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Tx2_c(Tx2_c)
);
// @43:182
  IBufP2Ports_9 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_4 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart2(WriteUart2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_1 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  Uart3ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [6:1] ClkDiv_cry_Y_0;
wire [7:7] ClkDiv_s_FCO;
wire [7:7] ClkDiv_s_Y;
wire clko_i_Z ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_2 ;
wire un1_terminal_count_cry_0_Y_2 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_2 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_2 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_2 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_2 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_2 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_2 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_2 ;
wire clkdiv15_cry_0_Y_2 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_2 ;
wire clkdiv15_cry_1_Y_2 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_2 ;
wire clkdiv15_cry_2_Y_2 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_2 ;
wire clkdiv15_cry_3_Y_2 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_2 ;
wire clkdiv15_cry_4_Y_2 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_2 ;
wire clkdiv15_cry_5_Y_2 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_2 ;
wire clkdiv15_cry_6_Y_2 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_2 ;
wire clkdiv15_cry_7_Y_2 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S ;
wire clko_i3_cry_0_Y ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S ;
wire clko_i3_cry_1_Y ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S ;
wire clko_i3_cry_2_Y ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S ;
wire clko_i3_cry_3_Y ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S ;
wire clko_i3_cry_4_Y ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S ;
wire clko_i3_cry_5_Y ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S ;
wire clko_i3_cry_6_Y ;
wire clko_i3_cry_7_S ;
wire clko_i3_cry_7_Y ;
wire ClkDiv_s_360_FCO ;
wire ClkDiv_s_360_S ;
wire ClkDiv_s_360_Y ;
  CLKINT clko_i_RNI81A6 (
	.Y(UartClk3),
	.A(clko_i_Z)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_2),
	.Y(un1_terminal_count_cry_0_Y_2),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_2),
	.B(Uart3ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_2),
	.B(Uart3ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_2),
	.B(Uart3ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_2),
	.B(Uart3ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_2),
	.B(Uart3ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_2),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_2),
	.Y(clkdiv15_cry_0_Y_2),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_2),
	.Y(clkdiv15_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_2),
	.Y(clkdiv15_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_2),
	.Y(clkdiv15_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_2),
	.Y(clkdiv15_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_2),
	.Y(clkdiv15_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_2),
	.Y(clkdiv15_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_2),
	.Y(clkdiv15_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S),
	.Y(clko_i3_cry_0_Y),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S),
	.Y(clko_i3_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S),
	.Y(clko_i3_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S),
	.Y(clko_i3_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S),
	.Y(clko_i3_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S),
	.Y(clko_i3_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S),
	.Y(clko_i3_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S),
	.Y(clko_i3_cry_7_Y),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_360 (
	.FCO(ClkDiv_s_360_FCO),
	.S(ClkDiv_s_360_S),
	.Y(ClkDiv_s_360_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_360.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_360_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  SUM_2_0,
  ClkDiv_2,
  SUM_3,
  ClkDiv_1,
  SUM_4,
  ClkDiv_0,
  SUM_5_0,
  CO0_3,
  CO0_4,
  CO0_5,
  UartClk3,
  shot_i_arst_i,
  UartTxClk3
)
;
output SUM_2_0 ;
input [2:1] ClkDiv_2 ;
output [2:1] SUM_3 ;
input [2:1] ClkDiv_1 ;
output [2:1] SUM_4 ;
input [2:1] ClkDiv_0 ;
output SUM_5_0 ;
input CO0_3 ;
input CO0_4 ;
input CO0_5 ;
input UartClk3 ;
input shot_i_arst_i ;
output UartTxClk3 ;
wire SUM_2_0 ;
wire SUM_5_0 ;
wire CO0_3 ;
wire CO0_4 ;
wire CO0_5 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire UartTxClk3 ;
wire [3:1] ClkDiv_Z;
wire [3:3] SUM_0;
wire [2:2] SUM_1_0;
wire [1:1] SUM_2;
wire div_i_Z ;
wire CO0_2 ;
wire CO0_2_i ;
wire VCC ;
wire N_2651_i ;
wire GND ;
  CLKINT div_i_RNIESK2 (
	.Y(UartTxClk3),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(N_2651_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_1_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG2 \un17_clkdiv_1.SUM_5[1]  (
	.A(CO0_5),
	.B(ClkDiv_0[1]),
	.Y(SUM_5_0)
);
defparam \un17_clkdiv_1.SUM_5[1] .INIT=4'h6;
// @36:67
  CFG2 \un17_clkdiv_1.SUM_4[1]  (
	.A(CO0_4),
	.B(ClkDiv_1[1]),
	.Y(SUM_4[1])
);
defparam \un17_clkdiv_1.SUM_4[1] .INIT=4'h6;
// @36:67
  CFG2 \un17_clkdiv_1.SUM_3[1]  (
	.A(CO0_3),
	.B(ClkDiv_2[1]),
	.Y(SUM_3[1])
);
defparam \un17_clkdiv_1.SUM_3[1] .INIT=4'h6;
// @36:67
  CFG2 \un17_clkdiv_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_Z[1]),
	.Y(SUM_2[1])
);
defparam \un17_clkdiv_1.SUM_2[1] .INIT=4'h6;
// @36:67
  CFG3 \un17_clkdiv_1.SUM_4[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_5),
	.Y(SUM_4[2])
);
defparam \un17_clkdiv_1.SUM_4[2] .INIT=8'h6A;
// @36:67
  CFG3 \un17_clkdiv_1.SUM_3[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_4),
	.Y(SUM_3[2])
);
defparam \un17_clkdiv_1.SUM_3[2] .INIT=8'h6A;
// @36:67
  CFG3 \un17_clkdiv_1.SUM_2[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_3),
	.Y(SUM_2_0)
);
defparam \un17_clkdiv_1.SUM_2[2] .INIT=8'h6A;
// @36:67
  CFG3 \un17_clkdiv_1.SUM_1[2]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(CO0_2),
	.Y(SUM_1_0[2])
);
defparam \un17_clkdiv_1.SUM_1[2] .INIT=8'h6A;
// @36:67
  CFG4 \un17_clkdiv_1.SUM_0[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(CO0_2),
	.Y(SUM_0[3])
);
defparam \un17_clkdiv_1.SUM_0[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_1.N_2651_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(CO0_2),
	.Y(N_2651_i)
);
defparam \un17_clkdiv_1.N_2651_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module UartRxRaw_3 (
  RxData,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [7:0] RRegce_Z;
wire [3:1] samplecnt_Z;
wire [3:0] bitpos_Z;
wire [3:3] bitpos_10;
wire [1:1] bitpos_10_Z;
wire [0:0] bitpos_10_i_0_Z;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire N_4003_i ;
wire un1_enable_i ;
wire GND ;
wire N_3990_i ;
wire N_45_i_i ;
wire N_44_i_i ;
wire N_3984_i ;
wire N_52_i_i ;
wire N_3985_i ;
wire un21_enable ;
wire N_3998 ;
wire N_3997 ;
wire N_4007 ;
wire N_3992 ;
wire bitpos_10_sm0 ;
wire RReg_1_sqmuxa_i_Z ;
wire N_3994 ;
wire N_3989_i ;
wire N_4000 ;
  CFG1 \samplecnt_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=2'h1;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4003_i),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(N_3990_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(N_3990_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(N_3990_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(N_3990_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(N_3990_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(N_3990_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(N_3990_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(N_3990_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_45_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_44_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_3984_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_52_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_3985_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:69
  CFG4 \RxProc.un21_enable_0_a2  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[3]),
	.D(bitpos_Z[0]),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable_0_a2 .INIT=16'h0041;
// @32:101
  CFG2 _decfrac0_i_o2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.Y(N_3998)
);
defparam _decfrac0_i_o2_0.INIT=4'hE;
// @32:85
  CFG4 DataO_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[3]),
	.B(CO0),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[1]),
	.Y(N_3997)
);
defparam DataO_1_sqmuxa_i_o2.INIT=16'hFEFA;
// @32:69
  CFG3 RReg_1_sqmuxa_i_a2 (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.Y(N_4007)
);
defparam RReg_1_sqmuxa_i_a2.INIT=8'h01;
// @32:69
  CFG3 RReg_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_3992)
);
defparam RReg_1_sqmuxa_i_o2.INIT=8'h7F;
// @32:68
  CFG4 \bitpos_10_i_0[0]  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_3998),
	.Y(bitpos_10_i_0_Z[0])
);
defparam \bitpos_10_i_0[0] .INIT=16'hF0F1;
// @32:68
  CFG4 bitpos_10s2_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_3998),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10s2_0.INIT=16'h0F1F;
// @32:61
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_44_i_i)
);
defparam \samplecnt_RNO[2] .INIT=8'h6A;
// @32:61
  CFG2 \samplecnt_RNO[1]  (
	.A(CO0),
	.B(samplecnt_Z[1]),
	.Y(N_3984_i)
);
defparam \samplecnt_RNO[1] .INIT=4'h6;
// @32:69
  CFG4 RReg_1_sqmuxa_i (
	.A(N_4007),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(N_3992),
	.Y(RReg_1_sqmuxa_i_Z)
);
defparam RReg_1_sqmuxa_i.INIT=16'hFFFE;
// @32:68
  CFG3 \bitpos_10_i_o2_0[0]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_Z[0]),
	.C(N_3992),
	.Y(N_3994)
);
defparam \bitpos_10_i_o2_0[0] .INIT=8'hF7;
// @32:61
  CFG4 RxAv_RNO_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_3989_i),
	.D(N_3998),
	.Y(un1_enable_i)
);
defparam RxAv_RNO_0.INIT=16'h0F0E;
// @32:61
  CFG3 RxAv_RNO (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[1]),
	.C(N_3998),
	.Y(N_4003_i)
);
defparam RxAv_RNO.INIT=8'h08;
// @32:61
  CFG2 \samplecnt_RNO[3]  (
	.A(N_3992),
	.B(samplecnt_Z[3]),
	.Y(N_45_i_i)
);
defparam \samplecnt_RNO[3] .INIT=4'h9;
// @32:61
  CFG4 \RRegce[4]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[4])
);
defparam \RRegce[4] .INIT=16'h0200;
// @32:61
  CFG4 \RRegce[5]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[5])
);
defparam \RRegce[5] .INIT=16'h0800;
// @32:61
  CFG3 \RRegce[6]  (
	.A(bitpos_Z[1]),
	.B(N_3998),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[6])
);
defparam \RRegce[6] .INIT=8'h01;
// @32:61
  CFG4 \RRegce[7]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[7])
);
defparam \RRegce[7] .INIT=16'h0004;
// @32:61
  CFG4 \RRegce[1]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[1])
);
defparam \RRegce[1] .INIT=16'h0400;
// @32:61
  CFG4 \RRegce[2]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[2])
);
defparam \RRegce[2] .INIT=16'h0002;
// @32:61
  CFG4 \RRegce[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[3])
);
defparam \RRegce[3] .INIT=16'h0008;
// @32:61
  CFG3 \RRegce[0]  (
	.A(bitpos_Z[1]),
	.B(N_3998),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[0])
);
defparam \RRegce[0] .INIT=8'h02;
// @32:61
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_3998),
	.D(N_3997),
	.Y(N_3990_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951.INIT=16'h0800;
// @32:68
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_3998),
	.D(N_3997),
	.Y(N_3989_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951_0.INIT=16'h0008;
// @32:68
  CFG3 \bitpos_10_iv_0_o2[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(N_3994),
	.Y(N_4000)
);
defparam \bitpos_10_iv_0_o2[3] .INIT=8'hF7;
// @32:61
  CFG4 \bitpos_RNO[0]  (
	.A(bitpos_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_10_i_0_Z[0]),
	.D(N_3992),
	.Y(N_3985_i)
);
defparam \bitpos_RNO[0] .INIT=16'h0A06;
// @32:68
  CFG4 \bitpos_10[1]  (
	.A(bitpos_10_sm0),
	.B(N_3994),
	.C(bitpos_Z[1]),
	.D(N_3997),
	.Y(bitpos_10_Z[1])
);
defparam \bitpos_10[1] .INIT=16'h82D7;
// @32:61
  CFG4 \un1_bitpos_1_1.N_52_i_i  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(un21_enable),
	.D(N_3994),
	.Y(N_52_i_i)
);
defparam \un1_bitpos_1_1.N_52_i_i .INIT=16'hAAA6;
// @32:68
  CFG4 \bitpos_10_iv_0[3]  (
	.A(bitpos_Z[3]),
	.B(un21_enable),
	.C(N_3989_i),
	.D(N_4000),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv_0[3] .INIT=16'hF2F1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_3 */

module UartRxExtClk_3 (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  UartClk3
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input UartClk3 ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire UartClk3 ;
wire GND ;
wire VCC ;
// @40:88
  UartRxRaw_3 Uart (
	.RxData(RxData[7:0]),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_3 */

module IBufP2Ports_10 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_10 */

module fifo_8_10_1_5 (
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  Uart3FifoReset,
  Uart2FifoReset,
  Uart1FifoReset,
  Uart0FifoReset,
  shot_i,
  we_i,
  re_i,
  Uart3RxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i,
  Uart2FifoReset_i_arst_i,
  Uart1FifoReset_i_arst_i,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i_data_i,
  Uart1FifoReset_i_data_i,
  Uart2FifoReset_i_data_i,
  Uart3RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input Uart3FifoReset ;
input Uart2FifoReset ;
input Uart1FifoReset ;
input Uart0FifoReset ;
input shot_i ;
input we_i ;
input re_i ;
output Uart3RxFifoEmpty ;
input FCCC_C0_0_GL0 ;
output Uart3FifoReset_i_arst_i ;
output Uart2FifoReset_i_arst_i ;
output Uart1FifoReset_i_arst_i ;
output Uart0FifoReset_i_arst_i ;
output Uart0FifoReset_i_data_i ;
output Uart1FifoReset_i_data_i ;
output Uart2FifoReset_i_data_i ;
output Uart3RxFifoFull ;
wire Uart3FifoReset ;
wire Uart2FifoReset ;
wire Uart1FifoReset ;
wire Uart0FifoReset ;
wire shot_i ;
wire we_i ;
wire re_i ;
wire Uart3RxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIK0S61_Y;
wire [1:1] counter_r_RNIASTV1_Y;
wire [2:2] counter_r_RNI1PVO2_Y;
wire [3:3] counter_r_RNIPM1I3_Y;
wire [4:4] counter_r_RNIIL3B4_Y;
wire [5:5] counter_r_RNICL545_Y;
wire [6:6] counter_r_RNI7M7T5_Y;
wire [7:7] counter_r_RNI3O9M6_Y;
wire [8:8] counter_r_RNI0RBF7_Y;
wire [10:10] counter_r_RNO_FCO_5;
wire [10:10] counter_r_RNO_Y_5;
wire [9:9] counter_r_RNIUUD88_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y;
wire [9:9] raddr_r_s_FCO;
wire [9:9] raddr_r_s_Y;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y;
wire [9:9] waddr_r_s_FCO;
wire [9:9] waddr_r_s_Y;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_5;
wire [8:0] ram_ram_0_0_B_DOUT_5;
wire Uart3FifoReset_i_arst ;
wire Uart3FifoReset_i_Z ;
wire Uart0FifoReset_i_arst ;
wire Uart0FifoReset_i_Z ;
wire Uart1FifoReset_i_arst ;
wire Uart1FifoReset_i_Z ;
wire Uart2FifoReset_i_arst ;
wire Uart2FifoReset_i_Z ;
wire Uart3RxFifoFull_i ;
wire Uart3FifoReset_i_data_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire N_8_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIV5QD_S ;
wire empty_r_RNIV5QD_Y ;
wire raddr_r_s_365_FCO ;
wire raddr_r_s_365_S ;
wire raddr_r_s_365_Y ;
wire waddr_r_s_366_FCO ;
wire waddr_r_s_366_S ;
wire waddr_r_s_366_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_4016 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CLKINT Uart3FifoReset_i_RNIRK16 (
	.Y(Uart3FifoReset_i_arst),
	.A(Uart3FifoReset_i_Z)
);
  CLKINT Uart0FifoReset_i_RNIOJR1 (
	.Y(Uart0FifoReset_i_arst),
	.A(Uart0FifoReset_i_Z)
);
  CLKINT Uart1FifoReset_i_RNIPUI8 (
	.Y(Uart1FifoReset_i_arst),
	.A(Uart1FifoReset_i_Z)
);
  CLKINT Uart2FifoReset_i_RNIQ9AF (
	.Y(Uart2FifoReset_i_arst),
	.A(Uart2FifoReset_i_Z)
);
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI12S3 (
	.A(Uart3RxFifoFull),
	.Y(Uart3RxFifoFull_i)
);
defparam full_r_RNI12S3.INIT=2'h1;
  CFG1 Uart3FifoReset_i_RNIRK16_0 (
	.A(Uart3FifoReset_i_Z),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_i_RNIRK16_0.INIT=2'h1;
  CFG1 Uart2FifoReset_i_RNIQ9AF_0 (
	.A(Uart2FifoReset_i_Z),
	.Y(Uart2FifoReset_i_data_i)
);
defparam Uart2FifoReset_i_RNIQ9AF_0.INIT=2'h1;
  CFG1 Uart1FifoReset_i_RNIPUI8_0 (
	.A(Uart1FifoReset_i_Z),
	.Y(Uart1FifoReset_i_data_i)
);
defparam Uart1FifoReset_i_RNIPUI8_0.INIT=2'h1;
  CFG1 Uart0FifoReset_i_RNIOJR1_0 (
	.A(Uart0FifoReset_i_Z),
	.Y(Uart0FifoReset_i_data_i)
);
defparam Uart0FifoReset_i_RNIOJR1_0.INIT=2'h1;
  CFG1 Uart0FifoReset_i_RNIOJR1_1 (
	.A(Uart0FifoReset_i_arst),
	.Y(Uart0FifoReset_i_arst_i)
);
defparam Uart0FifoReset_i_RNIOJR1_1.INIT=2'h1;
  CFG1 Uart1FifoReset_i_RNIPUI8_1 (
	.A(Uart1FifoReset_i_arst),
	.Y(Uart1FifoReset_i_arst_i)
);
defparam Uart1FifoReset_i_RNIPUI8_1.INIT=2'h1;
  CFG1 Uart2FifoReset_i_RNIQ9AF_1 (
	.A(Uart2FifoReset_i_arst),
	.Y(Uart2FifoReset_i_arst_i)
);
defparam Uart2FifoReset_i_RNIQ9AF_1.INIT=2'h1;
  CFG1 Uart3FifoReset_i_RNIRK16_1 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_i_RNIRK16_1.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[0]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[8]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[7]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[6]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[5]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[4]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[3]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[2]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[1]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNIV5QD (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIV5QD_S),
	.Y(empty_r_RNIV5QD_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIV5QD.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNIK0S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIK0S61_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIK0S61[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIASTV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIASTV1_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIASTV1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1PVO2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI1PVO2_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI1PVO2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIPM1I3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIPM1I3_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIPM1I3[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIIL3B4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIIL3B4_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIIL3B4[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNICL545[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICL545_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICL545[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI7M7T5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI7M7T5_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI7M7T5[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI3O9M6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3O9M6_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3O9M6[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI0RBF7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI0RBF7_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI0RBF7[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_5[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_5[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUUD88[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUUD88_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUUD88[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_365 (
	.FCO(raddr_r_s_365_FCO),
	.S(raddr_r_s_365_S),
	.Y(raddr_r_s_365_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_365.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_365_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_366 (
	.FCO(waddr_r_s_366_FCO),
	.S(waddr_r_s_366_S),
	.Y(waddr_r_s_366_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_366.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_366_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_5[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_5[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIEVIQ[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart3RxFifoData[7])
);
defparam \ram_ram_0_0_OLDA_RNIEVIQ[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIDUIQ[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart3RxFifoData[6])
);
defparam \ram_ram_0_0_OLDA_RNIDUIQ[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNICTIQ[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart3RxFifoData[5])
);
defparam \ram_ram_0_0_OLDA_RNICTIQ[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBSIQ[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart3RxFifoData[4])
);
defparam \ram_ram_0_0_OLDA_RNIBSIQ[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIARIQ[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart3RxFifoData[3])
);
defparam \ram_ram_0_0_OLDA_RNIARIQ[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9QIQ[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart3RxFifoData[2])
);
defparam \ram_ram_0_0_OLDA_RNI9QIQ[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8PIQ[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNI8PIQ[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7OIQ[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNI7OIQ[0] .INIT=8'hD8;
// @33:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart3RxFifoFull),
	.C(do_read_Z),
	.Y(N_8_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @33:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @33:60
  CFG2 do_write (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @46:977
  CFG2 Uart0FifoReset_i (
	.A(shot_i),
	.B(Uart0FifoReset),
	.Y(Uart0FifoReset_i_Z)
);
defparam Uart0FifoReset_i.INIT=4'hE;
// @46:1048
  CFG2 Uart1FifoReset_i (
	.A(shot_i),
	.B(Uart1FifoReset),
	.Y(Uart1FifoReset_i_Z)
);
defparam Uart1FifoReset_i.INIT=4'hE;
// @46:1127
  CFG2 Uart2FifoReset_i (
	.A(shot_i),
	.B(Uart2FifoReset),
	.Y(Uart2FifoReset_i_Z)
);
defparam Uart2FifoReset_i.INIT=4'hE;
// @46:1206
  CFG2 Uart3FifoReset_i (
	.A(shot_i),
	.B(Uart3FifoReset),
	.Y(Uart3FifoReset_i_Z)
);
defparam Uart3FifoReset_i.INIT=4'hE;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_5)
);
defparam \update.un16_counter_r_0_a2_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[5]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h0200;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_0_8),
	.C(un16_counter_r_0_a2_0_7),
	.D(un16_counter_r_0_a2_0_6),
	.Y(N_4016)
);
defparam \update.un16_counter_r_0_a2_0 .INIT=16'h8000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(do_write_Z),
	.B(counter_r_Z[0]),
	.C(do_read_Z),
	.D(un7_counter_r_0_a2_8),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h7300;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_7),
	.B(un16_counter_r_0_a2_5),
	.C(N_4016),
	.D(un16_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_5 */

module gated_fifo_8_10_1_5 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  Uart3RxFifoFull,
  Uart2FifoReset_i_data_i,
  Uart1FifoReset_i_data_i,
  Uart0FifoReset_i_data_i,
  Uart0FifoReset_i_arst_i,
  Uart1FifoReset_i_arst_i,
  Uart2FifoReset_i_arst_i,
  Uart3RxFifoEmpty,
  shot_i,
  Uart0FifoReset,
  Uart1FifoReset,
  Uart2FifoReset,
  Uart3FifoReset,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [9:0] Uart3RxFifoCount ;
input [7:0] RxData ;
output Uart3RxFifoFull ;
output Uart2FifoReset_i_data_i ;
output Uart1FifoReset_i_data_i ;
output Uart0FifoReset_i_data_i ;
output Uart0FifoReset_i_arst_i ;
output Uart1FifoReset_i_arst_i ;
output Uart2FifoReset_i_arst_i ;
output Uart3RxFifoEmpty ;
input shot_i ;
input Uart0FifoReset ;
input Uart1FifoReset ;
input Uart2FifoReset ;
input Uart3FifoReset ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
output Uart3FifoReset_i_arst_i ;
wire Uart3RxFifoFull ;
wire Uart2FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart3RxFifoEmpty ;
wire shot_i ;
wire Uart0FifoReset ;
wire Uart1FifoReset ;
wire Uart2FifoReset ;
wire Uart3FifoReset ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_5 fifo_i (
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3FifoReset(Uart3FifoReset),
	.Uart2FifoReset(Uart2FifoReset),
	.Uart1FifoReset(Uart1FifoReset),
	.Uart0FifoReset(Uart0FifoReset),
	.shot_i(shot_i),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart3RxFifoFull(Uart3RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_5 */

module UartRxFifoExtClk_10_0 (
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  Uart3FifoReset,
  Uart2FifoReset,
  Uart1FifoReset,
  Uart0FifoReset,
  shot_i,
  Uart3RxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  Uart1FifoReset_i_arst_i,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i_data_i,
  Uart1FifoReset_i_data_i,
  Uart2FifoReset_i_data_i,
  Uart3RxFifoFull,
  FCCC_C0_0_GL0,
  UartClk3,
  Uart3FifoReset_i_arst_i
)
;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
input Uart3FifoReset ;
input Uart2FifoReset ;
input Uart1FifoReset ;
input Uart0FifoReset ;
input shot_i ;
output Uart3RxFifoEmpty ;
output Uart2FifoReset_i_arst_i ;
output Uart1FifoReset_i_arst_i ;
output Uart0FifoReset_i_arst_i ;
output Uart0FifoReset_i_data_i ;
output Uart1FifoReset_i_data_i ;
output Uart2FifoReset_i_data_i ;
output Uart3RxFifoFull ;
input FCCC_C0_0_GL0 ;
input UartClk3 ;
output Uart3FifoReset_i_arst_i ;
wire ReadUart3 ;
wire Uart3FifoReset ;
wire Uart2FifoReset ;
wire Uart1FifoReset ;
wire Uart0FifoReset ;
wire shot_i ;
wire Uart3RxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_3 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.UartClk3(UartClk3)
);
// @42:147
  IBufP2Ports_10 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_5 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.shot_i(shot_i),
	.Uart0FifoReset(Uart0FifoReset),
	.Uart1FifoReset(Uart1FifoReset),
	.Uart2FifoReset(Uart2FifoReset),
	.Uart3FifoReset(Uart3FifoReset),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_0 */

module IBufP2Ports_14_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_11 */

module UartTx_3 (
  StartTx_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  TxInProgress_i_i
)
;
input StartTx_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output TxInProgress_i_i ;
wire StartTx_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire TxInProgress_i_i ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire VCC ;
wire Busy_i_1_Z ;
wire GND ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:97
  CFG4 txd20_RNIU84V (
	.A(BitCnt_Z[3]),
	.B(txd20_Z),
	.C(BitCnt_Z[1]),
	.D(BitCnt_Z[0]),
	.Y(CO1)
);
defparam txd20_RNIU84V.INIT=16'hD000;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @34:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0004;
// @34:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @34:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @34:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_2),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @34:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @34:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_11 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_11 */

module fifo_8_10_1_6 (
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIQ8S61_Y;
wire [1:1] counter_r_RNIQ7HT1_Y;
wire [2:2] counter_r_RNIR76K2_Y;
wire [3:3] counter_r_RNIT8RA3_Y;
wire [4:4] counter_r_RNI0BG14_Y;
wire [5:5] counter_r_RNI4E5O4_Y;
wire [6:6] counter_r_RNI9IQE5_Y;
wire [7:7] counter_r_RNIFNF56_Y;
wire [8:8] counter_r_RNIMT4S6_Y;
wire [10:10] counter_r_RNO_FCO_6;
wire [10:10] counter_r_RNO_Y_6;
wire [9:9] counter_r_RNIU4QI7_Y;
wire VCC ;
wire N_4040_i ;
wire GND ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_0 ;
wire counter_r_cry_cy ;
wire empty_r_RNIRA7G_S ;
wire empty_r_RNIRA7G_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire N_4027 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_26_0 ;
wire N_25_0 ;
wire N_24_0 ;
wire N_23_0 ;
wire N_22_0 ;
wire N_21_0 ;
wire N_20_0 ;
wire N_19_0 ;
wire N_18_0 ;
wire N_17_0 ;
wire N_16_0 ;
wire N_15_0 ;
wire N_14_0 ;
wire N_13_0 ;
wire N_12_0 ;
wire N_11_0 ;
wire N_10_0 ;
wire N_9_0 ;
wire N_8_0 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_4040_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:89
  ARI1 empty_r_RNIRA7G (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIRA7G_S),
	.Y(empty_r_RNIRA7G_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIRA7G.INIT=20'h4DD00;
// @33:89
  ARI1 \counter_r_RNIQ8S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIQ8S61_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIQ8S61[0] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIQ7HT1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQ7HT1_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQ7HT1[1] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIR76K2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIR76K2_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIR76K2[2] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIT8RA3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIT8RA3_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIT8RA3[3] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI0BG14[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI0BG14_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI0BG14[4] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI4E5O4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI4E5O4_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI4E5O4[5] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI9IQE5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI9IQE5_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI9IQE5[6] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIFNF56[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIFNF56_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIFNF56[7] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIMT4S6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIMT4S6_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIMT4S6[8] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_6[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_6[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:89
  ARI1 \counter_r_RNIU4QI7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU4QI7_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU4QI7[9] .INIT=20'h5DD22;
// @33:68
  CFG3 do_write_RNI3GFK (
	.A(re_i),
	.B(Uart3TxFifoEmpty),
	.C(do_write_Z),
	.Y(N_4040_i)
);
defparam do_write_RNI3GFK.INIT=8'hD2;
// @33:89
  CFG2 empty_r_RNIRA7G_0 (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIRA7G_0.INIT=4'h4;
// @33:60
  CFG2 do_write (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(empty_r_RNIRA7G_Y),
	.C(do_write_Z),
	.D(un16_counter_r_0_a2_7),
	.Y(N_4027)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(empty_r_RNIRA7G_Y),
	.B(un7_counter_r_0_a2_7),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0C4C;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_4027),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_6 */

module gated_fifo_8_10_1_6 (
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart3,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output Uart3TxFifoEmpty ;
output Uart3TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart3 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart3 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_6 fifo_i (
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_6 */

module UartTxFifoExtClk_10_0 (
  WriteUart3,
  Uart3TxFifoFull,
  UartTxClk3,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input WriteUart3 ;
output Uart3TxFifoFull ;
input UartTxClk3 ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire WriteUart3 ;
wire Uart3TxFifoFull ;
wire UartTxClk3 ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i_x2_Z ;
wire un1_NextState_1_sqmuxa_i_0_Z ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_4022_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i_x2_Z),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_4022_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @43:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @43:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @43:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_Z)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_4022_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @43:162
  IBufP2Ports_14_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @43:170
  UartTx_3 UartTxUart (
	.StartTx_i(StartTx_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.TxInProgress_i_i(TxInProgress_i_i)
);
// @43:182
  IBufP2Ports_11 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_6 UartTxFifo (
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart3(WriteUart3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_0 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 (
  DacASetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckA_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  TP7_c
)
;
input [23:0] DacASetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckA_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output TP7_c ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckA_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire TP7_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [3:0] SpiBitPos_6;
wire [4:4] SUM_a0;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [4:4] SUM_a0_3;
wire [4:4] SUM_a0_2;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire TP7_crs ;
wire un1_rst_1_set_Z ;
wire un1_rst_3_rs_Z ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_Z ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S ;
wire un6_clkdiv_cry_1_S ;
wire un6_clkdiv_s_1_379_FCO ;
wire un6_clkdiv_s_1_379_S ;
wire un6_clkdiv_s_1_379_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S ;
wire un6_clkdiv_cry_2_Y ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S ;
wire un6_clkdiv_cry_4_Y ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S ;
wire un6_clkdiv_cry_5_Y ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S ;
wire un6_clkdiv_cry_6_Y ;
wire un6_clkdiv_s_8_FCO ;
wire un6_clkdiv_s_8_S ;
wire un6_clkdiv_s_8_Y ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S ;
wire un6_clkdiv_cry_7_Y ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_3 ;
wire Mosi_i_3_23_1_wmux_0_Y_3 ;
wire N_3449 ;
wire N_3450 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_3 ;
wire N_3443 ;
wire N_3446 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_0_wmux_S ;
wire Mosi_i_3_18_2_wmux_3_FCO ;
wire Mosi_i_3_18_2_wmux_3_S ;
wire N_3459 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_0_wmux_S ;
wire un4_xfercomplete_ilto4_1_Z ;
wire Sck_i_0_sqmuxa_0_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_4 ;
wire Mosi_i_3_21_1_3 ;
wire Mosi_i_3 ;
wire ANB0_fc_1_0 ;
wire un4_xfercomplete_i_1 ;
wire SpiBitPos_1_sqmuxa_fc_0_0 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_3449_1 ;
wire N_3443_2 ;
wire _decfrac23_Z ;
wire SpiBitPos_1_sqmuxa_1_Z ;
wire CO2 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIJCQF (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIJCQF.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 Mosi_i_RNI4O8I (
	.A(TP7_crs),
	.B(un1_rst_1_set_Z),
	.C(un1_rst_3_rs_Z),
	.Y(TP7_c)
);
defparam Mosi_i_RNI4O8I.INIT=8'hEA;
// @38:89
  SLE Mosi_i (
	.Q(TP7_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_Z),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckA_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(SUM_a0[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_379 (
	.FCO(un6_clkdiv_s_1_379_FCO),
	.S(un6_clkdiv_s_1_379_S),
	.Y(un6_clkdiv_s_1_379_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_379.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S),
	.Y(un6_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_379_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S),
	.Y(un6_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S),
	.Y(un6_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S),
	.Y(un6_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S),
	.Y(un6_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S),
	.Y(un6_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO),
	.S(un6_clkdiv_s_8_S),
	.Y(un6_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S),
	.Y(un6_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_3),
	.Y(Mosi_i_3_23_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[3]),
	.C(N_3449),
	.D(N_3450),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_3),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_3443),
	.D(N_3446),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S),
	.Y(N_3446),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_0_wmux_S),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO),
	.S(Mosi_i_3_18_2_wmux_3_S),
	.Y(N_3459),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_0_wmux_S),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @38:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un4_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_3459),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_4)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_3),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_4),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_3)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @46:768
  CFG2 \SpiBitPos_6_1.ANB0_fc_1_0  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[0]),
	.Y(ANB0_fc_1_0)
);
defparam \SpiBitPos_6_1.ANB0_fc_1_0 .INIT=4'h4;
// @38:89
  CFG2 un1_rst_1 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @38:89
  CFG2 un1_rst_3 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @38:131
  CFG2 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_1)
);
defparam un4_xfercomplete_ilto4_1.INIT=4'hE;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3450)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @46:768
  CFG2 un4_xfercomplete_ilto4_1_RNI7BPH (
	.A(un4_xfercomplete_i_1),
	.B(SpiXferCompleteOut),
	.Y(SpiBitPos_1_sqmuxa_fc_0_0)
);
defparam un4_xfercomplete_ilto4_1_RNI7BPH.INIT=4'h2;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_a0_3[4]  (
	.A(ClkDiv_Z[6]),
	.B(un4_xfercomplete_i_1),
	.C(ClkDiv_Z[7]),
	.Y(SUM_a0_3[4])
);
defparam \SpiBitPos_6_1.SUM_a0_3[4] .INIT=8'h20;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM_a0_2[4]  (
	.A(SckA_c),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.D(SpiXferCompleteOut),
	.Y(SUM_a0_2[4])
);
defparam \SpiBitPos_6_1.SUM_a0_2[4] .INIT=16'h0001;
// @38:131
  CFG3 un4_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_Z[2]),
	.Y(un4_xfercomplete_ilto4_1_Z)
);
defparam un4_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3449_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3443_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @38:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[3]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3449_1),
	.Y(N_3449)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_3443_2),
	.Y(N_3443)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM_a0[4]  (
	.A(un3_clkdivlt8),
	.B(un3_clkdivlto8_2_Z),
	.C(SUM_a0_3[4]),
	.D(SUM_a0_2[4]),
	.Y(SUM_a0[4])
);
defparam \SpiBitPos_6_1.SUM_a0[4] .INIT=16'h1000;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:126
  CFG2 SpiBitPos_1_sqmuxa_1 (
	.A(un3_clkdiv_i),
	.B(SckA_c),
	.Y(SpiBitPos_1_sqmuxa_1_Z)
);
defparam SpiBitPos_1_sqmuxa_1.INIT=4'h2;
// @38:114
  CFG3 Mosi_i_7 (
	.A(DacASetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @38:89
  CFG3 Sck_i_0 (
	.A(SckA_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_Z)
);
defparam Sck_i_0.INIT=8'h6A;
// @38:89
  CFG4 XferComplete_i_RNO (
	.A(SpiXferCompleteOut),
	.B(SckA_c),
	.C(un4_xfercomplete_i_1),
	.D(un4_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hAAAE;
// @46:768
  CFG4 \SpiBitPos_6_1.CO2_fc  (
	.A(SpiBitPos_1_sqmuxa_fc_0_0),
	.B(SpiBitPos_1_sqmuxa_1_Z),
	.C(SpiXferCompleteOut),
	.D(SpiBitPos_Z[2]),
	.Y(CO2)
);
defparam \SpiBitPos_6_1.CO2_fc .INIT=16'h8C88;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[0]  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_1_sqmuxa_1_Z),
	.C(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=8'h78;
// @38:89
  CFG4 _decfrac23_RNINKR71 (
	.A(SckA_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNINKR71.INIT=16'hAC0C;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[3]  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_Z[3]),
	.C(CO2),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=16'h963C;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_1_sqmuxa_fc_0_0),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=16'h96AA;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_Z[1]),
	.B(ANB0_fc_1_0),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=16'h96AA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1 (
  StateOut_23_i_a2_RNIQQUU3_0,
  StateOut_23_i_a2_RNIFGVU3_0,
  StateOut_23_i_a2_RNIDEVU3_0,
  StateOut_23_i_a2_RNI9AVU3_0,
  StateOut_23_i_a2_RNIFSIP3_0,
  StateOut_23_i_a2_RNI6HGP3_0,
  StateOut_23_i_a2_RNI0LTJ3_0,
  StateOut_23_i_a2_RNIH6UJ3_0,
  StateOut_23_i_a2_RNID2UJ3_0,
  StateOut_23_i_a2_RNI5RO54_0,
  StateOut_23_i_a2_RNIJSS84_0,
  StateOut_23_i_a2_RNIDMS84_0,
  StateOut_23_i_a2_RNIPGRJ4_0,
  StateOut_23_i_a2_RNIA1RJ4_0,
  StateOut_23_i_a2_RNIRHQJ4_0,
  StateOut_23_i_a2_RNIMCQJ4_0,
  StateOut_23_i_a2_RNIQP934_0,
  StateOut_23_i_a2_RNIUMT14_0,
  StateOut_23_i_a2_RNI4LPI3_0,
  StateOut_23_i_a2_RNIA2T14_0,
  StateOut_23_i_a2_RNIRIS14_0,
  StateOut_23_i_a2_RNIV4I34_0,
  StateOut_23_i_a2_RNI3TVF4_0,
  StateOut_23_i_a2_RNIPIVF4_0,
  StateOut_23_i_a2_RNI5UUF4_0,
  un1_DacWriteNextState_305_1_RNII3DF4_0,
  un1_DacWriteNextState_304_1_RNIVIM04_0,
  un1_DacWriteNextState_304_1_RNIE2N04_0,
  un1_DacWriteNextState_303_1_RNI3BL54_0,
  StateOut_23_i_a2_RNILK934_0,
  un1_DacWriteNextState_301_1_RNI5LIF3_0,
  StateOut_23_i_a2_RNI5TS14_0,
  StateOut_23_i_a2_RNIQVH34_0,
  StateOut_23_i_a2_RNIH64V3_0,
  un1_DacWriteNextState_304_1_RNIEPE63_0,
  DacSetpointReadAddressController_5,
  DacESetpointToWrite,
  DacFSetpointToWrite,
  DacCSetpointToWrite,
  DacDSetpointToWrite,
  DacBSetpointToWrite,
  DacASetpointToWrite,
  nCsB_c,
  nCsF_c,
  nCsE_c,
  nCsD_c,
  nCsC_c,
  nCsA_c,
  un1_DacWriteNextState_297_0,
  un1_DacWriteNextState_295_0,
  un1_DacWriteNextState_296,
  un1_DacWriteNextState_305_0_19,
  un1_DacWriteNextState_305_0_13,
  un1_DacWriteNextState_305_0_2,
  un1_DacWriteNextState_305_0_0,
  un1_DacWriteNextState_303_0_17,
  un1_DacWriteNextState_303_0_11,
  un1_DacWriteNextState_303_0_0,
  un1_DacWriteNextState_302_0_0,
  un1_DacWriteNextState_300_0_0,
  DacWriteNextState_ns_0,
  DacWriteNextState_ns_1,
  DacWriteNextState_ns_6,
  DacWriteNextState_ns_12,
  DacWriteNextState_ns_16,
  DacWriteNextState_ns_4,
  DacWriteNextState_ns_14,
  DacWriteNextState_ns_18,
  DacWriteNextState_ns_13,
  StateOut_23_0,
  un1_spirst2_i_2_0,
  un1_DacWriteNextState_298_0,
  DacSetpointReadAddressDac_5_0,
  un1_DacWriteNextState_294_0,
  DacSetpointReadedAddressDac,
  DacSetpointReadedAddressController,
  DataToMosi_i,
  un1_spirst2_i_1_0,
  un1_spirst2_i_0_0,
  DacSetpoints_0_1_0,
  DacSetpoints_0_1_2,
  DacSetpoints_0_1_5,
  DacSetpoints_0_1_6,
  DacSetpoints_0_1_4,
  DacSetpoints_0_1_21,
  DacSetpoints_0_1_3,
  DacSetpoints_0_1_1,
  DacSetpoints_0_1_7,
  DacSetpoints_0_1_18,
  DacSetpoints_0_1_20,
  DacSetpoints_0_0_0,
  DacSetpoints_0_0_2,
  DacSetpoints_0_0_5,
  DacSetpoints_0_0_6,
  DacSetpoints_0_0_4,
  DacSetpoints_0_0_21,
  DacSetpoints_0_0_3,
  DacSetpoints_0_0_1,
  DacSetpoints_0_0_7,
  DacSetpoints_0_0_18,
  DacSetpoints_0_0_20,
  DacSetpoints_2_1_21,
  DacSetpoints_2_1_3,
  DacSetpoints_2_1_2,
  DacSetpoints_2_1_4,
  DacSetpoints_2_1_20,
  DacSetpoints_2_1_6,
  DacSetpoints_2_1_0,
  DacSetpoints_2_1_5,
  DacSetpoints_2_1_1,
  DacSetpoints_2_1_7,
  DacSetpoints_2_1_18,
  DacSetpoints_2_0_21,
  DacSetpoints_2_0_3,
  DacSetpoints_2_0_2,
  DacSetpoints_2_0_4,
  DacSetpoints_2_0_20,
  DacSetpoints_2_0_6,
  DacSetpoints_2_0_0,
  DacSetpoints_2_0_5,
  DacSetpoints_2_0_1,
  DacSetpoints_2_0_7,
  DacSetpoints_2_0_18,
  DacSetpoints_3_1_22,
  DacSetpoints_3_1_15,
  DacSetpoints_3_1_7,
  DacSetpoints_3_1_18,
  DacSetpoints_3_1_3,
  DacSetpoints_3_1_6,
  DacSetpoints_3_1_20,
  DacSetpoints_3_1_0,
  DacSetpoints_3_1_5,
  DacSetpoints_3_1_2,
  DacSetpoints_3_1_1,
  DacSetpoints_3_1_4,
  DacSetpoints_3_1_21,
  DacSetpoints_3_0_22,
  DacSetpoints_3_0_15,
  DacSetpoints_3_0_7,
  DacSetpoints_3_0_18,
  DacSetpoints_3_0_3,
  DacSetpoints_3_0_6,
  DacSetpoints_3_0_20,
  DacSetpoints_3_0_0,
  DacSetpoints_3_0_5,
  DacSetpoints_3_0_2,
  DacSetpoints_3_0_1,
  DacSetpoints_3_0_4,
  DacSetpoints_3_0_21,
  DacSetpoints_5_1_14,
  DacSetpoints_5_1_10,
  DacSetpoints_5_1_8,
  DacSetpoints_5_1_22,
  DacSetpoints_5_1_12,
  DacSetpoints_5_1_5,
  DacSetpoints_5_1_4,
  DacSetpoints_5_1_1,
  DacSetpoints_5_1_18,
  DacSetpoints_5_1_2,
  DacSetpoints_5_1_20,
  DacSetpoints_5_1_0,
  DacSetpoints_5_1_7,
  DacSetpoints_5_1_21,
  DacSetpoints_5_1_6,
  DacSetpoints_5_1_3,
  DacSetpoints_5_0_14,
  DacSetpoints_5_0_10,
  DacSetpoints_5_0_8,
  DacSetpoints_5_0_22,
  DacSetpoints_5_0_12,
  DacSetpoints_5_0_5,
  DacSetpoints_5_0_4,
  DacSetpoints_5_0_1,
  DacSetpoints_5_0_18,
  DacSetpoints_5_0_2,
  DacSetpoints_5_0_20,
  DacSetpoints_5_0_0,
  DacSetpoints_5_0_7,
  DacSetpoints_5_0_21,
  DacSetpoints_5_0_6,
  DacSetpoints_5_0_3,
  DacSetpoints_4_1_22,
  DacSetpoints_4_1_17,
  DacSetpoints_4_1_13,
  DacSetpoints_4_1_8,
  DacSetpoints_4_1_10,
  DacSetpoints_4_1_15,
  DacSetpoints_4_1_20,
  DacSetpoints_4_1_18,
  DacSetpoints_4_1_21,
  DacSetpoints_4_1_5,
  DacSetpoints_4_1_1,
  DacSetpoints_4_1_0,
  DacSetpoints_4_1_6,
  DacSetpoints_4_1_7,
  DacSetpoints_4_1_2,
  DacSetpoints_4_1_4,
  DacSetpoints_4_1_3,
  DacSetpoints_4_0_22,
  DacSetpoints_4_0_17,
  DacSetpoints_4_0_13,
  DacSetpoints_4_0_8,
  DacSetpoints_4_0_10,
  DacSetpoints_4_0_15,
  DacSetpoints_4_0_20,
  DacSetpoints_4_0_18,
  DacSetpoints_4_0_21,
  DacSetpoints_4_0_5,
  DacSetpoints_4_0_1,
  DacSetpoints_4_0_0,
  DacSetpoints_4_0_6,
  DacSetpoints_4_0_7,
  DacSetpoints_4_0_2,
  DacSetpoints_4_0_4,
  DacSetpoints_4_0_3,
  DacSetpoints_1_1_18,
  DacSetpoints_1_1_20,
  DacSetpoints_1_1_5,
  DacSetpoints_1_1_21,
  DacSetpoints_1_1_3,
  DacSetpoints_1_1_0,
  DacSetpoints_1_1_4,
  DacSetpoints_1_1_2,
  DacSetpoints_1_1_1,
  DacSetpoints_1_1_7,
  DacSetpoints_1_1_6,
  DacSetpoints_1_0_18,
  DacSetpoints_1_0_20,
  DacSetpoints_1_0_5,
  DacSetpoints_1_0_21,
  DacSetpoints_1_0_3,
  DacSetpoints_1_0_0,
  DacSetpoints_1_0_4,
  DacSetpoints_1_0_2,
  DacSetpoints_1_0_1,
  DacSetpoints_1_0_7,
  DacSetpoints_1_0_6,
  DacSetpoints_0_3_21,
  DacSetpoints_0_3_20,
  DacSetpoints_0_3_11,
  DacSetpoints_0_3_10,
  DacSetpoints_0_3_8,
  DacSetpoints_0_3_7,
  DacSetpoints_0_3_18,
  DacSetpoints_0_3_12,
  DacSetpoints_0_3_9,
  DacSetpoints_0_3_16,
  DacSetpoints_0_3_14,
  DacSetpoints_0_3_0,
  DacSetpoints_0_3_6,
  DacSetpoints_0_3_17,
  DacSetpoints_0_3_19,
  DacSetpoints_0_2_21,
  DacSetpoints_0_2_20,
  DacSetpoints_0_2_11,
  DacSetpoints_0_2_10,
  DacSetpoints_0_2_8,
  DacSetpoints_0_2_7,
  DacSetpoints_0_2_18,
  DacSetpoints_0_2_12,
  DacSetpoints_0_2_9,
  DacSetpoints_0_2_16,
  DacSetpoints_0_2_14,
  DacSetpoints_0_2_0,
  DacSetpoints_0_2_6,
  DacSetpoints_0_2_17,
  DacSetpoints_0_2_19,
  DacSetpoints_2_3_21,
  DacSetpoints_2_3_12,
  DacSetpoints_2_3_9,
  DacSetpoints_2_3_3,
  DacSetpoints_2_3_13,
  DacSetpoints_2_3_4,
  DacSetpoints_2_3_20,
  DacSetpoints_2_3_11,
  DacSetpoints_2_3_19,
  DacSetpoints_2_3_7,
  DacSetpoints_2_3_14,
  DacSetpoints_2_3_16,
  DacSetpoints_2_3_18,
  DacSetpoints_2_3_5,
  DacSetpoints_2_3_0,
  DacSetpoints_2_3_6,
  DacSetpoints_2_3_17,
  DacSetpoints_2_2_21,
  DacSetpoints_2_2_12,
  DacSetpoints_2_2_9,
  DacSetpoints_2_2_3,
  DacSetpoints_2_2_13,
  DacSetpoints_2_2_4,
  DacSetpoints_2_2_20,
  DacSetpoints_2_2_11,
  DacSetpoints_2_2_19,
  DacSetpoints_2_2_7,
  DacSetpoints_2_2_14,
  DacSetpoints_2_2_16,
  DacSetpoints_2_2_18,
  DacSetpoints_2_2_5,
  DacSetpoints_2_2_0,
  DacSetpoints_2_2_6,
  DacSetpoints_2_2_17,
  DacSetpoints_3_3,
  DacSetpoints_3_2,
  DacSetpoints_5_3,
  DacSetpoints_5_2,
  DacWriteNextState,
  DacSetpoints_4_3,
  DacSetpoints_4_2,
  DacSetpoints_1_3_17,
  DacSetpoints_1_3_15,
  DacSetpoints_1_3_4,
  DacSetpoints_1_3_0,
  DacSetpoints_1_3_2,
  DacSetpoints_1_2_17,
  DacSetpoints_1_2_15,
  DacSetpoints_1_2_4,
  DacSetpoints_1_2_0,
  DacSetpoints_1_2_2,
  DacSetpointReadedAddressController_2,
  DacSetpointReadAddressController,
  DacSetpointReadedAddressDac_2,
  SpiBitPos,
  DacWriteNextState_rep_0,
  DacWriteNextState_rep_4,
  DacSetpointReadAddressDac,
  TP7_c,
  SckA_c,
  N_1182_mux_i_1z,
  N_56_0_i,
  N_4647,
  N_70_0_i,
  N_4612,
  N_4447_i,
  N_4613,
  N_86_1_i,
  N_4560,
  N_2088,
  N_2295,
  N_2609,
  N_4687,
  N_2402,
  N_2294,
  N_2502,
  N_2310,
  N_2090,
  N_2189,
  N_2312,
  N_2521,
  N_4656,
  N_2298,
  N_2194,
  N_2398,
  N_4610,
  N_2206,
  N_2102,
  N_2084,
  N_2507,
  N_4644,
  N_2505,
  N_4642,
  N_2416,
  N_2417,
  N_2086,
  N_2297,
  N_2610,
  N_4688,
  N_4686,
  N_4685,
  N_4684,
  N_4683,
  N_4655,
  N_4653,
  N_4643,
  N_4641,
  N_4640,
  N_4611,
  N_4609,
  N_4558,
  N_41_0_i,
  N_48_0_i,
  N_4654,
  N_79_0_i,
  N_4562,
  N_178_0_i,
  N_173_0_i,
  N_4458_i,
  N_4689,
  N_143_0_i,
  N_240_0_i,
  N_4657,
  N_198_0_i,
  N_193_0_i,
  N_188_0_i,
  N_183_0_i,
  N_295_0_i,
  N_4645,
  N_290_0_i,
  N_4646,
  N_285_0_i,
  N_4648,
  N_280_0_i,
  N_4649,
  N_275_0_i,
  N_4650,
  N_4456_i,
  N_4651,
  N_340_0_i,
  N_390_0_i,
  N_385_0_i,
  N_380_0_i,
  N_375_0_i,
  N_370_0_i,
  N_480_i,
  N_104_0_i,
  N_4583,
  N_475_i,
  N_470_i,
  N_465_i,
  N_460_i,
  N_425_0_i,
  N_530_i,
  N_485_i,
  N_590_i,
  N_585_i,
  N_580_i,
  N_575_i,
  N_4559,
  N_570_i,
  N_565_i,
  N_690_i,
  N_685_i,
  N_680_i,
  N_640_i,
  N_710_i,
  N_705_i,
  N_700_i,
  N_695_i,
  N_1181_mux_i_1z,
  N_168_0_i,
  N_270_0_i,
  N_455_i,
  N_560_i,
  N_675_i,
  N_4461,
  N_4615,
  N_163_0_i,
  N_4690,
  N_265_0_i,
  N_4652,
  N_365_0_i,
  N_4614,
  N_450_i,
  N_555_i,
  N_670_i,
  N_4079,
  N_4691,
  N_2315,
  N_4584,
  N_2107,
  N_2621,
  N_2205,
  N_2413,
  N_4626,
  N_4594,
  N_2309,
  N_2415,
  N_2523,
  N_4658,
  N_2101,
  N_4596,
  N_4085,
  N_4551,
  N_4089,
  N_4561,
  N_2103,
  N_1185_mux_i,
  N_4608,
  N_4635,
  N_4678,
  N_4557,
  N_4054_i,
  N_4059_i,
  N_4058_i,
  N_4057_i,
  N_4052_i,
  N_4051_i,
  N_4050_i,
  N_4049_i,
  N_4048_i,
  N_4056_i,
  N_4055_i,
  N_4062_i,
  N_4061_i,
  N_4060_i,
  SpiRst_4,
  N_4053_i,
  N_1176_mux_i_1z,
  N_4673,
  N_4534,
  N_4550,
  N_4672,
  N_4669,
  N_4536,
  N_4573,
  N_4574,
  N_4628,
  N_4625,
  N_4624,
  N_4593,
  N_4597,
  N_4549,
  N_4638,
  N_4629,
  N_4627,
  N_4607,
  N_4598,
  N_4595,
  N_4577,
  N_4575,
  N_4572,
  N_4552,
  N_4535,
  N_4630,
  N_4681,
  N_4671,
  N_4670,
  N_4668,
  N_4667,
  N_4599,
  N_4576,
  N_4571,
  N_835_i_1z,
  N_330_i,
  N_312_i,
  N_317_i,
  N_333_i,
  N_4682,
  N_4582,
  N_4543,
  N_4676,
  N_4674,
  N_4602,
  N_4579,
  N_4604,
  N_4639,
  N_4539,
  N_4600,
  N_4555,
  N_4537,
  N_4541,
  N_4580,
  N_4633,
  N_4631,
  N_776_i,
  N_770_i,
  N_364_i,
  N_547_mux_i,
  N_4553,
  N_4578,
  N_4675,
  N_4632,
  N_4601,
  N_4538,
  N_794,
  N_77_0,
  un1_XferComplete_i_1_i_1z,
  N_361_i,
  N_362_i,
  N_363_i,
  N_336_i,
  DacSetpoints_0_0_1_sqmuxa_1,
  DacSetpoints_3_3_1_sqmuxa,
  DacSetpoints_3_2_1_sqmuxa,
  DacSetpoints_3_1_1_sqmuxa,
  DacSetpoints_3_0_1_sqmuxa,
  DacSetpoints_2_3_1_sqmuxa,
  DacSetpoints_2_2_1_sqmuxa,
  DacSetpoints_2_1_1_sqmuxa,
  DacSetpoints_2_0_1_sqmuxa,
  DacSetpoints_1_3_1_sqmuxa,
  DacSetpoints_1_2_1_sqmuxa,
  DacSetpoints_1_1_1_sqmuxa,
  DacSetpoints_1_0_1_sqmuxa,
  DacSetpoints_0_3_1_sqmuxa,
  DacSetpoints_0_2_1_sqmuxa,
  DacSetpoints_0_1_1_sqmuxa,
  N_1183,
  un3_clkdivlt8,
  un3_clkdivlto8_2,
  un3_clkdivlto8_1,
  un1_SpiRst_0_sqmuxa_1_i_2,
  SpiXferCompleteOut_4,
  LastSpiXferComplete_4,
  DacSetpoints_5_1_1_sqmuxa,
  DacSetpoints_5_0_1_sqmuxa,
  DacSetpoints_4_1_1_sqmuxa,
  DacSetpoints_4_0_1_sqmuxa,
  N_365_i,
  DacSetpoints_4_2_1_sqmuxa,
  DacSetpoints_4_3_1_sqmuxa,
  DacSetpoints_5_2_1_sqmuxa,
  DacSetpoints_5_3_1_sqmuxa,
  un1_SpiRst_0_sqmuxa_1_i_1,
  SpiXferCompleteOut_3,
  LastSpiXferComplete_3,
  un1_SpiRst_0_sqmuxa_1_i_0,
  SpiXferCompleteOut_2,
  LastSpiXferComplete_2,
  SpiRst_3,
  N_551_mux,
  un9_dacasetpointwritten_1z,
  un20_dacasetpointwritten_1z,
  DacESetpointWritten,
  DacFSetpointWritten,
  SpiRst_2,
  N_1153_mux,
  N_1152_mux,
  N_1155_mux,
  N_1154_mux,
  shot_i,
  DacBSetpointWritten,
  DacCSetpointWritten,
  DacDSetpointWritten,
  SpiRst_1,
  TP6_c,
  un1_rst_3_i,
  SpiRst_0,
  N_366_i,
  N_1180_mux_i_1z,
  N_55_0_i_1z,
  N_1184_mux_i_1z,
  un3_clkdivlto8,
  N_1186_mux,
  SckC_c,
  LastSpiXferComplete_0_sqmuxa_1,
  SpiXferCompleteOut_1,
  LastSpiXferComplete_1,
  LastSpiXferComplete_0_sqmuxa_0,
  SpiXferCompleteOut_0,
  LastSpiXferComplete_0,
  TP8_c,
  LastWriteDac_1z,
  un1_rst_1_i,
  un1_rst_1,
  lastwritedac4_i_0,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output StateOut_23_i_a2_RNIQQUU3_0 ;
output StateOut_23_i_a2_RNIFGVU3_0 ;
output StateOut_23_i_a2_RNIDEVU3_0 ;
output StateOut_23_i_a2_RNI9AVU3_0 ;
output StateOut_23_i_a2_RNIFSIP3_0 ;
output StateOut_23_i_a2_RNI6HGP3_0 ;
output StateOut_23_i_a2_RNI0LTJ3_0 ;
output StateOut_23_i_a2_RNIH6UJ3_0 ;
output StateOut_23_i_a2_RNID2UJ3_0 ;
output StateOut_23_i_a2_RNI5RO54_0 ;
output StateOut_23_i_a2_RNIJSS84_0 ;
output StateOut_23_i_a2_RNIDMS84_0 ;
output StateOut_23_i_a2_RNIPGRJ4_0 ;
output StateOut_23_i_a2_RNIA1RJ4_0 ;
output StateOut_23_i_a2_RNIRHQJ4_0 ;
output StateOut_23_i_a2_RNIMCQJ4_0 ;
output StateOut_23_i_a2_RNIQP934_0 ;
output StateOut_23_i_a2_RNIUMT14_0 ;
output StateOut_23_i_a2_RNI4LPI3_0 ;
output StateOut_23_i_a2_RNIA2T14_0 ;
output StateOut_23_i_a2_RNIRIS14_0 ;
output StateOut_23_i_a2_RNIV4I34_0 ;
output StateOut_23_i_a2_RNI3TVF4_0 ;
output StateOut_23_i_a2_RNIPIVF4_0 ;
output StateOut_23_i_a2_RNI5UUF4_0 ;
output un1_DacWriteNextState_305_1_RNII3DF4_0 ;
output un1_DacWriteNextState_304_1_RNIVIM04_0 ;
output un1_DacWriteNextState_304_1_RNIE2N04_0 ;
output un1_DacWriteNextState_303_1_RNI3BL54_0 ;
output StateOut_23_i_a2_RNILK934_0 ;
output un1_DacWriteNextState_301_1_RNI5LIF3_0 ;
output StateOut_23_i_a2_RNI5TS14_0 ;
output StateOut_23_i_a2_RNIQVH34_0 ;
output StateOut_23_i_a2_RNIH64V3_0 ;
output un1_DacWriteNextState_304_1_RNIEPE63_0 ;
output [2:0] DacSetpointReadAddressController_5 ;
input [23:0] DacESetpointToWrite ;
input [23:0] DacFSetpointToWrite ;
input [23:0] DacCSetpointToWrite ;
input [23:0] DacDSetpointToWrite ;
input [23:0] DacBSetpointToWrite ;
input [23:0] DacASetpointToWrite ;
input [3:0] nCsB_c ;
input [3:0] nCsF_c ;
input [3:0] nCsE_c ;
input [3:0] nCsD_c ;
input [3:0] nCsC_c ;
input [3:1] nCsA_c ;
output un1_DacWriteNextState_297_0 ;
output un1_DacWriteNextState_295_0 ;
output [3:1] un1_DacWriteNextState_296 ;
output un1_DacWriteNextState_305_0_19 ;
output un1_DacWriteNextState_305_0_13 ;
output un1_DacWriteNextState_305_0_2 ;
output un1_DacWriteNextState_305_0_0 ;
output un1_DacWriteNextState_303_0_17 ;
output un1_DacWriteNextState_303_0_11 ;
output un1_DacWriteNextState_303_0_0 ;
output un1_DacWriteNextState_302_0_0 ;
output un1_DacWriteNextState_300_0_0 ;
output DacWriteNextState_ns_0 ;
output DacWriteNextState_ns_1 ;
output DacWriteNextState_ns_6 ;
output DacWriteNextState_ns_12 ;
output DacWriteNextState_ns_16 ;
output DacWriteNextState_ns_4 ;
output DacWriteNextState_ns_14 ;
output DacWriteNextState_ns_18 ;
output DacWriteNextState_ns_13 ;
output StateOut_23_0 ;
output un1_spirst2_i_2_0 ;
output un1_DacWriteNextState_298_0 ;
output DacSetpointReadAddressDac_5_0 ;
output un1_DacWriteNextState_294_0 ;
input [1:0] DacSetpointReadedAddressDac ;
input [2:0] DacSetpointReadedAddressController ;
input [23:0] DataToMosi_i ;
output un1_spirst2_i_1_0 ;
output un1_spirst2_i_0_0 ;
input DacSetpoints_0_1_0 ;
input DacSetpoints_0_1_2 ;
input DacSetpoints_0_1_5 ;
input DacSetpoints_0_1_6 ;
input DacSetpoints_0_1_4 ;
input DacSetpoints_0_1_21 ;
input DacSetpoints_0_1_3 ;
input DacSetpoints_0_1_1 ;
input DacSetpoints_0_1_7 ;
input DacSetpoints_0_1_18 ;
input DacSetpoints_0_1_20 ;
input DacSetpoints_0_0_0 ;
input DacSetpoints_0_0_2 ;
input DacSetpoints_0_0_5 ;
input DacSetpoints_0_0_6 ;
input DacSetpoints_0_0_4 ;
input DacSetpoints_0_0_21 ;
input DacSetpoints_0_0_3 ;
input DacSetpoints_0_0_1 ;
input DacSetpoints_0_0_7 ;
input DacSetpoints_0_0_18 ;
input DacSetpoints_0_0_20 ;
input DacSetpoints_2_1_21 ;
input DacSetpoints_2_1_3 ;
input DacSetpoints_2_1_2 ;
input DacSetpoints_2_1_4 ;
input DacSetpoints_2_1_20 ;
input DacSetpoints_2_1_6 ;
input DacSetpoints_2_1_0 ;
input DacSetpoints_2_1_5 ;
input DacSetpoints_2_1_1 ;
input DacSetpoints_2_1_7 ;
input DacSetpoints_2_1_18 ;
input DacSetpoints_2_0_21 ;
input DacSetpoints_2_0_3 ;
input DacSetpoints_2_0_2 ;
input DacSetpoints_2_0_4 ;
input DacSetpoints_2_0_20 ;
input DacSetpoints_2_0_6 ;
input DacSetpoints_2_0_0 ;
input DacSetpoints_2_0_5 ;
input DacSetpoints_2_0_1 ;
input DacSetpoints_2_0_7 ;
input DacSetpoints_2_0_18 ;
input DacSetpoints_3_1_22 ;
input DacSetpoints_3_1_15 ;
input DacSetpoints_3_1_7 ;
input DacSetpoints_3_1_18 ;
input DacSetpoints_3_1_3 ;
input DacSetpoints_3_1_6 ;
input DacSetpoints_3_1_20 ;
input DacSetpoints_3_1_0 ;
input DacSetpoints_3_1_5 ;
input DacSetpoints_3_1_2 ;
input DacSetpoints_3_1_1 ;
input DacSetpoints_3_1_4 ;
input DacSetpoints_3_1_21 ;
input DacSetpoints_3_0_22 ;
input DacSetpoints_3_0_15 ;
input DacSetpoints_3_0_7 ;
input DacSetpoints_3_0_18 ;
input DacSetpoints_3_0_3 ;
input DacSetpoints_3_0_6 ;
input DacSetpoints_3_0_20 ;
input DacSetpoints_3_0_0 ;
input DacSetpoints_3_0_5 ;
input DacSetpoints_3_0_2 ;
input DacSetpoints_3_0_1 ;
input DacSetpoints_3_0_4 ;
input DacSetpoints_3_0_21 ;
input DacSetpoints_5_1_14 ;
input DacSetpoints_5_1_10 ;
input DacSetpoints_5_1_8 ;
input DacSetpoints_5_1_22 ;
input DacSetpoints_5_1_12 ;
input DacSetpoints_5_1_5 ;
input DacSetpoints_5_1_4 ;
input DacSetpoints_5_1_1 ;
input DacSetpoints_5_1_18 ;
input DacSetpoints_5_1_2 ;
input DacSetpoints_5_1_20 ;
input DacSetpoints_5_1_0 ;
input DacSetpoints_5_1_7 ;
input DacSetpoints_5_1_21 ;
input DacSetpoints_5_1_6 ;
input DacSetpoints_5_1_3 ;
input DacSetpoints_5_0_14 ;
input DacSetpoints_5_0_10 ;
input DacSetpoints_5_0_8 ;
input DacSetpoints_5_0_22 ;
input DacSetpoints_5_0_12 ;
input DacSetpoints_5_0_5 ;
input DacSetpoints_5_0_4 ;
input DacSetpoints_5_0_1 ;
input DacSetpoints_5_0_18 ;
input DacSetpoints_5_0_2 ;
input DacSetpoints_5_0_20 ;
input DacSetpoints_5_0_0 ;
input DacSetpoints_5_0_7 ;
input DacSetpoints_5_0_21 ;
input DacSetpoints_5_0_6 ;
input DacSetpoints_5_0_3 ;
input DacSetpoints_4_1_22 ;
input DacSetpoints_4_1_17 ;
input DacSetpoints_4_1_13 ;
input DacSetpoints_4_1_8 ;
input DacSetpoints_4_1_10 ;
input DacSetpoints_4_1_15 ;
input DacSetpoints_4_1_20 ;
input DacSetpoints_4_1_18 ;
input DacSetpoints_4_1_21 ;
input DacSetpoints_4_1_5 ;
input DacSetpoints_4_1_1 ;
input DacSetpoints_4_1_0 ;
input DacSetpoints_4_1_6 ;
input DacSetpoints_4_1_7 ;
input DacSetpoints_4_1_2 ;
input DacSetpoints_4_1_4 ;
input DacSetpoints_4_1_3 ;
input DacSetpoints_4_0_22 ;
input DacSetpoints_4_0_17 ;
input DacSetpoints_4_0_13 ;
input DacSetpoints_4_0_8 ;
input DacSetpoints_4_0_10 ;
input DacSetpoints_4_0_15 ;
input DacSetpoints_4_0_20 ;
input DacSetpoints_4_0_18 ;
input DacSetpoints_4_0_21 ;
input DacSetpoints_4_0_5 ;
input DacSetpoints_4_0_1 ;
input DacSetpoints_4_0_0 ;
input DacSetpoints_4_0_6 ;
input DacSetpoints_4_0_7 ;
input DacSetpoints_4_0_2 ;
input DacSetpoints_4_0_4 ;
input DacSetpoints_4_0_3 ;
input DacSetpoints_1_1_18 ;
input DacSetpoints_1_1_20 ;
input DacSetpoints_1_1_5 ;
input DacSetpoints_1_1_21 ;
input DacSetpoints_1_1_3 ;
input DacSetpoints_1_1_0 ;
input DacSetpoints_1_1_4 ;
input DacSetpoints_1_1_2 ;
input DacSetpoints_1_1_1 ;
input DacSetpoints_1_1_7 ;
input DacSetpoints_1_1_6 ;
input DacSetpoints_1_0_18 ;
input DacSetpoints_1_0_20 ;
input DacSetpoints_1_0_5 ;
input DacSetpoints_1_0_21 ;
input DacSetpoints_1_0_3 ;
input DacSetpoints_1_0_0 ;
input DacSetpoints_1_0_4 ;
input DacSetpoints_1_0_2 ;
input DacSetpoints_1_0_1 ;
input DacSetpoints_1_0_7 ;
input DacSetpoints_1_0_6 ;
input DacSetpoints_0_3_21 ;
input DacSetpoints_0_3_20 ;
input DacSetpoints_0_3_11 ;
input DacSetpoints_0_3_10 ;
input DacSetpoints_0_3_8 ;
input DacSetpoints_0_3_7 ;
input DacSetpoints_0_3_18 ;
input DacSetpoints_0_3_12 ;
input DacSetpoints_0_3_9 ;
input DacSetpoints_0_3_16 ;
input DacSetpoints_0_3_14 ;
input DacSetpoints_0_3_0 ;
input DacSetpoints_0_3_6 ;
input DacSetpoints_0_3_17 ;
input DacSetpoints_0_3_19 ;
input DacSetpoints_0_2_21 ;
input DacSetpoints_0_2_20 ;
input DacSetpoints_0_2_11 ;
input DacSetpoints_0_2_10 ;
input DacSetpoints_0_2_8 ;
input DacSetpoints_0_2_7 ;
input DacSetpoints_0_2_18 ;
input DacSetpoints_0_2_12 ;
input DacSetpoints_0_2_9 ;
input DacSetpoints_0_2_16 ;
input DacSetpoints_0_2_14 ;
input DacSetpoints_0_2_0 ;
input DacSetpoints_0_2_6 ;
input DacSetpoints_0_2_17 ;
input DacSetpoints_0_2_19 ;
input DacSetpoints_2_3_21 ;
input DacSetpoints_2_3_12 ;
input DacSetpoints_2_3_9 ;
input DacSetpoints_2_3_3 ;
input DacSetpoints_2_3_13 ;
input DacSetpoints_2_3_4 ;
input DacSetpoints_2_3_20 ;
input DacSetpoints_2_3_11 ;
input DacSetpoints_2_3_19 ;
input DacSetpoints_2_3_7 ;
input DacSetpoints_2_3_14 ;
input DacSetpoints_2_3_16 ;
input DacSetpoints_2_3_18 ;
input DacSetpoints_2_3_5 ;
input DacSetpoints_2_3_0 ;
input DacSetpoints_2_3_6 ;
input DacSetpoints_2_3_17 ;
input DacSetpoints_2_2_21 ;
input DacSetpoints_2_2_12 ;
input DacSetpoints_2_2_9 ;
input DacSetpoints_2_2_3 ;
input DacSetpoints_2_2_13 ;
input DacSetpoints_2_2_4 ;
input DacSetpoints_2_2_20 ;
input DacSetpoints_2_2_11 ;
input DacSetpoints_2_2_19 ;
input DacSetpoints_2_2_7 ;
input DacSetpoints_2_2_14 ;
input DacSetpoints_2_2_16 ;
input DacSetpoints_2_2_18 ;
input DacSetpoints_2_2_5 ;
input DacSetpoints_2_2_0 ;
input DacSetpoints_2_2_6 ;
input DacSetpoints_2_2_17 ;
input [22:0] DacSetpoints_3_3 ;
input [22:0] DacSetpoints_3_2 ;
input [23:0] DacSetpoints_5_3 ;
input [23:0] DacSetpoints_5_2 ;
input [21:0] DacWriteNextState ;
input [22:0] DacSetpoints_4_3 ;
input [22:0] DacSetpoints_4_2 ;
input DacSetpoints_1_3_17 ;
input DacSetpoints_1_3_15 ;
input DacSetpoints_1_3_4 ;
input DacSetpoints_1_3_0 ;
input DacSetpoints_1_3_2 ;
input DacSetpoints_1_2_17 ;
input DacSetpoints_1_2_15 ;
input DacSetpoints_1_2_4 ;
input DacSetpoints_1_2_0 ;
input DacSetpoints_1_2_2 ;
output [2:0] DacSetpointReadedAddressController_2 ;
input [2:0] DacSetpointReadAddressController ;
output [1:0] DacSetpointReadedAddressDac_2 ;
input [4:0] SpiBitPos ;
input DacWriteNextState_rep_0 ;
input DacWriteNextState_rep_4 ;
input [1:0] DacSetpointReadAddressDac ;
output TP7_c ;
output SckA_c ;
output N_1182_mux_i_1z ;
output N_56_0_i ;
input N_4647 ;
output N_70_0_i ;
input N_4612 ;
output N_4447_i ;
input N_4613 ;
output N_86_1_i ;
input N_4560 ;
output N_2088 ;
output N_2295 ;
output N_2609 ;
input N_4687 ;
output N_2402 ;
output N_2294 ;
output N_2502 ;
output N_2310 ;
output N_2090 ;
output N_2189 ;
output N_2312 ;
output N_2521 ;
input N_4656 ;
output N_2298 ;
output N_2194 ;
output N_2398 ;
input N_4610 ;
output N_2206 ;
output N_2102 ;
output N_2084 ;
output N_2507 ;
input N_4644 ;
output N_2505 ;
input N_4642 ;
output N_2416 ;
output N_2417 ;
output N_2086 ;
output N_2297 ;
output N_2610 ;
input N_4688 ;
input N_4686 ;
input N_4685 ;
input N_4684 ;
input N_4683 ;
input N_4655 ;
input N_4653 ;
input N_4643 ;
input N_4641 ;
input N_4640 ;
input N_4611 ;
input N_4609 ;
input N_4558 ;
output N_41_0_i ;
output N_48_0_i ;
input N_4654 ;
output N_79_0_i ;
input N_4562 ;
output N_178_0_i ;
output N_173_0_i ;
output N_4458_i ;
input N_4689 ;
output N_143_0_i ;
output N_240_0_i ;
input N_4657 ;
output N_198_0_i ;
output N_193_0_i ;
output N_188_0_i ;
output N_183_0_i ;
output N_295_0_i ;
input N_4645 ;
output N_290_0_i ;
input N_4646 ;
output N_285_0_i ;
input N_4648 ;
output N_280_0_i ;
input N_4649 ;
output N_275_0_i ;
input N_4650 ;
output N_4456_i ;
input N_4651 ;
output N_340_0_i ;
output N_390_0_i ;
output N_385_0_i ;
output N_380_0_i ;
output N_375_0_i ;
output N_370_0_i ;
output N_480_i ;
output N_104_0_i ;
input N_4583 ;
output N_475_i ;
output N_470_i ;
output N_465_i ;
output N_460_i ;
output N_425_0_i ;
output N_530_i ;
output N_485_i ;
output N_590_i ;
output N_585_i ;
output N_580_i ;
output N_575_i ;
input N_4559 ;
output N_570_i ;
output N_565_i ;
output N_690_i ;
output N_685_i ;
output N_680_i ;
output N_640_i ;
output N_710_i ;
output N_705_i ;
output N_700_i ;
output N_695_i ;
output N_1181_mux_i_1z ;
output N_168_0_i ;
output N_270_0_i ;
output N_455_i ;
output N_560_i ;
output N_675_i ;
output N_4461 ;
input N_4615 ;
output N_163_0_i ;
input N_4690 ;
output N_265_0_i ;
input N_4652 ;
output N_365_0_i ;
input N_4614 ;
output N_450_i ;
output N_555_i ;
output N_670_i ;
output N_4079 ;
input N_4691 ;
output N_2315 ;
input N_4584 ;
output N_2107 ;
output N_2621 ;
output N_2205 ;
output N_2413 ;
input N_4626 ;
input N_4594 ;
output N_2309 ;
output N_2415 ;
output N_2523 ;
input N_4658 ;
output N_2101 ;
input N_4596 ;
output N_4085 ;
input N_4551 ;
output N_4089 ;
input N_4561 ;
output N_2103 ;
output N_1185_mux_i ;
input N_4608 ;
input N_4635 ;
input N_4678 ;
input N_4557 ;
output N_4054_i ;
output N_4059_i ;
output N_4058_i ;
output N_4057_i ;
output N_4052_i ;
output N_4051_i ;
output N_4050_i ;
output N_4049_i ;
output N_4048_i ;
output N_4056_i ;
output N_4055_i ;
output N_4062_i ;
output N_4061_i ;
output N_4060_i ;
input SpiRst_4 ;
output N_4053_i ;
output N_1176_mux_i_1z ;
input N_4673 ;
input N_4534 ;
input N_4550 ;
input N_4672 ;
input N_4669 ;
input N_4536 ;
input N_4573 ;
input N_4574 ;
input N_4628 ;
input N_4625 ;
input N_4624 ;
input N_4593 ;
input N_4597 ;
input N_4549 ;
input N_4638 ;
input N_4629 ;
input N_4627 ;
input N_4607 ;
input N_4598 ;
input N_4595 ;
input N_4577 ;
input N_4575 ;
input N_4572 ;
input N_4552 ;
input N_4535 ;
input N_4630 ;
input N_4681 ;
input N_4671 ;
input N_4670 ;
input N_4668 ;
input N_4667 ;
input N_4599 ;
input N_4576 ;
input N_4571 ;
output N_835_i_1z ;
output N_330_i ;
output N_312_i ;
output N_317_i ;
output N_333_i ;
input N_4682 ;
input N_4582 ;
input N_4543 ;
input N_4676 ;
input N_4674 ;
input N_4602 ;
input N_4579 ;
input N_4604 ;
input N_4639 ;
input N_4539 ;
input N_4600 ;
input N_4555 ;
input N_4537 ;
input N_4541 ;
input N_4580 ;
input N_4633 ;
input N_4631 ;
output N_776_i ;
output N_770_i ;
output N_364_i ;
output N_547_mux_i ;
input N_4553 ;
input N_4578 ;
input N_4675 ;
input N_4632 ;
input N_4601 ;
input N_4538 ;
output N_794 ;
output N_77_0 ;
output un1_XferComplete_i_1_i_1z ;
output N_361_i ;
output N_362_i ;
output N_363_i ;
output N_336_i ;
output DacSetpoints_0_0_1_sqmuxa_1 ;
output DacSetpoints_3_3_1_sqmuxa ;
output DacSetpoints_3_2_1_sqmuxa ;
output DacSetpoints_3_1_1_sqmuxa ;
output DacSetpoints_3_0_1_sqmuxa ;
output DacSetpoints_2_3_1_sqmuxa ;
output DacSetpoints_2_2_1_sqmuxa ;
output DacSetpoints_2_1_1_sqmuxa ;
output DacSetpoints_2_0_1_sqmuxa ;
output DacSetpoints_1_3_1_sqmuxa ;
output DacSetpoints_1_2_1_sqmuxa ;
output DacSetpoints_1_1_1_sqmuxa ;
output DacSetpoints_1_0_1_sqmuxa ;
output DacSetpoints_0_3_1_sqmuxa ;
output DacSetpoints_0_2_1_sqmuxa ;
output DacSetpoints_0_1_1_sqmuxa ;
output N_1183 ;
input un3_clkdivlt8 ;
input un3_clkdivlto8_2 ;
input un3_clkdivlto8_1 ;
output un1_SpiRst_0_sqmuxa_1_i_2 ;
input SpiXferCompleteOut_4 ;
input LastSpiXferComplete_4 ;
output DacSetpoints_5_1_1_sqmuxa ;
output DacSetpoints_5_0_1_sqmuxa ;
output DacSetpoints_4_1_1_sqmuxa ;
output DacSetpoints_4_0_1_sqmuxa ;
output N_365_i ;
output DacSetpoints_4_2_1_sqmuxa ;
output DacSetpoints_4_3_1_sqmuxa ;
output DacSetpoints_5_2_1_sqmuxa ;
output DacSetpoints_5_3_1_sqmuxa ;
output un1_SpiRst_0_sqmuxa_1_i_1 ;
input SpiXferCompleteOut_3 ;
input LastSpiXferComplete_3 ;
output un1_SpiRst_0_sqmuxa_1_i_0 ;
input SpiXferCompleteOut_2 ;
input LastSpiXferComplete_2 ;
input SpiRst_3 ;
output N_551_mux ;
output un9_dacasetpointwritten_1z ;
output un20_dacasetpointwritten_1z ;
input DacESetpointWritten ;
input DacFSetpointWritten ;
input SpiRst_2 ;
output N_1153_mux ;
output N_1152_mux ;
output N_1155_mux ;
output N_1154_mux ;
input shot_i ;
input DacBSetpointWritten ;
input DacCSetpointWritten ;
input DacDSetpointWritten ;
input SpiRst_1 ;
input TP6_c ;
output un1_rst_3_i ;
input SpiRst_0 ;
output N_366_i ;
output N_1180_mux_i_1z ;
output N_55_0_i_1z ;
output N_1184_mux_i_1z ;
input un3_clkdivlto8 ;
output N_1186_mux ;
input SckC_c ;
output LastSpiXferComplete_0_sqmuxa_1 ;
input SpiXferCompleteOut_1 ;
input LastSpiXferComplete_1 ;
output LastSpiXferComplete_0_sqmuxa_0 ;
input SpiXferCompleteOut_0 ;
input LastSpiXferComplete_0 ;
input TP8_c ;
output LastWriteDac_1z ;
output un1_rst_1_i ;
output un1_rst_1 ;
output lastwritedac4_i_0 ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire StateOut_23_i_a2_RNIQQUU3_0 ;
wire StateOut_23_i_a2_RNIFGVU3_0 ;
wire StateOut_23_i_a2_RNIDEVU3_0 ;
wire StateOut_23_i_a2_RNI9AVU3_0 ;
wire StateOut_23_i_a2_RNIFSIP3_0 ;
wire StateOut_23_i_a2_RNI6HGP3_0 ;
wire StateOut_23_i_a2_RNI0LTJ3_0 ;
wire StateOut_23_i_a2_RNIH6UJ3_0 ;
wire StateOut_23_i_a2_RNID2UJ3_0 ;
wire StateOut_23_i_a2_RNI5RO54_0 ;
wire StateOut_23_i_a2_RNIJSS84_0 ;
wire StateOut_23_i_a2_RNIDMS84_0 ;
wire StateOut_23_i_a2_RNIPGRJ4_0 ;
wire StateOut_23_i_a2_RNIA1RJ4_0 ;
wire StateOut_23_i_a2_RNIRHQJ4_0 ;
wire StateOut_23_i_a2_RNIMCQJ4_0 ;
wire StateOut_23_i_a2_RNIQP934_0 ;
wire StateOut_23_i_a2_RNIUMT14_0 ;
wire StateOut_23_i_a2_RNI4LPI3_0 ;
wire StateOut_23_i_a2_RNIA2T14_0 ;
wire StateOut_23_i_a2_RNIRIS14_0 ;
wire StateOut_23_i_a2_RNIV4I34_0 ;
wire StateOut_23_i_a2_RNI3TVF4_0 ;
wire StateOut_23_i_a2_RNIPIVF4_0 ;
wire StateOut_23_i_a2_RNI5UUF4_0 ;
wire un1_DacWriteNextState_305_1_RNII3DF4_0 ;
wire un1_DacWriteNextState_304_1_RNIVIM04_0 ;
wire un1_DacWriteNextState_304_1_RNIE2N04_0 ;
wire un1_DacWriteNextState_303_1_RNI3BL54_0 ;
wire StateOut_23_i_a2_RNILK934_0 ;
wire un1_DacWriteNextState_301_1_RNI5LIF3_0 ;
wire StateOut_23_i_a2_RNI5TS14_0 ;
wire StateOut_23_i_a2_RNIQVH34_0 ;
wire StateOut_23_i_a2_RNIH64V3_0 ;
wire un1_DacWriteNextState_304_1_RNIEPE63_0 ;
wire un1_DacWriteNextState_297_0 ;
wire un1_DacWriteNextState_295_0 ;
wire un1_DacWriteNextState_305_0_19 ;
wire un1_DacWriteNextState_305_0_13 ;
wire un1_DacWriteNextState_305_0_2 ;
wire un1_DacWriteNextState_305_0_0 ;
wire un1_DacWriteNextState_303_0_17 ;
wire un1_DacWriteNextState_303_0_11 ;
wire un1_DacWriteNextState_303_0_0 ;
wire un1_DacWriteNextState_302_0_0 ;
wire un1_DacWriteNextState_300_0_0 ;
wire DacWriteNextState_ns_0 ;
wire DacWriteNextState_ns_1 ;
wire DacWriteNextState_ns_6 ;
wire DacWriteNextState_ns_12 ;
wire DacWriteNextState_ns_16 ;
wire DacWriteNextState_ns_4 ;
wire DacWriteNextState_ns_14 ;
wire DacWriteNextState_ns_18 ;
wire DacWriteNextState_ns_13 ;
wire StateOut_23_0 ;
wire un1_spirst2_i_2_0 ;
wire un1_DacWriteNextState_298_0 ;
wire DacSetpointReadAddressDac_5_0 ;
wire un1_DacWriteNextState_294_0 ;
wire un1_spirst2_i_1_0 ;
wire un1_spirst2_i_0_0 ;
wire DacSetpoints_0_1_0 ;
wire DacSetpoints_0_1_2 ;
wire DacSetpoints_0_1_5 ;
wire DacSetpoints_0_1_6 ;
wire DacSetpoints_0_1_4 ;
wire DacSetpoints_0_1_21 ;
wire DacSetpoints_0_1_3 ;
wire DacSetpoints_0_1_1 ;
wire DacSetpoints_0_1_7 ;
wire DacSetpoints_0_1_18 ;
wire DacSetpoints_0_1_20 ;
wire DacSetpoints_0_0_0 ;
wire DacSetpoints_0_0_2 ;
wire DacSetpoints_0_0_5 ;
wire DacSetpoints_0_0_6 ;
wire DacSetpoints_0_0_4 ;
wire DacSetpoints_0_0_21 ;
wire DacSetpoints_0_0_3 ;
wire DacSetpoints_0_0_1 ;
wire DacSetpoints_0_0_7 ;
wire DacSetpoints_0_0_18 ;
wire DacSetpoints_0_0_20 ;
wire DacSetpoints_2_1_21 ;
wire DacSetpoints_2_1_3 ;
wire DacSetpoints_2_1_2 ;
wire DacSetpoints_2_1_4 ;
wire DacSetpoints_2_1_20 ;
wire DacSetpoints_2_1_6 ;
wire DacSetpoints_2_1_0 ;
wire DacSetpoints_2_1_5 ;
wire DacSetpoints_2_1_1 ;
wire DacSetpoints_2_1_7 ;
wire DacSetpoints_2_1_18 ;
wire DacSetpoints_2_0_21 ;
wire DacSetpoints_2_0_3 ;
wire DacSetpoints_2_0_2 ;
wire DacSetpoints_2_0_4 ;
wire DacSetpoints_2_0_20 ;
wire DacSetpoints_2_0_6 ;
wire DacSetpoints_2_0_0 ;
wire DacSetpoints_2_0_5 ;
wire DacSetpoints_2_0_1 ;
wire DacSetpoints_2_0_7 ;
wire DacSetpoints_2_0_18 ;
wire DacSetpoints_3_1_22 ;
wire DacSetpoints_3_1_15 ;
wire DacSetpoints_3_1_7 ;
wire DacSetpoints_3_1_18 ;
wire DacSetpoints_3_1_3 ;
wire DacSetpoints_3_1_6 ;
wire DacSetpoints_3_1_20 ;
wire DacSetpoints_3_1_0 ;
wire DacSetpoints_3_1_5 ;
wire DacSetpoints_3_1_2 ;
wire DacSetpoints_3_1_1 ;
wire DacSetpoints_3_1_4 ;
wire DacSetpoints_3_1_21 ;
wire DacSetpoints_3_0_22 ;
wire DacSetpoints_3_0_15 ;
wire DacSetpoints_3_0_7 ;
wire DacSetpoints_3_0_18 ;
wire DacSetpoints_3_0_3 ;
wire DacSetpoints_3_0_6 ;
wire DacSetpoints_3_0_20 ;
wire DacSetpoints_3_0_0 ;
wire DacSetpoints_3_0_5 ;
wire DacSetpoints_3_0_2 ;
wire DacSetpoints_3_0_1 ;
wire DacSetpoints_3_0_4 ;
wire DacSetpoints_3_0_21 ;
wire DacSetpoints_5_1_14 ;
wire DacSetpoints_5_1_10 ;
wire DacSetpoints_5_1_8 ;
wire DacSetpoints_5_1_22 ;
wire DacSetpoints_5_1_12 ;
wire DacSetpoints_5_1_5 ;
wire DacSetpoints_5_1_4 ;
wire DacSetpoints_5_1_1 ;
wire DacSetpoints_5_1_18 ;
wire DacSetpoints_5_1_2 ;
wire DacSetpoints_5_1_20 ;
wire DacSetpoints_5_1_0 ;
wire DacSetpoints_5_1_7 ;
wire DacSetpoints_5_1_21 ;
wire DacSetpoints_5_1_6 ;
wire DacSetpoints_5_1_3 ;
wire DacSetpoints_5_0_14 ;
wire DacSetpoints_5_0_10 ;
wire DacSetpoints_5_0_8 ;
wire DacSetpoints_5_0_22 ;
wire DacSetpoints_5_0_12 ;
wire DacSetpoints_5_0_5 ;
wire DacSetpoints_5_0_4 ;
wire DacSetpoints_5_0_1 ;
wire DacSetpoints_5_0_18 ;
wire DacSetpoints_5_0_2 ;
wire DacSetpoints_5_0_20 ;
wire DacSetpoints_5_0_0 ;
wire DacSetpoints_5_0_7 ;
wire DacSetpoints_5_0_21 ;
wire DacSetpoints_5_0_6 ;
wire DacSetpoints_5_0_3 ;
wire DacSetpoints_4_1_22 ;
wire DacSetpoints_4_1_17 ;
wire DacSetpoints_4_1_13 ;
wire DacSetpoints_4_1_8 ;
wire DacSetpoints_4_1_10 ;
wire DacSetpoints_4_1_15 ;
wire DacSetpoints_4_1_20 ;
wire DacSetpoints_4_1_18 ;
wire DacSetpoints_4_1_21 ;
wire DacSetpoints_4_1_5 ;
wire DacSetpoints_4_1_1 ;
wire DacSetpoints_4_1_0 ;
wire DacSetpoints_4_1_6 ;
wire DacSetpoints_4_1_7 ;
wire DacSetpoints_4_1_2 ;
wire DacSetpoints_4_1_4 ;
wire DacSetpoints_4_1_3 ;
wire DacSetpoints_4_0_22 ;
wire DacSetpoints_4_0_17 ;
wire DacSetpoints_4_0_13 ;
wire DacSetpoints_4_0_8 ;
wire DacSetpoints_4_0_10 ;
wire DacSetpoints_4_0_15 ;
wire DacSetpoints_4_0_20 ;
wire DacSetpoints_4_0_18 ;
wire DacSetpoints_4_0_21 ;
wire DacSetpoints_4_0_5 ;
wire DacSetpoints_4_0_1 ;
wire DacSetpoints_4_0_0 ;
wire DacSetpoints_4_0_6 ;
wire DacSetpoints_4_0_7 ;
wire DacSetpoints_4_0_2 ;
wire DacSetpoints_4_0_4 ;
wire DacSetpoints_4_0_3 ;
wire DacSetpoints_1_1_18 ;
wire DacSetpoints_1_1_20 ;
wire DacSetpoints_1_1_5 ;
wire DacSetpoints_1_1_21 ;
wire DacSetpoints_1_1_3 ;
wire DacSetpoints_1_1_0 ;
wire DacSetpoints_1_1_4 ;
wire DacSetpoints_1_1_2 ;
wire DacSetpoints_1_1_1 ;
wire DacSetpoints_1_1_7 ;
wire DacSetpoints_1_1_6 ;
wire DacSetpoints_1_0_18 ;
wire DacSetpoints_1_0_20 ;
wire DacSetpoints_1_0_5 ;
wire DacSetpoints_1_0_21 ;
wire DacSetpoints_1_0_3 ;
wire DacSetpoints_1_0_0 ;
wire DacSetpoints_1_0_4 ;
wire DacSetpoints_1_0_2 ;
wire DacSetpoints_1_0_1 ;
wire DacSetpoints_1_0_7 ;
wire DacSetpoints_1_0_6 ;
wire DacSetpoints_0_3_21 ;
wire DacSetpoints_0_3_20 ;
wire DacSetpoints_0_3_11 ;
wire DacSetpoints_0_3_10 ;
wire DacSetpoints_0_3_8 ;
wire DacSetpoints_0_3_7 ;
wire DacSetpoints_0_3_18 ;
wire DacSetpoints_0_3_12 ;
wire DacSetpoints_0_3_9 ;
wire DacSetpoints_0_3_16 ;
wire DacSetpoints_0_3_14 ;
wire DacSetpoints_0_3_0 ;
wire DacSetpoints_0_3_6 ;
wire DacSetpoints_0_3_17 ;
wire DacSetpoints_0_3_19 ;
wire DacSetpoints_0_2_21 ;
wire DacSetpoints_0_2_20 ;
wire DacSetpoints_0_2_11 ;
wire DacSetpoints_0_2_10 ;
wire DacSetpoints_0_2_8 ;
wire DacSetpoints_0_2_7 ;
wire DacSetpoints_0_2_18 ;
wire DacSetpoints_0_2_12 ;
wire DacSetpoints_0_2_9 ;
wire DacSetpoints_0_2_16 ;
wire DacSetpoints_0_2_14 ;
wire DacSetpoints_0_2_0 ;
wire DacSetpoints_0_2_6 ;
wire DacSetpoints_0_2_17 ;
wire DacSetpoints_0_2_19 ;
wire DacSetpoints_2_3_21 ;
wire DacSetpoints_2_3_12 ;
wire DacSetpoints_2_3_9 ;
wire DacSetpoints_2_3_3 ;
wire DacSetpoints_2_3_13 ;
wire DacSetpoints_2_3_4 ;
wire DacSetpoints_2_3_20 ;
wire DacSetpoints_2_3_11 ;
wire DacSetpoints_2_3_19 ;
wire DacSetpoints_2_3_7 ;
wire DacSetpoints_2_3_14 ;
wire DacSetpoints_2_3_16 ;
wire DacSetpoints_2_3_18 ;
wire DacSetpoints_2_3_5 ;
wire DacSetpoints_2_3_0 ;
wire DacSetpoints_2_3_6 ;
wire DacSetpoints_2_3_17 ;
wire DacSetpoints_2_2_21 ;
wire DacSetpoints_2_2_12 ;
wire DacSetpoints_2_2_9 ;
wire DacSetpoints_2_2_3 ;
wire DacSetpoints_2_2_13 ;
wire DacSetpoints_2_2_4 ;
wire DacSetpoints_2_2_20 ;
wire DacSetpoints_2_2_11 ;
wire DacSetpoints_2_2_19 ;
wire DacSetpoints_2_2_7 ;
wire DacSetpoints_2_2_14 ;
wire DacSetpoints_2_2_16 ;
wire DacSetpoints_2_2_18 ;
wire DacSetpoints_2_2_5 ;
wire DacSetpoints_2_2_0 ;
wire DacSetpoints_2_2_6 ;
wire DacSetpoints_2_2_17 ;
wire DacSetpoints_1_3_17 ;
wire DacSetpoints_1_3_15 ;
wire DacSetpoints_1_3_4 ;
wire DacSetpoints_1_3_0 ;
wire DacSetpoints_1_3_2 ;
wire DacSetpoints_1_2_17 ;
wire DacSetpoints_1_2_15 ;
wire DacSetpoints_1_2_4 ;
wire DacSetpoints_1_2_0 ;
wire DacSetpoints_1_2_2 ;
wire DacWriteNextState_rep_0 ;
wire DacWriteNextState_rep_4 ;
wire TP7_c ;
wire SckA_c ;
wire N_1182_mux_i_1z ;
wire N_56_0_i ;
wire N_4647 ;
wire N_70_0_i ;
wire N_4612 ;
wire N_4447_i ;
wire N_4613 ;
wire N_86_1_i ;
wire N_4560 ;
wire N_2088 ;
wire N_2295 ;
wire N_2609 ;
wire N_4687 ;
wire N_2402 ;
wire N_2294 ;
wire N_2502 ;
wire N_2310 ;
wire N_2090 ;
wire N_2189 ;
wire N_2312 ;
wire N_2521 ;
wire N_4656 ;
wire N_2298 ;
wire N_2194 ;
wire N_2398 ;
wire N_4610 ;
wire N_2206 ;
wire N_2102 ;
wire N_2084 ;
wire N_2507 ;
wire N_4644 ;
wire N_2505 ;
wire N_4642 ;
wire N_2416 ;
wire N_2417 ;
wire N_2086 ;
wire N_2297 ;
wire N_2610 ;
wire N_4688 ;
wire N_4686 ;
wire N_4685 ;
wire N_4684 ;
wire N_4683 ;
wire N_4655 ;
wire N_4653 ;
wire N_4643 ;
wire N_4641 ;
wire N_4640 ;
wire N_4611 ;
wire N_4609 ;
wire N_4558 ;
wire N_41_0_i ;
wire N_48_0_i ;
wire N_4654 ;
wire N_79_0_i ;
wire N_4562 ;
wire N_178_0_i ;
wire N_173_0_i ;
wire N_4458_i ;
wire N_4689 ;
wire N_143_0_i ;
wire N_240_0_i ;
wire N_4657 ;
wire N_198_0_i ;
wire N_193_0_i ;
wire N_188_0_i ;
wire N_183_0_i ;
wire N_295_0_i ;
wire N_4645 ;
wire N_290_0_i ;
wire N_4646 ;
wire N_285_0_i ;
wire N_4648 ;
wire N_280_0_i ;
wire N_4649 ;
wire N_275_0_i ;
wire N_4650 ;
wire N_4456_i ;
wire N_4651 ;
wire N_340_0_i ;
wire N_390_0_i ;
wire N_385_0_i ;
wire N_380_0_i ;
wire N_375_0_i ;
wire N_370_0_i ;
wire N_480_i ;
wire N_104_0_i ;
wire N_4583 ;
wire N_475_i ;
wire N_470_i ;
wire N_465_i ;
wire N_460_i ;
wire N_425_0_i ;
wire N_530_i ;
wire N_485_i ;
wire N_590_i ;
wire N_585_i ;
wire N_580_i ;
wire N_575_i ;
wire N_4559 ;
wire N_570_i ;
wire N_565_i ;
wire N_690_i ;
wire N_685_i ;
wire N_680_i ;
wire N_640_i ;
wire N_710_i ;
wire N_705_i ;
wire N_700_i ;
wire N_695_i ;
wire N_1181_mux_i_1z ;
wire N_168_0_i ;
wire N_270_0_i ;
wire N_455_i ;
wire N_560_i ;
wire N_675_i ;
wire N_4461 ;
wire N_4615 ;
wire N_163_0_i ;
wire N_4690 ;
wire N_265_0_i ;
wire N_4652 ;
wire N_365_0_i ;
wire N_4614 ;
wire N_450_i ;
wire N_555_i ;
wire N_670_i ;
wire N_4079 ;
wire N_4691 ;
wire N_2315 ;
wire N_4584 ;
wire N_2107 ;
wire N_2621 ;
wire N_2205 ;
wire N_2413 ;
wire N_4626 ;
wire N_4594 ;
wire N_2309 ;
wire N_2415 ;
wire N_2523 ;
wire N_4658 ;
wire N_2101 ;
wire N_4596 ;
wire N_4085 ;
wire N_4551 ;
wire N_4089 ;
wire N_4561 ;
wire N_2103 ;
wire N_1185_mux_i ;
wire N_4608 ;
wire N_4635 ;
wire N_4678 ;
wire N_4557 ;
wire N_4054_i ;
wire N_4059_i ;
wire N_4058_i ;
wire N_4057_i ;
wire N_4052_i ;
wire N_4051_i ;
wire N_4050_i ;
wire N_4049_i ;
wire N_4048_i ;
wire N_4056_i ;
wire N_4055_i ;
wire N_4062_i ;
wire N_4061_i ;
wire N_4060_i ;
wire SpiRst_4 ;
wire N_4053_i ;
wire N_1176_mux_i_1z ;
wire N_4673 ;
wire N_4534 ;
wire N_4550 ;
wire N_4672 ;
wire N_4669 ;
wire N_4536 ;
wire N_4573 ;
wire N_4574 ;
wire N_4628 ;
wire N_4625 ;
wire N_4624 ;
wire N_4593 ;
wire N_4597 ;
wire N_4549 ;
wire N_4638 ;
wire N_4629 ;
wire N_4627 ;
wire N_4607 ;
wire N_4598 ;
wire N_4595 ;
wire N_4577 ;
wire N_4575 ;
wire N_4572 ;
wire N_4552 ;
wire N_4535 ;
wire N_4630 ;
wire N_4681 ;
wire N_4671 ;
wire N_4670 ;
wire N_4668 ;
wire N_4667 ;
wire N_4599 ;
wire N_4576 ;
wire N_4571 ;
wire N_835_i_1z ;
wire N_330_i ;
wire N_312_i ;
wire N_317_i ;
wire N_333_i ;
wire N_4682 ;
wire N_4582 ;
wire N_4543 ;
wire N_4676 ;
wire N_4674 ;
wire N_4602 ;
wire N_4579 ;
wire N_4604 ;
wire N_4639 ;
wire N_4539 ;
wire N_4600 ;
wire N_4555 ;
wire N_4537 ;
wire N_4541 ;
wire N_4580 ;
wire N_4633 ;
wire N_4631 ;
wire N_776_i ;
wire N_770_i ;
wire N_364_i ;
wire N_547_mux_i ;
wire N_4553 ;
wire N_4578 ;
wire N_4675 ;
wire N_4632 ;
wire N_4601 ;
wire N_4538 ;
wire N_794 ;
wire N_77_0 ;
wire un1_XferComplete_i_1_i_1z ;
wire N_361_i ;
wire N_362_i ;
wire N_363_i ;
wire N_336_i ;
wire DacSetpoints_0_0_1_sqmuxa_1 ;
wire DacSetpoints_3_3_1_sqmuxa ;
wire DacSetpoints_3_2_1_sqmuxa ;
wire DacSetpoints_3_1_1_sqmuxa ;
wire DacSetpoints_3_0_1_sqmuxa ;
wire DacSetpoints_2_3_1_sqmuxa ;
wire DacSetpoints_2_2_1_sqmuxa ;
wire DacSetpoints_2_1_1_sqmuxa ;
wire DacSetpoints_2_0_1_sqmuxa ;
wire DacSetpoints_1_3_1_sqmuxa ;
wire DacSetpoints_1_2_1_sqmuxa ;
wire DacSetpoints_1_1_1_sqmuxa ;
wire DacSetpoints_1_0_1_sqmuxa ;
wire DacSetpoints_0_3_1_sqmuxa ;
wire DacSetpoints_0_2_1_sqmuxa ;
wire DacSetpoints_0_1_1_sqmuxa ;
wire N_1183 ;
wire un3_clkdivlt8 ;
wire un3_clkdivlto8_2 ;
wire un3_clkdivlto8_1 ;
wire un1_SpiRst_0_sqmuxa_1_i_2 ;
wire SpiXferCompleteOut_4 ;
wire LastSpiXferComplete_4 ;
wire DacSetpoints_5_1_1_sqmuxa ;
wire DacSetpoints_5_0_1_sqmuxa ;
wire DacSetpoints_4_1_1_sqmuxa ;
wire DacSetpoints_4_0_1_sqmuxa ;
wire N_365_i ;
wire DacSetpoints_4_2_1_sqmuxa ;
wire DacSetpoints_4_3_1_sqmuxa ;
wire DacSetpoints_5_2_1_sqmuxa ;
wire DacSetpoints_5_3_1_sqmuxa ;
wire un1_SpiRst_0_sqmuxa_1_i_1 ;
wire SpiXferCompleteOut_3 ;
wire LastSpiXferComplete_3 ;
wire un1_SpiRst_0_sqmuxa_1_i_0 ;
wire SpiXferCompleteOut_2 ;
wire LastSpiXferComplete_2 ;
wire SpiRst_3 ;
wire N_551_mux ;
wire un9_dacasetpointwritten_1z ;
wire un20_dacasetpointwritten_1z ;
wire DacESetpointWritten ;
wire DacFSetpointWritten ;
wire SpiRst_2 ;
wire N_1153_mux ;
wire N_1152_mux ;
wire N_1155_mux ;
wire N_1154_mux ;
wire shot_i ;
wire DacBSetpointWritten ;
wire DacCSetpointWritten ;
wire DacDSetpointWritten ;
wire SpiRst_1 ;
wire TP6_c ;
wire un1_rst_3_i ;
wire SpiRst_0 ;
wire N_366_i ;
wire N_1180_mux_i_1z ;
wire N_55_0_i_1z ;
wire N_1184_mux_i_1z ;
wire un3_clkdivlto8 ;
wire N_1186_mux ;
wire SckC_c ;
wire LastSpiXferComplete_0_sqmuxa_1 ;
wire SpiXferCompleteOut_1 ;
wire LastSpiXferComplete_1 ;
wire LastSpiXferComplete_0_sqmuxa_0 ;
wire SpiXferCompleteOut_0 ;
wire LastSpiXferComplete_0 ;
wire TP8_c ;
wire LastWriteDac_1z ;
wire un1_rst_1_i ;
wire un1_rst_1 ;
wire lastwritedac4_i_0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire [3:3] un1_DacWriteNextState_305_0_a2_3_0_Z;
wire [3:3] StateOut_23_i_a3_0_a2_1_Z;
wire [3:3] StateOut_23_i_a3_0_a2_0_Z;
wire [1:1] StateOut_23_i_a3_0_a3_4_Z;
wire [1:1] StateOut_23_i_a3_0_a3_3_Z;
wire [2:2] StateOut_23_i_a3_0_a2_3_Z;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_Z ;
wire DacASetpointWritten ;
wire SpiRst_0_sqmuxa_2 ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire m1067_1_0_co1 ;
wire m1067_1_0_wmux_0_S ;
wire m1067_1_0_wmux_0_Y ;
wire N_1113 ;
wire N_1110 ;
wire m1067_1_0_y0 ;
wire m1067_1_0_co0 ;
wire m1067_1_0_wmux_S ;
wire N_1131 ;
wire N_1122 ;
wire N_365_3 ;
wire N_4064 ;
wire N_543_mux ;
wire N_4494 ;
wire N_399 ;
wire N_4492 ;
wire N_4457 ;
wire N_4454 ;
wire N_102_0 ;
wire N_344 ;
wire N_334 ;
wire N_708 ;
wire N_698 ;
wire N_688 ;
wire N_678 ;
wire N_638 ;
wire N_588 ;
wire N_578 ;
wire N_568 ;
wire N_528 ;
wire N_483 ;
wire N_473 ;
wire N_469_0 ;
wire N_463 ;
wire N_459_0 ;
wire N_449_0 ;
wire N_423_0 ;
wire N_419 ;
wire N_394 ;
wire N_388_0 ;
wire N_378_0 ;
wire N_368_0 ;
wire N_339 ;
wire N_279 ;
wire N_274 ;
wire N_4477 ;
wire N_196_0 ;
wire N_191_0 ;
wire N_186_0 ;
wire N_181_0 ;
wire N_176_0 ;
wire N_171_0 ;
wire N_141_0 ;
wire N_269 ;
wire N_4475 ;
wire N_81_0 ;
wire N_65_0 ;
wire N_58_0 ;
wire N_4445 ;
wire N_4473 ;
wire N_4500 ;
wire N_545_mux ;
wire N_408 ;
wire N_151 ;
wire N_1184 ;
wire m842_2_1 ;
wire m842_1_Z ;
wire N_34_0 ;
wire N_1184_mux_i_1_Z ;
wire N_55_0_i_1_Z ;
wire N_36_0 ;
wire N_38_0 ;
wire m1073_1_Z ;
wire m1094_1_Z ;
wire N_1095 ;
wire m1085_1_Z ;
wire N_1086 ;
wire m1121_1_Z ;
wire m1067_2_0_1_Z ;
wire N_1083 ;
wire m1067_2_0_Z ;
wire N_1068 ;
wire N_1180_mux_2 ;
wire m29_0_Z ;
wire m37_0_Z ;
wire WriteDacs_1_1_i_a3_0_Z ;
wire m831_e_0_Z ;
wire N_1176 ;
wire N_554_0 ;
wire N_4438 ;
wire N_409 ;
wire N_407 ;
wire un1_DacWriteNextState_6_1_Z ;
wire un1_DacWriteNextState_268_1_Z ;
wire N_1180 ;
wire N_852 ;
wire N_870 ;
wire N_876 ;
wire N_885 ;
wire N_894 ;
wire N_909 ;
wire N_915 ;
wire N_921 ;
wire N_927 ;
wire N_936 ;
wire N_945 ;
wire N_948 ;
wire N_954 ;
wire N_972 ;
wire N_984 ;
wire N_987 ;
wire N_996 ;
wire N_1005 ;
wire N_1020 ;
wire N_1035 ;
wire N_1047 ;
wire N_1053 ;
wire N_1062 ;
wire un1_nCsDacsE_i_Z ;
wire un1_nCsDacsA_i_Z ;
wire N_1044 ;
wire N_1038 ;
wire N_1026 ;
wire N_1008 ;
wire N_990 ;
wire N_957 ;
wire N_951 ;
wire N_924 ;
wire N_912 ;
wire N_888 ;
wire N_867 ;
wire N_4328 ;
wire N_4327 ;
wire N_4318 ;
wire N_4317 ;
wire N_4315 ;
wire N_4314 ;
wire N_4275 ;
wire N_4273 ;
wire N_4262 ;
wire N_4258 ;
wire N_4226 ;
wire N_4193 ;
wire N_4168 ;
wire N_4163 ;
wire N_4161 ;
wire N_4156 ;
wire N_4152 ;
wire N_4128 ;
wire N_4124 ;
wire N_4122 ;
wire N_855 ;
wire N_873 ;
wire N_1059 ;
wire N_1023 ;
wire N_1011 ;
wire N_978 ;
wire N_933 ;
wire N_903 ;
wire N_858 ;
wire N_879 ;
wire N_4230 ;
wire N_960 ;
wire N_1014 ;
wire N_1017 ;
wire N_1029 ;
wire N_1065 ;
wire N_1002 ;
wire N_981 ;
wire N_918 ;
wire N_4147 ;
wire N_4136 ;
wire N_975 ;
wire N_930 ;
wire N_4325 ;
wire N_4319 ;
wire N_4316 ;
wire N_4165 ;
wire N_4149 ;
wire N_864 ;
wire N_897 ;
wire N_1050 ;
wire N_1041 ;
wire N_993 ;
wire N_966 ;
wire N_900 ;
wire N_891 ;
wire N_861 ;
wire N_4154 ;
wire N_969 ;
wire N_882 ;
wire N_942 ;
wire N_1032 ;
wire N_4260 ;
wire N_4126 ;
wire N_939 ;
wire N_963 ;
wire N_906 ;
wire N_4323 ;
wire N_4321 ;
wire N_4186 ;
wire N_999 ;
wire N_1056 ;
wire un1_nCsDacsC_i_Z ;
wire m61_e_2_Z ;
wire un1_DacWriteNextState_189_0_Z ;
wire un9_dacasetpointwritten_3_Z ;
wire un20_dacasetpointwritten_3_Z ;
wire N_107_0 ;
wire N_92_0 ;
wire N_1146_mux ;
wire N_1151_mux ;
wire N_1169 ;
wire N_145 ;
wire N_135 ;
wire N_132 ;
wire N_129 ;
wire N_120 ;
wire N_4104 ;
wire N_4102 ;
wire N_4099 ;
wire N_4092 ;
wire N_546_mux ;
wire N_544_mux ;
wire N_773 ;
wire N_767 ;
wire un1_DacWriteNextState_169_Z ;
wire N_505_1 ;
wire N_480_0_1 ;
wire N_4480_1 ;
wire N_439_1 ;
wire N_315_1 ;
wire N_4499_1 ;
wire N_435_1 ;
wire N_1113_1 ;
wire N_494_1 ;
wire N_344_0_1 ;
wire N_510_1 ;
wire N_539_1 ;
wire N_4482_1 ;
wire N_4468_1 ;
wire N_525_1 ;
wire N_290_1 ;
wire N_172_1 ;
wire N_490_1 ;
wire N_295_1 ;
wire N_300_1 ;
wire N_325_1 ;
wire N_1131_2 ;
wire N_4502_1 ;
wire N_310_1 ;
wire N_520_1 ;
wire N_4485_1 ;
wire N_162_1 ;
wire N_147_0_1 ;
wire N_430_1 ;
wire N_225_1 ;
wire N_4466_1 ;
wire N_649_1 ;
wire N_260_1 ;
wire N_250_1 ;
wire N_157_1 ;
wire N_245_1 ;
wire N_4472_1 ;
wire N_334_0_1 ;
wire N_314_0_1 ;
wire N_324_0_1 ;
wire N_515_1 ;
wire N_4484_1 ;
wire N_425_1 ;
wire N_305_1 ;
wire N_235_1 ;
wire N_385_1 ;
wire N_599_1 ;
wire N_445_1 ;
wire N_265_1 ;
wire N_4490_1 ;
wire N_440_1 ;
wire N_4479_1 ;
wire N_4487_1 ;
wire N_4483_1 ;
wire N_399_0_1 ;
wire N_4470_1 ;
wire N_619_1 ;
wire N_609_1 ;
wire N_255_1 ;
wire N_367 ;
wire N_146 ;
wire N_136 ;
wire N_133 ;
wire N_130 ;
wire N_121 ;
wire N_4105 ;
wire N_105 ;
wire N_4100 ;
wire N_4093 ;
wire N_74_0_i_Z ;
wire un1_DacWriteNextState_172_Z ;
wire un1_DacWriteNextState_171_Z ;
wire un1_DacWriteNextState_165_Z ;
wire N_153 ;
wire N_72_0 ;
wire N_26_0 ;
wire N_4065 ;
wire N_4066 ;
wire N_4067 ;
wire N_214 ;
wire N_284 ;
wire N_404 ;
wire N_4496 ;
wire N_534_0 ;
wire N_349 ;
wire N_1181 ;
wire N_258_0 ;
wire N_4441 ;
wire N_43_0 ;
wire N_4450 ;
wire N_4451 ;
wire N_4459 ;
wire N_229 ;
wire N_359 ;
wire N_4488 ;
wire N_206 ;
wire N_97_0 ;
wire N_88_0 ;
wire N_219 ;
wire N_499_0 ;
wire N_558 ;
wire N_548 ;
wire N_453 ;
wire N_358_0 ;
wire N_268_0 ;
wire N_166_0 ;
wire N_151_0 ;
wire N_354 ;
wire N_239 ;
wire N_117_0 ;
wire N_554_mux_2 ;
wire N_215 ;
wire N_405 ;
wire N_4497 ;
wire N_535 ;
wire N_350 ;
wire N_285 ;
wire N_269_0 ;
wire N_259_0 ;
wire N_360 ;
wire N_230 ;
wire N_207 ;
wire N_4453 ;
wire N_4086 ;
wire N_220 ;
wire N_500 ;
wire N_410 ;
wire N_355 ;
wire N_359_0 ;
wire N_559 ;
wire N_549 ;
wire N_454 ;
wire N_167_0 ;
wire N_152_0 ;
wire N_240 ;
wire N_4452 ;
wire N_118_0 ;
wire N_755 ;
wire N_709 ;
wire N_699 ;
wire N_679 ;
wire N_569 ;
wire N_529 ;
wire N_484 ;
wire N_464 ;
wire N_424_0 ;
wire N_369_0 ;
wire N_197_0 ;
wire N_192_0 ;
wire N_182_0 ;
wire N_177_0 ;
wire N_142_0 ;
wire N_4455 ;
wire N_4476 ;
wire N_280 ;
wire N_335 ;
wire N_340 ;
wire N_4481 ;
wire N_395 ;
wire N_400 ;
wire N_420 ;
wire N_460_0 ;
wire N_470_0 ;
wire N_495 ;
wire N_270 ;
wire N_379_0 ;
wire N_389_0 ;
wire N_450_0 ;
wire N_4493 ;
wire N_4495 ;
wire N_639 ;
wire N_589 ;
wire N_474 ;
wire N_103_0 ;
wire N_202 ;
wire N_579 ;
wire N_187_0 ;
wire N_172_0 ;
wire N_275 ;
wire N_4474 ;
wire N_689 ;
wire N_113_0 ;
wire N_78_0 ;
wire N_40_0 ;
wire N_47_0 ;
wire N_125_0 ;
wire N_505_2 ;
wire N_480_0_2 ;
wire N_4480_2 ;
wire N_439_2 ;
wire N_315_2 ;
wire N_4499_2 ;
wire N_435_2 ;
wire N_494_2 ;
wire N_344_0_2 ;
wire N_510_2 ;
wire N_539_2 ;
wire N_4482_2 ;
wire N_4468_2 ;
wire N_525_2 ;
wire N_290_2 ;
wire N_172_2 ;
wire N_490_2 ;
wire N_295_2 ;
wire N_300_2 ;
wire N_325_2 ;
wire N_4502_2 ;
wire N_310_2 ;
wire N_520_2 ;
wire N_4485_2 ;
wire N_162_2 ;
wire N_147_0_2 ;
wire N_430_2 ;
wire N_225_2 ;
wire N_4466_2 ;
wire N_649_2 ;
wire N_260_2 ;
wire N_250_2 ;
wire N_157_2 ;
wire N_245_2 ;
wire N_4472_2 ;
wire N_334_0_2 ;
wire N_314_0_2 ;
wire N_324_0_2 ;
wire N_515_2 ;
wire N_4484_2 ;
wire N_425_2 ;
wire N_305_2 ;
wire N_235_2 ;
wire N_385_2 ;
wire N_599_2 ;
wire N_445_2 ;
wire N_265_2 ;
wire N_4490_2 ;
wire N_440_2 ;
wire N_4479_2 ;
wire N_4487_2 ;
wire N_4483_2 ;
wire N_399_0_2 ;
wire N_4470_2 ;
wire N_619_2 ;
wire N_609_2 ;
wire N_255_2 ;
wire N_85_1 ;
wire N_62_0 ;
wire N_69_0 ;
wire N_4446 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIQJT9 (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIQJT9_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIQJT9_0.INIT=2'h1;
  CFG1 un1_rst_1_i_0 (
	.A(un1_rst_1),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_i_0.INIT=2'h1;
// @45:141
  SLE LastWriteDac (
	.Q(LastWriteDac_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(TP8_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacASetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:768
  ARI1 m1067_1_0_wmux_0 (
	.FCO(m1067_1_0_co1),
	.S(m1067_1_0_wmux_0_S),
	.Y(m1067_1_0_wmux_0_Y),
	.B(SpiBitPos[3]),
	.C(N_1113),
	.D(N_1110),
	.A(m1067_1_0_y0),
	.FCI(m1067_1_0_co0)
);
defparam m1067_1_0_wmux_0.INIT=20'h0F588;
// @46:768
  ARI1 m1067_1_0_wmux (
	.FCO(m1067_1_0_co0),
	.S(m1067_1_0_wmux_S),
	.Y(m1067_1_0_y0),
	.B(SpiBitPos[3]),
	.C(N_1131),
	.D(N_1122),
	.A(SpiBitPos[1]),
	.FCI(VCC)
);
defparam m1067_1_0_wmux.INIT=20'h0FA44;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2[0]  (
	.A(DacWriteNextState[15]),
	.B(DacWriteNextState[13]),
	.C(N_365_3),
	.D(DacWriteNextState[1]),
	.Y(N_4064)
);
defparam \un1_DacWriteNextState_298_i_o2[0] .INIT=16'hFFEF;
// @46:768
  CFG4 m463_0 (
	.A(DacBSetpointToWrite[12]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_4494)
);
defparam m463_0.INIT=16'h0D0F;
// @46:768
  CFG4 m398_0 (
	.A(DacCSetpointToWrite[13]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_399)
);
defparam m398_0.INIT=16'h0D0F;
// @46:768
  CFG4 m453_0 (
	.A(DacBSetpointToWrite[9]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_4492)
);
defparam m453_0.INIT=16'h0D0F;
// @46:768
  CFG4 m111_0 (
	.A(DacASetpointToWrite[14]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_4457)
);
defparam m111_0.INIT=16'h0D0F;
// @46:768
  CFG4 m106_0 (
	.A(DacBSetpointToWrite[14]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_4454)
);
defparam m106_0.INIT=16'h0D0F;
// @46:768
  CFG4 m101_0 (
	.A(DacDSetpointToWrite[10]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_102_0)
);
defparam m101_0.INIT=16'h0D0F;
// @46:768
  CFG4 m343_0 (
	.A(DacDSetpointToWrite[14]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_344)
);
defparam m343_0.INIT=16'h0D0F;
// @46:768
  CFG4 m333_0 (
	.A(DacDSetpointToWrite[9]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_334)
);
defparam m333_0.INIT=16'h0D0F;
// @46:768
  CFG4 m707 (
	.A(DacFSetpointToWrite[8]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_708)
);
defparam m707.INIT=16'h0D0F;
// @46:768
  CFG4 m697 (
	.A(DacFSetpointToWrite[10]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_698)
);
defparam m697.INIT=16'h0D0F;
// @46:768
  CFG4 m687 (
	.A(DacFSetpointToWrite[12]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_688)
);
defparam m687.INIT=16'h0D0F;
// @46:768
  CFG4 m677 (
	.A(DacFSetpointToWrite[14]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_678)
);
defparam m677.INIT=16'h0D0F;
// @46:768
  CFG4 m637 (
	.A(DacFSetpointToWrite[22]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_638)
);
defparam m637.INIT=16'h0D0F;
// @46:768
  CFG4 m587 (
	.A(DacESetpointToWrite[8]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_588)
);
defparam m587.INIT=16'h0D0F;
// @46:768
  CFG4 m577 (
	.A(DacESetpointToWrite[10]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_578)
);
defparam m577.INIT=16'h0D0F;
// @46:768
  CFG4 m567 (
	.A(DacESetpointToWrite[13]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_568)
);
defparam m567.INIT=16'h0D0F;
// @46:768
  CFG4 m527 (
	.A(DacESetpointToWrite[22]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_528)
);
defparam m527.INIT=16'h0D0F;
// @46:768
  CFG4 m482 (
	.A(DacDSetpointToWrite[8]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_483)
);
defparam m482.INIT=16'h0D0F;
// @46:768
  CFG4 m472 (
	.A(DacDSetpointToWrite[11]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_473)
);
defparam m472.INIT=16'h0D0F;
// @46:768
  CFG4 m468 (
	.A(DacBSetpointToWrite[13]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_469_0)
);
defparam m468.INIT=16'h0D0F;
// @46:768
  CFG4 m462 (
	.A(DacDSetpointToWrite[13]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_463)
);
defparam m462.INIT=16'h0D0F;
// @46:768
  CFG4 m458 (
	.A(DacBSetpointToWrite[11]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_459_0)
);
defparam m458.INIT=16'h0D0F;
// @46:768
  CFG4 m448 (
	.A(DacBSetpointToWrite[8]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_449_0)
);
defparam m448.INIT=16'h0D0F;
// @46:768
  CFG4 m422 (
	.A(DacDSetpointToWrite[22]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_423_0)
);
defparam m422.INIT=16'h0D0F;
// @46:768
  CFG4 m418 (
	.A(DacCSetpointToWrite[22]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_419)
);
defparam m418.INIT=16'h0D0F;
// @46:768
  CFG4 m393 (
	.A(DacCSetpointToWrite[10]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_394)
);
defparam m393.INIT=16'h0D0F;
// @46:768
  CFG4 m387 (
	.A(DacCSetpointToWrite[8]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_388_0)
);
defparam m387.INIT=16'h0D0F;
// @46:768
  CFG4 m377 (
	.A(DacCSetpointToWrite[12]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_378_0)
);
defparam m377.INIT=16'h0D0F;
// @46:768
  CFG4 m367 (
	.A(DacCSetpointToWrite[14]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_368_0)
);
defparam m367.INIT=16'h0D0F;
// @46:768
  CFG4 m338 (
	.A(DacDSetpointToWrite[12]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_339)
);
defparam m338.INIT=16'h0D0F;
// @46:768
  CFG4 m278 (
	.A(DacESetpointToWrite[14]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_279)
);
defparam m278.INIT=16'h0D0F;
// @46:768
  CFG4 m273 (
	.A(DacESetpointToWrite[11]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_274)
);
defparam m273.INIT=16'h0D0F;
// @46:768
  CFG4 m200 (
	.A(DacFSetpointToWrite[13]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_4477)
);
defparam m200.INIT=16'h0D0F;
// @46:768
  CFG4 m195 (
	.A(DacASetpointToWrite[8]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_196_0)
);
defparam m195.INIT=16'h0D0F;
// @46:768
  CFG4 m190 (
	.A(DacASetpointToWrite[9]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_191_0)
);
defparam m190.INIT=16'h0D0F;
// @46:768
  CFG4 m185 (
	.A(DacASetpointToWrite[10]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_186_0)
);
defparam m185.INIT=16'h0D0F;
// @46:768
  CFG4 m180 (
	.A(DacASetpointToWrite[11]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_181_0)
);
defparam m180.INIT=16'h0D0F;
// @46:768
  CFG4 m175 (
	.A(DacASetpointToWrite[12]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_176_0)
);
defparam m175.INIT=16'h0D0F;
// @46:768
  CFG4 m170 (
	.A(DacASetpointToWrite[13]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_171_0)
);
defparam m170.INIT=16'h0D0F;
// @46:768
  CFG4 m140 (
	.A(DacASetpointToWrite[22]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_141_0)
);
defparam m140.INIT=16'h0D0F;
// @46:768
  CFG4 m268_0 (
	.A(DacESetpointToWrite[9]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_269)
);
defparam m268_0.INIT=16'h0D0F;
// @46:768
  CFG4 m195_0 (
	.A(DacFSetpointToWrite[11]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_4475)
);
defparam m195_0.INIT=16'h0D0F;
// @46:768
  CFG4 m80 (
	.A(DacESetpointToWrite[12]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_81_0)
);
defparam m80.INIT=16'h0D0F;
// @46:768
  CFG4 m64 (
	.A(DacCSetpointToWrite[9]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_65_0)
);
defparam m64.INIT=16'h0D0F;
// @46:768
  CFG4 m57 (
	.A(DacCSetpointToWrite[11]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_58_0)
);
defparam m57.INIT=16'h0D0F;
// @46:768
  CFG4 m50 (
	.A(DacBSetpointToWrite[10]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_4445)
);
defparam m50.INIT=16'h0D0F;
// @46:768
  CFG4 m190_0 (
	.A(DacFSetpointToWrite[9]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_4473)
);
defparam m190_0.INIT=16'h0D0F;
// @46:768
  CFG4 m493_0 (
	.A(DacBSetpointToWrite[22]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_4500)
);
defparam m493_0.INIT=16'h0D0F;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0_a2_3_0[3]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState_rep_0),
	.C(DacWriteNextState[12]),
	.Y(un1_DacWriteNextState_305_0_a2_3_0_Z[3])
);
defparam \un1_DacWriteNextState_305_0_a2_3_0[3] .INIT=8'h01;
// @46:768
  CFG4 m26 (
	.A(DacWriteNextState[10]),
	.B(DacSetpointReadAddressDac[1]),
	.C(DacSetpointReadAddressDac[0]),
	.D(DacWriteNextState[21]),
	.Y(N_545_mux)
);
defparam m26.INIT=16'hFF80;
// @45:178
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h6006;
// @46:768
  CFG4 LastWriteDac_RNI85L51 (
	.A(LastSpiXferComplete_0),
	.B(SpiXferCompleteOut_0),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(LastSpiXferComplete_0_sqmuxa_0)
);
defparam LastWriteDac_RNI85L51.INIT=16'h6006;
// @46:768
  CFG4 LastWriteDac_RNIE64H1 (
	.A(LastSpiXferComplete_1),
	.B(SpiXferCompleteOut_1),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(LastSpiXferComplete_0_sqmuxa_1)
);
defparam LastWriteDac_RNIE64H1.INIT=16'h6006;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIJSRL[3]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState_rep_4),
	.C(N_408),
	.Y(N_151)
);
defparam \StateOut_23_i_a2_RNIJSRL[3] .INIT=8'hE0;
// @46:768
  CFG3 m66_e (
	.A(SpiBitPos[0]),
	.B(SpiBitPos[1]),
	.C(SpiBitPos[2]),
	.Y(N_1184)
);
defparam m66_e.INIT=8'h01;
// @46:768
  CFG4 m842 (
	.A(N_1184),
	.B(SckC_c),
	.C(m842_2_1),
	.D(m842_1_Z),
	.Y(N_1186_mux)
);
defparam m842.INIT=16'hECA0;
// @46:768
  CFG4 m842_1 (
	.A(N_1184),
	.B(un3_clkdivlto8),
	.C(SpiXferCompleteOut_0),
	.D(N_34_0),
	.Y(m842_1_Z)
);
defparam m842_1.INIT=16'h2301;
// @38:89
  CFG3 N_1184_mux_i (
	.A(un3_clkdivlto8),
	.B(SckC_c),
	.C(N_1184_mux_i_1_Z),
	.Y(N_1184_mux_i_1z)
);
defparam N_1184_mux_i.INIT=8'hC9;
// @38:89
  CFG3 N_1184_mux_i_1 (
	.A(SpiXferCompleteOut_0),
	.B(N_34_0),
	.C(N_1184),
	.Y(N_1184_mux_i_1_Z)
);
defparam N_1184_mux_i_1.INIT=8'h3A;
// @38:89
  CFG4 N_55_0_i (
	.A(N_55_0_i_1_Z),
	.B(N_36_0),
	.C(SpiBitPos[1]),
	.D(SpiBitPos[2]),
	.Y(N_55_0_i_1z)
);
defparam N_55_0_i.INIT=16'h5A58;
// @38:89
  CFG4 N_55_0_i_1 (
	.A(SpiBitPos[0]),
	.B(SpiBitPos[1]),
	.C(SpiBitPos[2]),
	.D(N_38_0),
	.Y(N_55_0_i_1_Z)
);
defparam N_55_0_i_1.INIT=16'h5501;
// @46:768
  CFG4 m1073_1 (
	.A(DataToMosi_i[8]),
	.B(DataToMosi_i[12]),
	.C(SpiBitPos[2]),
	.D(SpiBitPos[1]),
	.Y(m1073_1_Z)
);
defparam m1073_1.INIT=16'hF035;
// @46:768
  CFG4 m1094_1 (
	.A(DataToMosi_i[16]),
	.B(DataToMosi_i[0]),
	.C(SpiBitPos[4]),
	.D(SpiBitPos[2]),
	.Y(m1094_1_Z)
);
defparam m1094_1.INIT=16'hF053;
// @46:768
  CFG4 m1094_2 (
	.A(DataToMosi_i[4]),
	.B(DataToMosi_i[20]),
	.C(m1094_1_Z),
	.D(SpiBitPos[2]),
	.Y(N_1095)
);
defparam m1094_2.INIT=16'h35F0;
// @46:768
  CFG4 m1085_1 (
	.A(DataToMosi_i[18]),
	.B(DataToMosi_i[2]),
	.C(SpiBitPos[4]),
	.D(SpiBitPos[2]),
	.Y(m1085_1_Z)
);
defparam m1085_1.INIT=16'hF053;
// @46:768
  CFG4 m1085_2 (
	.A(DataToMosi_i[6]),
	.B(DataToMosi_i[22]),
	.C(m1085_1_Z),
	.D(SpiBitPos[2]),
	.Y(N_1086)
);
defparam m1085_2.INIT=16'h35F0;
// @46:768
  CFG4 m1121_1 (
	.A(DataToMosi_i[17]),
	.B(DataToMosi_i[1]),
	.C(SpiBitPos[4]),
	.D(SpiBitPos[2]),
	.Y(m1121_1_Z)
);
defparam m1121_1.INIT=16'hF053;
// @46:768
  CFG4 m1121_2 (
	.A(DataToMosi_i[5]),
	.B(DataToMosi_i[21]),
	.C(m1121_1_Z),
	.D(SpiBitPos[2]),
	.Y(N_1122)
);
defparam m1121_2.INIT=16'h35F0;
// @46:768
  CFG4 m1067_2_0_1 (
	.A(DataToMosi_i[10]),
	.B(DataToMosi_i[14]),
	.C(m1073_1_Z),
	.D(SpiBitPos[1]),
	.Y(m1067_2_0_1_Z)
);
defparam m1067_2_0_1.INIT=16'hCA0F;
// @46:768
  CFG3 m1067_2_0 (
	.A(m1067_2_0_1_Z),
	.B(N_1083),
	.C(SpiBitPos[3]),
	.Y(m1067_2_0_Z)
);
defparam m1067_2_0.INIT=8'h5C;
  CFG3 m1067_2_1 (
	.A(m1067_1_0_wmux_0_Y),
	.B(SpiBitPos[0]),
	.C(m1067_2_0_Z),
	.Y(N_1068)
);
defparam m1067_2_1.INIT=8'hE2;
// @38:89
  CFG3 N_1180_mux_i (
	.A(SpiBitPos[0]),
	.B(N_38_0),
	.C(N_1180_mux_2),
	.Y(N_1180_mux_i_1z)
);
defparam N_1180_mux_i.INIT=8'h06;
// @46:768
  CFG2 m29_0 (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[10]),
	.Y(m29_0_Z)
);
defparam m29_0.INIT=4'h1;
// @46:768
  CFG2 m37_0 (
	.A(SckC_c),
	.B(SpiXferCompleteOut_0),
	.Y(m37_0_Z)
);
defparam m37_0.INIT=4'h1;
// @46:1451
  CFG2 WriteDacs_1_1_i_a3_0 (
	.A(DacWriteNextState[7]),
	.B(DacWriteNextState[15]),
	.Y(WriteDacs_1_1_i_a3_0_Z)
);
defparam WriteDacs_1_1_i_a3_0.INIT=4'h1;
// @46:1451
  CFG2 \StateOut_23_i_a3_0_a2_1[3]  (
	.A(DacWriteNextState[1]),
	.B(DacWriteNextState[3]),
	.Y(StateOut_23_i_a3_0_a2_1_Z[3])
);
defparam \StateOut_23_i_a3_0_a2_1[3] .INIT=4'h1;
// @46:1451
  CFG2 \StateOut_23_i_a3_0_a2_0[3]  (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[11]),
	.Y(StateOut_23_i_a3_0_a2_0_Z[3])
);
defparam \StateOut_23_i_a3_0_a2_0[3] .INIT=4'h1;
// @46:768
  CFG2 m831_e_0 (
	.A(SpiBitPos[2]),
	.B(SckC_c),
	.Y(m831_e_0_Z)
);
defparam m831_e_0.INIT=4'h4;
// @46:1451
  CFG2 \StateOut_23_i_a2[3]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[4]),
	.Y(N_408)
);
defparam \StateOut_23_i_a2[3] .INIT=4'h1;
// @46:768
  CFG2 m784_e (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.Y(N_1176)
);
defparam m784_e.INIT=4'h1;
// @46:768
  CFG2 m786 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressDac[1]),
	.Y(DacSetpointReadedAddressDac_2[1])
);
defparam m786.INIT=4'h4;
// @46:768
  CFG2 m24 (
	.A(DacWriteNextState[21]),
	.B(DacWriteNextState[10]),
	.Y(N_366_i)
);
defparam m24.INIT=4'hE;
// @46:768
  CFG2 m142_0 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressDac[0]),
	.Y(DacSetpointReadedAddressDac_2[0])
);
defparam m142_0.INIT=4'h4;
// @46:768
  CFG2 m143 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressController[0]),
	.Y(DacSetpointReadedAddressController_2[0])
);
defparam m143.INIT=4'h4;
// @46:768
  CFG2 m144 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressController[1]),
	.Y(DacSetpointReadedAddressController_2[1])
);
defparam m144.INIT=4'h4;
// @46:768
  CFG2 m145_0 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressController[2]),
	.Y(DacSetpointReadedAddressController_2[2])
);
defparam m145_0.INIT=4'h4;
// @46:768
  CFG2 m131_e (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.Y(N_554_0)
);
defparam m131_e.INIT=4'h8;
// @46:768
  CFG2 m1_0 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[16]),
	.Y(N_4438)
);
defparam m1_0.INIT=4'h4;
// @46:1451
  CFG2 \StateOut_23_i_a2_0_a2[1]  (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[13]),
	.Y(N_409)
);
defparam \StateOut_23_i_a2_0_a2[1] .INIT=4'h1;
// @46:768
  CFG2 LastWriteDac_RNI8HMQ (
	.A(TP8_c),
	.B(LastWriteDac_1z),
	.Y(lastwritedac4_i_0)
);
defparam LastWriteDac_RNI8HMQ.INIT=4'h9;
// @46:768
  CFG2 m141_0 (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst_0),
	.Y(un1_rst_3_i)
);
defparam m141_0.INIT=4'hB;
// @46:768
  CFG2 m540 (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst_0),
	.Y(un1_rst_1)
);
defparam m540.INIT=4'h8;
// @46:1451
  CFG2 \StateOut_23_i_a2[2]  (
	.A(DacWriteNextState_rep_4),
	.B(DacWriteNextState[8]),
	.Y(N_407)
);
defparam \StateOut_23_i_a2[2] .INIT=4'h1;
// @46:1432
  CFG2 un1_DacWriteNextState_6_1 (
	.A(DacWriteNextState[7]),
	.B(DacWriteNextState[5]),
	.Y(un1_DacWriteNextState_6_1_Z)
);
defparam un1_DacWriteNextState_6_1.INIT=4'hE;
// @46:1432
  CFG2 un1_DacWriteNextState_268_1 (
	.A(DacWriteNextState[1]),
	.B(DacWriteNextState[3]),
	.Y(un1_DacWriteNextState_268_1_Z)
);
defparam un1_DacWriteNextState_268_1.INIT=4'hE;
// @46:768
  CFG2 m40_e (
	.A(SpiBitPos[1]),
	.B(SpiBitPos[0]),
	.Y(N_1180)
);
defparam m40_e.INIT=4'h1;
// @46:768
  CFG3 m851 (
	.A(DacSetpoints_2_2_21),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_21),
	.Y(N_852)
);
defparam m851.INIT=8'h1D;
// @46:768
  CFG3 m869 (
	.A(DacSetpoints_2_2_12),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_12),
	.Y(N_870)
);
defparam m869.INIT=8'h1D;
// @46:768
  CFG3 m875 (
	.A(DacSetpoints_2_2_9),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_9),
	.Y(N_876)
);
defparam m875.INIT=8'h1D;
// @46:768
  CFG3 m884 (
	.A(DacSetpoints_2_2_3),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_3),
	.Y(N_885)
);
defparam m884.INIT=8'h1D;
// @46:768
  CFG3 m893 (
	.A(DacSetpoints_3_2[19]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[19]),
	.Y(N_894)
);
defparam m893.INIT=8'h1D;
// @46:768
  CFG3 m908 (
	.A(DacSetpoints_3_2[14]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[14]),
	.Y(N_909)
);
defparam m908.INIT=8'h1D;
// @46:768
  CFG3 m914 (
	.A(DacSetpoints_3_2[12]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[12]),
	.Y(N_915)
);
defparam m914.INIT=8'h1D;
// @46:768
  CFG3 m920 (
	.A(DacSetpoints_3_2[9]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[9]),
	.Y(N_921)
);
defparam m920.INIT=8'h1D;
// @46:768
  CFG3 m926 (
	.A(DacSetpoints_3_2[7]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[7]),
	.Y(N_927)
);
defparam m926.INIT=8'h1D;
// @46:768
  CFG3 m935 (
	.A(DacSetpoints_3_2[4]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[4]),
	.Y(N_936)
);
defparam m935.INIT=8'h1D;
// @46:768
  CFG3 m944 (
	.A(DacSetpoints_3_2[1]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[1]),
	.Y(N_945)
);
defparam m944.INIT=8'h1D;
// @46:768
  CFG3 m947 (
	.A(DacSetpoints_3_2[0]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[0]),
	.Y(N_948)
);
defparam m947.INIT=8'h1D;
// @46:768
  CFG3 m953 (
	.A(DacSetpoints_4_2[21]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[21]),
	.Y(N_954)
);
defparam m953.INIT=8'h1D;
// @46:768
  CFG3 m971 (
	.A(DacSetpoints_4_2[14]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[14]),
	.Y(N_972)
);
defparam m971.INIT=8'h1D;
// @46:768
  CFG3 m983 (
	.A(DacSetpoints_4_2[7]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[7]),
	.Y(N_984)
);
defparam m983.INIT=8'h1D;
// @46:768
  CFG3 m986 (
	.A(DacSetpoints_4_2[3]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[3]),
	.Y(N_987)
);
defparam m986.INIT=8'h1D;
// @46:768
  CFG3 m995 (
	.A(DacSetpoints_4_2[0]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[0]),
	.Y(N_996)
);
defparam m995.INIT=8'h1D;
// @46:768
  CFG3 m1004 (
	.A(DacSetpoints_5_2[21]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[21]),
	.Y(N_1005)
);
defparam m1004.INIT=8'h1D;
// @46:768
  CFG3 m1019 (
	.A(DacSetpoints_5_2[16]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[16]),
	.Y(N_1020)
);
defparam m1019.INIT=8'h1D;
// @46:768
  CFG3 m1034 (
	.A(DacSetpoints_5_2[11]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[11]),
	.Y(N_1035)
);
defparam m1034.INIT=8'h1D;
// @46:768
  CFG3 m1046 (
	.A(DacSetpoints_5_2[7]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[7]),
	.Y(N_1047)
);
defparam m1046.INIT=8'h1D;
// @46:768
  CFG3 m1052 (
	.A(DacSetpoints_5_2[5]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[5]),
	.Y(N_1053)
);
defparam m1052.INIT=8'h1D;
// @46:768
  CFG3 m1061 (
	.A(DacSetpoints_5_2[1]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[1]),
	.Y(N_1062)
);
defparam m1061.INIT=8'h1D;
// @46:1432
  CFG3 un1_nCsDacsE_i (
	.A(DacWriteNextState[7]),
	.B(nCsE_c[0]),
	.C(SpiRst_0),
	.Y(un1_nCsDacsE_i_Z)
);
defparam un1_nCsDacsE_i.INIT=8'hE4;
// @46:1432
  CFG3 un1_nCsDacsA_i (
	.A(DacWriteNextState[7]),
	.B(TP6_c),
	.C(SpiRst_Z),
	.Y(un1_nCsDacsA_i_Z)
);
defparam un1_nCsDacsA_i.INIT=8'hE4;
// @46:768
  CFG3 m1043 (
	.A(DacSetpoints_5_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[8]),
	.Y(N_1044)
);
defparam m1043.INIT=8'h1D;
// @46:768
  CFG3 m1037 (
	.A(DacSetpoints_5_2[10]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[10]),
	.Y(N_1038)
);
defparam m1037.INIT=8'h1D;
// @46:768
  CFG3 m1025 (
	.A(DacSetpoints_5_2[14]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[14]),
	.Y(N_1026)
);
defparam m1025.INIT=8'h1D;
// @46:768
  CFG3 m1007 (
	.A(DacSetpoints_5_2[20]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[20]),
	.Y(N_1008)
);
defparam m1007.INIT=8'h1D;
// @46:768
  CFG3 m989 (
	.A(DacSetpoints_4_2[2]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[2]),
	.Y(N_990)
);
defparam m989.INIT=8'h1D;
// @46:768
  CFG3 m956 (
	.A(DacSetpoints_4_2[20]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[20]),
	.Y(N_957)
);
defparam m956.INIT=8'h1D;
// @46:768
  CFG3 m950 (
	.A(DacSetpoints_4_2[22]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[22]),
	.Y(N_951)
);
defparam m950.INIT=8'h1D;
// @46:768
  CFG3 m923 (
	.A(DacSetpoints_3_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[8]),
	.Y(N_924)
);
defparam m923.INIT=8'h1D;
// @46:768
  CFG3 m911 (
	.A(DacSetpoints_3_2[13]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[13]),
	.Y(N_912)
);
defparam m911.INIT=8'h1D;
// @46:768
  CFG3 m887 (
	.A(DacSetpoints_3_2[22]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[22]),
	.Y(N_888)
);
defparam m887.INIT=8'h1D;
// @46:768
  CFG3 m866 (
	.A(DacSetpoints_2_2_13),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_13),
	.Y(N_867)
);
defparam m866.INIT=8'h1D;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[1]  (
	.A(DacSetpoints_0_2_21),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_21),
	.Y(N_4328)
);
defparam \un1_DacWriteNextState_305_1[1] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[2]  (
	.A(DacSetpoints_0_2_20),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_20),
	.Y(N_4327)
);
defparam \un1_DacWriteNextState_305_1[2] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[11]  (
	.A(DacSetpoints_0_2_11),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_11),
	.Y(N_4318)
);
defparam \un1_DacWriteNextState_305_1[11] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[12]  (
	.A(DacSetpoints_0_2_10),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_10),
	.Y(N_4317)
);
defparam \un1_DacWriteNextState_305_1[12] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[14]  (
	.A(DacSetpoints_0_2_8),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_8),
	.Y(N_4315)
);
defparam \un1_DacWriteNextState_305_1[14] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[15]  (
	.A(DacSetpoints_0_2_7),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_7),
	.Y(N_4314)
);
defparam \un1_DacWriteNextState_305_1[15] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[6]  (
	.A(DacSetpoints_1_2_17),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3_17),
	.Y(N_4275)
);
defparam \un1_DacWriteNextState_304_1[6] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[8]  (
	.A(DacSetpoints_1_2_15),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3_15),
	.Y(N_4273)
);
defparam \un1_DacWriteNextState_304_1[8] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[19]  (
	.A(DacSetpoints_1_2_4),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3_4),
	.Y(N_4262)
);
defparam \un1_DacWriteNextState_304_1[19] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[23]  (
	.A(DacSetpoints_1_2_0),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3_0),
	.Y(N_4258)
);
defparam \un1_DacWriteNextState_304_1[23] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_1[18]  (
	.A(DacSetpoints_2_2_4),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_4),
	.Y(N_4226)
);
defparam \un1_DacWriteNextState_303_1[18] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[1]  (
	.A(DacSetpoints_3_0_22),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1_22),
	.Y(N_4193)
);
defparam \un1_DacWriteNextState_302_0[1] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_1[10]  (
	.A(DacSetpoints_4_2[13]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[13]),
	.Y(N_4168)
);
defparam \un1_DacWriteNextState_301_1[10] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_1[19]  (
	.A(DacSetpoints_4_2[4]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[4]),
	.Y(N_4163)
);
defparam \un1_DacWriteNextState_301_1[19] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[1]  (
	.A(DacSetpoints_4_0_22),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1_22),
	.Y(N_4161)
);
defparam \un1_DacWriteNextState_301_0[1] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[6]  (
	.A(DacSetpoints_4_0_17),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1_17),
	.Y(N_4156)
);
defparam \un1_DacWriteNextState_301_0[6] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[10]  (
	.A(DacSetpoints_4_0_13),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1_13),
	.Y(N_4152)
);
defparam \un1_DacWriteNextState_301_0[10] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[9]  (
	.A(DacSetpoints_5_0_14),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1_14),
	.Y(N_4128)
);
defparam \un1_DacWriteNextState_300_0[9] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[13]  (
	.A(DacSetpoints_5_0_10),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1_10),
	.Y(N_4124)
);
defparam \un1_DacWriteNextState_300_0[13] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[15]  (
	.A(DacSetpoints_5_0_8),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1_8),
	.Y(N_4122)
);
defparam \un1_DacWriteNextState_300_0[15] .INIT=8'hE2;
// @46:768
  CFG3 m854 (
	.A(DacSetpoints_2_2_20),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_20),
	.Y(N_855)
);
defparam m854.INIT=8'h1D;
// @46:768
  CFG3 m872 (
	.A(DacSetpoints_2_2_11),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_11),
	.Y(N_873)
);
defparam m872.INIT=8'h1D;
// @46:768
  CFG3 m1058 (
	.A(DacSetpoints_5_2[2]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[2]),
	.Y(N_1059)
);
defparam m1058.INIT=8'h1D;
// @46:768
  CFG3 m1022 (
	.A(DacSetpoints_5_2[15]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[15]),
	.Y(N_1023)
);
defparam m1022.INIT=8'h1D;
// @46:768
  CFG3 m1010 (
	.A(DacSetpoints_5_2[19]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[19]),
	.Y(N_1011)
);
defparam m1010.INIT=8'h1D;
// @46:768
  CFG3 m977 (
	.A(DacSetpoints_4_2[9]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[9]),
	.Y(N_978)
);
defparam m977.INIT=8'h1D;
// @46:768
  CFG3 m932 (
	.A(DacSetpoints_3_2[5]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[5]),
	.Y(N_933)
);
defparam m932.INIT=8'h1D;
// @46:768
  CFG3 m902 (
	.A(DacSetpoints_3_2[16]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[16]),
	.Y(N_903)
);
defparam m902.INIT=8'h1D;
// @46:768
  CFG3 m857 (
	.A(DacSetpoints_2_2_19),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_19),
	.Y(N_858)
);
defparam m857.INIT=8'h1D;
// @46:768
  CFG3 m878 (
	.A(DacSetpoints_2_2_7),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_7),
	.Y(N_879)
);
defparam m878.INIT=8'h1D;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_1[8]  (
	.A(DacSetpoints_2_2_14),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_14),
	.Y(N_4230)
);
defparam \un1_DacWriteNextState_303_1[8] .INIT=8'hE2;
// @46:768
  CFG3 m959 (
	.A(DacSetpoints_4_2[18]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[18]),
	.Y(N_960)
);
defparam m959.INIT=8'h1D;
// @46:768
  CFG3 m1013 (
	.A(DacSetpoints_5_2[18]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[18]),
	.Y(N_1014)
);
defparam m1013.INIT=8'h1D;
// @46:768
  CFG3 m1016 (
	.A(DacSetpoints_5_2[17]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[17]),
	.Y(N_1017)
);
defparam m1016.INIT=8'h1D;
// @46:768
  CFG3 m1028 (
	.A(DacSetpoints_5_2[13]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[13]),
	.Y(N_1029)
);
defparam m1028.INIT=8'h1D;
// @46:768
  CFG3 m1064 (
	.A(DacSetpoints_5_2[0]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[0]),
	.Y(N_1065)
);
defparam m1064.INIT=8'h1D;
// @46:768
  CFG3 m1001 (
	.A(DacSetpoints_5_2[22]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[22]),
	.Y(N_1002)
);
defparam m1001.INIT=8'h1D;
// @46:768
  CFG3 m980 (
	.A(DacSetpoints_4_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[8]),
	.Y(N_981)
);
defparam m980.INIT=8'h1D;
// @46:768
  CFG3 m917 (
	.A(DacSetpoints_3_2[11]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[11]),
	.Y(N_918)
);
defparam m917.INIT=8'h1D;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[15]  (
	.A(DacSetpoints_4_0_8),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1_8),
	.Y(N_4147)
);
defparam \un1_DacWriteNextState_301_0[15] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[1]  (
	.A(DacSetpoints_5_0_22),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1_22),
	.Y(N_4136)
);
defparam \un1_DacWriteNextState_300_0[1] .INIT=8'hE2;
// @46:768
  CFG3 m974 (
	.A(DacSetpoints_4_2[10]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[10]),
	.Y(N_975)
);
defparam m974.INIT=8'h1D;
// @46:768
  CFG3 m929 (
	.A(DacSetpoints_3_2[6]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[6]),
	.Y(N_930)
);
defparam m929.INIT=8'h1D;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[4]  (
	.A(DacSetpoints_0_2_18),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_18),
	.Y(N_4325)
);
defparam \un1_DacWriteNextState_305_1[4] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[10]  (
	.A(DacSetpoints_0_2_12),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_12),
	.Y(N_4319)
);
defparam \un1_DacWriteNextState_305_1[10] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[13]  (
	.A(DacSetpoints_0_2_9),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_9),
	.Y(N_4316)
);
defparam \un1_DacWriteNextState_305_1[13] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_1[17]  (
	.A(DacSetpoints_4_2[6]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[6]),
	.Y(N_4165)
);
defparam \un1_DacWriteNextState_301_1[17] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[13]  (
	.A(DacSetpoints_4_0_10),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1_10),
	.Y(N_4149)
);
defparam \un1_DacWriteNextState_301_0[13] .INIT=8'hE2;
// @46:768
  CFG3 m863 (
	.A(DacSetpoints_2_2_16),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_16),
	.Y(N_864)
);
defparam m863.INIT=8'h1D;
// @46:768
  CFG3 m896 (
	.A(DacSetpoints_3_2[18]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[18]),
	.Y(N_897)
);
defparam m896.INIT=8'h1D;
// @46:768
  CFG3 m1049 (
	.A(DacSetpoints_5_2[6]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[6]),
	.Y(N_1050)
);
defparam m1049.INIT=8'h1D;
// @46:768
  CFG3 m1040 (
	.A(DacSetpoints_5_2[9]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[9]),
	.Y(N_1041)
);
defparam m1040.INIT=8'h1D;
// @46:768
  CFG3 m992 (
	.A(DacSetpoints_4_2[1]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[1]),
	.Y(N_993)
);
defparam m992.INIT=8'h1D;
// @46:768
  CFG3 m965 (
	.A(DacSetpoints_4_2[16]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[16]),
	.Y(N_966)
);
defparam m965.INIT=8'h1D;
// @46:768
  CFG3 m899 (
	.A(DacSetpoints_3_2[17]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[17]),
	.Y(N_900)
);
defparam m899.INIT=8'h1D;
// @46:768
  CFG3 m890 (
	.A(DacSetpoints_3_2[20]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[20]),
	.Y(N_891)
);
defparam m890.INIT=8'h1D;
// @46:768
  CFG3 m860 (
	.A(DacSetpoints_2_2_18),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_18),
	.Y(N_861)
);
defparam m860.INIT=8'h1D;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[8]  (
	.A(DacSetpoints_4_0_15),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1_15),
	.Y(N_4154)
);
defparam \un1_DacWriteNextState_301_0[8] .INIT=8'hE2;
// @46:768
  CFG3 m968 (
	.A(DacSetpoints_4_2[15]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[15]),
	.Y(N_969)
);
defparam m968.INIT=8'h1D;
// @46:768
  CFG3 m881 (
	.A(DacSetpoints_2_2_5),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3_5),
	.Y(N_882)
);
defparam m881.INIT=8'h1D;
// @46:768
  CFG3 m941 (
	.A(DacSetpoints_3_2[2]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[2]),
	.Y(N_942)
);
defparam m941.INIT=8'h1D;
// @46:768
  CFG3 m1031 (
	.A(DacSetpoints_5_2[12]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[12]),
	.Y(N_1032)
);
defparam m1031.INIT=8'h1D;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[21]  (
	.A(DacSetpoints_1_2_2),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3_2),
	.Y(N_4260)
);
defparam \un1_DacWriteNextState_304_1[21] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[11]  (
	.A(DacSetpoints_5_0_12),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1_12),
	.Y(N_4126)
);
defparam \un1_DacWriteNextState_300_0[11] .INIT=8'hE2;
// @46:768
  CFG3 m938 (
	.A(DacSetpoints_3_2[3]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[3]),
	.Y(N_939)
);
defparam m938.INIT=8'h1D;
// @46:768
  CFG3 m962 (
	.A(DacSetpoints_4_2[17]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[17]),
	.Y(N_963)
);
defparam m962.INIT=8'h1D;
// @46:768
  CFG3 m905 (
	.A(DacSetpoints_3_2[15]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[15]),
	.Y(N_906)
);
defparam m905.INIT=8'h1D;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[6]  (
	.A(DacSetpoints_0_2_16),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_16),
	.Y(N_4323)
);
defparam \un1_DacWriteNextState_305_1[6] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[8]  (
	.A(DacSetpoints_0_2_14),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3_14),
	.Y(N_4321)
);
defparam \un1_DacWriteNextState_305_1[8] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[8]  (
	.A(DacSetpoints_3_0_15),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1_15),
	.Y(N_4186)
);
defparam \un1_DacWriteNextState_302_0[8] .INIT=8'hE2;
// @46:768
  CFG3 m998 (
	.A(DacSetpoints_5_2[23]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[23]),
	.Y(N_999)
);
defparam m998.INIT=8'h1D;
// @46:768
  CFG3 m1055 (
	.A(DacSetpoints_5_2[4]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[4]),
	.Y(N_1056)
);
defparam m1055.INIT=8'h1D;
// @46:1432
  CFG3 un1_nCsDacsC_i (
	.A(DacWriteNextState[7]),
	.B(nCsC_c[0]),
	.C(SpiRst_1),
	.Y(un1_nCsDacsC_i_Z)
);
defparam un1_nCsDacsC_i.INIT=8'hE4;
// @46:768
  CFG3 m1109 (
	.A(DataToMosi_i[9]),
	.B(SpiBitPos[2]),
	.C(DataToMosi_i[13]),
	.Y(N_1110)
);
defparam m1109.INIT=8'h1D;
// @46:768
  CFG4 m61_e_2 (
	.A(SpiBitPos[0]),
	.B(SpiBitPos[3]),
	.C(SpiBitPos[1]),
	.D(SpiXferCompleteOut_0),
	.Y(m61_e_2_Z)
);
defparam m61_e_2.INIT=16'h0001;
// @46:1451
  CFG4 \StateOut_23_i_a3_0_a3_4[1]  (
	.A(DacWriteNextState[17]),
	.B(DacWriteNextState[18]),
	.C(DacWriteNextState[1]),
	.D(DacWriteNextState[14]),
	.Y(StateOut_23_i_a3_0_a3_4_Z[1])
);
defparam \StateOut_23_i_a3_0_a3_4[1] .INIT=16'h0001;
// @46:1451
  CFG4 \StateOut_23_i_a3_0_a3_3[1]  (
	.A(DacWriteNextState_rep_4),
	.B(DacWriteNextState_rep_0),
	.C(DacWriteNextState[10]),
	.D(DacWriteNextState[9]),
	.Y(StateOut_23_i_a3_0_a3_3_Z[1])
);
defparam \StateOut_23_i_a3_0_a3_3[1] .INIT=16'h0001;
// @46:1432
  CFG2 un1_DacWriteNextState_189_0 (
	.A(un1_DacWriteNextState_268_1_Z),
	.B(DacWriteNextState[5]),
	.Y(un1_DacWriteNextState_189_0_Z)
);
defparam un1_DacWriteNextState_189_0.INIT=4'hE;
// @46:1464
  CFG4 un9_dacasetpointwritten_3 (
	.A(DacDSetpointWritten),
	.B(DacCSetpointWritten),
	.C(DacBSetpointWritten),
	.D(DacASetpointWritten),
	.Y(un9_dacasetpointwritten_3_Z)
);
defparam un9_dacasetpointwritten_3.INIT=16'h0001;
// @46:1498
  CFG4 un20_dacasetpointwritten_3 (
	.A(DacDSetpointWritten),
	.B(DacCSetpointWritten),
	.C(DacBSetpointWritten),
	.D(DacASetpointWritten),
	.Y(un20_dacasetpointwritten_3_Z)
);
defparam un20_dacasetpointwritten_3.INIT=16'h8000;
// @46:768
  CFG4 m106 (
	.A(DacSetpointReadedAddressController[1]),
	.B(DacSetpointReadedAddressController[2]),
	.C(shot_i),
	.D(DacWriteNextState[9]),
	.Y(N_107_0)
);
defparam m106.INIT=16'h0100;
// @46:768
  CFG4 m91 (
	.A(DacSetpointReadedAddressController[1]),
	.B(DacSetpointReadedAddressController[2]),
	.C(shot_i),
	.D(DacWriteNextState[9]),
	.Y(N_92_0)
);
defparam m91.INIT=16'h0400;
// @46:768
  CFG3 m8 (
	.A(DacWriteNextState[18]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[16]),
	.Y(N_543_mux)
);
defparam m8.INIT=8'h01;
// @46:768
  CFG4 m121 (
	.A(DacSetpointReadedAddressController[1]),
	.B(DacSetpointReadedAddressController[2]),
	.C(shot_i),
	.D(DacWriteNextState[9]),
	.Y(N_1146_mux)
);
defparam m121.INIT=16'h0200;
// @46:768
  CFG3 m788 (
	.A(DacSetpointReadAddressController[2]),
	.B(DacSetpointReadedAddressDac_2[1]),
	.C(DacSetpointReadAddressDac[0]),
	.Y(N_1151_mux)
);
defparam m788.INIT=8'h80;
// @46:768
  CFG4 m782_e (
	.A(DacWriteNextState[9]),
	.B(DacSetpointReadAddressDac[1]),
	.C(DacSetpointReadAddressController[2]),
	.D(DacSetpointReadAddressDac[0]),
	.Y(N_1169)
);
defparam m782_e.INIT=16'h8000;
// @46:1451
  CFG3 WriteDacs_1_1_i_a3_3 (
	.A(DacWriteNextState[19]),
	.B(DacWriteNextState[17]),
	.C(DacWriteNextState[11]),
	.Y(N_365_3)
);
defparam WriteDacs_1_1_i_a3_3.INIT=8'h01;
// @46:768
  CFG3 TransferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(lastwritedac4_i_0),
	.Y(SpiRst_0_sqmuxa_2)
);
defparam TransferComplete_RNO.INIT=8'h40;
// @46:1432
  CFG4 \un1_DacWriteNextState_300_0_a2[20]  (
	.A(DacSetpoints_5_2[3]),
	.B(DacSetpoints_5_3[3]),
	.C(N_408),
	.D(DacWriteNextState[2]),
	.Y(N_145)
);
defparam \un1_DacWriteNextState_300_0_a2[20] .INIT=16'h0C0A;
// @46:1432
  CFG4 \un1_DacWriteNextState_302_0_a2[2]  (
	.A(DacSetpoints_3_2[21]),
	.B(DacSetpoints_3_3[21]),
	.C(N_408),
	.D(DacWriteNextState[2]),
	.Y(N_135)
);
defparam \un1_DacWriteNextState_302_0_a2[2] .INIT=16'h0C0A;
// @46:1432
  CFG4 \un1_DacWriteNextState_303_0_a2[22]  (
	.A(DacSetpoints_2_2_0),
	.B(DacSetpoints_2_3_0),
	.C(N_408),
	.D(DacWriteNextState[2]),
	.Y(N_132)
);
defparam \un1_DacWriteNextState_303_0_a2[22] .INIT=16'h0C0A;
// @46:1432
  CFG4 \un1_DacWriteNextState_303_0_a2[16]  (
	.A(DacSetpoints_2_2_6),
	.B(DacSetpoints_2_3_6),
	.C(N_408),
	.D(DacWriteNextState[2]),
	.Y(N_129)
);
defparam \un1_DacWriteNextState_303_0_a2[16] .INIT=16'h0C0A;
// @46:1432
  CFG4 \un1_DacWriteNextState_303_0_a2[5]  (
	.A(DacSetpoints_2_2_17),
	.B(DacSetpoints_2_3_17),
	.C(N_408),
	.D(DacWriteNextState[2]),
	.Y(N_120)
);
defparam \un1_DacWriteNextState_303_0_a2[5] .INIT=16'h0C0A;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0_a2[22]  (
	.A(DacSetpoints_0_2_0),
	.B(DacSetpoints_0_3_0),
	.C(N_408),
	.D(DacWriteNextState[2]),
	.Y(N_4104)
);
defparam \un1_DacWriteNextState_305_0_a2[22] .INIT=16'h0C0A;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0_a2[16]  (
	.A(DacSetpoints_0_2_6),
	.B(DacSetpoints_0_3_6),
	.C(N_408),
	.D(DacWriteNextState[2]),
	.Y(N_4102)
);
defparam \un1_DacWriteNextState_305_0_a2[16] .INIT=16'h0C0A;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0_a2[5]  (
	.A(DacSetpoints_0_2_17),
	.B(DacSetpoints_0_3_17),
	.C(N_408),
	.D(DacWriteNextState[2]),
	.Y(N_4099)
);
defparam \un1_DacWriteNextState_305_0_a2[5] .INIT=16'h0C0A;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0_a2[3]  (
	.A(DacSetpoints_0_2_19),
	.B(DacSetpoints_0_3_19),
	.C(N_408),
	.D(DacWriteNextState[2]),
	.Y(N_4092)
);
defparam \un1_DacWriteNextState_305_0_a2[3] .INIT=16'h0C0A;
// @46:768
  CFG4 m33_0 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[18]),
	.C(N_4438),
	.D(DacWriteNextState[20]),
	.Y(N_546_mux)
);
defparam m33_0.INIT=16'hF0D1;
// @46:768
  CFG4 m3 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[18]),
	.C(N_4438),
	.D(DacWriteNextState[20]),
	.Y(N_544_mux)
);
defparam m3.INIT=16'h5574;
// @46:768
  CFG4 m772 (
	.A(DacWriteNextState[5]),
	.B(SpiRst_0),
	.C(nCsE_c[1]),
	.D(DacWriteNextState[7]),
	.Y(N_773)
);
defparam m772.INIT=16'h2227;
// @46:768
  CFG4 LastWriteDac_RNI85L51_1 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_0),
	.D(SpiXferCompleteOut_0),
	.Y(N_1154_mux)
);
defparam LastWriteDac_RNI85L51_1.INIT=16'h3B33;
// @46:768
  CFG4 LastWriteDac_RNI85L51_0 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_0),
	.D(SpiXferCompleteOut_0),
	.Y(N_1155_mux)
);
defparam LastWriteDac_RNI85L51_0.INIT=16'h4D44;
// @46:768
  CFG4 LastWriteDac_RNIE64H1_1 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_1),
	.D(SpiXferCompleteOut_1),
	.Y(N_1152_mux)
);
defparam LastWriteDac_RNIE64H1_1.INIT=16'h3B33;
// @46:768
  CFG4 LastWriteDac_RNIE64H1_0 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_1),
	.D(SpiXferCompleteOut_1),
	.Y(N_1153_mux)
);
defparam LastWriteDac_RNIE64H1_0.INIT=16'h4D44;
// @46:768
  CFG4 m766 (
	.A(DacWriteNextState[5]),
	.B(SpiRst_2),
	.C(nCsD_c[1]),
	.D(DacWriteNextState[7]),
	.Y(N_767)
);
defparam m766.INIT=16'h2227;
// @46:1432
  CFG4 un1_DacWriteNextState_169 (
	.A(DacWriteNextState[5]),
	.B(SpiRst_Z),
	.C(nCsA_c[1]),
	.D(DacWriteNextState[7]),
	.Y(un1_DacWriteNextState_169_Z)
);
defparam un1_DacWriteNextState_169.INIT=16'hDDD8;
// @46:768
  CFG3 m33 (
	.A(SpiBitPos[3]),
	.B(SpiBitPos[4]),
	.C(SpiXferCompleteOut_0),
	.Y(N_34_0)
);
defparam m33.INIT=8'h0E;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI4F2B1[2]  (
	.A(DacSetpoints_0_0_0),
	.B(DacSetpoints_0_1_0),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_505_1)
);
defparam \StateOut_23_i_a2_RNI4F2B1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIOVF81[2]  (
	.A(DacSetpoints_1_0_18),
	.B(DacSetpoints_1_1_18),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_480_0_1)
);
defparam \StateOut_23_i_a2_RNIOVF81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIORV81[2]  (
	.A(DacSetpoints_3_0_7),
	.B(DacSetpoints_3_1_7),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4480_1)
);
defparam \StateOut_23_i_a2_RNIORV81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNISNCA1[2]  (
	.A(DacSetpoints_3_0_18),
	.B(DacSetpoints_3_1_18),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_439_1)
);
defparam \StateOut_23_i_a2_RNISNCA1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIGJV81[2]  (
	.A(DacSetpoints_3_0_3),
	.B(DacSetpoints_3_1_3),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_315_1)
);
defparam \StateOut_23_i_a2_RNIGJV81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIAJH81[2]  (
	.A(DacSetpoints_1_0_20),
	.B(DacSetpoints_1_1_20),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4499_1)
);
defparam \StateOut_23_i_a2_RNIAJH81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIG3NV[2]  (
	.A(DacSetpoints_1_0_5),
	.B(DacSetpoints_1_1_5),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_435_1)
);
defparam \StateOut_23_i_a2_RNIG3NV[2] .INIT=16'h0C0A;
// @46:768
  CFG4 m1112_1_0 (
	.A(DataToMosi_i[23]),
	.B(DataToMosi_i[7]),
	.C(SpiBitPos[4]),
	.D(SpiBitPos[2]),
	.Y(N_1113_1)
);
defparam m1112_1_0.INIT=16'h0053;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIMPV81[2]  (
	.A(DacSetpoints_3_0_6),
	.B(DacSetpoints_3_1_6),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_494_1)
);
defparam \StateOut_23_i_a2_RNIMPV81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIE1G11[2]  (
	.A(DacSetpoints_2_0_21),
	.B(DacSetpoints_2_1_21),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_344_0_1)
);
defparam \StateOut_23_i_a2_RNIE1G11[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI8J2B1[2]  (
	.A(DacSetpoints_0_0_2),
	.B(DacSetpoints_0_1_2),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_510_1)
);
defparam \StateOut_23_i_a2_RNI8J2B1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIGNC31[2]  (
	.A(DacSetpoints_4_0_20),
	.B(DacSetpoints_4_1_20),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_539_1)
);
defparam \StateOut_23_i_a2_RNIGNC31[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIEBEA1[2]  (
	.A(DacSetpoints_3_0_20),
	.B(DacSetpoints_3_1_20),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4482_1)
);
defparam \StateOut_23_i_a2_RNIEBEA1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIOB8I1[2]  (
	.A(DacSetpoints_5_0_5),
	.B(DacSetpoints_5_1_5),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4468_1)
);
defparam \StateOut_23_i_a2_RNIOB8I1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIEP2B1[2]  (
	.A(DacSetpoints_0_0_5),
	.B(DacSetpoints_0_1_5),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_525_1)
);
defparam \StateOut_23_i_a2_RNIEP2B1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIU3B31[2]  (
	.A(DacSetpoints_4_0_18),
	.B(DacSetpoints_4_1_18),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_290_1)
);
defparam \StateOut_23_i_a2_RNIU3B31[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIM98I1[2]  (
	.A(DacSetpoints_5_0_4),
	.B(DacSetpoints_5_1_4),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_172_1)
);
defparam \StateOut_23_i_a2_RNIM98I1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNICLH81[2]  (
	.A(DacSetpoints_1_0_21),
	.B(DacSetpoints_1_1_21),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_490_1)
);
defparam \StateOut_23_i_a2_RNICLH81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIIPC31[2]  (
	.A(DacSetpoints_4_0_21),
	.B(DacSetpoints_4_1_21),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_295_1)
);
defparam \StateOut_23_i_a2_RNIIPC31[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIADV81[2]  (
	.A(DacSetpoints_3_0_0),
	.B(DacSetpoints_3_1_0),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_300_1)
);
defparam \StateOut_23_i_a2_RNIADV81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIKNV81[2]  (
	.A(DacSetpoints_3_0_5),
	.B(DacSetpoints_3_1_5),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_325_1)
);
defparam \StateOut_23_i_a2_RNIKNV81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 m1130_2_0 (
	.A(DataToMosi_i[19]),
	.B(DataToMosi_i[3]),
	.C(SpiBitPos[4]),
	.D(SpiBitPos[2]),
	.Y(N_1131_2)
);
defparam m1130_2_0.INIT=16'h5300;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIGR2B1[2]  (
	.A(DacSetpoints_0_0_6),
	.B(DacSetpoints_0_1_6),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4502_1)
);
defparam \StateOut_23_i_a2_RNIGR2B1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIEHV81[2]  (
	.A(DacSetpoints_3_0_2),
	.B(DacSetpoints_3_1_2),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_310_1)
);
defparam \StateOut_23_i_a2_RNIEHV81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNICN2B1[2]  (
	.A(DacSetpoints_0_0_4),
	.B(DacSetpoints_0_1_4),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_520_1)
);
defparam \StateOut_23_i_a2_RNICN2B1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIE9B41[2]  (
	.A(DacSetpoints_2_0_3),
	.B(DacSetpoints_2_1_3),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4485_1)
);
defparam \StateOut_23_i_a2_RNIE9B41[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIG38I1[2]  (
	.A(DacSetpoints_5_0_1),
	.B(DacSetpoints_5_1_1),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_162_1)
);
defparam \StateOut_23_i_a2_RNIG38I1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIA9JF1[2]  (
	.A(DacSetpoints_0_0_21),
	.B(DacSetpoints_0_1_21),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_147_0_1)
);
defparam \StateOut_23_i_a2_RNIA9JF1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNICVMV[2]  (
	.A(DacSetpoints_1_0_3),
	.B(DacSetpoints_1_1_3),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_430_1)
);
defparam \StateOut_23_i_a2_RNICVMV[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI0G9S[2]  (
	.A(DacSetpoints_5_0_18),
	.B(DacSetpoints_5_1_18),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_225_1)
);
defparam \StateOut_23_i_a2_RNI0G9S[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNII58I1[2]  (
	.A(DacSetpoints_5_0_2),
	.B(DacSetpoints_5_1_2),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4466_1)
);
defparam \StateOut_23_i_a2_RNII58I1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNII3BS[2]  (
	.A(DacSetpoints_5_0_20),
	.B(DacSetpoints_5_1_20),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_649_1)
);
defparam \StateOut_23_i_a2_RNII3BS[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIM1KT[2]  (
	.A(DacSetpoints_4_0_5),
	.B(DacSetpoints_4_1_5),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_260_1)
);
defparam \StateOut_23_i_a2_RNIM1KT[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIEPJT[2]  (
	.A(DacSetpoints_4_0_1),
	.B(DacSetpoints_4_1_1),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_250_1)
);
defparam \StateOut_23_i_a2_RNIEPJT[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIE18I1[2]  (
	.A(DacSetpoints_5_0_0),
	.B(DacSetpoints_5_1_0),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_157_1)
);
defparam \StateOut_23_i_a2_RNIE18I1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNICNJT[2]  (
	.A(DacSetpoints_4_0_0),
	.B(DacSetpoints_4_1_0),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_245_1)
);
defparam \StateOut_23_i_a2_RNICNJT[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNISF8I1[2]  (
	.A(DacSetpoints_5_0_7),
	.B(DacSetpoints_5_1_7),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4472_1)
);
defparam \StateOut_23_i_a2_RNISF8I1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI6PMV[2]  (
	.A(DacSetpoints_1_0_0),
	.B(DacSetpoints_1_1_0),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_334_0_1)
);
defparam \StateOut_23_i_a2_RNI6PMV[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIE1NV[2]  (
	.A(DacSetpoints_1_0_4),
	.B(DacSetpoints_1_1_4),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_314_0_1)
);
defparam \StateOut_23_i_a2_RNIE1NV[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIATMV[2]  (
	.A(DacSetpoints_1_0_2),
	.B(DacSetpoints_1_1_2),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_324_0_1)
);
defparam \StateOut_23_i_a2_RNIATMV[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIAL2B1[2]  (
	.A(DacSetpoints_0_0_3),
	.B(DacSetpoints_0_1_3),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_515_1)
);
defparam \StateOut_23_i_a2_RNIAL2B1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIC7B41[2]  (
	.A(DacSetpoints_2_0_2),
	.B(DacSetpoints_2_1_2),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4484_1)
);
defparam \StateOut_23_i_a2_RNIC7B41[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI8RMV[2]  (
	.A(DacSetpoints_1_0_1),
	.B(DacSetpoints_1_1_1),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_425_1)
);
defparam \StateOut_23_i_a2_RNI8RMV[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNICFV81[2]  (
	.A(DacSetpoints_3_0_1),
	.B(DacSetpoints_3_1_1),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_305_1)
);
defparam \StateOut_23_i_a2_RNICFV81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIK5BS[2]  (
	.A(DacSetpoints_5_0_21),
	.B(DacSetpoints_5_1_21),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_235_1)
);
defparam \StateOut_23_i_a2_RNIK5BS[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIGBB41[2]  (
	.A(DacSetpoints_2_0_4),
	.B(DacSetpoints_2_1_4),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_385_1)
);
defparam \StateOut_23_i_a2_RNIGBB41[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIO3KT[2]  (
	.A(DacSetpoints_4_0_6),
	.B(DacSetpoints_4_1_6),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_599_1)
);
defparam \StateOut_23_i_a2_RNIO3KT[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIK7NV[2]  (
	.A(DacSetpoints_1_0_7),
	.B(DacSetpoints_1_1_7),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_445_1)
);
defparam \StateOut_23_i_a2_RNIK7NV[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIQ5KT[2]  (
	.A(DacSetpoints_4_0_7),
	.B(DacSetpoints_4_1_7),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_265_1)
);
defparam \StateOut_23_i_a2_RNIQ5KT[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNICVF11[2]  (
	.A(DacSetpoints_2_0_20),
	.B(DacSetpoints_2_1_20),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4490_1)
);
defparam \StateOut_23_i_a2_RNICVF11[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNII5NV[2]  (
	.A(DacSetpoints_1_0_6),
	.B(DacSetpoints_1_1_6),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_440_1)
);
defparam \StateOut_23_i_a2_RNII5NV[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIILV81[2]  (
	.A(DacSetpoints_3_0_4),
	.B(DacSetpoints_3_1_4),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4479_1)
);
defparam \StateOut_23_i_a2_RNIILV81[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIKFB41[2]  (
	.A(DacSetpoints_2_0_6),
	.B(DacSetpoints_2_1_6),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4487_1)
);
defparam \StateOut_23_i_a2_RNIKFB41[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI83B41[2]  (
	.A(DacSetpoints_2_0_0),
	.B(DacSetpoints_2_1_0),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4483_1)
);
defparam \StateOut_23_i_a2_RNI83B41[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIIDB41[2]  (
	.A(DacSetpoints_2_0_5),
	.B(DacSetpoints_2_1_5),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_399_0_1)
);
defparam \StateOut_23_i_a2_RNIIDB41[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIQD8I1[2]  (
	.A(DacSetpoints_5_0_6),
	.B(DacSetpoints_5_1_6),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_4470_1)
);
defparam \StateOut_23_i_a2_RNIQD8I1[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIGRJT[2]  (
	.A(DacSetpoints_4_0_2),
	.B(DacSetpoints_4_1_2),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_619_1)
);
defparam \StateOut_23_i_a2_RNIGRJT[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIKVJT[2]  (
	.A(DacSetpoints_4_0_4),
	.B(DacSetpoints_4_1_4),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_609_1)
);
defparam \StateOut_23_i_a2_RNIKVJT[2] .INIT=16'h0C0A;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIITJT[2]  (
	.A(DacSetpoints_4_0_3),
	.B(DacSetpoints_4_1_3),
	.C(N_407),
	.D(DacWriteNextState[6]),
	.Y(N_255_1)
);
defparam \StateOut_23_i_a2_RNIITJT[2] .INIT=16'h0C0A;
// @46:1451
  CFG4 \StateOut_23_i_a3_0_a2_3[2]  (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[16]),
	.C(N_407),
	.D(DacWriteNextState[7]),
	.Y(StateOut_23_i_a3_0_a2_3_Z[2])
);
defparam \StateOut_23_i_a3_0_a2_3[2] .INIT=16'h0010;
// @46:1498
  CFG3 un20_dacasetpointwritten (
	.A(DacFSetpointWritten),
	.B(DacESetpointWritten),
	.C(un20_dacasetpointwritten_3_Z),
	.Y(un20_dacasetpointwritten_1z)
);
defparam un20_dacasetpointwritten.INIT=8'h80;
// @46:1464
  CFG3 un9_dacasetpointwritten (
	.A(DacFSetpointWritten),
	.B(DacESetpointWritten),
	.C(un9_dacasetpointwritten_3_Z),
	.Y(un9_dacasetpointwritten_1z)
);
defparam un9_dacasetpointwritten.INIT=8'h10;
// @46:1451
  CFG3 un1_DacWriteNextState_38_i_a3 (
	.A(DacWriteNextState[13]),
	.B(DacWriteNextState[15]),
	.C(N_365_3),
	.Y(N_367)
);
defparam un1_DacWriteNextState_38_i_a3.INIT=8'h10;
// @46:1432
  CFG4 \un1_DacWriteNextState_300_0_a2_0[20]  (
	.A(DacSetpoints_5_0_3),
	.B(DacSetpoints_5_1_3),
	.C(N_151),
	.D(DacWriteNextState[6]),
	.Y(N_146)
);
defparam \un1_DacWriteNextState_300_0_a2_0[20] .INIT=16'hC0A0;
// @46:1432
  CFG4 \un1_DacWriteNextState_302_0_a2_0[2]  (
	.A(DacSetpoints_3_0_21),
	.B(DacSetpoints_3_1_21),
	.C(N_151),
	.D(DacWriteNextState[6]),
	.Y(N_136)
);
defparam \un1_DacWriteNextState_302_0_a2_0[2] .INIT=16'hC0A0;
// @46:1432
  CFG4 \un1_DacWriteNextState_303_0_a2_0[22]  (
	.A(DacSetpoints_2_0_1),
	.B(DacSetpoints_2_1_1),
	.C(N_151),
	.D(DacWriteNextState[6]),
	.Y(N_133)
);
defparam \un1_DacWriteNextState_303_0_a2_0[22] .INIT=16'hC0A0;
// @46:1432
  CFG4 \un1_DacWriteNextState_303_0_a2_0[16]  (
	.A(DacSetpoints_2_0_7),
	.B(DacSetpoints_2_1_7),
	.C(N_151),
	.D(DacWriteNextState[6]),
	.Y(N_130)
);
defparam \un1_DacWriteNextState_303_0_a2_0[16] .INIT=16'hC0A0;
// @46:1432
  CFG4 \un1_DacWriteNextState_303_0_a2_0[5]  (
	.A(DacSetpoints_2_0_18),
	.B(DacSetpoints_2_1_18),
	.C(N_151),
	.D(DacWriteNextState[6]),
	.Y(N_121)
);
defparam \un1_DacWriteNextState_303_0_a2_0[5] .INIT=16'hC0A0;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0_a2_0[22]  (
	.A(DacSetpoints_0_0_1),
	.B(DacSetpoints_0_1_1),
	.C(N_151),
	.D(DacWriteNextState[6]),
	.Y(N_4105)
);
defparam \un1_DacWriteNextState_305_0_a2_0[22] .INIT=16'hC0A0;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0_a2_0[16]  (
	.A(DacSetpoints_0_0_7),
	.B(DacSetpoints_0_1_7),
	.C(N_151),
	.D(DacWriteNextState[6]),
	.Y(N_105)
);
defparam \un1_DacWriteNextState_305_0_a2_0[16] .INIT=16'hC0A0;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0_a2_0[5]  (
	.A(DacSetpoints_0_0_18),
	.B(DacSetpoints_0_1_18),
	.C(N_151),
	.D(DacWriteNextState[6]),
	.Y(N_4100)
);
defparam \un1_DacWriteNextState_305_0_a2_0[5] .INIT=16'hC0A0;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0_a2_0[3]  (
	.A(DacSetpoints_0_0_20),
	.B(DacSetpoints_0_1_20),
	.C(N_151),
	.D(DacWriteNextState[6]),
	.Y(N_4093)
);
defparam \un1_DacWriteNextState_305_0_a2_0[3] .INIT=16'hC0A0;
// @46:768
  CFG4 m139 (
	.A(DacSetpointReadAddressDac[0]),
	.B(DacSetpointReadAddressDac[1]),
	.C(N_74_0_i_Z),
	.D(N_366_i),
	.Y(N_551_mux)
);
defparam m139.INIT=16'h0D0A;
// @46:1432
  CFG4 un1_DacWriteNextState_172 (
	.A(SpiRst_Z),
	.B(DacWriteNextState[3]),
	.C(un1_DacWriteNextState_6_1_Z),
	.D(nCsA_c[2]),
	.Y(un1_DacWriteNextState_172_Z)
);
defparam un1_DacWriteNextState_172.INIT=16'hBBB8;
// @46:1432
  CFG4 un1_DacWriteNextState_171 (
	.A(SpiRst_3),
	.B(DacWriteNextState[3]),
	.C(nCsB_c[2]),
	.D(un1_DacWriteNextState_6_1_Z),
	.Y(un1_DacWriteNextState_171_Z)
);
defparam un1_DacWriteNextState_171.INIT=16'hBBB8;
// @46:1432
  CFG4 un1_DacWriteNextState_165 (
	.A(SpiRst_2),
	.B(DacWriteNextState[3]),
	.C(un1_DacWriteNextState_6_1_Z),
	.D(nCsD_c[2]),
	.Y(un1_DacWriteNextState_165_Z)
);
defparam un1_DacWriteNextState_165.INIT=16'hBBB8;
// @45:141
  CFG4 LastWriteDac_RNICR9D1 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_2),
	.D(SpiXferCompleteOut_2),
	.Y(un1_spirst2_i_0_0)
);
defparam LastWriteDac_RNICR9D1.INIT=16'h4D44;
// @45:141
  CFG4 LastWriteDac_RNICR9D1_0 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_2),
	.D(SpiXferCompleteOut_2),
	.Y(un1_SpiRst_0_sqmuxa_1_i_0)
);
defparam LastWriteDac_RNICR9D1_0.INIT=16'h3B33;
// @45:141
  CFG4 LastWriteDac_RNI6QQH1 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_3),
	.D(SpiXferCompleteOut_3),
	.Y(un1_spirst2_i_1_0)
);
defparam LastWriteDac_RNI6QQH1.INIT=16'h4D44;
// @45:141
  CFG4 LastWriteDac_RNI6QQH1_0 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_3),
	.D(SpiXferCompleteOut_3),
	.Y(un1_SpiRst_0_sqmuxa_1_i_1)
);
defparam LastWriteDac_RNI6QQH1_0.INIT=16'h3B33;
// @45:141
  CFG4 LastSpiXferComplete_RNI4F0U (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI4F0U.INIT=16'h4F04;
// @45:141
  CFG4 TransferComplete_RNO_0 (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO_0.INIT=16'h40FF;
// @46:768
  CFG3 m1082 (
	.A(N_1086),
	.B(SpiBitPos[1]),
	.C(N_1095),
	.Y(N_1083)
);
defparam m1082.INIT=8'hB8;
// @46:768
  CFG3 m1112 (
	.A(DataToMosi_i[11]),
	.B(SpiBitPos[2]),
	.C(N_1113_1),
	.Y(N_1113)
);
defparam m1112.INIT=8'hF4;
// @46:768
  CFG3 m1130 (
	.A(DataToMosi_i[15]),
	.B(SpiBitPos[2]),
	.C(N_1131_2),
	.Y(N_1131)
);
defparam m1130.INIT=8'hF1;
// @46:768
  CFG4 m105 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_92_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_5_3_1_sqmuxa)
);
defparam m105.INIT=16'h8000;
// @46:768
  CFG4 m104 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_92_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_5_2_1_sqmuxa)
);
defparam m104.INIT=16'h0080;
// @46:768
  CFG4 m101 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_92_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_4_3_1_sqmuxa)
);
defparam m101.INIT=16'h4000;
// @46:768
  CFG4 m99 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_92_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_4_2_1_sqmuxa)
);
defparam m99.INIT=16'h0040;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0_a2_3[3]  (
	.A(DacWriteNextState[20]),
	.B(un1_DacWriteNextState_305_0_a2_3_0_Z[3]),
	.C(N_543_mux),
	.D(N_407),
	.Y(N_153)
);
defparam \un1_DacWriteNextState_305_0_a2_3[3] .INIT=16'h4000;
// @46:1451
  CFG4 WriteDacs_1_1_i_a3 (
	.A(WriteDacs_1_1_i_a3_0_Z),
	.B(N_365_3),
	.C(N_409),
	.D(un1_DacWriteNextState_268_1_Z),
	.Y(N_365_i)
);
defparam WriteDacs_1_1_i_a3.INIT=16'hFF7F;
// @46:768
  CFG4 m94 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_92_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_4_0_1_sqmuxa)
);
defparam m94.INIT=16'h0004;
// @46:768
  CFG4 m96 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_92_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_4_1_1_sqmuxa)
);
defparam m96.INIT=16'h0400;
// @46:768
  CFG4 m102 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_92_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_5_0_1_sqmuxa)
);
defparam m102.INIT=16'h0008;
// @46:768
  CFG4 m103 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_92_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_5_1_1_sqmuxa)
);
defparam m103.INIT=16'h0800;
// @46:768
  CFG3 m71 (
	.A(DacSetpointReadAddressController[2]),
	.B(DacWriteNextState[21]),
	.C(N_545_mux),
	.Y(N_72_0)
);
defparam m71.INIT=8'h27;
// @46:768
  CFG3 m10 (
	.A(DacWriteNextState[12]),
	.B(N_543_mux),
	.C(DacWriteNextState[20]),
	.Y(N_26_0)
);
defparam m10.INIT=8'h04;
// @46:1432
  CFG3 \un1_DacWriteNextState_298_i_o2[2]  (
	.A(N_367),
	.B(DacWriteNextState[5]),
	.C(un1_DacWriteNextState_268_1_Z),
	.Y(N_4065)
);
defparam \un1_DacWriteNextState_298_i_o2[2] .INIT=8'h5D;
// @46:1432
  CFG4 \un1_DacWriteNextState_297_i_o2[3]  (
	.A(StateOut_23_i_a3_0_a2_1_Z[3]),
	.B(N_367),
	.C(DacWriteNextState[5]),
	.D(DacWriteNextState[7]),
	.Y(N_4066)
);
defparam \un1_DacWriteNextState_297_i_o2[3] .INIT=16'h3B33;
// @46:1432
  CFG3 \un1_DacWriteNextState_298_i_o2[1]  (
	.A(DacWriteNextState[1]),
	.B(N_367),
	.C(DacWriteNextState[3]),
	.Y(N_4067)
);
defparam \un1_DacWriteNextState_298_i_o2[1] .INIT=8'h73;
// @46:1432
  CFG4 \un1_DacWriteNextState_294[3]  (
	.A(SpiRst_0),
	.B(un1_nCsDacsE_i_Z),
	.C(un1_DacWriteNextState_189_0_Z),
	.D(N_367),
	.Y(un1_DacWriteNextState_294_0)
);
defparam \un1_DacWriteNextState_294[3] .INIT=16'hFCAA;
// @46:1432
  CFG4 \un1_DacWriteNextState_296_cZ[3]  (
	.A(SpiRst_Z),
	.B(un1_nCsDacsA_i_Z),
	.C(un1_DacWriteNextState_189_0_Z),
	.D(N_367),
	.Y(un1_DacWriteNextState_296[3])
);
defparam \un1_DacWriteNextState_296_cZ[3] .INIT=16'hFCAA;
// @46:768
  CFG4 m152_0 (
	.A(DacSetpointReadAddressDac[0]),
	.B(DacSetpointReadAddressDac[1]),
	.C(N_74_0_i_Z),
	.D(N_366_i),
	.Y(DacSetpointReadAddressDac_5_0)
);
defparam m152_0.INIT=16'h0E0C;
// @46:768
  CFG4 m213 (
	.A(DacFSetpointToWrite[16]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_214)
);
defparam m213.INIT=16'h0D00;
// @46:768
  CFG4 m283 (
	.A(DacESetpointToWrite[16]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_284)
);
defparam m283.INIT=16'h0D00;
// @46:768
  CFG4 m403 (
	.A(DacCSetpointToWrite[16]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_404)
);
defparam m403.INIT=16'h0D00;
// @46:768
  CFG4 m473_0 (
	.A(DacBSetpointToWrite[16]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_4496)
);
defparam m473_0.INIT=16'h0D00;
// @46:768
  CFG4 m533 (
	.A(DacASetpointToWrite[16]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_534_0)
);
defparam m533.INIT=16'h0D00;
// @46:768
  CFG4 m348 (
	.A(DacDSetpointToWrite[16]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[12]),
	.D(N_543_mux),
	.Y(N_349)
);
defparam m348.INIT=16'h0D00;
// @46:1432
  CFG4 \un1_DacWriteNextState_298[3]  (
	.A(SpiRst_1),
	.B(un1_nCsDacsC_i_Z),
	.C(un1_DacWriteNextState_189_0_Z),
	.D(N_367),
	.Y(un1_DacWriteNextState_298_0)
);
defparam \un1_DacWriteNextState_298[3] .INIT=16'hFCAA;
// @45:141
  CFG4 LastWriteDac_RNIAGF91 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_4),
	.D(SpiXferCompleteOut_4),
	.Y(un1_spirst2_i_2_0)
);
defparam LastWriteDac_RNIAGF91.INIT=16'h4D44;
// @45:141
  CFG4 LastWriteDac_RNIAGF91_0 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_4),
	.D(SpiXferCompleteOut_4),
	.Y(un1_SpiRst_0_sqmuxa_1_i_2)
);
defparam LastWriteDac_RNIAGF91_0.INIT=16'h3B33;
// @46:768
  CFG3 m842_3_1 (
	.A(SpiBitPos[3]),
	.B(SpiBitPos[4]),
	.C(un3_clkdivlto8),
	.Y(m842_2_1)
);
defparam m842_3_1.INIT=8'h80;
// @46:768
  CFG4 m37 (
	.A(un3_clkdivlto8_1),
	.B(un3_clkdivlto8_2),
	.C(m37_0_Z),
	.D(un3_clkdivlt8),
	.Y(N_38_0)
);
defparam m37.INIT=16'h0010;
// @46:768
  CFG4 m47_e (
	.A(N_1180),
	.B(un3_clkdivlto8),
	.C(SckC_c),
	.D(SpiBitPos[2]),
	.Y(N_1181)
);
defparam m47_e.INIT=16'h0002;
// @46:768
  CFG4 m61_e (
	.A(SpiBitPos[2]),
	.B(SckC_c),
	.C(un3_clkdivlto8),
	.D(m61_e_2_Z),
	.Y(N_1183)
);
defparam m61_e.INIT=16'h0100;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIDNGM2[3]  (
	.A(N_407),
	.B(N_26_0),
	.C(m29_0_Z),
	.D(N_408),
	.Y(StateOut_23_0)
);
defparam \StateOut_23_i_a2_RNIDNGM2[3] .INIT=16'h8000;
// @46:768
  CFG4 m109 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_107_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_0_1_1_sqmuxa)
);
defparam m109.INIT=16'h0400;
// @46:768
  CFG4 m112 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_107_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_0_2_1_sqmuxa)
);
defparam m112.INIT=16'h0040;
// @46:768
  CFG4 m114 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_107_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_0_3_1_sqmuxa)
);
defparam m114.INIT=16'h4000;
// @46:768
  CFG4 m116 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_107_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_1_0_1_sqmuxa)
);
defparam m116.INIT=16'h0008;
// @46:768
  CFG4 m117 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_107_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_1_1_1_sqmuxa)
);
defparam m117.INIT=16'h0800;
// @46:768
  CFG4 m118 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_107_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_1_2_1_sqmuxa)
);
defparam m118.INIT=16'h0080;
// @46:768
  CFG4 m119 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_107_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_1_3_1_sqmuxa)
);
defparam m119.INIT=16'h8000;
// @46:768
  CFG4 m124 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_1146_mux),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_2_0_1_sqmuxa)
);
defparam m124.INIT=16'h0004;
// @46:768
  CFG4 m126 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_1146_mux),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_2_1_1_sqmuxa)
);
defparam m126.INIT=16'h0400;
// @46:768
  CFG4 m129 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_1146_mux),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_2_2_1_sqmuxa)
);
defparam m129.INIT=16'h0040;
// @46:768
  CFG4 m131 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_1146_mux),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_2_3_1_sqmuxa)
);
defparam m131.INIT=16'h4000;
// @46:768
  CFG4 m132 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_1146_mux),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_3_0_1_sqmuxa)
);
defparam m132.INIT=16'h0008;
// @46:768
  CFG4 m133 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_1146_mux),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_3_1_1_sqmuxa)
);
defparam m133.INIT=16'h0800;
// @46:768
  CFG4 m134 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_1146_mux),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_3_2_1_sqmuxa)
);
defparam m134.INIT=16'h0080;
// @46:768
  CFG4 m135 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_1146_mux),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_3_3_1_sqmuxa)
);
defparam m135.INIT=16'h8000;
// @46:768
  CFG4 m136 (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_107_0),
	.C(DacSetpointReadedAddressDac[1]),
	.D(DacSetpointReadedAddressDac[0]),
	.Y(DacSetpoints_0_0_1_sqmuxa_1)
);
defparam m136.INIT=16'h0004;
// @46:1432
  CFG4 \DacWriteNextState_ns[2]  (
	.A(DacWriteNextState[20]),
	.B(DacWriteNextState[19]),
	.C(un9_dacasetpointwritten_1z),
	.D(un20_dacasetpointwritten_1z),
	.Y(DacWriteNextState_ns_0)
);
defparam \DacWriteNextState_ns[2] .INIT=16'hA0EC;
// @46:1432
  CFG4 \DacWriteNextState_ns_0[3]  (
	.A(DacWriteNextState[19]),
	.B(DacWriteNextState[18]),
	.C(un20_dacasetpointwritten_1z),
	.D(un9_dacasetpointwritten_1z),
	.Y(DacWriteNextState_ns_1)
);
defparam \DacWriteNextState_ns_0[3] .INIT=16'hA0EC;
// @46:1432
  CFG4 \DacWriteNextState_ns_0[8]  (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[13]),
	.C(un9_dacasetpointwritten_1z),
	.D(un20_dacasetpointwritten_1z),
	.Y(DacWriteNextState_ns_6)
);
defparam \DacWriteNextState_ns_0[8] .INIT=16'hA0EC;
// @46:1432
  CFG4 \DacWriteNextState_ns_0[14]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[7]),
	.C(un20_dacasetpointwritten_1z),
	.D(un9_dacasetpointwritten_1z),
	.Y(DacWriteNextState_ns_12)
);
defparam \DacWriteNextState_ns_0[14] .INIT=16'hAE0C;
// @46:768
  CFG4 m257 (
	.A(DacBSetpointToWrite[17]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_258_0)
);
defparam m257.INIT=16'h0702;
// @46:768
  CFG4 m35_0 (
	.A(DacWriteNextState[12]),
	.B(DacASetpointToWrite[19]),
	.C(N_546_mux),
	.D(N_4438),
	.Y(N_4441)
);
defparam m35_0.INIT=16'h5140;
// @46:768
  CFG4 m42 (
	.A(DacWriteNextState[12]),
	.B(DacBSetpointToWrite[19]),
	.C(N_546_mux),
	.D(N_4438),
	.Y(N_43_0)
);
defparam m42.INIT=16'h5140;
// @46:768
  CFG4 m73_0 (
	.A(DacESetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_4450)
);
defparam m73_0.INIT=16'h040E;
// @46:768
  CFG4 m91_0 (
	.A(DacDSetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_4451)
);
defparam m91_0.INIT=16'h040E;
// @46:768
  CFG4 m120 (
	.A(DacCSetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_4459)
);
defparam m120.INIT=16'h040E;
// @46:768
  CFG4 m228 (
	.A(DacWriteNextState[12]),
	.B(DacFSetpointToWrite[19]),
	.C(N_546_mux),
	.D(N_4438),
	.Y(N_229)
);
defparam m228.INIT=16'h5140;
// @46:768
  CFG4 m358_0 (
	.A(DacWriteNextState[12]),
	.B(DacDSetpointToWrite[19]),
	.C(N_546_mux),
	.D(N_4438),
	.Y(N_359)
);
defparam m358_0.INIT=16'h5140;
// @46:768
  CFG4 m408 (
	.A(DacWriteNextState[12]),
	.B(DacCSetpointToWrite[19]),
	.C(N_546_mux),
	.D(N_4438),
	.Y(N_4488)
);
defparam m408.INIT=16'h5140;
// @46:768
  CFG4 m205 (
	.A(DacFSetpointToWrite[15]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_206)
);
defparam m205.INIT=16'h0B01;
// @46:768
  CFG4 m96_0 (
	.A(DacWriteNextState[12]),
	.B(DacESetpointToWrite[19]),
	.C(N_546_mux),
	.D(N_4438),
	.Y(N_97_0)
);
defparam m96_0.INIT=16'h5140;
// @46:1432
  CFG4 \DacWriteNextState_ns_0[18]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[3]),
	.C(un20_dacasetpointwritten_1z),
	.D(un9_dacasetpointwritten_1z),
	.Y(DacWriteNextState_ns_16)
);
defparam \DacWriteNextState_ns_0[18] .INIT=16'hAE0C;
// @46:768
  CFG4 \un1_DacWriteNextState_303_2_i_m2_RNO[8]  (
	.A(DacCSetpointToWrite[15]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_88_0)
);
defparam \un1_DacWriteNextState_303_2_i_m2_RNO[8] .INIT=16'h0B01;
// @46:768
  CFG4 m218 (
	.A(DacFSetpointToWrite[17]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_219)
);
defparam m218.INIT=16'h0702;
// @46:768
  CFG4 m498 (
	.A(DacBSetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_499_0)
);
defparam m498.INIT=16'h040E;
// @46:768
  CFG4 m557 (
	.A(DacESetpointToWrite[15]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_558)
);
defparam m557.INIT=16'h0B01;
// @46:1432
  CFG4 \DacWriteNextState_ns[6]  (
	.A(DacWriteNextState[16]),
	.B(DacWriteNextState[15]),
	.C(un20_dacasetpointwritten_1z),
	.D(un9_dacasetpointwritten_1z),
	.Y(DacWriteNextState_ns_4)
);
defparam \DacWriteNextState_ns[6] .INIT=16'hAE0C;
// @46:768
  CFG4 m547 (
	.A(DacESetpointToWrite[17]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_548)
);
defparam m547.INIT=16'h0702;
// @46:768
  CFG4 m452 (
	.A(DacDSetpointToWrite[15]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_453)
);
defparam m452.INIT=16'h0B01;
// @46:768
  CFG4 m357 (
	.A(DacCSetpointToWrite[17]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_358_0)
);
defparam m357.INIT=16'h0702;
// @46:768
  CFG4 m267 (
	.A(DacBSetpointToWrite[15]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_268_0)
);
defparam m267.INIT=16'h0B01;
// @46:768
  CFG4 m165 (
	.A(DacASetpointToWrite[15]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_166_0)
);
defparam m165.INIT=16'h0B01;
// @46:768
  CFG4 m150 (
	.A(DacASetpointToWrite[17]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_151_0)
);
defparam m150.INIT=16'h0702;
// @46:768
  CFG4 m353 (
	.A(DacDSetpointToWrite[17]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_354)
);
defparam m353.INIT=16'h0702;
// @46:768
  CFG4 m238 (
	.A(DacFSetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_239)
);
defparam m238.INIT=16'h040E;
// @46:768
  CFG4 m116_0 (
	.A(DacASetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[12]),
	.D(N_544_mux),
	.Y(N_117_0)
);
defparam m116_0.INIT=16'h040E;
// @46:1432
  CFG4 \DacWriteNextState_ns[16]  (
	.A(un20_dacasetpointwritten_1z),
	.B(un9_dacasetpointwritten_1z),
	.C(DacWriteNextState_rep_4),
	.D(DacWriteNextState[5]),
	.Y(DacWriteNextState_ns_14)
);
defparam \DacWriteNextState_ns[16] .INIT=16'hD5C0;
// @46:1432
  CFG4 \DacWriteNextState_ns_0[20]  (
	.A(un20_dacasetpointwritten_1z),
	.B(un9_dacasetpointwritten_1z),
	.C(DacWriteNextState_rep_0),
	.D(DacWriteNextState[1]),
	.Y(DacWriteNextState_ns_18)
);
defparam \DacWriteNextState_ns_0[20] .INIT=16'hD5C0;
// @46:1432
  CFG4 \un1_DacWriteNextState_296_cZ[2]  (
	.A(un1_DacWriteNextState_268_1_Z),
	.B(N_367),
	.C(SpiRst_Z),
	.D(un1_DacWriteNextState_169_Z),
	.Y(un1_DacWriteNextState_296[2])
);
defparam \un1_DacWriteNextState_296_cZ[2] .INIT=16'hFCB8;
// @46:1432
  CFG4 \DacWriteNextState_ns[15]  (
	.A(un20_dacasetpointwritten_1z),
	.B(un9_dacasetpointwritten_1z),
	.C(DacWriteNextState_rep_4),
	.D(DacWriteNextState[7]),
	.Y(DacWriteNextState_ns_13)
);
defparam \DacWriteNextState_ns[15] .INIT=16'hBA30;
// @46:1432
  CFG2 un20_dacasetpointwritten_RNI7GFE (
	.A(un20_dacasetpointwritten_1z),
	.B(DacWriteNextState[1]),
	.Y(N_336_i)
);
defparam un20_dacasetpointwritten_RNI7GFE.INIT=4'h8;
// @46:1432
  CFG4 \StateOut_23_i_a3_0_a2_0_RNIGF9O[3]  (
	.A(StateOut_23_i_a3_0_a2_0_Z[3]),
	.B(StateOut_23_i_a3_0_a2_1_Z[3]),
	.C(DacWriteNextState[12]),
	.D(N_408),
	.Y(N_363_i)
);
defparam \StateOut_23_i_a3_0_a2_0_RNIGF9O[3] .INIT=16'hF7FF;
// @46:1432
  CFG4 \StateOut_23_i_a3_0_a2_3_RNIDONL[2]  (
	.A(N_409),
	.B(StateOut_23_i_a3_0_a2_3_Z[2]),
	.C(DacWriteNextState[15]),
	.D(DacWriteNextState[14]),
	.Y(N_362_i)
);
defparam \StateOut_23_i_a3_0_a2_3_RNIDONL[2] .INIT=16'hFFF7;
// @46:1432
  CFG3 \StateOut_23_i_a3_0_a3_3_RNIPBST[1]  (
	.A(StateOut_23_i_a3_0_a3_3_Z[1]),
	.B(StateOut_23_i_a3_0_a3_4_Z[1]),
	.C(N_409),
	.Y(N_361_i)
);
defparam \StateOut_23_i_a3_0_a3_3_RNIPBST[1] .INIT=8'h7F;
// @38:89
  CFG4 un1_XferComplete_i_1_i (
	.A(SpiXferCompleteOut_0),
	.B(m831_e_0_Z),
	.C(N_1180),
	.D(N_34_0),
	.Y(un1_XferComplete_i_1_i_1z)
);
defparam un1_XferComplete_i_1_i.INIT=16'h2AEA;
// @46:768
  CFG4 m131_0_2_0 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressController[2]),
	.C(N_545_mux),
	.D(N_554_0),
	.Y(N_554_mux_2)
);
defparam m131_0_2_0.INIT=16'h8B00;
// @46:768
  CFG4 un20_dacasetpointwritten_RNIA5B11 (
	.A(DacWriteNextState[13]),
	.B(DacWriteNextState[12]),
	.C(un20_dacasetpointwritten_1z),
	.D(un9_dacasetpointwritten_1z),
	.Y(N_77_0)
);
defparam un20_dacasetpointwritten_RNIA5B11.INIT=16'h20EC;
// @46:768
  CFG4 un20_dacasetpointwritten_RNIIDB11 (
	.A(DacWriteNextState[17]),
	.B(DacWriteNextState[16]),
	.C(un20_dacasetpointwritten_1z),
	.D(un9_dacasetpointwritten_1z),
	.Y(N_794)
);
defparam un20_dacasetpointwritten_RNIIDB11.INIT=16'h20EC;
// @46:1432
  CFG4 \un1_DacWriteNextState_300_0[20]  (
	.A(N_145),
	.B(DacFSetpointToWrite[3]),
	.C(N_146),
	.D(N_153),
	.Y(un1_DacWriteNextState_300_0_0)
);
defparam \un1_DacWriteNextState_300_0[20] .INIT=16'hFEFA;
// @46:1432
  CFG4 \un1_DacWriteNextState_302_0[2]  (
	.A(N_135),
	.B(DacDSetpointToWrite[21]),
	.C(N_136),
	.D(N_153),
	.Y(un1_DacWriteNextState_302_0_0)
);
defparam \un1_DacWriteNextState_302_0[2] .INIT=16'hFEFA;
// @46:1432
  CFG4 \un1_DacWriteNextState_303_0[22]  (
	.A(N_132),
	.B(DacCSetpointToWrite[1]),
	.C(N_133),
	.D(N_153),
	.Y(un1_DacWriteNextState_303_0_17)
);
defparam \un1_DacWriteNextState_303_0[22] .INIT=16'hFEFA;
// @46:1432
  CFG4 \un1_DacWriteNextState_303_0[16]  (
	.A(N_129),
	.B(DacCSetpointToWrite[7]),
	.C(N_130),
	.D(N_153),
	.Y(un1_DacWriteNextState_303_0_11)
);
defparam \un1_DacWriteNextState_303_0[16] .INIT=16'hFEFA;
// @46:1432
  CFG4 \un1_DacWriteNextState_303_0[5]  (
	.A(N_120),
	.B(DacCSetpointToWrite[18]),
	.C(N_121),
	.D(N_153),
	.Y(un1_DacWriteNextState_303_0_0)
);
defparam \un1_DacWriteNextState_303_0[5] .INIT=16'hFEFA;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0[22]  (
	.A(DacASetpointToWrite[1]),
	.B(N_4104),
	.C(N_153),
	.D(N_4105),
	.Y(un1_DacWriteNextState_305_0_19)
);
defparam \un1_DacWriteNextState_305_0[22] .INIT=16'hFFEC;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0[16]  (
	.A(N_153),
	.B(N_105),
	.C(DacASetpointToWrite[7]),
	.D(N_4102),
	.Y(un1_DacWriteNextState_305_0_13)
);
defparam \un1_DacWriteNextState_305_0[16] .INIT=16'hFFEC;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0[5]  (
	.A(DacASetpointToWrite[18]),
	.B(N_4099),
	.C(N_153),
	.D(N_4100),
	.Y(un1_DacWriteNextState_305_0_2)
);
defparam \un1_DacWriteNextState_305_0[5] .INIT=16'hFFEC;
// @46:1432
  CFG4 \un1_DacWriteNextState_305_0[3]  (
	.A(DacASetpointToWrite[20]),
	.B(N_4092),
	.C(N_153),
	.D(N_4093),
	.Y(un1_DacWriteNextState_305_0_0)
);
defparam \un1_DacWriteNextState_305_0[3] .INIT=16'hFFEC;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIST622[2]  (
	.A(N_4538),
	.B(N_407),
	.C(N_214),
	.Y(N_215)
);
defparam \StateOut_23_i_a2_RNIST622[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISJ262_0[2]  (
	.A(N_4601),
	.B(N_407),
	.C(N_404),
	.Y(N_405)
);
defparam \StateOut_23_i_a2_RNISJ262_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIS5122_0[2]  (
	.A(N_4496),
	.B(N_4632),
	.C(N_407),
	.Y(N_4497)
);
defparam \StateOut_23_i_a2_RNIS5122_0[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISNVD2_0[2]  (
	.A(N_534_0),
	.B(N_4675),
	.C(N_407),
	.Y(N_535)
);
defparam \StateOut_23_i_a2_RNISNVD2_0[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIS14A2[2]  (
	.A(N_4578),
	.B(N_407),
	.C(N_349),
	.Y(N_350)
);
defparam \StateOut_23_i_a2_RNIS14A2[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISF5U1[2]  (
	.A(N_4553),
	.B(N_407),
	.C(N_284),
	.Y(N_285)
);
defparam \StateOut_23_i_a2_RNISF5U1[2] .INIT=8'hD1;
// @46:1432
  CFG4 \un1_DacWriteNextState_296_cZ[1]  (
	.A(SpiRst_Z),
	.B(DacWriteNextState[1]),
	.C(un1_DacWriteNextState_172_Z),
	.D(N_367),
	.Y(un1_DacWriteNextState_296[1])
);
defparam \un1_DacWriteNextState_296_cZ[1] .INIT=16'hFCAA;
// @46:1432
  CFG4 \un1_DacWriteNextState_295[1]  (
	.A(SpiRst_3),
	.B(DacWriteNextState[1]),
	.C(un1_DacWriteNextState_171_Z),
	.D(N_367),
	.Y(un1_DacWriteNextState_295_0)
);
defparam \un1_DacWriteNextState_295[1] .INIT=16'hFCAA;
// @46:1432
  CFG4 \un1_DacWriteNextState_297[1]  (
	.A(SpiRst_2),
	.B(DacWriteNextState[1]),
	.C(un1_DacWriteNextState_165_Z),
	.D(N_367),
	.Y(un1_DacWriteNextState_297_0)
);
defparam \un1_DacWriteNextState_297[1] .INIT=16'hFCAA;
// @46:768
  CFG3 m35 (
	.A(SckC_c),
	.B(N_34_0),
	.C(un3_clkdivlto8),
	.Y(N_36_0)
);
defparam m35.INIT=8'h04;
// @46:1432
  CFG4 un20_dacasetpointwritten_RNI83B11 (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[11]),
	.C(un9_dacasetpointwritten_1z),
	.D(un20_dacasetpointwritten_1z),
	.Y(N_547_mux_i)
);
defparam un20_dacasetpointwritten_RNI83B11.INIT=16'hA0EC;
// @46:1432
  CFG2 un1_DacWriteNextState_38_i_a3_RNI7H1E1 (
	.A(N_26_0),
	.B(N_367),
	.Y(N_364_i)
);
defparam un1_DacWriteNextState_38_i_a3_RNI7H1E1.INIT=4'h7;
// @46:1432
  CFG4 un1_DacWriteNextState_268_1_RNI638Q1 (
	.A(un1_DacWriteNextState_268_1_Z),
	.B(N_367),
	.C(SpiRst_2),
	.D(N_767),
	.Y(N_770_i)
);
defparam un1_DacWriteNextState_268_1_RNI638Q1.INIT=16'hB8FC;
// @46:1432
  CFG4 un1_DacWriteNextState_268_1_RNI9QQU1 (
	.A(un1_DacWriteNextState_268_1_Z),
	.B(N_367),
	.C(SpiRst_0),
	.D(N_773),
	.Y(N_776_i)
);
defparam un1_DacWriteNextState_268_1_RNI9QQU1.INIT=16'hB8FC;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIKD8J2_0[2]  (
	.A(N_4631),
	.B(N_407),
	.C(N_268_0),
	.Y(N_269_0)
);
defparam \StateOut_23_i_a2_RNIKD8J2_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIKD8J2[2]  (
	.A(N_4633),
	.B(N_407),
	.C(N_258_0),
	.Y(N_259_0)
);
defparam \StateOut_23_i_a2_RNIKD8J2[2] .INIT=8'hE2;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIIVU33[2]  (
	.A(N_4580),
	.B(N_407),
	.C(N_359),
	.Y(N_360)
);
defparam \StateOut_23_i_a2_RNIIVU33[2] .INIT=8'hE2;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIIR1S2[2]  (
	.A(N_4541),
	.B(N_407),
	.C(N_229),
	.Y(N_230)
);
defparam \StateOut_23_i_a2_RNIIR1S2[2] .INIT=8'hE2;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIK5EJ2_0[2]  (
	.A(N_4537),
	.B(N_407),
	.C(N_206),
	.Y(N_207)
);
defparam \StateOut_23_i_a2_RNIK5EJ2_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIID0O2[2]  (
	.A(N_4555),
	.B(N_407),
	.C(N_97_0),
	.Y(N_4453)
);
defparam \StateOut_23_i_a2_RNIID0O2[2] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_2_i_m2[8]  (
	.A(N_4600),
	.B(N_407),
	.C(N_88_0),
	.Y(N_4086)
);
defparam \un1_DacWriteNextState_303_2_i_m2[8] .INIT=8'h2E;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIK5EJ2[2]  (
	.A(N_4539),
	.B(N_407),
	.C(N_219),
	.Y(N_220)
);
defparam \StateOut_23_i_a2_RNIK5EJ2[2] .INIT=8'hE2;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIB59J2[2]  (
	.A(N_499_0),
	.B(N_4639),
	.C(N_407),
	.Y(N_500)
);
defparam \StateOut_23_i_a2_RNIB59J2[2] .INIT=8'hAC;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIIHTV2[2]  (
	.A(N_4488),
	.B(N_4604),
	.C(N_407),
	.Y(N_410)
);
defparam \StateOut_23_i_a2_RNIIHTV2[2] .INIT=8'hAC;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIK9BR2[2]  (
	.A(N_4579),
	.B(N_407),
	.C(N_354),
	.Y(N_355)
);
defparam \StateOut_23_i_a2_RNIK9BR2[2] .INIT=8'hE2;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIKR9N2[2]  (
	.A(N_4602),
	.B(N_407),
	.C(N_358_0),
	.Y(N_359_0)
);
defparam \StateOut_23_i_a2_RNIKR9N2[2] .INIT=8'hE2;
// @46:768
  CFG3 \un1_DacWriteNextState_301_0_RNINM6I2[8]  (
	.A(N_558),
	.B(N_4154),
	.C(N_407),
	.Y(N_559)
);
defparam \un1_DacWriteNextState_301_0_RNINM6I2[8] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_301_0_RNINM6I2[6]  (
	.A(N_548),
	.B(N_4156),
	.C(N_407),
	.Y(N_549)
);
defparam \un1_DacWriteNextState_301_0_RNINM6I2[6] .INIT=8'hAC;
// @46:768
  CFG3 \un1_DacWriteNextState_302_0_RNIN85U2[8]  (
	.A(N_453),
	.B(N_4186),
	.C(N_407),
	.Y(N_454)
);
defparam \un1_DacWriteNextState_302_0_RNIN85U2[8] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIKV6V2_0[2]  (
	.A(N_4674),
	.B(N_407),
	.C(N_166_0),
	.Y(N_167_0)
);
defparam \StateOut_23_i_a2_RNIKV6V2_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIKV6V2[2]  (
	.A(N_4676),
	.B(N_407),
	.C(N_151_0),
	.Y(N_152_0)
);
defparam \StateOut_23_i_a2_RNIKV6V2[2] .INIT=8'hE2;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIBTEJ2[2]  (
	.A(N_4543),
	.B(N_407),
	.C(N_239),
	.Y(N_240)
);
defparam \StateOut_23_i_a2_RNIBTEJ2[2] .INIT=8'hE2;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIB1CR2[2]  (
	.A(N_4451),
	.B(N_4582),
	.C(N_407),
	.Y(N_4452)
);
defparam \StateOut_23_i_a2_RNIB1CR2[2] .INIT=8'hAC;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIBN7V2[2]  (
	.A(N_4682),
	.B(N_407),
	.C(N_117_0),
	.Y(N_118_0)
);
defparam \StateOut_23_i_a2_RNIBN7V2[2] .INIT=8'hE2;
// @46:1432
  CFG4 un20_dacasetpointwritten_RNIEB3O (
	.A(un20_dacasetpointwritten_1z),
	.B(un9_dacasetpointwritten_1z),
	.C(DacWriteNextState_rep_0),
	.D(DacWriteNextState[3]),
	.Y(N_333_i)
);
defparam un20_dacasetpointwritten_RNIEB3O.INIT=16'hAA30;
// @46:1432
  CFG4 un20_dacasetpointwritten_RNIE9B11 (
	.A(DacWriteNextState[15]),
	.B(DacWriteNextState[14]),
	.C(un20_dacasetpointwritten_1z),
	.D(un9_dacasetpointwritten_1z),
	.Y(N_317_i)
);
defparam un20_dacasetpointwritten_RNIE9B11.INIT=16'h20EC;
// @46:1432
  CFG4 un20_dacasetpointwritten_RNIKFB11 (
	.A(DacWriteNextState[18]),
	.B(DacWriteNextState[17]),
	.C(un9_dacasetpointwritten_1z),
	.D(un20_dacasetpointwritten_1z),
	.Y(N_312_i)
);
defparam un20_dacasetpointwritten_RNIKFB11.INIT=16'hA0E4;
// @46:1432
  CFG4 un20_dacasetpointwritten_RNICE7U (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[4]),
	.C(un9_dacasetpointwritten_1z),
	.D(un20_dacasetpointwritten_1z),
	.Y(N_330_i)
);
defparam un20_dacasetpointwritten_RNICE7U.INIT=16'h2E0C;
// @38:89
  CFG3 N_835_i (
	.A(un3_clkdivlto8),
	.B(N_1068),
	.C(DacCSetpointToWrite[23]),
	.Y(N_835_i_1z)
);
defparam N_835_i.INIT=8'hB1;
// @46:768
  CFG4 m754 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_545_mux),
	.D(N_72_0),
	.Y(N_755)
);
defparam m754.INIT=16'hDC32;
// @46:768
  CFG3 \un1_DacWriteNextState_300_0_RNIVK6G2[15]  (
	.A(N_708),
	.B(N_4122),
	.C(N_407),
	.Y(N_709)
);
defparam \un1_DacWriteNextState_300_0_RNIVK6G2[15] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_300_0_RNI67632[13]  (
	.A(N_698),
	.B(N_4124),
	.C(N_407),
	.Y(N_699)
);
defparam \un1_DacWriteNextState_300_0_RNI67632[13] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_300_0_RNIVS052[9]  (
	.A(N_678),
	.B(N_4128),
	.C(N_407),
	.Y(N_679)
);
defparam \un1_DacWriteNextState_300_0_RNIVS052[9] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_301_0_RNI6Q992[10]  (
	.A(N_568),
	.B(N_4152),
	.C(N_407),
	.Y(N_569)
);
defparam \un1_DacWriteNextState_301_0_RNI6Q992[10] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_301_0_RNIM6012[1]  (
	.A(N_528),
	.B(N_4161),
	.C(N_407),
	.Y(N_529)
);
defparam \un1_DacWriteNextState_301_0_RNIM6012[1] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISQO22_0[2]  (
	.A(N_483),
	.B(N_4571),
	.C(N_407),
	.Y(N_484)
);
defparam \StateOut_23_i_a2_RNISQO22_0[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3BK22_1[2]  (
	.A(N_463),
	.B(N_4576),
	.C(N_407),
	.Y(N_464)
);
defparam \StateOut_23_i_a2_RNI3BK22_1[2] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_302_0_RNIMOUC2[1]  (
	.A(N_423_0),
	.B(N_4193),
	.C(N_407),
	.Y(N_424_0)
);
defparam \un1_DacWriteNextState_302_0_RNIMOUC2[1] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISJ262[2]  (
	.A(N_4599),
	.B(N_407),
	.C(N_368_0),
	.Y(N_369_0)
);
defparam \StateOut_23_i_a2_RNISJ262[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISMP12[2]  (
	.A(N_4667),
	.B(N_407),
	.C(N_196_0),
	.Y(N_197_0)
);
defparam \StateOut_23_i_a2_RNISMP12[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISMP12_0[2]  (
	.A(N_4668),
	.B(N_407),
	.C(N_191_0),
	.Y(N_192_0)
);
defparam \StateOut_23_i_a2_RNISMP12_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI34V42_0[2]  (
	.A(N_4670),
	.B(N_407),
	.C(N_181_0),
	.Y(N_182_0)
);
defparam \StateOut_23_i_a2_RNI34V42_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI34V42_1[2]  (
	.A(N_4671),
	.B(N_407),
	.C(N_176_0),
	.Y(N_177_0)
);
defparam \StateOut_23_i_a2_RNI34V42_1[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIJF0E2[2]  (
	.A(N_4681),
	.B(N_407),
	.C(N_141_0),
	.Y(N_142_0)
);
defparam \StateOut_23_i_a2_RNIJF0E2[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIS5122[2]  (
	.A(N_4454),
	.B(N_4630),
	.C(N_407),
	.Y(N_4455)
);
defparam \StateOut_23_i_a2_RNIS5122[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI35D62_0[2]  (
	.A(N_4475),
	.B(N_4535),
	.C(N_407),
	.Y(N_4476)
);
defparam \StateOut_23_i_a2_RNI35D62_0[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISF5U1_0[2]  (
	.A(N_4552),
	.B(N_407),
	.C(N_279),
	.Y(N_280)
);
defparam \StateOut_23_i_a2_RNISF5U1_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISQO22[2]  (
	.A(N_4572),
	.B(N_407),
	.C(N_334),
	.Y(N_335)
);
defparam \StateOut_23_i_a2_RNISQO22[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3BK22[2]  (
	.A(N_4575),
	.B(N_407),
	.C(N_339),
	.Y(N_340)
);
defparam \StateOut_23_i_a2_RNI3BK22[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIS14A2_0[2]  (
	.A(N_4577),
	.B(N_407),
	.C(N_344),
	.Y(N_4481)
);
defparam \StateOut_23_i_a2_RNIS14A2_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3UN82_1[2]  (
	.A(N_4595),
	.B(N_407),
	.C(N_394),
	.Y(N_395)
);
defparam \StateOut_23_i_a2_RNI3UN82_1[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3UN82[2]  (
	.A(N_4598),
	.B(N_407),
	.C(N_399),
	.Y(N_400)
);
defparam \StateOut_23_i_a2_RNI3UN82[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIJB362[2]  (
	.A(N_419),
	.B(N_4607),
	.C(N_407),
	.Y(N_420)
);
defparam \StateOut_23_i_a2_RNIJB362[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3HRE2_0[2]  (
	.A(N_459_0),
	.B(N_4627),
	.C(N_407),
	.Y(N_460_0)
);
defparam \StateOut_23_i_a2_RNI3HRE2_0[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3HRE2_2[2]  (
	.A(N_469_0),
	.B(N_4629),
	.C(N_407),
	.Y(N_470_0)
);
defparam \StateOut_23_i_a2_RNI3HRE2_2[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIJT122[2]  (
	.A(N_4500),
	.B(N_4638),
	.C(N_407),
	.Y(N_495)
);
defparam \StateOut_23_i_a2_RNIJT122[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIS6332[2]  (
	.A(N_4549),
	.B(N_407),
	.C(N_269),
	.Y(N_270)
);
defparam \StateOut_23_i_a2_RNIS6332[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3UN82_0[2]  (
	.A(N_4597),
	.B(N_407),
	.C(N_378_0),
	.Y(N_379_0)
);
defparam \StateOut_23_i_a2_RNI3UN82_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISEEI2_0[2]  (
	.A(N_4593),
	.B(N_407),
	.C(N_388_0),
	.Y(N_389_0)
);
defparam \StateOut_23_i_a2_RNISEEI2_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIS24I2[2]  (
	.A(N_449_0),
	.B(N_4624),
	.C(N_407),
	.Y(N_450_0)
);
defparam \StateOut_23_i_a2_RNIS24I2[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIS24I2_0[2]  (
	.A(N_4492),
	.B(N_4625),
	.C(N_407),
	.Y(N_4493)
);
defparam \StateOut_23_i_a2_RNIS24I2_0[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3HRE2_1[2]  (
	.A(N_4494),
	.B(N_4628),
	.C(N_407),
	.Y(N_4495)
);
defparam \StateOut_23_i_a2_RNI3HRE2_1[2] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_300_0_RNIMK152[1]  (
	.A(N_638),
	.B(N_4136),
	.C(N_407),
	.Y(N_639)
);
defparam \un1_DacWriteNextState_300_0_RNIMK152[1] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_301_0_RNIV8SF2[15]  (
	.A(N_588),
	.B(N_4147),
	.C(N_407),
	.Y(N_589)
);
defparam \un1_DacWriteNextState_301_0_RNIV8SF2[15] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3BK22_2[2]  (
	.A(N_473),
	.B(N_4574),
	.C(N_407),
	.Y(N_474)
);
defparam \StateOut_23_i_a2_RNI3BK22_2[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3BK22_0[2]  (
	.A(N_4573),
	.B(N_407),
	.C(N_102_0),
	.Y(N_103_0)
);
defparam \StateOut_23_i_a2_RNI3BK22_0[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI35D62[2]  (
	.A(N_4477),
	.B(N_4536),
	.C(N_407),
	.Y(N_202)
);
defparam \StateOut_23_i_a2_RNI35D62[2] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_301_0_RNI6Q992[13]  (
	.A(N_578),
	.B(N_4149),
	.C(N_407),
	.Y(N_579)
);
defparam \un1_DacWriteNextState_301_0_RNI6Q992[13] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI34V42[2]  (
	.A(N_4669),
	.B(N_407),
	.C(N_186_0),
	.Y(N_187_0)
);
defparam \StateOut_23_i_a2_RNI34V42[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI34V42_2[2]  (
	.A(N_4672),
	.B(N_407),
	.C(N_171_0),
	.Y(N_172_0)
);
defparam \StateOut_23_i_a2_RNI34V42_2[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3OGS1[2]  (
	.A(N_4550),
	.B(N_407),
	.C(N_274),
	.Y(N_275)
);
defparam \StateOut_23_i_a2_RNI3OGS1[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISIDJ2[2]  (
	.A(N_4473),
	.B(N_4534),
	.C(N_407),
	.Y(N_4474)
);
defparam \StateOut_23_i_a2_RNISIDJ2[2] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_300_0_RNI67632[11]  (
	.A(N_688),
	.B(N_4126),
	.C(N_407),
	.Y(N_689)
);
defparam \un1_DacWriteNextState_300_0_RNI67632[11] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISNVD2[2]  (
	.A(N_4457),
	.B(N_4673),
	.C(N_407),
	.Y(N_113_0)
);
defparam \StateOut_23_i_a2_RNISNVD2[2] .INIT=8'hA3;
// @46:1432
  CFG4 N_1176_mux_i (
	.A(DacWriteNextState[21]),
	.B(DacWriteNextState[9]),
	.C(N_1151_mux),
	.D(N_1176),
	.Y(N_1176_mux_i_1z)
);
defparam N_1176_mux_i.INIT=16'hEE2E;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNIACSU[0]  (
	.A(nCsA_c[3]),
	.B(SpiRst_Z),
	.C(N_365_i),
	.D(N_4064),
	.Y(N_4053_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNIACSU[0] .INIT=16'hC8FA;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNIKI4S[1]  (
	.A(SpiRst_4),
	.B(nCsF_c[2]),
	.C(N_365_i),
	.D(N_4067),
	.Y(N_4060_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNIKI4S[1] .INIT=16'hA8FC;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNIKI4S[2]  (
	.A(SpiRst_4),
	.B(nCsF_c[1]),
	.C(N_365_i),
	.D(N_4065),
	.Y(N_4061_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNIKI4S[2] .INIT=16'hA8FC;
// @46:1432
  CFG4 \un1_DacWriteNextState_297_i_o2_RNIJA831[3]  (
	.A(SpiRst_4),
	.B(nCsF_c[0]),
	.C(N_365_i),
	.D(N_4066),
	.Y(N_4062_i)
);
defparam \un1_DacWriteNextState_297_i_o2_RNIJA831[3] .INIT=16'hA8FC;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNICQAU[2]  (
	.A(SpiRst_3),
	.B(nCsB_c[1]),
	.C(N_365_i),
	.D(N_4065),
	.Y(N_4055_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNICQAU[2] .INIT=16'hA8FC;
// @46:1432
  CFG4 \un1_DacWriteNextState_297_i_o2_RNIBIE51[3]  (
	.A(SpiRst_3),
	.B(nCsB_c[0]),
	.C(N_365_i),
	.D(N_4066),
	.Y(N_4056_i)
);
defparam \un1_DacWriteNextState_297_i_o2_RNIBIE51[3] .INIT=16'hA8FC;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNIE8PD[0]  (
	.A(nCsC_c[3]),
	.B(SpiRst_1),
	.C(N_365_i),
	.D(N_4064),
	.Y(N_4048_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNIE8PD[0] .INIT=16'hC8FA;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNIE8PD[1]  (
	.A(SpiRst_1),
	.B(nCsC_c[2]),
	.C(N_365_i),
	.D(N_4067),
	.Y(N_4049_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNIE8PD[1] .INIT=16'hA8FC;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNIE8PD[2]  (
	.A(SpiRst_1),
	.B(nCsC_c[1]),
	.C(N_365_i),
	.D(N_4065),
	.Y(N_4050_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNIE8PD[2] .INIT=16'hA8FC;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNIGM7T[0]  (
	.A(nCsD_c[3]),
	.B(SpiRst_2),
	.C(N_365_i),
	.D(N_4064),
	.Y(N_4051_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNIGM7T[0] .INIT=16'hC8FA;
// @46:1432
  CFG4 \un1_DacWriteNextState_297_i_o2_RNIFEB41[3]  (
	.A(SpiRst_2),
	.B(nCsD_c[0]),
	.C(N_365_i),
	.D(N_4066),
	.Y(N_4052_i)
);
defparam \un1_DacWriteNextState_297_i_o2_RNIFEB41[3] .INIT=16'hA8FC;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNII4MS[0]  (
	.A(nCsE_c[3]),
	.B(SpiRst_0),
	.C(N_365_i),
	.D(N_4064),
	.Y(N_4057_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNII4MS[0] .INIT=16'hC8FA;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNII4MS[1]  (
	.A(SpiRst_0),
	.B(nCsE_c[2]),
	.C(N_365_i),
	.D(N_4067),
	.Y(N_4058_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNII4MS[1] .INIT=16'hA8FC;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNIKI4S[0]  (
	.A(nCsF_c[3]),
	.B(SpiRst_4),
	.C(N_365_i),
	.D(N_4064),
	.Y(N_4059_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNIKI4S[0] .INIT=16'hC8FA;
// @46:1432
  CFG4 \un1_DacWriteNextState_298_i_o2_RNICQAU[0]  (
	.A(nCsB_c[3]),
	.B(SpiRst_3),
	.C(N_365_i),
	.D(N_4064),
	.Y(N_4054_i)
);
defparam \un1_DacWriteNextState_298_i_o2_RNICQAU[0] .INIT=16'hC8FA;
// @46:768
  CFG4 m749 (
	.A(DacSetpointReadAddressController[2]),
	.B(DacWriteNextState[21]),
	.C(N_554_0),
	.D(N_554_mux_2),
	.Y(DacSetpointReadAddressController_5[2])
);
defparam m749.INIT=16'h0032;
// @46:768
  CFG4 m753 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(DacWriteNextState[21]),
	.D(N_72_0),
	.Y(DacSetpointReadAddressController_5[1])
);
defparam m753.INIT=16'h0A06;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIBFDF2[2]  (
	.A(N_4450),
	.B(N_4557),
	.C(N_407),
	.Y(N_78_0)
);
defparam \StateOut_23_i_a2_RNIBFDF2[2] .INIT=8'h53;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIILQ73[2]  (
	.A(N_4441),
	.B(N_4678),
	.C(N_407),
	.Y(N_40_0)
);
defparam \StateOut_23_i_a2_RNIILQ73[2] .INIT=8'h53;
// @46:768
  CFG3 \StateOut_23_i_a2_RNII3SR2[2]  (
	.A(N_4635),
	.B(N_407),
	.C(N_43_0),
	.Y(N_47_0)
);
defparam \StateOut_23_i_a2_RNII3SR2[2] .INIT=8'h1D;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIBJAN2[2]  (
	.A(N_4459),
	.B(N_4608),
	.C(N_407),
	.Y(N_125_0)
);
defparam \StateOut_23_i_a2_RNIBJAN2[2] .INIT=8'hAC;
// @46:1432
  CFG4 un9_dacasetpointwritten_RNIPQNA2 (
	.A(DacWriteNextState[8]),
	.B(N_1169),
	.C(N_1176),
	.D(un9_dacasetpointwritten_1z),
	.Y(N_1185_mux_i)
);
defparam un9_dacasetpointwritten_RNIPQNA2.INIT=16'h0CAE;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIUI2V1[2]  (
	.A(N_26_0),
	.B(DacASetpointToWrite[0]),
	.C(N_407),
	.Y(N_505_2)
);
defparam \StateOut_23_i_a2_RNIUI2V1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIO5K02[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[18]),
	.C(N_407),
	.Y(N_480_0_2)
);
defparam \StateOut_23_i_a2_RNIO5K02[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI8GFT1[2]  (
	.A(N_26_0),
	.B(DacDSetpointToWrite[7]),
	.C(N_407),
	.Y(N_4480_2)
);
defparam \StateOut_23_i_a2_RNI8GFT1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIQBBT1[2]  (
	.A(N_26_0),
	.B(DacDSetpointToWrite[18]),
	.C(N_407),
	.Y(N_439_2)
);
defparam \StateOut_23_i_a2_RNIQBBT1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI4CFT1[2]  (
	.A(N_26_0),
	.B(DacDSetpointToWrite[3]),
	.C(N_407),
	.Y(N_315_2)
);
defparam \StateOut_23_i_a2_RNI4CFT1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIHVK02[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[20]),
	.C(N_407),
	.Y(N_4499_2)
);
defparam \StateOut_23_i_a2_RNIHVK02[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI4AS32[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[5]),
	.C(N_407),
	.Y(N_435_2)
);
defparam \StateOut_23_i_a2_RNI4AS32[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI7FFT1[2]  (
	.A(N_26_0),
	.B(DacDSetpointToWrite[6]),
	.C(N_407),
	.Y(N_494_2)
);
defparam \StateOut_23_i_a2_RNI7FFT1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIJJ0V1[2]  (
	.A(N_26_0),
	.B(DacCSetpointToWrite[21]),
	.C(N_407),
	.Y(N_344_0_2)
);
defparam \StateOut_23_i_a2_RNIJJ0V1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI0L2V1[2]  (
	.A(N_26_0),
	.B(DacASetpointToWrite[2]),
	.C(N_407),
	.Y(N_510_2)
);
defparam \StateOut_23_i_a2_RNI0L2V1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIKONR1[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[20]),
	.C(N_407),
	.Y(N_539_2)
);
defparam \StateOut_23_i_a2_RNIKONR1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIJ5CT1[2]  (
	.A(N_26_0),
	.B(DacDSetpointToWrite[20]),
	.C(N_407),
	.Y(N_4482_2)
);
defparam \StateOut_23_i_a2_RNIJ5CT1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI8I272[2]  (
	.A(N_26_0),
	.B(DacFSetpointToWrite[5]),
	.C(N_407),
	.Y(N_4468_2)
);
defparam \StateOut_23_i_a2_RNI8I272[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3O2V1[2]  (
	.A(N_26_0),
	.B(DacASetpointToWrite[5]),
	.C(N_407),
	.Y(N_525_2)
);
defparam \StateOut_23_i_a2_RNI3O2V1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIRUMR1[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[18]),
	.C(N_407),
	.Y(N_290_2)
);
defparam \StateOut_23_i_a2_RNIRUMR1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI7H272[2]  (
	.A(N_26_0),
	.B(DacFSetpointToWrite[4]),
	.C(N_407),
	.Y(N_172_2)
);
defparam \StateOut_23_i_a2_RNI7H272[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNII0L02[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[21]),
	.C(N_407),
	.Y(N_490_2)
);
defparam \StateOut_23_i_a2_RNII0L02[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNILPNR1[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[21]),
	.C(N_407),
	.Y(N_295_2)
);
defparam \StateOut_23_i_a2_RNILPNR1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI19FT1[2]  (
	.A(N_26_0),
	.B(DacDSetpointToWrite[0]),
	.C(N_407),
	.Y(N_300_2)
);
defparam \StateOut_23_i_a2_RNI19FT1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI6EFT1[2]  (
	.A(N_26_0),
	.B(DacDSetpointToWrite[5]),
	.C(N_407),
	.Y(N_325_2)
);
defparam \StateOut_23_i_a2_RNI6EFT1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI4P2V1[2]  (
	.A(N_26_0),
	.B(DacASetpointToWrite[6]),
	.C(N_407),
	.Y(N_4502_2)
);
defparam \StateOut_23_i_a2_RNI4P2V1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3BFT1[2]  (
	.A(N_26_0),
	.B(DacDSetpointToWrite[2]),
	.C(N_407),
	.Y(N_310_2)
);
defparam \StateOut_23_i_a2_RNI3BFT1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI2N2V1[2]  (
	.A(N_26_0),
	.B(DacASetpointToWrite[4]),
	.C(N_407),
	.Y(N_520_2)
);
defparam \StateOut_23_i_a2_RNI2N2V1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3QL82[2]  (
	.A(N_26_0),
	.B(DacCSetpointToWrite[3]),
	.C(N_407),
	.Y(N_4485_2)
);
defparam \StateOut_23_i_a2_RNI3QL82[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI4E272[2]  (
	.A(N_26_0),
	.B(DacFSetpointToWrite[1]),
	.C(N_407),
	.Y(N_162_2)
);
defparam \StateOut_23_i_a2_RNI4E272[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIHD922[2]  (
	.A(N_26_0),
	.B(DacASetpointToWrite[21]),
	.C(N_407),
	.Y(N_147_0_2)
);
defparam \StateOut_23_i_a2_RNIHD922[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI28S32[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[3]),
	.C(N_407),
	.Y(N_430_2)
);
defparam \StateOut_23_i_a2_RNI28S32[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISH2Q1[2]  (
	.A(N_26_0),
	.B(DacFSetpointToWrite[18]),
	.C(N_407),
	.Y(N_225_2)
);
defparam \StateOut_23_i_a2_RNISH2Q1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI5F272[2]  (
	.A(N_26_0),
	.B(DacFSetpointToWrite[2]),
	.C(N_407),
	.Y(N_4466_2)
);
defparam \StateOut_23_i_a2_RNI5F272[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNILB3Q1[2]  (
	.A(N_26_0),
	.B(DacFSetpointToWrite[20]),
	.C(N_407),
	.Y(N_649_2)
);
defparam \StateOut_23_i_a2_RNILB3Q1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI70922[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[5]),
	.C(N_407),
	.Y(N_260_2)
);
defparam \StateOut_23_i_a2_RNI70922[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3S822[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[1]),
	.C(N_407),
	.Y(N_250_2)
);
defparam \StateOut_23_i_a2_RNI3S822[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3D272[2]  (
	.A(N_26_0),
	.B(DacFSetpointToWrite[0]),
	.C(N_407),
	.Y(N_157_2)
);
defparam \StateOut_23_i_a2_RNI3D272[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI2R822[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[0]),
	.C(N_407),
	.Y(N_245_2)
);
defparam \StateOut_23_i_a2_RNI2R822[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIAK272[2]  (
	.A(N_26_0),
	.B(DacFSetpointToWrite[7]),
	.C(N_407),
	.Y(N_4472_2)
);
defparam \StateOut_23_i_a2_RNIAK272[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIV4S32[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[0]),
	.C(N_407),
	.Y(N_334_0_2)
);
defparam \StateOut_23_i_a2_RNIV4S32[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI39S32[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[4]),
	.C(N_407),
	.Y(N_314_0_2)
);
defparam \StateOut_23_i_a2_RNI39S32[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI17S32[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[2]),
	.C(N_407),
	.Y(N_324_0_2)
);
defparam \StateOut_23_i_a2_RNI17S32[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI1M2V1[2]  (
	.A(N_26_0),
	.B(DacASetpointToWrite[3]),
	.C(N_407),
	.Y(N_515_2)
);
defparam \StateOut_23_i_a2_RNI1M2V1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI2PL82[2]  (
	.A(N_26_0),
	.B(DacCSetpointToWrite[2]),
	.C(N_407),
	.Y(N_4484_2)
);
defparam \StateOut_23_i_a2_RNI2PL82[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI06S32[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[1]),
	.C(N_407),
	.Y(N_425_2)
);
defparam \StateOut_23_i_a2_RNI06S32[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI2AFT1[2]  (
	.A(N_26_0),
	.B(DacDSetpointToWrite[1]),
	.C(N_407),
	.Y(N_305_2)
);
defparam \StateOut_23_i_a2_RNI2AFT1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIMC3Q1[2]  (
	.A(N_26_0),
	.B(DacFSetpointToWrite[21]),
	.C(N_407),
	.Y(N_235_2)
);
defparam \StateOut_23_i_a2_RNIMC3Q1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI4RL82[2]  (
	.A(N_26_0),
	.B(DacCSetpointToWrite[4]),
	.C(N_407),
	.Y(N_385_2)
);
defparam \StateOut_23_i_a2_RNI4RL82[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI81922[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[6]),
	.C(N_407),
	.Y(N_599_2)
);
defparam \StateOut_23_i_a2_RNI81922[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI6CS32[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[7]),
	.C(N_407),
	.Y(N_445_2)
);
defparam \StateOut_23_i_a2_RNI6CS32[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI92922[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[7]),
	.C(N_407),
	.Y(N_265_2)
);
defparam \StateOut_23_i_a2_RNI92922[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIII0V1[2]  (
	.A(N_26_0),
	.B(DacCSetpointToWrite[20]),
	.C(N_407),
	.Y(N_4490_2)
);
defparam \StateOut_23_i_a2_RNIII0V1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI5BS32[2]  (
	.A(N_26_0),
	.B(DacBSetpointToWrite[6]),
	.C(N_407),
	.Y(N_440_2)
);
defparam \StateOut_23_i_a2_RNI5BS32[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI5DFT1[2]  (
	.A(N_26_0),
	.B(DacDSetpointToWrite[4]),
	.C(N_407),
	.Y(N_4479_2)
);
defparam \StateOut_23_i_a2_RNI5DFT1[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI6TL82[2]  (
	.A(N_26_0),
	.B(DacCSetpointToWrite[6]),
	.C(N_407),
	.Y(N_4487_2)
);
defparam \StateOut_23_i_a2_RNI6TL82[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI0NL82[2]  (
	.A(N_26_0),
	.B(DacCSetpointToWrite[0]),
	.C(N_407),
	.Y(N_4483_2)
);
defparam \StateOut_23_i_a2_RNI0NL82[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI5SL82[2]  (
	.A(N_26_0),
	.B(DacCSetpointToWrite[5]),
	.C(N_407),
	.Y(N_399_0_2)
);
defparam \StateOut_23_i_a2_RNI5SL82[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI9J272[2]  (
	.A(N_26_0),
	.B(DacFSetpointToWrite[6]),
	.C(N_407),
	.Y(N_4470_2)
);
defparam \StateOut_23_i_a2_RNI9J272[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI4T822[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[2]),
	.C(N_407),
	.Y(N_619_2)
);
defparam \StateOut_23_i_a2_RNI4T822[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI6V822[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[4]),
	.C(N_407),
	.Y(N_609_2)
);
defparam \StateOut_23_i_a2_RNI6V822[2] .INIT=8'h80;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI5U822[2]  (
	.A(N_26_0),
	.B(DacESetpointToWrite[3]),
	.C(N_407),
	.Y(N_255_2)
);
defparam \StateOut_23_i_a2_RNI5U822[2] .INIT=8'h80;
// @46:768
  CFG2 m755 (
	.A(N_755),
	.B(DacWriteNextState[21]),
	.Y(DacSetpointReadAddressController_5[0])
);
defparam m755.INIT=4'h2;
// @46:768
  CFG3 \un1_DacWriteNextState_304_1_RNIEPE63[6]  (
	.A(N_4275),
	.B(N_408),
	.C(N_259_0),
	.Y(un1_DacWriteNextState_304_1_RNIEPE63_0)
);
defparam \un1_DacWriteNextState_304_1_RNIEPE63[6] .INIT=8'hE2;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIH64V3[3]  (
	.A(N_894),
	.B(N_408),
	.C(N_360),
	.Y(StateOut_23_i_a2_RNIH64V3_0)
);
defparam \StateOut_23_i_a2_RNIH64V3[3] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNILQ394[3]  (
	.A(N_1011),
	.B(N_408),
	.C(N_230),
	.Y(N_2103)
);
defparam \StateOut_23_i_a2_RNILQ394[3] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI49E93[3]  (
	.A(N_4453),
	.B(N_4561),
	.C(N_408),
	.Y(N_4089)
);
defparam \StateOut_23_i_a2_RNI49E93[3] .INIT=8'hAC;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3OGS1_0[2]  (
	.A(N_4551),
	.B(N_407),
	.C(N_81_0),
	.Y(N_85_1)
);
defparam \StateOut_23_i_a2_RNI3OGS1_0[2] .INIT=8'hD1;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_i_m2[8]  (
	.A(N_4086),
	.B(N_4230),
	.C(N_408),
	.Y(N_4085)
);
defparam \un1_DacWriteNextState_303_i_m2[8] .INIT=8'hAC;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3UN82_2[2]  (
	.A(N_4596),
	.B(N_407),
	.C(N_58_0),
	.Y(N_62_0)
);
defparam \StateOut_23_i_a2_RNI3UN82_2[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIJ0G04[3]  (
	.A(N_1017),
	.B(N_408),
	.C(N_220),
	.Y(N_2101)
);
defparam \StateOut_23_i_a2_RNIJ0G04[3] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISBL33[3]  (
	.A(N_500),
	.B(N_4658),
	.C(N_408),
	.Y(N_2523)
);
defparam \StateOut_23_i_a2_RNISBL33[3] .INIT=8'hAC;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIFC424[3]  (
	.A(N_410),
	.B(N_861),
	.C(N_408),
	.Y(N_2415)
);
defparam \StateOut_23_i_a2_RNIFC424[3] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIFCGM3[3]  (
	.A(N_900),
	.B(N_408),
	.C(N_355),
	.Y(N_2309)
);
defparam \StateOut_23_i_a2_RNIFCGM3[3] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNISEEI2[2]  (
	.A(N_4594),
	.B(N_407),
	.C(N_65_0),
	.Y(N_69_0)
);
defparam \StateOut_23_i_a2_RNISEEI2[2] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI3HRE2[2]  (
	.A(N_4445),
	.B(N_4626),
	.C(N_407),
	.Y(N_4446)
);
defparam \StateOut_23_i_a2_RNI3HRE2[2] .INIT=8'hA3;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIDIGP3[3]  (
	.A(N_864),
	.B(N_408),
	.C(N_359_0),
	.Y(N_2413)
);
defparam \StateOut_23_i_a2_RNIDIGP3[3] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIK5AM3[3]  (
	.A(N_549),
	.B(N_963),
	.C(N_408),
	.Y(N_2205)
);
defparam \StateOut_23_i_a2_RNIK5AM3[3] .INIT=8'hA3;
// @46:768
  CFG3 \un1_DacWriteNextState_305_1_RNIFGNS3[6]  (
	.A(N_4323),
	.B(N_408),
	.C(N_152_0),
	.Y(N_2621)
);
defparam \un1_DacWriteNextState_305_1_RNIFGNS3[6] .INIT=8'hE2;
// @46:768
  CFG3 \StateOut_23_i_a2_RNI4KI04[3]  (
	.A(N_999),
	.B(N_408),
	.C(N_240),
	.Y(N_2107)
);
defparam \StateOut_23_i_a2_RNI4KI04[3] .INIT=8'hD1;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIQT3N3[3]  (
	.A(N_4452),
	.B(N_4584),
	.C(N_408),
	.Y(N_2315)
);
defparam \StateOut_23_i_a2_RNIQT3N3[3] .INIT=8'hAC;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIT2UP3[3]  (
	.A(N_4691),
	.B(N_408),
	.C(N_118_0),
	.Y(N_4079)
);
defparam \StateOut_23_i_a2_RNIT2UP3[3] .INIT=8'hE2;
// @18:338
  CFG4 N_74_0_i (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_545_mux),
	.D(N_72_0),
	.Y(N_74_0_i_Z)
);
defparam N_74_0_i.INIT=16'h10FE;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIPM8F3[3]  (
	.A(N_1020),
	.B(N_408),
	.C(N_215),
	.Y(N_670_i)
);
defparam \StateOut_23_i_a2_RNIPM8F3[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNINS823[3]  (
	.A(N_966),
	.B(N_408),
	.C(N_285),
	.Y(N_555_i)
);
defparam \StateOut_23_i_a2_RNINS823[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIL2953[3]  (
	.A(N_903),
	.B(N_408),
	.C(N_350),
	.Y(N_450_i)
);
defparam \StateOut_23_i_a2_RNIL2953[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIJS4S2[3]  (
	.A(N_4614),
	.B(N_408),
	.C(N_405),
	.Y(N_365_0_i)
);
defparam \StateOut_23_i_a2_RNIJS4S2[3] .INIT=8'h2E;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIKJDI2[3]  (
	.A(N_4497),
	.B(N_4652),
	.C(N_408),
	.Y(N_265_0_i)
);
defparam \StateOut_23_i_a2_RNIKJDI2[3] .INIT=8'h5C;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNILAM83[3]  (
	.A(N_535),
	.B(N_4690),
	.C(N_408),
	.Y(N_163_0_i)
);
defparam \StateOut_23_i_a2_RNILAM83[3] .INIT=8'h5C;
// @46:768
  CFG4 m40_2_0 (
	.A(N_38_0),
	.B(N_36_0),
	.C(SpiBitPos[2]),
	.D(N_1180),
	.Y(N_1180_mux_2)
);
defparam m40_2_0.INIT=16'h5300;
// @46:768
  CFG3 \StateOut_23_i_a2_RNIRKCD3[3]  (
	.A(N_4615),
	.B(N_408),
	.C(N_125_0),
	.Y(N_4461)
);
defparam \StateOut_23_i_a2_RNIRKCD3[3] .INIT=8'hE2;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIFSF04[3]  (
	.A(N_1023),
	.B(N_408),
	.C(N_207),
	.Y(N_675_i)
);
defparam \StateOut_23_i_a2_RNIFSF04[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIG1AM3[3]  (
	.A(N_559),
	.B(N_969),
	.C(N_408),
	.Y(N_560_i)
);
defparam \StateOut_23_i_a2_RNIG1AM3[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIE7AP3[3]  (
	.A(N_454),
	.B(N_906),
	.C(N_408),
	.Y(N_455_i)
);
defparam \StateOut_23_i_a2_RNIE7AP3[3] .INIT=8'h53;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1_RNIGRE63[8]  (
	.A(N_4273),
	.B(N_408),
	.C(N_269_0),
	.Y(N_270_0_i)
);
defparam \un1_DacWriteNextState_304_1_RNIGRE63[8] .INIT=8'h2E;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1_RNIHINS3[8]  (
	.A(N_4321),
	.B(N_408),
	.C(N_167_0),
	.Y(N_168_0_i)
);
defparam \un1_DacWriteNextState_305_1_RNIHINS3[8] .INIT=8'h2E;
// @38:89
  CFG4 N_1181_mux_i (
	.A(SpiBitPos[3]),
	.B(SpiBitPos[4]),
	.C(SpiXferCompleteOut_0),
	.D(N_1181),
	.Y(N_1181_mux_i_1z)
);
defparam N_1181_mux_i.INIT=16'hA4AA;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIMJEJ3[3]  (
	.A(N_408),
	.B(N_4476),
	.C(N_1035),
	.Y(N_695_i)
);
defparam \StateOut_23_i_a2_RNIMJEJ3[3] .INIT=8'h27;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNINJ7G3[3]  (
	.A(N_699),
	.B(N_1038),
	.C(N_408),
	.Y(N_700_i)
);
defparam \StateOut_23_i_a2_RNINJ7G3[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNITF2A3[3]  (
	.A(N_408),
	.B(N_4474),
	.C(N_1041),
	.Y(N_705_i)
);
defparam \StateOut_23_i_a2_RNITF2A3[3] .INIT=8'h27;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIUFR63[3]  (
	.A(N_709),
	.B(N_1044),
	.C(N_408),
	.Y(N_710_i)
);
defparam \StateOut_23_i_a2_RNIUFR63[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNID95I3[3]  (
	.A(N_639),
	.B(N_1002),
	.C(N_408),
	.Y(N_640_i)
);
defparam \StateOut_23_i_a2_RNID95I3[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIOH2I3[3]  (
	.A(N_679),
	.B(N_1026),
	.C(N_408),
	.Y(N_680_i)
);
defparam \StateOut_23_i_a2_RNIOH2I3[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIQNEJ3[3]  (
	.A(N_1029),
	.B(N_408),
	.C(N_202),
	.Y(N_685_i)
);
defparam \StateOut_23_i_a2_RNIQNEJ3[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIRN7G3[3]  (
	.A(N_689),
	.B(N_1032),
	.C(N_408),
	.Y(N_690_i)
);
defparam \StateOut_23_i_a2_RNIRN7G3[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIJO823[3]  (
	.A(N_972),
	.B(N_408),
	.C(N_280),
	.Y(N_565_i)
);
defparam \StateOut_23_i_a2_RNIJO823[3] .INIT=8'h1D;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_1_RNI87VO2[10]  (
	.A(N_569),
	.B(N_4168),
	.C(N_408),
	.Y(N_570_i)
);
defparam \un1_DacWriteNextState_301_1_RNI87VO2[10] .INIT=8'h5C;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI45DF2[3]  (
	.A(N_4559),
	.B(N_408),
	.C(N_275),
	.Y(N_575_i)
);
defparam \StateOut_23_i_a2_RNI45DF2[3] .INIT=8'h2E;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNILQCD3[3]  (
	.A(N_579),
	.B(N_975),
	.C(N_408),
	.Y(N_580_i)
);
defparam \StateOut_23_i_a2_RNILQCD3[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIRP353[3]  (
	.A(N_978),
	.B(N_408),
	.C(N_270),
	.Y(N_585_i)
);
defparam \StateOut_23_i_a2_RNIRP353[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNISPSH3[3]  (
	.A(N_589),
	.B(N_981),
	.C(N_408),
	.Y(N_590_i)
);
defparam \StateOut_23_i_a2_RNISPSH3[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIN15G3[3]  (
	.A(N_484),
	.B(N_924),
	.C(N_408),
	.Y(N_485_i)
);
defparam \StateOut_23_i_a2_RNIN15G3[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIBF553[3]  (
	.A(N_529),
	.B(N_951),
	.C(N_408),
	.Y(N_530_i)
);
defparam \StateOut_23_i_a2_RNIBF553[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI9L583[3]  (
	.A(N_424_0),
	.B(N_888),
	.C(N_408),
	.Y(N_425_0_i)
);
defparam \StateOut_23_i_a2_RNI9L583[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIHU853[3]  (
	.A(N_408),
	.B(N_4481),
	.C(N_909),
	.Y(N_460_i)
);
defparam \StateOut_23_i_a2_RNIHU853[3] .INIT=8'h27;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIM5PT2[3]  (
	.A(N_464),
	.B(N_912),
	.C(N_408),
	.Y(N_465_i)
);
defparam \StateOut_23_i_a2_RNIM5PT2[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIK3PT2[3]  (
	.A(N_915),
	.B(N_408),
	.C(N_340),
	.Y(N_470_i)
);
defparam \StateOut_23_i_a2_RNIK3PT2[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNII1PT2[3]  (
	.A(N_474),
	.B(N_918),
	.C(N_408),
	.Y(N_475_i)
);
defparam \StateOut_23_i_a2_RNII1PT2[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI6VVP2[3]  (
	.A(N_4583),
	.B(N_408),
	.C(N_103_0),
	.Y(N_104_0_i)
);
defparam \StateOut_23_i_a2_RNI6VVP2[3] .INIT=8'h2E;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIP35G3[3]  (
	.A(N_921),
	.B(N_408),
	.C(N_335),
	.Y(N_480_i)
);
defparam \StateOut_23_i_a2_RNIP35G3[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIF4983[3]  (
	.A(N_867),
	.B(N_408),
	.C(N_369_0),
	.Y(N_370_0_i)
);
defparam \StateOut_23_i_a2_RNIF4983[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIKCUA3[3]  (
	.A(N_870),
	.B(N_408),
	.C(N_400),
	.Y(N_375_0_i)
);
defparam \StateOut_23_i_a2_RNIKCUA3[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIIAUA3[3]  (
	.A(N_873),
	.B(N_408),
	.C(N_379_0),
	.Y(N_380_0_i)
);
defparam \StateOut_23_i_a2_RNIIAUA3[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIE6UA3[3]  (
	.A(N_876),
	.B(N_408),
	.C(N_395),
	.Y(N_385_0_i)
);
defparam \StateOut_23_i_a2_RNIE6UA3[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNILB6B3[3]  (
	.A(N_879),
	.B(N_408),
	.C(N_389_0),
	.Y(N_390_0_i)
);
defparam \StateOut_23_i_a2_RNILB6B3[3] .INIT=8'h1D;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI4SB83[3]  (
	.A(N_420),
	.B(N_852),
	.C(N_408),
	.Y(N_340_0_i)
);
defparam \StateOut_23_i_a2_RNI4SB83[3] .INIT=8'h53;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIMLDI2[3]  (
	.A(N_4455),
	.B(N_4651),
	.C(N_408),
	.Y(N_4456_i)
);
defparam \StateOut_23_i_a2_RNIMLDI2[3] .INIT=8'h5C;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI5E5V2[3]  (
	.A(N_470_0),
	.B(N_4650),
	.C(N_408),
	.Y(N_275_0_i)
);
defparam \StateOut_23_i_a2_RNI5E5V2[3] .INIT=8'h5C;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI6F5V2[3]  (
	.A(N_4495),
	.B(N_4649),
	.C(N_408),
	.Y(N_280_0_i)
);
defparam \StateOut_23_i_a2_RNI6F5V2[3] .INIT=8'h5C;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI7G5V2[3]  (
	.A(N_460_0),
	.B(N_4648),
	.C(N_408),
	.Y(N_285_0_i)
);
defparam \StateOut_23_i_a2_RNI7G5V2[3] .INIT=8'h5C;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI24E23[3]  (
	.A(N_4493),
	.B(N_4646),
	.C(N_408),
	.Y(N_290_0_i)
);
defparam \StateOut_23_i_a2_RNI24E23[3] .INIT=8'h5C;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI35E23[3]  (
	.A(N_450_0),
	.B(N_4645),
	.C(N_408),
	.Y(N_295_0_i)
);
defparam \StateOut_23_i_a2_RNI35E23[3] .INIT=8'h5C;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1_RNIBBHM2[12]  (
	.A(N_4317),
	.B(N_408),
	.C(N_182_0),
	.Y(N_183_0_i)
);
defparam \un1_DacWriteNextState_305_1_RNIBBHM2[12] .INIT=8'h2E;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1_RNICCHM2[13]  (
	.A(N_4316),
	.B(N_408),
	.C(N_187_0),
	.Y(N_188_0_i)
);
defparam \un1_DacWriteNextState_305_1_RNICCHM2[13] .INIT=8'h2E;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1_RNI60CJ2[14]  (
	.A(N_4315),
	.B(N_408),
	.C(N_192_0),
	.Y(N_193_0_i)
);
defparam \un1_DacWriteNextState_305_1_RNI60CJ2[14] .INIT=8'h2E;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1_RNI71CJ2[15]  (
	.A(N_4314),
	.B(N_408),
	.C(N_197_0),
	.Y(N_198_0_i)
);
defparam \un1_DacWriteNextState_305_1_RNI71CJ2[15] .INIT=8'h2E;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI55EI2[3]  (
	.A(N_495),
	.B(N_4657),
	.C(N_408),
	.Y(N_240_0_i)
);
defparam \StateOut_23_i_a2_RNI55EI2[3] .INIT=8'h5C;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1_RNI9RGB3[1]  (
	.A(N_4328),
	.B(N_408),
	.C(N_142_0),
	.Y(N_143_0_i)
);
defparam \un1_DacWriteNextState_305_1_RNI9RGB3[1] .INIT=8'h2E;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNINCM83[3]  (
	.A(N_4689),
	.B(N_408),
	.C(N_113_0),
	.Y(N_4458_i)
);
defparam \StateOut_23_i_a2_RNINCM83[3] .INIT=8'h2E;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1_RNI99HM2[10]  (
	.A(N_4319),
	.B(N_408),
	.C(N_172_0),
	.Y(N_173_0_i)
);
defparam \un1_DacWriteNextState_305_1_RNI99HM2[10] .INIT=8'h2E;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1_RNIAAHM2[11]  (
	.A(N_4318),
	.B(N_408),
	.C(N_177_0),
	.Y(N_178_0_i)
);
defparam \un1_DacWriteNextState_305_1_RNIAAHM2[11] .INIT=8'h2E;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNIP6R03[3]  (
	.A(N_4562),
	.B(N_408),
	.C(N_78_0),
	.Y(N_79_0_i)
);
defparam \StateOut_23_i_a2_RNIP6R03[3] .INIT=8'h2E;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI7E8C3[3]  (
	.A(N_4654),
	.B(N_408),
	.C(N_47_0),
	.Y(N_48_0_i)
);
defparam \StateOut_23_i_a2_RNI7E8C3[3] .INIT=8'h2E;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1_RNIB4B54[4]  (
	.A(N_4325),
	.B(N_408),
	.C(N_40_0),
	.Y(N_41_0_i)
);
defparam \un1_DacWriteNextState_305_1_RNIB4B54[4] .INIT=8'h2E;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIQVH34[3]  (
	.A(N_649_1),
	.B(N_649_2),
	.C(N_1008),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNIQVH34_0)
);
defparam \StateOut_23_i_a2_RNIQVH34[3] .INIT=16'hEE0F;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI5TS14[3]  (
	.A(N_619_1),
	.B(N_619_2),
	.C(N_990),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNI5TS14_0)
);
defparam \StateOut_23_i_a2_RNI5TS14[3] .INIT=16'hEE0F;
// @46:768
  CFG4 \un1_DacWriteNextState_301_1_RNI5LIF3[19]  (
	.A(N_609_1),
	.B(N_609_2),
	.C(N_4163),
	.D(N_408),
	.Y(un1_DacWriteNextState_301_1_RNI5LIF3_0)
);
defparam \un1_DacWriteNextState_301_1_RNI5LIF3[19] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNILK934[3]  (
	.A(N_539_1),
	.B(N_539_2),
	.C(N_957),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNILK934_0)
);
defparam \StateOut_23_i_a2_RNILK934[3] .INIT=16'hEE0F;
// @46:768
  CFG4 \un1_DacWriteNextState_303_1_RNI3BL54[18]  (
	.A(N_408),
	.B(N_4226),
	.C(N_399_0_2),
	.D(N_399_0_1),
	.Y(un1_DacWriteNextState_303_1_RNI3BL54_0)
);
defparam \un1_DacWriteNextState_303_1_RNI3BL54[18] .INIT=16'hEEE4;
// @46:768
  CFG4 \un1_DacWriteNextState_304_1_RNIE2N04[23]  (
	.A(N_408),
	.B(N_4258),
	.C(N_334_0_2),
	.D(N_334_0_1),
	.Y(un1_DacWriteNextState_304_1_RNIE2N04_0)
);
defparam \un1_DacWriteNextState_304_1_RNIE2N04[23] .INIT=16'hEEE4;
// @46:768
  CFG4 \un1_DacWriteNextState_304_1_RNIVIM04[19]  (
	.A(N_408),
	.B(N_4262),
	.C(N_314_0_2),
	.D(N_314_0_1),
	.Y(un1_DacWriteNextState_304_1_RNIVIM04_0)
);
defparam \un1_DacWriteNextState_304_1_RNIVIM04[19] .INIT=16'hEEE4;
// @46:768
  CFG4 \un1_DacWriteNextState_305_1_RNII3DF4[2]  (
	.A(N_408),
	.B(N_4327),
	.C(N_147_0_2),
	.D(N_147_0_1),
	.Y(un1_DacWriteNextState_305_1_RNII3DF4_0)
);
defparam \un1_DacWriteNextState_305_1_RNII3DF4[2] .INIT=16'hEEE4;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI5UUF4[3]  (
	.A(N_408),
	.B(N_1062),
	.C(N_162_2),
	.D(N_162_1),
	.Y(StateOut_23_i_a2_RNI5UUF4_0)
);
defparam \StateOut_23_i_a2_RNI5UUF4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIPIVF4[3]  (
	.A(N_408),
	.B(N_1053),
	.C(N_4468_2),
	.D(N_4468_1),
	.Y(StateOut_23_i_a2_RNIPIVF4_0)
);
defparam \StateOut_23_i_a2_RNIPIVF4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI3TVF4[3]  (
	.A(N_408),
	.B(N_1047),
	.C(N_4472_2),
	.D(N_4472_1),
	.Y(StateOut_23_i_a2_RNI3TVF4_0)
);
defparam \StateOut_23_i_a2_RNI3TVF4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIV4I34[3]  (
	.A(N_408),
	.B(N_1005),
	.C(N_235_2),
	.D(N_235_1),
	.Y(StateOut_23_i_a2_RNIV4I34_0)
);
defparam \StateOut_23_i_a2_RNIV4I34[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIRIS14[3]  (
	.A(N_408),
	.B(N_996),
	.C(N_245_2),
	.D(N_245_1),
	.Y(StateOut_23_i_a2_RNIRIS14_0)
);
defparam \StateOut_23_i_a2_RNIRIS14[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIA2T14[3]  (
	.A(N_408),
	.B(N_987),
	.C(N_255_2),
	.D(N_255_1),
	.Y(StateOut_23_i_a2_RNIA2T14_0)
);
defparam \StateOut_23_i_a2_RNIA2T14[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI4LPI3[3]  (
	.A(N_408),
	.B(N_4558),
	.C(N_260_2),
	.D(N_260_1),
	.Y(StateOut_23_i_a2_RNI4LPI3_0)
);
defparam \StateOut_23_i_a2_RNI4LPI3[3] .INIT=16'hEEE4;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIUMT14[3]  (
	.A(N_408),
	.B(N_984),
	.C(N_265_2),
	.D(N_265_1),
	.Y(StateOut_23_i_a2_RNIUMT14_0)
);
defparam \StateOut_23_i_a2_RNIUMT14[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIQP934[3]  (
	.A(N_408),
	.B(N_954),
	.C(N_295_2),
	.D(N_295_1),
	.Y(StateOut_23_i_a2_RNIQP934_0)
);
defparam \StateOut_23_i_a2_RNIQP934[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIMCQJ4[3]  (
	.A(N_408),
	.B(N_948),
	.C(N_300_2),
	.D(N_300_1),
	.Y(StateOut_23_i_a2_RNIMCQJ4_0)
);
defparam \StateOut_23_i_a2_RNIMCQJ4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIRHQJ4[3]  (
	.A(N_408),
	.B(N_945),
	.C(N_305_2),
	.D(N_305_1),
	.Y(StateOut_23_i_a2_RNIRHQJ4_0)
);
defparam \StateOut_23_i_a2_RNIRHQJ4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIA1RJ4[3]  (
	.A(N_408),
	.B(N_936),
	.C(N_4479_2),
	.D(N_4479_1),
	.Y(StateOut_23_i_a2_RNIA1RJ4_0)
);
defparam \StateOut_23_i_a2_RNIA1RJ4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIPGRJ4[3]  (
	.A(N_408),
	.B(N_927),
	.C(N_4480_2),
	.D(N_4480_1),
	.Y(StateOut_23_i_a2_RNIPGRJ4_0)
);
defparam \StateOut_23_i_a2_RNIPGRJ4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIDMS84[3]  (
	.A(N_4483_1),
	.B(N_4483_2),
	.C(N_4609),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNIDMS84_0)
);
defparam \StateOut_23_i_a2_RNIDMS84[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIJSS84[3]  (
	.A(N_4485_1),
	.B(N_4485_2),
	.C(N_4611),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNIJSS84_0)
);
defparam \StateOut_23_i_a2_RNIJSS84[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI5RO54[3]  (
	.A(N_408),
	.B(N_885),
	.C(N_385_2),
	.D(N_385_1),
	.Y(StateOut_23_i_a2_RNI5RO54_0)
);
defparam \StateOut_23_i_a2_RNI5RO54[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNID2UJ3[3]  (
	.A(N_425_1),
	.B(N_425_2),
	.C(N_4640),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNID2UJ3_0)
);
defparam \StateOut_23_i_a2_RNID2UJ3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIH6UJ3[3]  (
	.A(N_430_1),
	.B(N_430_2),
	.C(N_4641),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNIH6UJ3_0)
);
defparam \StateOut_23_i_a2_RNIH6UJ3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI0LTJ3[3]  (
	.A(N_440_1),
	.B(N_440_2),
	.C(N_4643),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNI0LTJ3_0)
);
defparam \StateOut_23_i_a2_RNI0LTJ3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI6HGP3[3]  (
	.A(N_480_0_1),
	.B(N_480_0_2),
	.C(N_4653),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNI6HGP3_0)
);
defparam \StateOut_23_i_a2_RNI6HGP3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIFSIP3[3]  (
	.A(N_4499_1),
	.B(N_4499_2),
	.C(N_4655),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNIFSIP3_0)
);
defparam \StateOut_23_i_a2_RNIFSIP3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI9AVU3[3]  (
	.A(N_505_1),
	.B(N_505_2),
	.C(N_4683),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNI9AVU3_0)
);
defparam \StateOut_23_i_a2_RNI9AVU3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIDEVU3[3]  (
	.A(N_510_1),
	.B(N_510_2),
	.C(N_4684),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNIDEVU3_0)
);
defparam \StateOut_23_i_a2_RNIDEVU3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIFGVU3[3]  (
	.A(N_515_1),
	.B(N_515_2),
	.C(N_4685),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNIFGVU3_0)
);
defparam \StateOut_23_i_a2_RNIFGVU3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIQQUU3[3]  (
	.A(N_520_1),
	.B(N_520_2),
	.C(N_4686),
	.D(N_408),
	.Y(StateOut_23_i_a2_RNIQQUU3_0)
);
defparam \StateOut_23_i_a2_RNIQQUU3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIUUUU3[3]  (
	.A(N_4502_1),
	.B(N_4502_2),
	.C(N_4688),
	.D(N_408),
	.Y(N_2610)
);
defparam \StateOut_23_i_a2_RNIUUUU3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIF6RJ4[3]  (
	.A(N_408),
	.B(N_933),
	.C(N_325_2),
	.D(N_325_1),
	.Y(N_2297)
);
defparam \StateOut_23_i_a2_RNIF6RJ4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIA3VF4[3]  (
	.A(N_408),
	.B(N_1059),
	.C(N_4466_2),
	.D(N_4466_1),
	.Y(N_2086)
);
defparam \StateOut_23_i_a2_RNIA3VF4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIG3P24[3]  (
	.A(N_408),
	.B(N_855),
	.C(N_344_0_2),
	.D(N_344_0_1),
	.Y(N_2417)
);
defparam \StateOut_23_i_a2_RNIG3P24[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIBUO24[3]  (
	.A(N_408),
	.B(N_858),
	.C(N_4490_2),
	.D(N_4490_1),
	.Y(N_2416)
);
defparam \StateOut_23_i_a2_RNIBUO24[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIUITJ3[3]  (
	.A(N_435_1),
	.B(N_435_2),
	.C(N_4642),
	.D(N_408),
	.Y(N_2505)
);
defparam \StateOut_23_i_a2_RNIUITJ3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI2NTJ3[3]  (
	.A(N_445_1),
	.B(N_445_2),
	.C(N_4644),
	.D(N_408),
	.Y(N_2507)
);
defparam \StateOut_23_i_a2_RNI2NTJ3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI0PUF4[3]  (
	.A(N_408),
	.B(N_1065),
	.C(N_157_2),
	.D(N_157_1),
	.Y(N_2084)
);
defparam \StateOut_23_i_a2_RNI0PUF4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNITUD34[3]  (
	.A(N_408),
	.B(N_1014),
	.C(N_225_2),
	.D(N_225_1),
	.Y(N_2102)
);
defparam \StateOut_23_i_a2_RNITUD34[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIOJ534[3]  (
	.A(N_408),
	.B(N_960),
	.C(N_290_2),
	.D(N_290_1),
	.Y(N_2206)
);
defparam \StateOut_23_i_a2_RNIOJ534[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIHQS84[3]  (
	.A(N_4484_1),
	.B(N_4484_2),
	.C(N_4610),
	.D(N_408),
	.Y(N_2398)
);
defparam \StateOut_23_i_a2_RNIHQS84[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \un1_DacWriteNextState_301_1_RNI9PIF3[17]  (
	.A(N_599_1),
	.B(N_599_2),
	.C(N_4165),
	.D(N_408),
	.Y(N_2194)
);
defparam \un1_DacWriteNextState_301_1_RNI9PIF3[17] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIKBRJ4[3]  (
	.A(N_494_1),
	.B(N_494_2),
	.C(N_930),
	.D(N_408),
	.Y(N_2298)
);
defparam \StateOut_23_i_a2_RNIKBRJ4[3] .INIT=16'hEE0F;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIHUIP3[3]  (
	.A(N_490_1),
	.B(N_490_2),
	.C(N_4656),
	.D(N_408),
	.Y(N_2521)
);
defparam \StateOut_23_i_a2_RNIHUIP3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIG9134[3]  (
	.A(N_408),
	.B(N_891),
	.C(N_4482_2),
	.D(N_4482_1),
	.Y(N_2312)
);
defparam \StateOut_23_i_a2_RNIG9134[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI0OS14[3]  (
	.A(N_408),
	.B(N_993),
	.C(N_250_2),
	.D(N_250_1),
	.Y(N_2189)
);
defparam \StateOut_23_i_a2_RNI0OS14[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIUNVF4[3]  (
	.A(N_408),
	.B(N_1050),
	.C(N_4470_2),
	.D(N_4470_1),
	.Y(N_2090)
);
defparam \StateOut_23_i_a2_RNIUNVF4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIJ8T24[3]  (
	.A(N_439_1),
	.B(N_439_2),
	.C(N_897),
	.D(N_408),
	.Y(N_2310)
);
defparam \StateOut_23_i_a2_RNIJ8T24[3] .INIT=16'hEE0F;
// @46:768
  CFG4 \un1_DacWriteNextState_304_1_RNII6N04[21]  (
	.A(N_408),
	.B(N_4260),
	.C(N_324_0_2),
	.D(N_324_0_1),
	.Y(N_2502)
);
defparam \un1_DacWriteNextState_304_1_RNII6N04[21] .INIT=16'hEEE4;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI0NQJ4[3]  (
	.A(N_408),
	.B(N_942),
	.C(N_310_2),
	.D(N_310_1),
	.Y(N_2294)
);
defparam \StateOut_23_i_a2_RNI0NQJ4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIF5P54[3]  (
	.A(N_408),
	.B(N_882),
	.C(N_4487_2),
	.D(N_4487_1),
	.Y(N_2402)
);
defparam \StateOut_23_i_a2_RNIF5P54[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNISSUU3[3]  (
	.A(N_525_1),
	.B(N_525_2),
	.C(N_4687),
	.D(N_408),
	.Y(N_2609)
);
defparam \StateOut_23_i_a2_RNISSUU3[3] .INIT=16'hEEF0;
// @46:768
  CFG4 \StateOut_23_i_a2_RNI5SQJ4[3]  (
	.A(N_408),
	.B(N_939),
	.C(N_315_2),
	.D(N_315_1),
	.Y(N_2295)
);
defparam \StateOut_23_i_a2_RNI5SQJ4[3] .INIT=16'hBBB1;
// @46:768
  CFG4 \StateOut_23_i_a2_RNIKDVF4[3]  (
	.A(N_408),
	.B(N_1056),
	.C(N_172_2),
	.D(N_172_1),
	.Y(N_2088)
);
defparam \StateOut_23_i_a2_RNIKDVF4[3] .INIT=16'hBBB1;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI34DF2[3]  (
	.A(N_4560),
	.B(N_408),
	.C(N_85_1),
	.Y(N_86_1_i)
);
defparam \StateOut_23_i_a2_RNI34DF2[3] .INIT=8'h2E;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI6NI43[3]  (
	.A(N_4613),
	.B(N_408),
	.C(N_62_0),
	.Y(N_4447_i)
);
defparam \StateOut_23_i_a2_RNI6NI43[3] .INIT=8'h2E;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI1A9E3[3]  (
	.A(N_4612),
	.B(N_408),
	.C(N_69_0),
	.Y(N_70_0_i)
);
defparam \StateOut_23_i_a2_RNI1A9E3[3] .INIT=8'h2E;
// @46:1432
  CFG3 \StateOut_23_i_a2_RNI8H5V2[3]  (
	.A(N_4446),
	.B(N_4647),
	.C(N_408),
	.Y(N_56_0_i)
);
defparam \StateOut_23_i_a2_RNI8H5V2[3] .INIT=8'h5C;
// @38:89
  CFG4 N_1182_mux_i (
	.A(N_38_0),
	.B(N_36_0),
	.C(SpiBitPos[2]),
	.D(N_1180),
	.Y(N_1182_mux_i_1z)
);
defparam N_1182_mux_i.INIT=16'h5CF0;
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 Spi (
	.DacASetpointToWrite(DacASetpointToWrite[23:0]),
	.SpiRst(SpiRst_Z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckA_c(SckA_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.TP7_c(TP7_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 (
  DacBSetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckB_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiB_c
)
;
input [23:0] DacBSetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckB_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiB_c ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckB_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiB_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_0 ;
wire un1_rst_3_rs_0 ;
wire MosiB_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_0 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_0 ;
wire un6_clkdiv_cry_1_S_0 ;
wire un6_clkdiv_s_1_380_FCO ;
wire un6_clkdiv_s_1_380_S ;
wire un6_clkdiv_s_1_380_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_0 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_0 ;
wire un6_clkdiv_cry_2_Y_0 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_0 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_0 ;
wire un6_clkdiv_cry_4_Y_0 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_0 ;
wire un6_clkdiv_cry_5_Y_0 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_0 ;
wire un6_clkdiv_cry_6_Y_0 ;
wire un6_clkdiv_s_8_FCO_0 ;
wire un6_clkdiv_s_8_S_0 ;
wire un6_clkdiv_s_8_Y_0 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_0 ;
wire un6_clkdiv_cry_7_Y_0 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S ;
wire Mosi_i_3_23_1_wmux_0_Y ;
wire N_3472 ;
wire N_3473 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_0_wmux_S ;
wire N_3466 ;
wire N_3469 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_3 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_3 ;
wire Mosi_i_3_18_2_wmux_3_FCO_3 ;
wire Mosi_i_3_18_2_wmux_3_S_3 ;
wire N_3482 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_3 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_3 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_3 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_3 ;
wire un4_xfercomplete_ilto4_1_Z ;
wire Sck_i_0_sqmuxa_0_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_0_Z ;
wire Mosi_i_3_21_1_1 ;
wire Mosi_i_3 ;
wire un4_xfercomplete_i_1 ;
wire SpiBitPos_1_sqmuxa_fc_0_0 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_3472_1 ;
wire N_3466_2 ;
wire SpiBitPos_1_sqmuxa_fc_0_1 ;
wire _decfrac23_Z ;
wire SpiBitPos_1_sqmuxa_1_Z ;
wire CO3 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIK4F (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIK4F.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 Mosi_i_RNI7C1B (
	.A(un1_rst_1_set_0),
	.B(un1_rst_3_rs_0),
	.C(MosiB_crs),
	.Y(MosiB_c)
);
defparam Mosi_i_RNI7C1B.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiB_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_0),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckB_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_380 (
	.FCO(un6_clkdiv_s_1_380_FCO),
	.S(un6_clkdiv_s_1_380_S),
	.Y(un6_clkdiv_s_1_380_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_380.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_0),
	.Y(un6_clkdiv_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_380_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_0),
	.Y(un6_clkdiv_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_0),
	.Y(un6_clkdiv_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_0),
	.Y(un6_clkdiv_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_0),
	.Y(un6_clkdiv_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_0),
	.Y(un6_clkdiv_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_0),
	.S(un6_clkdiv_s_8_S_0),
	.Y(un6_clkdiv_s_8_Y_0),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_0),
	.Y(un6_clkdiv_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S),
	.Y(Mosi_i_3_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_3472),
	.D(N_3473),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_0_wmux_S),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_3466),
	.D(N_3469),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_3),
	.Y(N_3469),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_3),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_3),
	.S(Mosi_i_3_18_2_wmux_3_S_3),
	.Y(N_3482),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_3),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_3),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_3),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_3),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @38:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un4_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_3482),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_0_Z)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_1),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_0_Z),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_1)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @38:89
  CFG2 un1_rst_1 (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @38:89
  CFG2 un1_rst_3 (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @38:131
  CFG2 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_1)
);
defparam un4_xfercomplete_ilto4_1.INIT=4'hE;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3473)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @46:768
  CFG2 un4_xfercomplete_ilto4_1_RNI9VTN (
	.A(un4_xfercomplete_i_1),
	.B(SpiXferCompleteOut),
	.Y(SpiBitPos_1_sqmuxa_fc_0_0)
);
defparam un4_xfercomplete_ilto4_1_RNI9VTN.INIT=4'h2;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:131
  CFG3 un4_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un4_xfercomplete_ilto4_1_Z)
);
defparam un4_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3472_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3466_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @46:768
  CFG3 un4_xfercomplete_ilto4_1_RNIQIP01 (
	.A(un4_xfercomplete_i_1),
	.B(SpiXferCompleteOut),
	.C(SpiBitPos_Z[2]),
	.Y(SpiBitPos_1_sqmuxa_fc_0_1)
);
defparam un4_xfercomplete_ilto4_1_RNIQIP01.INIT=8'h32;
// @38:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3472_1),
	.Y(N_3472)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_3466_2),
	.Y(N_3466)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_0),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_0),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_0),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_0),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_0),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_0),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:126
  CFG2 SpiBitPos_1_sqmuxa_1 (
	.A(un3_clkdiv_i),
	.B(SckB_c),
	.Y(SpiBitPos_1_sqmuxa_1_Z)
);
defparam SpiBitPos_1_sqmuxa_1.INIT=4'h2;
// @38:114
  CFG3 Mosi_i_7 (
	.A(DacBSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @38:89
  CFG3 Sck_i_0 (
	.A(SckB_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_0)
);
defparam Sck_i_0.INIT=8'h6A;
// @38:89
  CFG4 XferComplete_i_RNO (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.C(un4_xfercomplete_i_1),
	.D(un4_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCCE;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[0]  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_1_sqmuxa_1_Z),
	.C(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=8'h78;
// @38:89
  CFG4 _decfrac23_RNIRTMT (
	.A(SckB_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNIRTMT.INIT=16'hAC0C;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_1_sqmuxa_fc_0_1),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=16'h96AA;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[1]  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_1_sqmuxa_1_Z),
	.C(SpiBitPos_Z[0]),
	.D(SpiBitPos_Z[1]),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=16'hF708;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_1_sqmuxa_fc_0_0),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=16'h96AA;
// @38:114
  CFG4 \SpiBitPos_6_1.CO3  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_1_sqmuxa_fc_0_1),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(CO3)
);
defparam \SpiBitPos_6_1.CO3 .INIT=16'hEC00;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_Z[4]),
	.C(CO3),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'h963C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_5 (
  DacBSetpointToWrite,
  un1_spirst2_i_0,
  MosiB_c,
  SckB_c,
  TP8_c,
  LastWriteDac,
  un1_SpiRst_0_sqmuxa_1_i,
  DacBSetpointWritten,
  SpiRst_1z,
  SpiXferCompleteOut,
  LastSpiXferComplete_1z,
  lastwritedac4_i_0,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacBSetpointToWrite ;
input un1_spirst2_i_0 ;
output MosiB_c ;
output SckB_c ;
input TP8_c ;
input LastWriteDac ;
input un1_SpiRst_0_sqmuxa_1_i ;
output DacBSetpointWritten ;
output SpiRst_1z ;
output SpiXferCompleteOut ;
output LastSpiXferComplete_1z ;
input lastwritedac4_i_0 ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_spirst2_i_0 ;
wire MosiB_c ;
wire SckB_c ;
wire TP8_c ;
wire LastWriteDac ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire DacBSetpointWritten ;
wire SpiRst_1z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_1z ;
wire lastwritedac4_i_0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(un1_spirst2_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIR0CA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIR0CA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIR0CA_0.INIT=2'h1;
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(un1_spirst2_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacBSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i_0),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastSpiXferComplete_1z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac),
	.D(TP8_c),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h6006;
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 Spi (
	.DacBSetpointToWrite(DacBSetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckB_c(SckB_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiB_c(MosiB_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 (
  DacCSetpointToWrite,
  DataToMosi_i,
  SpiBitPos,
  SpiRst,
  un3_clkdivlto8_1_1z,
  un3_clkdivlto8_1z,
  un3_clkdivlto8_2_1z,
  un3_clkdivlt8,
  N_1182_mux_i,
  N_1181_mux_i,
  N_1183,
  un1_XferComplete_i_1_i,
  SpiXferCompleteOut,
  N_1184_mux_i,
  SckC_c,
  N_1180_mux_i,
  N_55_0_i,
  SpiRst_arst_i,
  N_1186_mux,
  N_835_i,
  FCCC_C0_0_GL0,
  MosiC_c,
  N_4063_i_set,
  N_4063_i_i
)
;
input [23:0] DacCSetpointToWrite ;
output [23:0] DataToMosi_i ;
output [4:0] SpiBitPos ;
input SpiRst ;
output un3_clkdivlto8_1_1z ;
output un3_clkdivlto8_1z ;
output un3_clkdivlto8_2_1z ;
output un3_clkdivlt8 ;
input N_1182_mux_i ;
input N_1181_mux_i ;
input N_1183 ;
input un1_XferComplete_i_1_i ;
output SpiXferCompleteOut ;
input N_1184_mux_i ;
output SckC_c ;
input N_1180_mux_i ;
input N_55_0_i ;
input SpiRst_arst_i ;
input N_1186_mux ;
input N_835_i ;
input FCCC_C0_0_GL0 ;
output MosiC_c ;
input N_4063_i_set ;
output N_4063_i_i ;
wire SpiRst ;
wire un3_clkdivlto8_1_1z ;
wire un3_clkdivlto8_1z ;
wire un3_clkdivlto8_2_1z ;
wire un3_clkdivlt8 ;
wire N_1182_mux_i ;
wire N_1181_mux_i ;
wire N_1183 ;
wire un1_XferComplete_i_1_i ;
wire SpiXferCompleteOut ;
wire N_1184_mux_i ;
wire SckC_c ;
wire N_1180_mux_i ;
wire N_55_0_i ;
wire SpiRst_arst_i ;
wire N_1186_mux ;
wire N_835_i ;
wire FCCC_C0_0_GL0 ;
wire MosiC_c ;
wire N_4063_i_set ;
wire N_4063_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_4063_i_Z ;
wire un1_rst_3_rs_1 ;
wire MosiC_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire GND ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_1 ;
wire un6_clkdiv_cry_1_S_1 ;
wire un6_clkdiv_s_1_381_FCO ;
wire un6_clkdiv_s_1_381_S ;
wire un6_clkdiv_s_1_381_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_1 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_1 ;
wire un6_clkdiv_cry_2_Y_1 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_1 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_1 ;
wire un6_clkdiv_cry_4_Y_1 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_1 ;
wire un6_clkdiv_cry_5_Y_1 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_1 ;
wire un6_clkdiv_cry_6_Y_1 ;
wire un6_clkdiv_s_8_FCO_1 ;
wire un6_clkdiv_s_8_S_1 ;
wire un6_clkdiv_s_8_Y_1 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_1 ;
wire un6_clkdiv_cry_7_Y_1 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNILS31 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNILS31.INIT=2'h1;
  CFG1 N_4063_i_i_0 (
	.A(N_4063_i_Z),
	.Y(N_4063_i_i)
);
defparam N_4063_i_i_0.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIH8T6 (
	.A(N_4063_i_set),
	.B(un1_rst_3_rs_1),
	.C(MosiC_crs),
	.Y(MosiC_c)
);
defparam un1_rst_3_rs_RNIH8T6.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiC_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_835_i),
	.EN(N_1186_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_4063_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos_Z[1]  (
	.Q(SpiBitPos[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_55_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos_Z[0]  (
	.Q(SpiBitPos[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1180_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckC_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1184_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos_Z[4]  (
	.Q(SpiBitPos[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_1183),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos_Z[3]  (
	.Q(SpiBitPos[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1181_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos_Z[2]  (
	.Q(SpiBitPos[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1182_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[1]  (
	.Q(DataToMosi_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[0]  (
	.Q(DataToMosi_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[16]  (
	.Q(DataToMosi_i[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[15]  (
	.Q(DataToMosi_i[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[14]  (
	.Q(DataToMosi_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[13]  (
	.Q(DataToMosi_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[12]  (
	.Q(DataToMosi_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[11]  (
	.Q(DataToMosi_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[10]  (
	.Q(DataToMosi_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[9]  (
	.Q(DataToMosi_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[8]  (
	.Q(DataToMosi_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[7]  (
	.Q(DataToMosi_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[6]  (
	.Q(DataToMosi_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[5]  (
	.Q(DataToMosi_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[4]  (
	.Q(DataToMosi_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[3]  (
	.Q(DataToMosi_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[2]  (
	.Q(DataToMosi_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[23]  (
	.Q(DataToMosi_i[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[22]  (
	.Q(DataToMosi_i[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[21]  (
	.Q(DataToMosi_i[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[20]  (
	.Q(DataToMosi_i[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[19]  (
	.Q(DataToMosi_i[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[18]  (
	.Q(DataToMosi_i[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i_Z[17]  (
	.Q(DataToMosi_i[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_381 (
	.FCO(un6_clkdiv_s_1_381_FCO),
	.S(un6_clkdiv_s_1_381_S),
	.Y(un6_clkdiv_s_1_381_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_381.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_1),
	.Y(un6_clkdiv_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_381_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_1),
	.Y(un6_clkdiv_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_1),
	.Y(un6_clkdiv_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_1),
	.Y(un6_clkdiv_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_1),
	.Y(un6_clkdiv_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_1),
	.Y(un6_clkdiv_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_1),
	.S(un6_clkdiv_s_8_S_1),
	.Y(un6_clkdiv_s_8_Y_1),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_1),
	.Y(un6_clkdiv_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(un3_clkdivlt8),
	.D(un3_clkdivlto8_2_1z),
	.Y(un3_clkdivlto8_1z)
);
defparam un3_clkdivlto8.INIT=16'hFFF7;
// @38:114
  CFG2 un3_clkdivlto8_1 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[7]),
	.Y(un3_clkdivlto8_1_1z)
);
defparam un3_clkdivlto8_1.INIT=4'h7;
// @38:89
  CFG2 un1_rst_3_0_a3 (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a3.INIT=4'hB;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_1z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @45:112
  CFG2 N_4063_i (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_4063_i_Z)
);
defparam N_4063_i.INIT=4'h8;
// @46:768
  CFG3 XferComplete_i_RNO (
	.A(un3_clkdivlto8_2_1z),
	.B(un3_clkdivlt8),
	.C(un3_clkdivlto8_1_1z),
	.Y(un3_clkdiv_i)
);
defparam XferComplete_i_RNO.INIT=8'h01;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_1z),
	.B(un6_clkdiv_s_8_S_1),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_1z),
	.B(un6_clkdiv_cry_7_S_1),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_1z),
	.B(un6_clkdiv_cry_6_S_1),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_1z),
	.B(un6_clkdiv_cry_5_S_1),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_1z),
	.B(un6_clkdiv_cry_4_S_1),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_1z),
	.B(un6_clkdiv_cry_2_S_1),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_6 (
  SpiBitPos,
  DataToMosi_i,
  DacCSetpointToWrite,
  N_4063_i_i,
  N_4063_i_set,
  MosiC_c,
  N_835_i,
  N_1186_mux,
  N_55_0_i,
  N_1180_mux_i,
  SckC_c,
  N_1184_mux_i,
  un1_XferComplete_i_1_i,
  N_1183,
  N_1181_mux_i,
  N_1182_mux_i,
  un3_clkdivlt8,
  un3_clkdivlto8_2,
  un3_clkdivlto8,
  un3_clkdivlto8_1,
  N_1154_mux,
  DacCSetpointWritten,
  SpiRst_1z,
  LastSpiXferComplete_0_sqmuxa,
  SpiXferCompleteOut,
  LastSpiXferComplete_1z,
  N_1155_mux,
  lastwritedac4_i_0,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output [4:0] SpiBitPos ;
output [23:0] DataToMosi_i ;
input [23:0] DacCSetpointToWrite ;
output N_4063_i_i ;
input N_4063_i_set ;
output MosiC_c ;
input N_835_i ;
input N_1186_mux ;
input N_55_0_i ;
input N_1180_mux_i ;
output SckC_c ;
input N_1184_mux_i ;
input un1_XferComplete_i_1_i ;
input N_1183 ;
input N_1181_mux_i ;
input N_1182_mux_i ;
output un3_clkdivlt8 ;
output un3_clkdivlto8_2 ;
output un3_clkdivlto8 ;
output un3_clkdivlto8_1 ;
input N_1154_mux ;
output DacCSetpointWritten ;
output SpiRst_1z ;
input LastSpiXferComplete_0_sqmuxa ;
output SpiXferCompleteOut ;
output LastSpiXferComplete_1z ;
input N_1155_mux ;
input lastwritedac4_i_0 ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire N_4063_i_i ;
wire N_4063_i_set ;
wire MosiC_c ;
wire N_835_i ;
wire N_1186_mux ;
wire N_55_0_i ;
wire N_1180_mux_i ;
wire SckC_c ;
wire N_1184_mux_i ;
wire un1_XferComplete_i_1_i ;
wire N_1183 ;
wire N_1181_mux_i ;
wire N_1182_mux_i ;
wire un3_clkdivlt8 ;
wire un3_clkdivlto8_2 ;
wire un3_clkdivlto8 ;
wire un3_clkdivlto8_1 ;
wire N_1154_mux ;
wire DacCSetpointWritten ;
wire SpiRst_1z ;
wire LastSpiXferComplete_0_sqmuxa ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_1z ;
wire N_1155_mux ;
wire lastwritedac4_i_0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(N_1155_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNISDQA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNISDQA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNISDQA_0.INIT=2'h1;
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(N_1155_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacCSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1155_mux),
	.EN(N_1154_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 Spi (
	.DacCSetpointToWrite(DacCSetpointToWrite[23:0]),
	.DataToMosi_i(DataToMosi_i[23:0]),
	.SpiBitPos(SpiBitPos[4:0]),
	.SpiRst(SpiRst_1z),
	.un3_clkdivlto8_1_1z(un3_clkdivlto8_1),
	.un3_clkdivlto8_1z(un3_clkdivlto8),
	.un3_clkdivlto8_2_1z(un3_clkdivlto8_2),
	.un3_clkdivlt8(un3_clkdivlt8),
	.N_1182_mux_i(N_1182_mux_i),
	.N_1181_mux_i(N_1181_mux_i),
	.N_1183(N_1183),
	.un1_XferComplete_i_1_i(un1_XferComplete_i_1_i),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.N_1184_mux_i(N_1184_mux_i),
	.SckC_c(SckC_c),
	.N_1180_mux_i(N_1180_mux_i),
	.N_55_0_i(N_55_0_i),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_1186_mux(N_1186_mux),
	.N_835_i(N_835_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiC_c(MosiC_c),
	.N_4063_i_set(N_4063_i_set),
	.N_4063_i_i(N_4063_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_6 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 (
  DacDSetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckD_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiD_c
)
;
input [23:0] DacDSetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckD_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiD_c ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckD_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiD_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_1 ;
wire un1_rst_3_rs_2 ;
wire MosiD_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_1 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_2 ;
wire un6_clkdiv_cry_1_S_2 ;
wire un6_clkdiv_s_1_382_FCO ;
wire un6_clkdiv_s_1_382_S ;
wire un6_clkdiv_s_1_382_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_2 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_2 ;
wire un6_clkdiv_cry_2_Y_2 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_2 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_2 ;
wire un6_clkdiv_cry_4_Y_2 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_2 ;
wire un6_clkdiv_cry_5_Y_2 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_2 ;
wire un6_clkdiv_cry_6_Y_2 ;
wire un6_clkdiv_s_8_FCO_2 ;
wire un6_clkdiv_s_8_S_2 ;
wire un6_clkdiv_s_8_Y_2 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_2 ;
wire un6_clkdiv_cry_7_Y_2 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_0 ;
wire Mosi_i_3_23_1_wmux_0_Y_0 ;
wire N_3518 ;
wire N_3519 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_0 ;
wire N_3512 ;
wire N_3515 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_1 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_1 ;
wire Mosi_i_3_18_2_wmux_3_FCO_2 ;
wire Mosi_i_3_18_2_wmux_3_S_2 ;
wire N_3528 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_2 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_2 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_2 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_2 ;
wire Sck_i_0_sqmuxa_0_Z ;
wire un4_xfercomplete_ilto4_1_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_1 ;
wire Mosi_i_3_21_1_0 ;
wire Mosi_i_3 ;
wire un4_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire un4_xfercomplete_i_fc ;
wire N_3518_1 ;
wire N_3512_2 ;
wire _decfrac23_Z ;
wire CO2 ;
wire ANB1_fc_0 ;
wire CO0 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIMKO1 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIMKO1.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIDKIC (
	.A(un1_rst_1_set_1),
	.B(un1_rst_3_rs_2),
	.C(MosiD_crs),
	.Y(MosiD_c)
);
defparam un1_rst_3_rs_RNIDKIC.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiD_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_1),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_2),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckD_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_382 (
	.FCO(un6_clkdiv_s_1_382_FCO),
	.S(un6_clkdiv_s_1_382_S),
	.Y(un6_clkdiv_s_1_382_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_382.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_2),
	.Y(un6_clkdiv_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_382_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_2),
	.Y(un6_clkdiv_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_2),
	.Y(un6_clkdiv_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_2),
	.Y(un6_clkdiv_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_2),
	.Y(un6_clkdiv_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_2),
	.Y(un6_clkdiv_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_2),
	.S(un6_clkdiv_s_8_S_2),
	.Y(un6_clkdiv_s_8_Y_2),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_2),
	.Y(un6_clkdiv_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_0),
	.Y(Mosi_i_3_23_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[3]),
	.C(N_3518),
	.D(N_3519),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_0),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_3512),
	.D(N_3515),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_1),
	.Y(N_3515),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_1),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_2),
	.S(Mosi_i_3_18_2_wmux_3_S_2),
	.Y(N_3528),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_2),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_2),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_2),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_2),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SckD_c),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=16'h9AAA;
// @38:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un4_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_3528),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_1)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_0),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_1),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_0)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @38:89
  CFG2 un1_rst_3 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @38:89
  CFG2 un1_rst_1 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @38:131
  CFG2 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_1)
);
defparam un4_xfercomplete_ilto4_1.INIT=4'hE;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3519)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:131
  CFG3 un4_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un4_xfercomplete_ilto4_1_Z)
);
defparam un4_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @46:768
  CFG2 un4_xfercomplete_ilto4_1_RNIUDQC (
	.A(un4_xfercomplete_i_1),
	.B(SpiBitPos_Z[2]),
	.Y(un4_xfercomplete_i_fc)
);
defparam un4_xfercomplete_ilto4_1_RNIUDQC.INIT=4'hE;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3518_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3512_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @38:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3518_1),
	.Y(N_3518)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_3512_2),
	.Y(N_3512)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_2),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_2),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_2),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_2),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_2),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_2),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG3 Mosi_i_7 (
	.A(DacDSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @46:768
  CFG4 Sck_i_RNIQARU (
	.A(SckD_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un4_xfercomplete_i_fc),
	.Y(CO2)
);
defparam Sck_i_RNIQARU.INIT=16'h1000;
// @46:768
  CFG4 \SpiBitPos_6_1.ANB1_fc_0  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[1]),
	.C(un3_clkdiv_i),
	.D(SckD_c),
	.Y(ANB1_fc_0)
);
defparam \SpiBitPos_6_1.ANB1_fc_0 .INIT=16'h0040;
// @46:768
  CFG4 \SpiBitPos_6_1.ANB0_fc_1  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[0]),
	.C(un3_clkdiv_i),
	.D(SckD_c),
	.Y(CO0)
);
defparam \SpiBitPos_6_1.ANB0_fc_1 .INIT=16'h0040;
// @38:89
  CFG3 Sck_i_0 (
	.A(SckD_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_1)
);
defparam Sck_i_0.INIT=8'h6A;
// @38:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SckD_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h40;
// @38:89
  CFG4 XferComplete_i_RNO (
	.A(SckD_c),
	.B(SpiXferCompleteOut),
	.C(un4_xfercomplete_i_1),
	.D(un4_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCCE;
// @38:89
  CFG4 _decfrac23_RNI3GDP (
	.A(SckD_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNI3GDP.INIT=16'hAC0C;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(CO0),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h96;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[2]  (
	.A(ANB1_fc_0),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(CO0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=16'hC396;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(CO2),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(CO2),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hA59A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_7 (
  DacDSetpointToWrite,
  un1_spirst2_i_0,
  MosiD_c,
  SckD_c,
  TP8_c,
  LastWriteDac,
  un1_SpiRst_0_sqmuxa_1_i,
  DacDSetpointWritten,
  SpiRst_1z,
  SpiXferCompleteOut,
  LastSpiXferComplete_1z,
  lastwritedac4_i_0,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacDSetpointToWrite ;
input un1_spirst2_i_0 ;
output MosiD_c ;
output SckD_c ;
input TP8_c ;
input LastWriteDac ;
input un1_SpiRst_0_sqmuxa_1_i ;
output DacDSetpointWritten ;
output SpiRst_1z ;
output SpiXferCompleteOut ;
output LastSpiXferComplete_1z ;
input lastwritedac4_i_0 ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_spirst2_i_0 ;
wire MosiD_c ;
wire SckD_c ;
wire TP8_c ;
wire LastWriteDac ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire DacDSetpointWritten ;
wire SpiRst_1z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_1z ;
wire lastwritedac4_i_0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(un1_spirst2_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNITQ8B (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNITQ8B_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNITQ8B_0.INIT=2'h1;
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(un1_spirst2_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacDSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i_0),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastSpiXferComplete_1z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac),
	.D(TP8_c),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h6006;
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 Spi (
	.DacDSetpointToWrite(DacDSetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckD_c(SckD_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiD_c(MosiD_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_7 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 (
  DacESetpointToWrite,
  SpiXferCompleteOut,
  SckE_c,
  SpiRst_arst_i,
  un1_rst_1,
  un1_rst_1_i,
  FCCC_C0_0_GL0,
  un1_rst_3_i,
  MosiE_c
)
;
input [23:0] DacESetpointToWrite ;
output SpiXferCompleteOut ;
output SckE_c ;
input SpiRst_arst_i ;
input un1_rst_1 ;
input un1_rst_1_i ;
input FCCC_C0_0_GL0 ;
input un1_rst_3_i ;
output MosiE_c ;
wire SpiXferCompleteOut ;
wire SckE_c ;
wire SpiRst_arst_i ;
wire un1_rst_1 ;
wire un1_rst_1_i ;
wire FCCC_C0_0_GL0 ;
wire un1_rst_3_i ;
wire MosiE_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_set_2 ;
wire un1_rst_3_rs_3 ;
wire MosiE_crs ;
wire VCC ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_2 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_3 ;
wire un6_clkdiv_cry_1_S_3 ;
wire un6_clkdiv_s_1_383_FCO ;
wire un6_clkdiv_s_1_383_S ;
wire un6_clkdiv_s_1_383_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_3 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_3 ;
wire un6_clkdiv_cry_2_Y_3 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_3 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_3 ;
wire un6_clkdiv_cry_4_Y_3 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_3 ;
wire un6_clkdiv_cry_5_Y_3 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_3 ;
wire un6_clkdiv_cry_6_Y_3 ;
wire un6_clkdiv_s_8_FCO_3 ;
wire un6_clkdiv_s_8_S_3 ;
wire un6_clkdiv_s_8_Y_3 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_3 ;
wire un6_clkdiv_cry_7_Y_3 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_2 ;
wire Mosi_i_3_23_1_wmux_0_Y_2 ;
wire N_3541 ;
wire N_3542 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_2 ;
wire N_3535 ;
wire N_3538 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_2 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_2 ;
wire Mosi_i_3_18_2_wmux_3_FCO_1 ;
wire Mosi_i_3_18_2_wmux_3_S_1 ;
wire N_3551 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_1 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_1 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_1 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_1 ;
wire un4_xfercomplete_ilto4_1_Z ;
wire Sck_i_0_sqmuxa_0_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_3 ;
wire Mosi_i_3_21_1_Z ;
wire Mosi_i_3 ;
wire ANB0_fc_1_0 ;
wire un4_xfercomplete_i_1 ;
wire SpiBitPos_1_sqmuxa_fc_0_0 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_3541_1 ;
wire N_3535_2 ;
wire SpiBitPos_1_sqmuxa_fc_0_1 ;
wire _decfrac23_Z ;
wire SpiBitPos_1_sqmuxa_1_Z ;
wire CO3 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNINCD2 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNINCD2.INIT=2'h1;
  CFG3 un1_rst_1_set_RNIG8BL (
	.A(un1_rst_1_set_2),
	.B(un1_rst_3_rs_3),
	.C(MosiE_crs),
	.Y(MosiE_c)
);
defparam un1_rst_1_set_RNIG8BL.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiE_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_2),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_3),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckE_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_383 (
	.FCO(un6_clkdiv_s_1_383_FCO),
	.S(un6_clkdiv_s_1_383_S),
	.Y(un6_clkdiv_s_1_383_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_383.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_3),
	.Y(un6_clkdiv_cry_1_Y_3),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_383_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_3),
	.Y(un6_clkdiv_cry_2_Y_3),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_3),
	.Y(un6_clkdiv_cry_3_Y_3),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_3),
	.Y(un6_clkdiv_cry_4_Y_3),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_3),
	.Y(un6_clkdiv_cry_5_Y_3),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_3),
	.Y(un6_clkdiv_cry_6_Y_3),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_3),
	.S(un6_clkdiv_s_8_S_3),
	.Y(un6_clkdiv_s_8_Y_3),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_3),
	.Y(un6_clkdiv_cry_7_Y_3),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_2),
	.Y(Mosi_i_3_23_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[3]),
	.C(N_3541),
	.D(N_3542),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_2),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_3535),
	.D(N_3538),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_2),
	.Y(N_3538),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_2),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_1),
	.S(Mosi_i_3_18_2_wmux_3_S_1),
	.Y(N_3551),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_1),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_1),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_1),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_1),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @38:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un4_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_3551),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_3)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_3),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_Z)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @46:768
  CFG2 \SpiBitPos_6_1.ANB0_fc_1_0  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[0]),
	.Y(ANB0_fc_1_0)
);
defparam \SpiBitPos_6_1.ANB0_fc_1_0 .INIT=4'h4;
// @38:131
  CFG2 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_1)
);
defparam un4_xfercomplete_ilto4_1.INIT=4'hE;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3542)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @46:768
  CFG2 un4_xfercomplete_ilto4_1_RNIFRBA (
	.A(un4_xfercomplete_i_1),
	.B(SpiXferCompleteOut),
	.Y(SpiBitPos_1_sqmuxa_fc_0_0)
);
defparam un4_xfercomplete_ilto4_1_RNIFRBA.INIT=4'h2;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:131
  CFG3 un4_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un4_xfercomplete_ilto4_1_Z)
);
defparam un4_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3541_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3535_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @46:768
  CFG3 un4_xfercomplete_ilto4_1_RNI38AE (
	.A(un4_xfercomplete_i_1),
	.B(SpiXferCompleteOut),
	.C(SpiBitPos_Z[2]),
	.Y(SpiBitPos_1_sqmuxa_fc_0_1)
);
defparam un4_xfercomplete_ilto4_1_RNI38AE.INIT=8'h32;
// @38:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3541_1),
	.Y(N_3541)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_3535_2),
	.Y(N_3535)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_3),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_3),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_3),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_3),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_3),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_3),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:126
  CFG2 SpiBitPos_1_sqmuxa_1 (
	.A(un3_clkdiv_i),
	.B(SckE_c),
	.Y(SpiBitPos_1_sqmuxa_1_Z)
);
defparam SpiBitPos_1_sqmuxa_1.INIT=4'h2;
// @38:114
  CFG3 Mosi_i_7 (
	.A(DacESetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @38:89
  CFG3 Sck_i_0 (
	.A(SckE_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_2)
);
defparam Sck_i_0.INIT=8'h6A;
// @38:89
  CFG4 XferComplete_i_RNO (
	.A(SckE_c),
	.B(SpiXferCompleteOut),
	.C(un4_xfercomplete_i_1),
	.D(un4_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCCE;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[0]  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_1_sqmuxa_1_Z),
	.C(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=8'h78;
// @38:89
  CFG4 _decfrac23_RNI7P8F1 (
	.A(SckE_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNI7P8F1.INIT=16'hAC0C;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_1_sqmuxa_fc_0_1),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=16'h96AA;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_1_sqmuxa_fc_0_0),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=16'h96AA;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_Z[1]),
	.B(ANB0_fc_1_0),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=16'h96AA;
// @38:114
  CFG4 \SpiBitPos_6_1.CO3  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_1_sqmuxa_fc_0_1),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(CO3)
);
defparam \SpiBitPos_6_1.CO3 .INIT=16'hEC00;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_Z[4]),
	.C(CO3),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'h963C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_8 (
  DacESetpointToWrite,
  un1_spirst2_i_0,
  MosiE_c,
  un1_rst_3_i,
  un1_rst_1_i,
  un1_rst_1,
  SckE_c,
  TP8_c,
  LastWriteDac,
  un1_SpiRst_0_sqmuxa_1_i,
  DacESetpointWritten,
  SpiRst_1z,
  SpiXferCompleteOut,
  LastSpiXferComplete_1z,
  lastwritedac4_i_0,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacESetpointToWrite ;
input un1_spirst2_i_0 ;
output MosiE_c ;
input un1_rst_3_i ;
input un1_rst_1_i ;
input un1_rst_1 ;
output SckE_c ;
input TP8_c ;
input LastWriteDac ;
input un1_SpiRst_0_sqmuxa_1_i ;
output DacESetpointWritten ;
output SpiRst_1z ;
output SpiXferCompleteOut ;
output LastSpiXferComplete_1z ;
input lastwritedac4_i_0 ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_spirst2_i_0 ;
wire MosiE_c ;
wire un1_rst_3_i ;
wire un1_rst_1_i ;
wire un1_rst_1 ;
wire SckE_c ;
wire TP8_c ;
wire LastWriteDac ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire DacESetpointWritten ;
wire SpiRst_1z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_1z ;
wire lastwritedac4_i_0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(un1_spirst2_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIU7NB (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIU7NB_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIU7NB_0.INIT=2'h1;
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(un1_spirst2_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacESetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i_0),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastSpiXferComplete_1z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac),
	.D(TP8_c),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h6006;
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 Spi (
	.DacESetpointToWrite(DacESetpointToWrite[23:0]),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckE_c(SckE_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.un1_rst_1(un1_rst_1),
	.un1_rst_1_i(un1_rst_1_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.un1_rst_3_i(un1_rst_3_i),
	.MosiE_c(MosiE_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_8 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 (
  DacFSetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckF_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiF_c
)
;
input [23:0] DacFSetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckF_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiF_c ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckF_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiF_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_3 ;
wire un1_rst_3_rs_4 ;
wire MosiF_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_3 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_4 ;
wire un6_clkdiv_cry_1_S_4 ;
wire un6_clkdiv_s_1_384_FCO ;
wire un6_clkdiv_s_1_384_S ;
wire un6_clkdiv_s_1_384_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_4 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_4 ;
wire un6_clkdiv_cry_2_Y_4 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_4 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_4 ;
wire un6_clkdiv_cry_4_Y_4 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_4 ;
wire un6_clkdiv_cry_5_Y_4 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_4 ;
wire un6_clkdiv_cry_6_Y_4 ;
wire un6_clkdiv_s_8_FCO_4 ;
wire un6_clkdiv_s_8_S_4 ;
wire un6_clkdiv_s_8_Y_4 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_4 ;
wire un6_clkdiv_cry_7_Y_4 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_1 ;
wire Mosi_i_3_23_1_wmux_0_Y_1 ;
wire N_3564 ;
wire N_3565 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_1 ;
wire N_3558 ;
wire N_3561 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_0 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_0 ;
wire Mosi_i_3_18_2_wmux_3_FCO_0 ;
wire Mosi_i_3_18_2_wmux_3_S_0 ;
wire N_3574 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_0 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_0 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_0 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_0 ;
wire Sck_i_0_sqmuxa_0_Z ;
wire un4_xfercomplete_ilto4_1_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_2 ;
wire Mosi_i_3_21_1_2 ;
wire Mosi_i_3 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire un4_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire un4_xfercomplete_i_fc ;
wire N_3564_1 ;
wire N_3558_2 ;
wire _decfrac23_Z ;
wire SpiBitPos_1_sqmuxa_fc_0 ;
wire SpiBitPos_1_sqmuxa_fc ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIO423 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIO423.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 Mosi_i_RNIJS3U (
	.A(un1_rst_1_set_3),
	.B(un1_rst_3_rs_4),
	.C(MosiF_crs),
	.Y(MosiF_c)
);
defparam Mosi_i_RNIJS3U.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiF_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_3),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_4),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckF_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_384 (
	.FCO(un6_clkdiv_s_1_384_FCO),
	.S(un6_clkdiv_s_1_384_S),
	.Y(un6_clkdiv_s_1_384_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_384.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_4),
	.Y(un6_clkdiv_cry_1_Y_4),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_384_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_4),
	.Y(un6_clkdiv_cry_2_Y_4),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_4),
	.Y(un6_clkdiv_cry_3_Y_4),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_4),
	.Y(un6_clkdiv_cry_4_Y_4),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_4),
	.Y(un6_clkdiv_cry_5_Y_4),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_4),
	.Y(un6_clkdiv_cry_6_Y_4),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_4),
	.S(un6_clkdiv_s_8_S_4),
	.Y(un6_clkdiv_s_8_Y_4),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_4),
	.Y(un6_clkdiv_cry_7_Y_4),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_1),
	.Y(Mosi_i_3_23_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[3]),
	.C(N_3564),
	.D(N_3565),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_1),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_3558),
	.D(N_3561),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_0),
	.Y(N_3561),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_0),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_0),
	.S(Mosi_i_3_18_2_wmux_3_S_0),
	.Y(N_3574),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_0),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_0),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_0),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_0),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SckF_c),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=16'h9AAA;
// @38:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un4_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_3574),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_2)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_2),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_2),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_2)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h9C;
// @38:89
  CFG2 un1_rst_1 (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @38:89
  CFG2 un1_rst_3 (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @38:131
  CFG2 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_1)
);
defparam un4_xfercomplete_ilto4_1.INIT=4'hE;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3565)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:131
  CFG3 un4_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un4_xfercomplete_ilto4_1_Z)
);
defparam un4_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @46:768
  CFG2 un4_xfercomplete_ilto4_1_RNI2IL4 (
	.A(un4_xfercomplete_i_1),
	.B(SpiBitPos_Z[2]),
	.Y(un4_xfercomplete_i_fc)
);
defparam un4_xfercomplete_ilto4_1_RNI2IL4.INIT=4'hE;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3564_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3558_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @38:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3564_1),
	.Y(N_3564)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_3558_2),
	.Y(N_3558)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_4),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_4),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_4),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_4),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_4),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_4),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:114
  CFG3 Mosi_i_7 (
	.A(DacFSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @46:768
  CFG4 un4_xfercomplete_ilto4_1_RNIFRR21 (
	.A(SckF_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un4_xfercomplete_i_1),
	.Y(SpiBitPos_1_sqmuxa_fc_0)
);
defparam un4_xfercomplete_ilto4_1_RNIFRR21.INIT=16'h1000;
// @46:768
  CFG4 Sck_i_RNI4R551 (
	.A(SckF_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un4_xfercomplete_i_fc),
	.Y(SpiBitPos_1_sqmuxa_fc)
);
defparam Sck_i_RNI4R551.INIT=16'h1000;
// @38:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SckF_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h40;
// @38:89
  CFG3 Sck_i_0 (
	.A(SckF_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_3)
);
defparam Sck_i_0.INIT=8'h6A;
// @38:89
  CFG4 XferComplete_i_RNO (
	.A(SckF_c),
	.B(SpiXferCompleteOut),
	.C(un4_xfercomplete_i_1),
	.D(un4_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCCE;
// @38:89
  CFG4 _decfrac23_RNIB2451 (
	.A(SckF_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNIB2451.INIT=16'hAC0C;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_fc_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hA59A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_9 (
  DacFSetpointToWrite,
  MosiF_c,
  SckF_c,
  N_1152_mux,
  DacFSetpointWritten,
  SpiRst_1z,
  LastSpiXferComplete_0_sqmuxa,
  SpiXferCompleteOut,
  LastSpiXferComplete_1z,
  N_1153_mux,
  lastwritedac4_i_0,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacFSetpointToWrite ;
output MosiF_c ;
output SckF_c ;
input N_1152_mux ;
output DacFSetpointWritten ;
output SpiRst_1z ;
input LastSpiXferComplete_0_sqmuxa ;
output SpiXferCompleteOut ;
output LastSpiXferComplete_1z ;
input N_1153_mux ;
input lastwritedac4_i_0 ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire MosiF_c ;
wire SckF_c ;
wire N_1152_mux ;
wire DacFSetpointWritten ;
wire SpiRst_1z ;
wire LastSpiXferComplete_0_sqmuxa ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_1z ;
wire N_1153_mux ;
wire lastwritedac4_i_0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(N_1153_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIVK5C (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIVK5C_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIVK5C_0.INIT=2'h1;
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i_0),
	.EN(N_1153_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacFSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1153_mux),
	.EN(N_1152_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 Spi (
	.DacFSetpointToWrite(DacFSetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckF_c(SckF_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiF_c(MosiF_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_9 */

module DMMainPorts (
  DMMainPorts_1_RamBusDataOut,
  nCsB_c,
  nCsF_c,
  nCsE_c,
  nCsD_c,
  nCsC_c,
  nCsA_c,
  SckF_c,
  MosiF_c,
  SckE_c,
  MosiE_c,
  SckD_c,
  MosiD_c,
  MosiC_c,
  SckB_c,
  MosiB_c,
  SckC_c,
  SckA_c,
  TP7_c,
  Tx2_c,
  Rx2_c,
  Tx1_c,
  Rx1_c,
  Tx0_c,
  Rx0_c,
  Oe0_c,
  Oe1_c,
  Oe2_c,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_34,
  popfeedthru_unused_35,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46,
  popfeedthru_unused_33,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_6,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_7,
  popfeedthru_unused,
  MSS_ADLIB_INST_RNIDP761,
  TP6_c,
  TP1_c,
  TP2_c,
  TP3_c,
  TP4_c,
  TP5_c,
  TP8_c,
  FCCC_C0_0_GL0
)
;
output [31:0] DMMainPorts_1_RamBusDataOut ;
output [3:0] nCsB_c ;
output [3:0] nCsF_c ;
output [3:0] nCsE_c ;
output [3:0] nCsD_c ;
output [3:0] nCsC_c ;
output [3:1] nCsA_c ;
output SckF_c ;
output MosiF_c ;
output SckE_c ;
output MosiE_c ;
output SckD_c ;
output MosiD_c ;
output MosiC_c ;
output SckB_c ;
output MosiB_c ;
output SckC_c ;
output SckA_c ;
output TP7_c ;
output Tx2_c ;
input Rx2_c ;
output Tx1_c ;
input Rx1_c ;
output Tx0_c ;
input Rx0_c ;
output Oe0_c ;
output Oe1_c ;
output Oe2_c ;
output RegisterSpaceReadAck ;
output RegisterSpaceWriteAck ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_35 ;
input popfeedthru_unused_36 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_33 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused ;
input MSS_ADLIB_INST_RNIDP761 ;
output TP6_c ;
output TP1_c ;
output TP2_c ;
output TP3_c ;
output TP4_c ;
output TP5_c ;
output TP8_c ;
input FCCC_C0_0_GL0 ;
wire SckF_c ;
wire MosiF_c ;
wire SckE_c ;
wire MosiE_c ;
wire SckD_c ;
wire MosiD_c ;
wire MosiC_c ;
wire SckB_c ;
wire MosiB_c ;
wire SckC_c ;
wire SckA_c ;
wire TP7_c ;
wire Tx2_c ;
wire Rx2_c ;
wire Tx1_c ;
wire Rx1_c ;
wire Tx0_c ;
wire Rx0_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire TP6_c ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP5_c ;
wire TP8_c ;
wire FCCC_C0_0_GL0 ;
wire [21:0] DacWriteNextState_Z;
wire [0:0] DacWriteNextState_i;
wire [5:0] DacSetpointReadAddressChannel_Z;
wire [5:5] DacSetpointReadAddressChannel_s_Z;
wire [4:0] DacSetpointReadAddressChannel_s;
wire [2:0] DacSetpointReadAddressController_Z;
wire [2:0] DacSetpointReadAddressController_5;
wire [1:0] DacSetpointReadAddressDac_Z;
wire [1:1] DacSetpointReadAddressDac_5;
wire [6:2] DacWriteNextState_rep_Z;
wire [20:2] DacWriteNextState_ns;
wire [0:0] DacWriteNextState_ns_Z;
wire [23:0] DacSetpoints_2_3_Z;
wire [23:0] DacSetpointFromRead;
wire [23:0] DacSetpoints_2_2_Z;
wire [23:0] DacSetpoints_2_1_Z;
wire [23:0] DacSetpoints_2_0_Z;
wire [23:0] DacSetpoints_1_3_Z;
wire [23:0] DacSetpoints_1_2_Z;
wire [23:0] DacSetpoints_1_1_Z;
wire [23:0] DacSetpoints_1_0_Z;
wire [23:0] DacSetpoints_0_3_Z;
wire [23:0] DacSetpoints_0_2_Z;
wire [23:0] DacSetpoints_0_1_Z;
wire [23:0] DacSetpoints_0_0_Z;
wire [1:0] DacSetpointReadedAddressDac_Z;
wire [1:0] DacSetpointReadedAddressDac_2;
wire [2:0] DacSetpointReadedAddressController_Z;
wire [2:0] DacSetpointReadedAddressController_2;
wire [0:0] StateOut_23;
wire [3:1] un1_DacWriteNextState_296;
wire [23:0] DacSetpoints_5_3_Z;
wire [23:0] DacSetpoints_5_2_Z;
wire [23:0] DacSetpoints_5_1_Z;
wire [23:0] DacSetpoints_5_0_Z;
wire [23:0] DacSetpoints_4_3_Z;
wire [23:0] DacSetpoints_4_2_Z;
wire [23:0] DacSetpoints_4_1_Z;
wire [23:0] DacSetpoints_4_0_Z;
wire [23:0] DacSetpoints_3_3_Z;
wire [23:0] DacSetpoints_3_2_Z;
wire [23:0] DacSetpoints_3_1_Z;
wire [23:0] DacSetpoints_3_0_Z;
wire [23:0] DacFSetpointToWrite_Z;
wire [3:3] StateOut_23_i_a2_RNI3TVF4;
wire [3:3] StateOut_23_i_a2_RNIPIVF4;
wire [20:20] un1_DacWriteNextState_300_0;
wire [3:3] StateOut_23_i_a2_RNI5UUF4;
wire [23:0] DacESetpointToWrite_Z;
wire [3:3] StateOut_23_i_a2_RNI5TS14;
wire [3:3] StateOut_23_i_a2_RNIRIS14;
wire [3:3] StateOut_23_i_a2_RNIV4I34;
wire [3:3] StateOut_23_i_a2_RNIQVH34;
wire [3:3] StateOut_23_i_a2_RNIUMT14;
wire [3:3] StateOut_23_i_a2_RNI4LPI3;
wire [19:19] un1_DacWriteNextState_301_1_RNI5LIF3;
wire [3:3] StateOut_23_i_a2_RNIA2T14;
wire [23:0] DacDSetpointToWrite_Z;
wire [3:3] StateOut_23_i_a2_RNIPGRJ4;
wire [3:3] StateOut_23_i_a2_RNIA1RJ4;
wire [3:3] StateOut_23_i_a2_RNIRHQJ4;
wire [3:3] StateOut_23_i_a2_RNIMCQJ4;
wire [3:3] StateOut_23_i_a2_RNIQP934;
wire [3:3] StateOut_23_i_a2_RNILK934;
wire [2:2] un1_DacWriteNextState_302_0;
wire [3:3] StateOut_23_i_a2_RNIH64V3;
wire [23:0] DacCSetpointToWrite_Z;
wire [22:5] un1_DacWriteNextState_303_0;
wire [18:18] un1_DacWriteNextState_303_1_RNI3BL54;
wire [3:3] StateOut_23_i_a2_RNI5RO54;
wire [3:3] StateOut_23_i_a2_RNIJSS84;
wire [3:3] StateOut_23_i_a2_RNIDMS84;
wire [23:0] DacBSetpointToWrite_Z;
wire [19:19] un1_DacWriteNextState_304_1_RNIVIM04;
wire [3:3] StateOut_23_i_a2_RNIH6UJ3;
wire [3:3] StateOut_23_i_a2_RNID2UJ3;
wire [23:23] un1_DacWriteNextState_304_1_RNIE2N04;
wire [3:3] StateOut_23_i_a2_RNIFSIP3;
wire [3:3] StateOut_23_i_a2_RNI6HGP3;
wire [6:6] un1_DacWriteNextState_304_1_RNIEPE63;
wire [3:3] StateOut_23_i_a2_RNI0LTJ3;
wire [23:0] DacASetpointToWrite_Z;
wire [22:3] un1_DacWriteNextState_305_0;
wire [3:3] StateOut_23_i_a2_RNIQQUU3;
wire [3:3] StateOut_23_i_a2_RNIFGVU3;
wire [3:3] StateOut_23_i_a2_RNIDEVU3;
wire [3:3] StateOut_23_i_a2_RNI9AVU3;
wire [2:2] un1_DacWriteNextState_305_1_RNII3DF4;
wire [3:3] un1_DacWriteNextState_298;
wire [1:1] un1_DacWriteNextState_297;
wire [3:3] un1_DacWriteNextState_294;
wire [1:1] un1_DacWriteNextState_295;
wire [0:0] DacSetpointReadAddressChannel_RNI5ULI_S;
wire [0:0] DacSetpointReadAddressChannel_RNI5ULI_Y;
wire [1:1] DacSetpointReadAddressChannel_RNIBTB51_S;
wire [1:1] DacSetpointReadAddressChannel_RNIBTB51_Y;
wire [34:1] un7_dacsetpointreadaddress_0;
wire [2:2] DacSetpointReadAddressChannel_RNIIT1O1_S;
wire [2:2] DacSetpointReadAddressChannel_RNIIT1O1_Y;
wire [3:3] DacSetpointReadAddressChannel_RNIQUNA2_S;
wire [3:3] DacSetpointReadAddressChannel_RNIQUNA2_Y;
wire [4:4] DacSetpointReadAddressChannel_RNI31ET2_S;
wire [4:4] DacSetpointReadAddressChannel_RNI31ET2_Y;
wire [5:5] DacSetpointReadAddressChannel_RNID44G3_S;
wire [5:5] DacSetpointReadAddressChannel_RNID44G3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNI5GSN3_S;
wire [5:5] DacSetpointReadAddressChannel_RNI5GSN3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNITRKV3_S;
wire [5:5] DacSetpointReadAddressChannel_RNITRKV3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_FCO;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_S;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIL7D74_S;
wire [5:5] DacSetpointReadAddressChannel_RNIL7D74_Y;
wire [4:0] DacSetpointReadAddressChannel_cry_Z;
wire [4:0] DacSetpointReadAddressChannel_cry_Y;
wire [5:5] DacSetpointReadAddressChannel_s_FCO;
wire [5:5] DacSetpointReadAddressChannel_s_Y;
wire [43:0] un7_dacsetpointreadaddress_NC;
wire [8:0] un7_dacsetpointreadaddress_ONC;
wire [31:0] RamDataIn;
wire [10:10] O_RNIQ57P8_S;
wire [11:11] O_RNI5NSAA_S;
wire [9:9] O_RNI7EIE7_S;
wire [8:8] O_RNIBFUA6_S;
wire [7:7] O_RNIULF95_S;
wire [6:6] O_RNIV06A4_S;
wire [5:5] O_RNIDF1D3_S;
wire [4:4] O_RNI702I2_S;
wire [3:3] O_RNICI7P1_S;
wire [2:2] O_RNIR4I21_S;
wire [12:12] O_RNIJM1E_Y;
wire [13:0] RamAddress;
wire [5:4] Address;
wire [9:0] Uart2RxFifoCount;
wire [7:0] Uart3RxFifoData;
wire [7:0] Uart0RxFifoData;
wire [7:0] Uart1RxFifoData;
wire [9:0] Uart0RxFifoCount;
wire [9:0] Uart1RxFifoCount;
wire [7:0] Uart2RxFifoData;
wire [9:0] Uart3RxFifoCount;
wire [7:0] Uart0TxFifoData;
wire [7:0] Uart2TxFifoData;
wire [7:0] Uart1TxFifoData;
wire [7:0] Uart2ClkDivider;
wire [7:0] Uart3ClkDivider;
wire [7:0] Uart0ClkDivider;
wire [7:0] Uart1ClkDivider;
wire [1:1] SUM_5;
wire [2:1] ClkDiv;
wire [2:1] SUM_4;
wire [2:1] ClkDiv_0;
wire [2:1] SUM_3;
wire [2:1] ClkDiv_1;
wire [2:2] SUM_2;
wire [0:0] un1_spirst2_i;
wire [23:0] DataToMosi_i;
wire [0:0] un1_spirst2_i_0;
wire [0:0] un1_spirst2_i_1;
wire [4:0] SpiBitPos;
wire N_4063_i_set_Z ;
wire GND ;
wire N_4063_i_i ;
wire N_1186_mux ;
wire VCC ;
wire shot_i_arst_i ;
wire N_551_mux ;
wire N_333_i ;
wire N_1185_mux_i ;
wire N_1176_mux_i ;
wire N_547_mux_i ;
wire N_77_0 ;
wire N_317_i ;
wire N_794 ;
wire N_312_i ;
wire un9_dacasetpointwritten ;
wire N_336_i ;
wire N_330_i ;
wire N_365_i ;
wire DacSetpoints_2_3_1_sqmuxa ;
wire DacSetpoints_2_2_1_sqmuxa ;
wire DacSetpoints_2_1_1_sqmuxa ;
wire DacSetpoints_2_0_1_sqmuxa ;
wire DacSetpoints_1_3_1_sqmuxa ;
wire DacSetpoints_1_2_1_sqmuxa ;
wire DacSetpoints_1_1_1_sqmuxa ;
wire DacSetpoints_1_0_1_sqmuxa ;
wire DacSetpoints_0_3_1_sqmuxa ;
wire DacSetpoints_0_2_1_sqmuxa ;
wire DacSetpoints_0_1_1_sqmuxa ;
wire DacSetpoints_0_0_1_sqmuxa_1 ;
wire N_366_i ;
wire N_364_i ;
wire MasterReset_i ;
wire N_363_i ;
wire N_362_i ;
wire N_361_i ;
wire N_4053_i ;
wire DacSetpoints_5_3_1_sqmuxa ;
wire DacSetpoints_5_2_1_sqmuxa ;
wire DacSetpoints_5_1_1_sqmuxa ;
wire DacSetpoints_5_0_1_sqmuxa ;
wire DacSetpoints_4_3_1_sqmuxa ;
wire DacSetpoints_4_2_1_sqmuxa ;
wire DacSetpoints_4_1_1_sqmuxa ;
wire DacSetpoints_4_0_1_sqmuxa ;
wire DacSetpoints_3_3_1_sqmuxa ;
wire DacSetpoints_3_2_1_sqmuxa ;
wire DacSetpoints_3_1_1_sqmuxa ;
wire DacSetpoints_3_0_1_sqmuxa ;
wire N_695_i ;
wire N_700_i ;
wire N_705_i ;
wire N_710_i ;
wire N_2090 ;
wire N_2088 ;
wire N_2086 ;
wire N_2084 ;
wire N_2189 ;
wire N_2107 ;
wire N_640_i ;
wire N_2103 ;
wire N_2102 ;
wire N_2101 ;
wire N_670_i ;
wire N_675_i ;
wire N_680_i ;
wire N_685_i ;
wire N_690_i ;
wire N_2205 ;
wire N_555_i ;
wire N_560_i ;
wire N_565_i ;
wire N_570_i ;
wire N_86_1_i ;
wire N_575_i ;
wire N_580_i ;
wire N_585_i ;
wire N_590_i ;
wire N_2194 ;
wire N_485_i ;
wire N_2298 ;
wire N_2297 ;
wire N_2295 ;
wire N_2294 ;
wire N_79_0_i ;
wire N_530_i ;
wire N_4089 ;
wire N_2206 ;
wire N_2315 ;
wire N_425_0_i ;
wire N_2312 ;
wire N_2310 ;
wire N_2309 ;
wire N_450_i ;
wire N_455_i ;
wire N_460_i ;
wire N_465_i ;
wire N_470_i ;
wire N_475_i ;
wire N_104_0_i ;
wire N_480_i ;
wire N_370_0_i ;
wire N_375_0_i ;
wire N_380_0_i ;
wire N_4447_i ;
wire N_385_0_i ;
wire N_70_0_i ;
wire N_390_0_i ;
wire N_2402 ;
wire N_2398 ;
wire N_2505 ;
wire N_2502 ;
wire N_4461 ;
wire N_340_0_i ;
wire N_2417 ;
wire N_2416 ;
wire N_2415 ;
wire N_2413 ;
wire N_365_0_i ;
wire N_4085 ;
wire N_48_0_i ;
wire N_265_0_i ;
wire N_270_0_i ;
wire N_4456_i ;
wire N_275_0_i ;
wire N_280_0_i ;
wire N_285_0_i ;
wire N_56_0_i ;
wire N_290_0_i ;
wire N_295_0_i ;
wire N_2507 ;
wire N_183_0_i ;
wire N_188_0_i ;
wire N_193_0_i ;
wire N_198_0_i ;
wire N_2610 ;
wire N_2609 ;
wire N_2523 ;
wire N_240_0_i ;
wire N_2521 ;
wire N_4060_i ;
wire N_4061_i ;
wire N_4062_i ;
wire N_4079 ;
wire N_143_0_i ;
wire N_41_0_i ;
wire N_2621 ;
wire N_163_0_i ;
wire N_168_0_i ;
wire N_4458_i ;
wire N_173_0_i ;
wire N_178_0_i ;
wire N_4055_i ;
wire N_4056_i ;
wire N_4048_i ;
wire N_4049_i ;
wire N_4050_i ;
wire N_4051_i ;
wire N_770_i ;
wire N_4052_i ;
wire N_4057_i ;
wire N_4058_i ;
wire N_776_i ;
wire N_4059_i ;
wire N_4054_i ;
wire un7_dacsetpointreadaddress_cry_0 ;
wire un7_dacsetpointreadaddress ;
wire un7_dacsetpointreadaddress_cry_1 ;
wire un7_dacsetpointreadaddress_cry_2 ;
wire un7_dacsetpointreadaddress_cry_3 ;
wire un7_dacsetpointreadaddress_cry_4 ;
wire un7_dacsetpointreadaddress_cry_5 ;
wire un7_dacsetpointreadaddress_cry_6 ;
wire un7_dacsetpointreadaddress_cry_7 ;
wire un7_dacsetpointreadaddress_cry_8 ;
wire DacSetpointReadAddressChannel_s_364_FCO ;
wire DacSetpointReadAddressChannel_s_364_S ;
wire DacSetpointReadAddressChannel_s_364_Y ;
wire DacSetpointReadAddressChannel_lcry ;
wire N_4535 ;
wire N_4538 ;
wire N_4552 ;
wire N_4558 ;
wire N_4571 ;
wire N_4572 ;
wire N_4575 ;
wire N_4576 ;
wire N_4577 ;
wire N_4580 ;
wire N_4595 ;
wire N_4598 ;
wire N_4599 ;
wire N_4601 ;
wire N_4607 ;
wire N_4609 ;
wire N_4611 ;
wire N_4614 ;
wire N_4624 ;
wire N_4625 ;
wire N_4627 ;
wire N_4628 ;
wire N_4629 ;
wire N_4630 ;
wire N_4631 ;
wire N_4632 ;
wire N_4633 ;
wire N_4638 ;
wire N_4640 ;
wire N_4641 ;
wire N_4643 ;
wire N_4648 ;
wire N_4650 ;
wire N_4651 ;
wire N_4652 ;
wire N_4653 ;
wire N_4655 ;
wire N_4657 ;
wire N_4667 ;
wire N_4668 ;
wire N_4670 ;
wire N_4671 ;
wire N_4675 ;
wire N_4681 ;
wire N_4683 ;
wire N_4684 ;
wire N_4685 ;
wire N_4686 ;
wire N_4690 ;
wire N_4688 ;
wire N_4597 ;
wire N_4578 ;
wire N_4561 ;
wire N_4560 ;
wire N_4555 ;
wire N_4551 ;
wire N_4549 ;
wire N_4541 ;
wire N_4537 ;
wire N_4557 ;
wire N_4562 ;
wire N_4593 ;
wire N_4600 ;
wire N_4642 ;
wire N_4644 ;
wire N_4645 ;
wire N_4646 ;
wire N_4649 ;
wire N_4536 ;
wire N_4539 ;
wire N_4573 ;
wire N_4574 ;
wire N_4583 ;
wire N_4596 ;
wire N_4610 ;
wire N_4613 ;
wire N_4639 ;
wire N_4656 ;
wire N_4658 ;
wire N_4669 ;
wire N_4672 ;
wire N_4678 ;
wire N_4647 ;
wire N_4626 ;
wire N_4612 ;
wire N_4604 ;
wire N_4602 ;
wire N_4594 ;
wire N_4579 ;
wire N_4559 ;
wire N_4553 ;
wire N_4550 ;
wire N_4534 ;
wire N_4635 ;
wire N_4654 ;
wire N_4673 ;
wire N_4687 ;
wire N_4689 ;
wire N_4608 ;
wire N_4615 ;
wire N_4674 ;
wire N_4676 ;
wire N_4584 ;
wire N_4582 ;
wire N_4543 ;
wire N_4691 ;
wire N_4682 ;
wire un3_dacsetpointreadaddresschannellt4 ;
wire un20_dacasetpointwritten ;
wire OVFL_CARRYOUT ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire shot_i ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire N_2814 ;
wire N_2815 ;
wire N_2816 ;
wire N_2817 ;
wire Uart1RxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire Uart0TxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart1TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart2TxFifoEmpty ;
wire Uart1TxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart1RxFifoFull ;
wire Uart3RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire ReadUart3 ;
wire ReadUart2 ;
wire ReadUart1 ;
wire ReadUart0 ;
wire WriteUart3 ;
wire WriteUart2 ;
wire WriteUart1 ;
wire WriteUart0 ;
wire Uart3FifoReset ;
wire Uart2FifoReset ;
wire Uart1FifoReset ;
wire Uart0FifoReset ;
wire UartClk0 ;
wire CO0_5 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0FifoReset_i_arst_i ;
wire UartClk1 ;
wire CO0_4 ;
wire UartTxClk1 ;
wire Rxd1_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1FifoReset_i_arst_i ;
wire UartClk2 ;
wire CO0_3 ;
wire UartTxClk2 ;
wire Rxd2_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2FifoReset_i_arst_i ;
wire UartClk3 ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire N_2818 ;
wire N_2819 ;
wire N_2820 ;
wire N_2821 ;
wire N_2822 ;
wire N_2823 ;
wire N_2824 ;
wire N_2825 ;
wire N_2826 ;
wire N_2827 ;
wire N_1182_mux_i ;
wire N_1181_mux_i ;
wire SpiRst ;
wire N_835_i ;
wire un1_XferComplete_i_1_i ;
wire N_1183 ;
wire un3_clkdivlt8 ;
wire un3_clkdivlto8_2 ;
wire un3_clkdivlto8_1 ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete ;
wire un1_SpiRst_0_sqmuxa_1_i_0 ;
wire SpiXferCompleteOut_0 ;
wire LastSpiXferComplete_0 ;
wire un1_SpiRst_0_sqmuxa_1_i_1 ;
wire SpiXferCompleteOut_1 ;
wire LastSpiXferComplete_1 ;
wire SpiRst_0 ;
wire DacESetpointWritten ;
wire DacFSetpointWritten ;
wire SpiRst_1 ;
wire N_1153_mux ;
wire N_1152_mux ;
wire N_1155_mux ;
wire N_1154_mux ;
wire DacBSetpointWritten ;
wire DacCSetpointWritten ;
wire DacDSetpointWritten ;
wire SpiRst_2 ;
wire un1_rst_3_i ;
wire SpiRst_3 ;
wire N_1180_mux_i ;
wire N_55_0_i ;
wire N_1184_mux_i ;
wire un3_clkdivlto8 ;
wire LastSpiXferComplete_0_sqmuxa ;
wire SpiXferCompleteOut_2 ;
wire LastSpiXferComplete_2 ;
wire LastSpiXferComplete_0_sqmuxa_0 ;
wire SpiXferCompleteOut_3 ;
wire LastSpiXferComplete_3 ;
wire LastWriteDac ;
wire un1_rst_1_i ;
wire un1_rst_1 ;
wire lastwritedac4_i_0 ;
  CFG1 WriteDacs_RNO (
	.A(DacWriteNextState_Z[0]),
	.Y(DacWriteNextState_i[0])
);
defparam WriteDacs_RNO.INIT=2'h1;
  SLE N_4063_i_set (
	.Q(N_4063_i_set_Z),
	.ADn(GND),
	.ALn(N_4063_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_1186_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[5]  (
	.Q(DacSetpointReadAddressChannel_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s_Z[5]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[4]  (
	.Q(DacSetpointReadAddressChannel_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[4]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[3]  (
	.Q(DacSetpointReadAddressChannel_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[3]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[2]  (
	.Q(DacSetpointReadAddressChannel_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[2]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[1]  (
	.Q(DacSetpointReadAddressChannel_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[1]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[0]  (
	.Q(DacSetpointReadAddressChannel_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[0]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressController[2]  (
	.Q(DacSetpointReadAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressController_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressController[1]  (
	.Q(DacSetpointReadAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressController_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressController[0]  (
	.Q(DacSetpointReadAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressController_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressDac[1]  (
	.Q(DacSetpointReadAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressDac_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressDac[0]  (
	.Q(DacSetpointReadAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_551_mux),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState_rep[6]  (
	.Q(DacWriteNextState_rep_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState_rep[2]  (
	.Q(DacWriteNextState_rep_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_333_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[21]  (
	.Q(DacWriteNextState_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[6]  (
	.Q(DacWriteNextState_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[7]  (
	.Q(DacWriteNextState_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[8]  (
	.Q(DacWriteNextState_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1185_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[9]  (
	.Q(DacWriteNextState_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[10]  (
	.Q(DacWriteNextState_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1176_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[11]  (
	.Q(DacWriteNextState_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_547_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[12]  (
	.Q(DacWriteNextState_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_77_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[13]  (
	.Q(DacWriteNextState_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[14]  (
	.Q(DacWriteNextState_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_317_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[15]  (
	.Q(DacWriteNextState_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[16]  (
	.Q(DacWriteNextState_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_794),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[17]  (
	.Q(DacWriteNextState_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_312_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[18]  (
	.Q(DacWriteNextState_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[19]  (
	.Q(DacWriteNextState_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[20]  (
	.Q(DacWriteNextState_Z[20]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un9_dacasetpointwritten),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[0]  (
	.Q(DacWriteNextState_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_336_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[1]  (
	.Q(DacWriteNextState_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[2]  (
	.Q(DacWriteNextState_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_333_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[3]  (
	.Q(DacWriteNextState_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[4]  (
	.Q(DacWriteNextState_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_330_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[5]  (
	.Q(DacWriteNextState_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE WriteDacs (
	.Q(TP8_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_365_i),
	.EN(DacWriteNextState_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[10]  (
	.Q(DacSetpoints_2_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[9]  (
	.Q(DacSetpoints_2_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[8]  (
	.Q(DacSetpoints_2_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[7]  (
	.Q(DacSetpoints_2_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[6]  (
	.Q(DacSetpoints_2_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[5]  (
	.Q(DacSetpoints_2_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[4]  (
	.Q(DacSetpoints_2_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[3]  (
	.Q(DacSetpoints_2_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[2]  (
	.Q(DacSetpoints_2_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[1]  (
	.Q(DacSetpoints_2_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[0]  (
	.Q(DacSetpoints_2_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[1]  (
	.Q(DacSetpoints_2_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[0]  (
	.Q(DacSetpoints_2_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[23]  (
	.Q(DacSetpoints_2_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[22]  (
	.Q(DacSetpoints_2_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[21]  (
	.Q(DacSetpoints_2_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[20]  (
	.Q(DacSetpoints_2_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[19]  (
	.Q(DacSetpoints_2_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[18]  (
	.Q(DacSetpoints_2_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[17]  (
	.Q(DacSetpoints_2_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[16]  (
	.Q(DacSetpoints_2_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[15]  (
	.Q(DacSetpoints_2_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[14]  (
	.Q(DacSetpoints_2_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[13]  (
	.Q(DacSetpoints_2_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[12]  (
	.Q(DacSetpoints_2_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[11]  (
	.Q(DacSetpoints_2_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[16]  (
	.Q(DacSetpoints_2_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[15]  (
	.Q(DacSetpoints_2_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[14]  (
	.Q(DacSetpoints_2_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[13]  (
	.Q(DacSetpoints_2_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[12]  (
	.Q(DacSetpoints_2_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[11]  (
	.Q(DacSetpoints_2_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[10]  (
	.Q(DacSetpoints_2_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[9]  (
	.Q(DacSetpoints_2_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[8]  (
	.Q(DacSetpoints_2_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[7]  (
	.Q(DacSetpoints_2_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[6]  (
	.Q(DacSetpoints_2_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[5]  (
	.Q(DacSetpoints_2_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[4]  (
	.Q(DacSetpoints_2_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[3]  (
	.Q(DacSetpoints_2_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[2]  (
	.Q(DacSetpoints_2_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[7]  (
	.Q(DacSetpoints_2_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[6]  (
	.Q(DacSetpoints_2_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[5]  (
	.Q(DacSetpoints_2_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[4]  (
	.Q(DacSetpoints_2_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[3]  (
	.Q(DacSetpoints_2_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[2]  (
	.Q(DacSetpoints_2_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[1]  (
	.Q(DacSetpoints_2_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[0]  (
	.Q(DacSetpoints_2_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[23]  (
	.Q(DacSetpoints_2_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[22]  (
	.Q(DacSetpoints_2_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[21]  (
	.Q(DacSetpoints_2_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[20]  (
	.Q(DacSetpoints_2_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[19]  (
	.Q(DacSetpoints_2_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[18]  (
	.Q(DacSetpoints_2_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[17]  (
	.Q(DacSetpoints_2_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[22]  (
	.Q(DacSetpoints_2_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[21]  (
	.Q(DacSetpoints_2_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[20]  (
	.Q(DacSetpoints_2_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[19]  (
	.Q(DacSetpoints_2_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[18]  (
	.Q(DacSetpoints_2_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[17]  (
	.Q(DacSetpoints_2_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[16]  (
	.Q(DacSetpoints_2_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[15]  (
	.Q(DacSetpoints_2_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[14]  (
	.Q(DacSetpoints_2_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[13]  (
	.Q(DacSetpoints_2_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[12]  (
	.Q(DacSetpoints_2_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[11]  (
	.Q(DacSetpoints_2_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[10]  (
	.Q(DacSetpoints_2_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[9]  (
	.Q(DacSetpoints_2_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[8]  (
	.Q(DacSetpoints_2_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[13]  (
	.Q(DacSetpoints_2_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[12]  (
	.Q(DacSetpoints_2_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[11]  (
	.Q(DacSetpoints_2_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[10]  (
	.Q(DacSetpoints_2_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[9]  (
	.Q(DacSetpoints_2_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[8]  (
	.Q(DacSetpoints_2_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[7]  (
	.Q(DacSetpoints_2_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[6]  (
	.Q(DacSetpoints_2_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[5]  (
	.Q(DacSetpoints_2_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[4]  (
	.Q(DacSetpoints_2_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[3]  (
	.Q(DacSetpoints_2_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[2]  (
	.Q(DacSetpoints_2_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[1]  (
	.Q(DacSetpoints_2_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[0]  (
	.Q(DacSetpoints_2_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[23]  (
	.Q(DacSetpoints_2_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[4]  (
	.Q(DacSetpoints_1_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[3]  (
	.Q(DacSetpoints_1_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[2]  (
	.Q(DacSetpoints_1_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[1]  (
	.Q(DacSetpoints_1_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[0]  (
	.Q(DacSetpoints_1_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[23]  (
	.Q(DacSetpoints_2_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[22]  (
	.Q(DacSetpoints_2_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[21]  (
	.Q(DacSetpoints_2_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[20]  (
	.Q(DacSetpoints_2_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[19]  (
	.Q(DacSetpoints_2_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[18]  (
	.Q(DacSetpoints_2_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[17]  (
	.Q(DacSetpoints_2_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[16]  (
	.Q(DacSetpoints_2_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[15]  (
	.Q(DacSetpoints_2_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[14]  (
	.Q(DacSetpoints_2_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[19]  (
	.Q(DacSetpoints_1_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[18]  (
	.Q(DacSetpoints_1_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[17]  (
	.Q(DacSetpoints_1_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[16]  (
	.Q(DacSetpoints_1_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[15]  (
	.Q(DacSetpoints_1_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[14]  (
	.Q(DacSetpoints_1_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[13]  (
	.Q(DacSetpoints_1_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[12]  (
	.Q(DacSetpoints_1_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[11]  (
	.Q(DacSetpoints_1_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[10]  (
	.Q(DacSetpoints_1_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[9]  (
	.Q(DacSetpoints_1_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[8]  (
	.Q(DacSetpoints_1_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[7]  (
	.Q(DacSetpoints_1_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[6]  (
	.Q(DacSetpoints_1_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[5]  (
	.Q(DacSetpoints_1_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[10]  (
	.Q(DacSetpoints_1_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[9]  (
	.Q(DacSetpoints_1_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[8]  (
	.Q(DacSetpoints_1_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[7]  (
	.Q(DacSetpoints_1_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[6]  (
	.Q(DacSetpoints_1_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[5]  (
	.Q(DacSetpoints_1_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[4]  (
	.Q(DacSetpoints_1_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[3]  (
	.Q(DacSetpoints_1_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[2]  (
	.Q(DacSetpoints_1_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[1]  (
	.Q(DacSetpoints_1_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[0]  (
	.Q(DacSetpoints_1_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[23]  (
	.Q(DacSetpoints_1_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[22]  (
	.Q(DacSetpoints_1_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[21]  (
	.Q(DacSetpoints_1_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[20]  (
	.Q(DacSetpoints_1_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[1]  (
	.Q(DacSetpoints_1_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[0]  (
	.Q(DacSetpoints_1_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[23]  (
	.Q(DacSetpoints_1_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[22]  (
	.Q(DacSetpoints_1_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[21]  (
	.Q(DacSetpoints_1_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[20]  (
	.Q(DacSetpoints_1_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[19]  (
	.Q(DacSetpoints_1_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[18]  (
	.Q(DacSetpoints_1_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[17]  (
	.Q(DacSetpoints_1_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[16]  (
	.Q(DacSetpoints_1_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[15]  (
	.Q(DacSetpoints_1_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[14]  (
	.Q(DacSetpoints_1_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[13]  (
	.Q(DacSetpoints_1_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[12]  (
	.Q(DacSetpoints_1_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[11]  (
	.Q(DacSetpoints_1_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[16]  (
	.Q(DacSetpoints_1_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[15]  (
	.Q(DacSetpoints_1_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[14]  (
	.Q(DacSetpoints_1_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[13]  (
	.Q(DacSetpoints_1_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[12]  (
	.Q(DacSetpoints_1_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[11]  (
	.Q(DacSetpoints_1_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[10]  (
	.Q(DacSetpoints_1_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[9]  (
	.Q(DacSetpoints_1_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[8]  (
	.Q(DacSetpoints_1_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[7]  (
	.Q(DacSetpoints_1_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[6]  (
	.Q(DacSetpoints_1_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[5]  (
	.Q(DacSetpoints_1_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[4]  (
	.Q(DacSetpoints_1_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[3]  (
	.Q(DacSetpoints_1_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[2]  (
	.Q(DacSetpoints_1_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[7]  (
	.Q(DacSetpoints_1_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[6]  (
	.Q(DacSetpoints_1_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[5]  (
	.Q(DacSetpoints_1_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[4]  (
	.Q(DacSetpoints_1_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[3]  (
	.Q(DacSetpoints_1_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[2]  (
	.Q(DacSetpoints_1_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[1]  (
	.Q(DacSetpoints_1_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[0]  (
	.Q(DacSetpoints_1_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[23]  (
	.Q(DacSetpoints_1_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[22]  (
	.Q(DacSetpoints_1_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[21]  (
	.Q(DacSetpoints_1_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[20]  (
	.Q(DacSetpoints_1_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[19]  (
	.Q(DacSetpoints_1_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[18]  (
	.Q(DacSetpoints_1_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[17]  (
	.Q(DacSetpoints_1_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[22]  (
	.Q(DacSetpoints_1_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[21]  (
	.Q(DacSetpoints_1_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[20]  (
	.Q(DacSetpoints_1_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[19]  (
	.Q(DacSetpoints_1_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[18]  (
	.Q(DacSetpoints_1_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[17]  (
	.Q(DacSetpoints_1_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[16]  (
	.Q(DacSetpoints_1_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[15]  (
	.Q(DacSetpoints_1_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[14]  (
	.Q(DacSetpoints_1_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[13]  (
	.Q(DacSetpoints_1_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[12]  (
	.Q(DacSetpoints_1_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[11]  (
	.Q(DacSetpoints_1_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[10]  (
	.Q(DacSetpoints_1_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[9]  (
	.Q(DacSetpoints_1_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[8]  (
	.Q(DacSetpoints_1_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[13]  (
	.Q(DacSetpoints_0_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[12]  (
	.Q(DacSetpoints_0_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[11]  (
	.Q(DacSetpoints_0_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[10]  (
	.Q(DacSetpoints_0_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[9]  (
	.Q(DacSetpoints_0_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[8]  (
	.Q(DacSetpoints_0_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[7]  (
	.Q(DacSetpoints_0_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[6]  (
	.Q(DacSetpoints_0_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[5]  (
	.Q(DacSetpoints_0_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[4]  (
	.Q(DacSetpoints_0_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[3]  (
	.Q(DacSetpoints_0_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[2]  (
	.Q(DacSetpoints_0_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[1]  (
	.Q(DacSetpoints_0_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[0]  (
	.Q(DacSetpoints_0_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[23]  (
	.Q(DacSetpoints_1_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[4]  (
	.Q(DacSetpoints_0_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[3]  (
	.Q(DacSetpoints_0_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[2]  (
	.Q(DacSetpoints_0_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[1]  (
	.Q(DacSetpoints_0_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[0]  (
	.Q(DacSetpoints_0_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[23]  (
	.Q(DacSetpoints_0_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[22]  (
	.Q(DacSetpoints_0_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[21]  (
	.Q(DacSetpoints_0_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[20]  (
	.Q(DacSetpoints_0_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[19]  (
	.Q(DacSetpoints_0_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[18]  (
	.Q(DacSetpoints_0_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[17]  (
	.Q(DacSetpoints_0_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[16]  (
	.Q(DacSetpoints_0_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[15]  (
	.Q(DacSetpoints_0_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[14]  (
	.Q(DacSetpoints_0_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[19]  (
	.Q(DacSetpoints_0_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[18]  (
	.Q(DacSetpoints_0_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[17]  (
	.Q(DacSetpoints_0_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[16]  (
	.Q(DacSetpoints_0_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[15]  (
	.Q(DacSetpoints_0_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[14]  (
	.Q(DacSetpoints_0_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[13]  (
	.Q(DacSetpoints_0_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[12]  (
	.Q(DacSetpoints_0_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[11]  (
	.Q(DacSetpoints_0_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[10]  (
	.Q(DacSetpoints_0_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[9]  (
	.Q(DacSetpoints_0_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[8]  (
	.Q(DacSetpoints_0_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[7]  (
	.Q(DacSetpoints_0_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[6]  (
	.Q(DacSetpoints_0_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[5]  (
	.Q(DacSetpoints_0_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[10]  (
	.Q(DacSetpoints_0_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[9]  (
	.Q(DacSetpoints_0_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[8]  (
	.Q(DacSetpoints_0_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[7]  (
	.Q(DacSetpoints_0_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[6]  (
	.Q(DacSetpoints_0_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[5]  (
	.Q(DacSetpoints_0_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[4]  (
	.Q(DacSetpoints_0_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[3]  (
	.Q(DacSetpoints_0_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[2]  (
	.Q(DacSetpoints_0_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[1]  (
	.Q(DacSetpoints_0_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[0]  (
	.Q(DacSetpoints_0_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[23]  (
	.Q(DacSetpoints_0_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[22]  (
	.Q(DacSetpoints_0_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[21]  (
	.Q(DacSetpoints_0_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[20]  (
	.Q(DacSetpoints_0_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[1]  (
	.Q(DacSetpoints_0_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[0]  (
	.Q(DacSetpoints_0_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[23]  (
	.Q(DacSetpoints_0_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[22]  (
	.Q(DacSetpoints_0_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[21]  (
	.Q(DacSetpoints_0_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[20]  (
	.Q(DacSetpoints_0_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[19]  (
	.Q(DacSetpoints_0_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[18]  (
	.Q(DacSetpoints_0_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[17]  (
	.Q(DacSetpoints_0_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[16]  (
	.Q(DacSetpoints_0_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[15]  (
	.Q(DacSetpoints_0_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[14]  (
	.Q(DacSetpoints_0_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[13]  (
	.Q(DacSetpoints_0_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[12]  (
	.Q(DacSetpoints_0_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[11]  (
	.Q(DacSetpoints_0_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[16]  (
	.Q(DacSetpoints_0_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[15]  (
	.Q(DacSetpoints_0_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[14]  (
	.Q(DacSetpoints_0_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[13]  (
	.Q(DacSetpoints_0_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[12]  (
	.Q(DacSetpoints_0_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[11]  (
	.Q(DacSetpoints_0_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[10]  (
	.Q(DacSetpoints_0_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[9]  (
	.Q(DacSetpoints_0_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[8]  (
	.Q(DacSetpoints_0_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[7]  (
	.Q(DacSetpoints_0_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[6]  (
	.Q(DacSetpoints_0_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[5]  (
	.Q(DacSetpoints_0_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[4]  (
	.Q(DacSetpoints_0_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[3]  (
	.Q(DacSetpoints_0_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[2]  (
	.Q(DacSetpoints_0_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadedAddressDac[1]  (
	.Q(DacSetpointReadedAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadedAddressDac_2[1]),
	.EN(N_366_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadedAddressDac[0]  (
	.Q(DacSetpointReadedAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadedAddressDac_2[0]),
	.EN(N_366_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadedAddressController[2]  (
	.Q(DacSetpointReadedAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadedAddressController_2[2]),
	.EN(N_366_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadedAddressController[1]  (
	.Q(DacSetpointReadedAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadedAddressController_2[1]),
	.EN(N_366_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadedAddressController[0]  (
	.Q(DacSetpointReadedAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadedAddressController_2[0]),
	.EN(N_366_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[23]  (
	.Q(DacSetpoints_0_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[22]  (
	.Q(DacSetpoints_0_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[21]  (
	.Q(DacSetpoints_0_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[20]  (
	.Q(DacSetpoints_0_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[19]  (
	.Q(DacSetpoints_0_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[18]  (
	.Q(DacSetpoints_0_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[17]  (
	.Q(DacSetpoints_0_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \StateOut[4]  (
	.Q(TP5_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_364_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \StateOut[3]  (
	.Q(TP4_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_363_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \StateOut[2]  (
	.Q(TP3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_362_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \StateOut[1]  (
	.Q(TP2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_361_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \StateOut[0]  (
	.Q(TP1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23[0]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsA_i[3]  (
	.Q(nCsA_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4053_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsA_i[2]  (
	.Q(nCsA_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296[1]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsA_i[1]  (
	.Q(nCsA_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296[2]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsA_i[0]  (
	.Q(TP6_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[14]  (
	.Q(DacSetpoints_5_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[13]  (
	.Q(DacSetpoints_5_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[12]  (
	.Q(DacSetpoints_5_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[11]  (
	.Q(DacSetpoints_5_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[10]  (
	.Q(DacSetpoints_5_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[9]  (
	.Q(DacSetpoints_5_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[8]  (
	.Q(DacSetpoints_5_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[7]  (
	.Q(DacSetpoints_5_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[6]  (
	.Q(DacSetpoints_5_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[5]  (
	.Q(DacSetpoints_5_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[4]  (
	.Q(DacSetpoints_5_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[3]  (
	.Q(DacSetpoints_5_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[2]  (
	.Q(DacSetpoints_5_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[1]  (
	.Q(DacSetpoints_5_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[0]  (
	.Q(DacSetpoints_5_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[5]  (
	.Q(DacSetpoints_5_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[4]  (
	.Q(DacSetpoints_5_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[3]  (
	.Q(DacSetpoints_5_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[2]  (
	.Q(DacSetpoints_5_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[1]  (
	.Q(DacSetpoints_5_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[0]  (
	.Q(DacSetpoints_5_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[23]  (
	.Q(DacSetpoints_5_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[22]  (
	.Q(DacSetpoints_5_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[21]  (
	.Q(DacSetpoints_5_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[20]  (
	.Q(DacSetpoints_5_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[19]  (
	.Q(DacSetpoints_5_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[18]  (
	.Q(DacSetpoints_5_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[17]  (
	.Q(DacSetpoints_5_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[16]  (
	.Q(DacSetpoints_5_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[15]  (
	.Q(DacSetpoints_5_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[20]  (
	.Q(DacSetpoints_5_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[19]  (
	.Q(DacSetpoints_5_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[18]  (
	.Q(DacSetpoints_5_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[17]  (
	.Q(DacSetpoints_5_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[16]  (
	.Q(DacSetpoints_5_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[15]  (
	.Q(DacSetpoints_5_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[14]  (
	.Q(DacSetpoints_5_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[13]  (
	.Q(DacSetpoints_5_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[12]  (
	.Q(DacSetpoints_5_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[11]  (
	.Q(DacSetpoints_5_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[10]  (
	.Q(DacSetpoints_5_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[9]  (
	.Q(DacSetpoints_5_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[8]  (
	.Q(DacSetpoints_5_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[7]  (
	.Q(DacSetpoints_5_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[6]  (
	.Q(DacSetpoints_5_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[11]  (
	.Q(DacSetpoints_5_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[10]  (
	.Q(DacSetpoints_5_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[9]  (
	.Q(DacSetpoints_5_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[8]  (
	.Q(DacSetpoints_5_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[7]  (
	.Q(DacSetpoints_5_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[6]  (
	.Q(DacSetpoints_5_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[5]  (
	.Q(DacSetpoints_5_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[4]  (
	.Q(DacSetpoints_5_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[3]  (
	.Q(DacSetpoints_5_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[2]  (
	.Q(DacSetpoints_5_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[1]  (
	.Q(DacSetpoints_5_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[0]  (
	.Q(DacSetpoints_5_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[23]  (
	.Q(DacSetpoints_5_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[22]  (
	.Q(DacSetpoints_5_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[21]  (
	.Q(DacSetpoints_5_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[2]  (
	.Q(DacSetpoints_5_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[1]  (
	.Q(DacSetpoints_5_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[0]  (
	.Q(DacSetpoints_5_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[23]  (
	.Q(DacSetpoints_5_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[22]  (
	.Q(DacSetpoints_5_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[21]  (
	.Q(DacSetpoints_5_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[20]  (
	.Q(DacSetpoints_5_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[19]  (
	.Q(DacSetpoints_5_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[18]  (
	.Q(DacSetpoints_5_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[17]  (
	.Q(DacSetpoints_5_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[16]  (
	.Q(DacSetpoints_5_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[15]  (
	.Q(DacSetpoints_5_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[14]  (
	.Q(DacSetpoints_5_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[13]  (
	.Q(DacSetpoints_5_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[12]  (
	.Q(DacSetpoints_5_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[17]  (
	.Q(DacSetpoints_5_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[16]  (
	.Q(DacSetpoints_5_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[15]  (
	.Q(DacSetpoints_5_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[14]  (
	.Q(DacSetpoints_5_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[13]  (
	.Q(DacSetpoints_5_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[12]  (
	.Q(DacSetpoints_5_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[11]  (
	.Q(DacSetpoints_5_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[10]  (
	.Q(DacSetpoints_5_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[9]  (
	.Q(DacSetpoints_5_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[8]  (
	.Q(DacSetpoints_5_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[7]  (
	.Q(DacSetpoints_5_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[6]  (
	.Q(DacSetpoints_5_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[5]  (
	.Q(DacSetpoints_5_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[4]  (
	.Q(DacSetpoints_5_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[3]  (
	.Q(DacSetpoints_5_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[8]  (
	.Q(DacSetpoints_4_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[7]  (
	.Q(DacSetpoints_4_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[6]  (
	.Q(DacSetpoints_4_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[5]  (
	.Q(DacSetpoints_4_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[4]  (
	.Q(DacSetpoints_4_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[3]  (
	.Q(DacSetpoints_4_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[2]  (
	.Q(DacSetpoints_4_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[1]  (
	.Q(DacSetpoints_4_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[0]  (
	.Q(DacSetpoints_4_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[23]  (
	.Q(DacSetpoints_5_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[22]  (
	.Q(DacSetpoints_5_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[21]  (
	.Q(DacSetpoints_5_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[20]  (
	.Q(DacSetpoints_5_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[19]  (
	.Q(DacSetpoints_5_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[18]  (
	.Q(DacSetpoints_5_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[23]  (
	.Q(DacSetpoints_4_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[22]  (
	.Q(DacSetpoints_4_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[21]  (
	.Q(DacSetpoints_4_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[20]  (
	.Q(DacSetpoints_4_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[19]  (
	.Q(DacSetpoints_4_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[18]  (
	.Q(DacSetpoints_4_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[17]  (
	.Q(DacSetpoints_4_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[16]  (
	.Q(DacSetpoints_4_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[15]  (
	.Q(DacSetpoints_4_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[14]  (
	.Q(DacSetpoints_4_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[13]  (
	.Q(DacSetpoints_4_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[12]  (
	.Q(DacSetpoints_4_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[11]  (
	.Q(DacSetpoints_4_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[10]  (
	.Q(DacSetpoints_4_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[9]  (
	.Q(DacSetpoints_4_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[14]  (
	.Q(DacSetpoints_4_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[13]  (
	.Q(DacSetpoints_4_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[12]  (
	.Q(DacSetpoints_4_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[11]  (
	.Q(DacSetpoints_4_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[10]  (
	.Q(DacSetpoints_4_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[9]  (
	.Q(DacSetpoints_4_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[8]  (
	.Q(DacSetpoints_4_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[7]  (
	.Q(DacSetpoints_4_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[6]  (
	.Q(DacSetpoints_4_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[5]  (
	.Q(DacSetpoints_4_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[4]  (
	.Q(DacSetpoints_4_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[3]  (
	.Q(DacSetpoints_4_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[2]  (
	.Q(DacSetpoints_4_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[1]  (
	.Q(DacSetpoints_4_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[0]  (
	.Q(DacSetpoints_4_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[5]  (
	.Q(DacSetpoints_4_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[4]  (
	.Q(DacSetpoints_4_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[3]  (
	.Q(DacSetpoints_4_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[2]  (
	.Q(DacSetpoints_4_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[1]  (
	.Q(DacSetpoints_4_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[0]  (
	.Q(DacSetpoints_4_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[23]  (
	.Q(DacSetpoints_4_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[22]  (
	.Q(DacSetpoints_4_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[21]  (
	.Q(DacSetpoints_4_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[20]  (
	.Q(DacSetpoints_4_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[19]  (
	.Q(DacSetpoints_4_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[18]  (
	.Q(DacSetpoints_4_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[17]  (
	.Q(DacSetpoints_4_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[16]  (
	.Q(DacSetpoints_4_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[15]  (
	.Q(DacSetpoints_4_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[20]  (
	.Q(DacSetpoints_4_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[19]  (
	.Q(DacSetpoints_4_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[18]  (
	.Q(DacSetpoints_4_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[17]  (
	.Q(DacSetpoints_4_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[16]  (
	.Q(DacSetpoints_4_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[15]  (
	.Q(DacSetpoints_4_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[14]  (
	.Q(DacSetpoints_4_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[13]  (
	.Q(DacSetpoints_4_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[12]  (
	.Q(DacSetpoints_4_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[11]  (
	.Q(DacSetpoints_4_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[10]  (
	.Q(DacSetpoints_4_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[9]  (
	.Q(DacSetpoints_4_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[8]  (
	.Q(DacSetpoints_4_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[7]  (
	.Q(DacSetpoints_4_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[6]  (
	.Q(DacSetpoints_4_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[11]  (
	.Q(DacSetpoints_4_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[10]  (
	.Q(DacSetpoints_4_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[9]  (
	.Q(DacSetpoints_4_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[8]  (
	.Q(DacSetpoints_4_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[7]  (
	.Q(DacSetpoints_4_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[6]  (
	.Q(DacSetpoints_4_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[5]  (
	.Q(DacSetpoints_4_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[4]  (
	.Q(DacSetpoints_4_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[3]  (
	.Q(DacSetpoints_4_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[2]  (
	.Q(DacSetpoints_4_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[1]  (
	.Q(DacSetpoints_4_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[0]  (
	.Q(DacSetpoints_4_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[23]  (
	.Q(DacSetpoints_4_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[22]  (
	.Q(DacSetpoints_4_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[21]  (
	.Q(DacSetpoints_4_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[2]  (
	.Q(DacSetpoints_3_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[1]  (
	.Q(DacSetpoints_3_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[0]  (
	.Q(DacSetpoints_3_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[23]  (
	.Q(DacSetpoints_4_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[22]  (
	.Q(DacSetpoints_4_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[21]  (
	.Q(DacSetpoints_4_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[20]  (
	.Q(DacSetpoints_4_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[19]  (
	.Q(DacSetpoints_4_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[18]  (
	.Q(DacSetpoints_4_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[17]  (
	.Q(DacSetpoints_4_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[16]  (
	.Q(DacSetpoints_4_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[15]  (
	.Q(DacSetpoints_4_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[14]  (
	.Q(DacSetpoints_4_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[13]  (
	.Q(DacSetpoints_4_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[12]  (
	.Q(DacSetpoints_4_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[17]  (
	.Q(DacSetpoints_3_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[16]  (
	.Q(DacSetpoints_3_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[15]  (
	.Q(DacSetpoints_3_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[14]  (
	.Q(DacSetpoints_3_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[13]  (
	.Q(DacSetpoints_3_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[12]  (
	.Q(DacSetpoints_3_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[11]  (
	.Q(DacSetpoints_3_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[10]  (
	.Q(DacSetpoints_3_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[9]  (
	.Q(DacSetpoints_3_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[8]  (
	.Q(DacSetpoints_3_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[7]  (
	.Q(DacSetpoints_3_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[6]  (
	.Q(DacSetpoints_3_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[5]  (
	.Q(DacSetpoints_3_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[4]  (
	.Q(DacSetpoints_3_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[3]  (
	.Q(DacSetpoints_3_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[8]  (
	.Q(DacSetpoints_3_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[7]  (
	.Q(DacSetpoints_3_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[6]  (
	.Q(DacSetpoints_3_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[5]  (
	.Q(DacSetpoints_3_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[4]  (
	.Q(DacSetpoints_3_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[3]  (
	.Q(DacSetpoints_3_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[2]  (
	.Q(DacSetpoints_3_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[1]  (
	.Q(DacSetpoints_3_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[0]  (
	.Q(DacSetpoints_3_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[23]  (
	.Q(DacSetpoints_3_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[22]  (
	.Q(DacSetpoints_3_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[21]  (
	.Q(DacSetpoints_3_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[20]  (
	.Q(DacSetpoints_3_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[19]  (
	.Q(DacSetpoints_3_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[18]  (
	.Q(DacSetpoints_3_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[23]  (
	.Q(DacSetpoints_3_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[22]  (
	.Q(DacSetpoints_3_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[21]  (
	.Q(DacSetpoints_3_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[20]  (
	.Q(DacSetpoints_3_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[19]  (
	.Q(DacSetpoints_3_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[18]  (
	.Q(DacSetpoints_3_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[17]  (
	.Q(DacSetpoints_3_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[16]  (
	.Q(DacSetpoints_3_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[15]  (
	.Q(DacSetpoints_3_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[14]  (
	.Q(DacSetpoints_3_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[13]  (
	.Q(DacSetpoints_3_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[12]  (
	.Q(DacSetpoints_3_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[11]  (
	.Q(DacSetpoints_3_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[10]  (
	.Q(DacSetpoints_3_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[9]  (
	.Q(DacSetpoints_3_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[14]  (
	.Q(DacSetpoints_3_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[13]  (
	.Q(DacSetpoints_3_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[12]  (
	.Q(DacSetpoints_3_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[11]  (
	.Q(DacSetpoints_3_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[10]  (
	.Q(DacSetpoints_3_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[9]  (
	.Q(DacSetpoints_3_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[8]  (
	.Q(DacSetpoints_3_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[7]  (
	.Q(DacSetpoints_3_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[6]  (
	.Q(DacSetpoints_3_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[5]  (
	.Q(DacSetpoints_3_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[4]  (
	.Q(DacSetpoints_3_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[3]  (
	.Q(DacSetpoints_3_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[2]  (
	.Q(DacSetpoints_3_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[1]  (
	.Q(DacSetpoints_3_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[0]  (
	.Q(DacSetpoints_3_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[5]  (
	.Q(DacSetpoints_3_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[4]  (
	.Q(DacSetpoints_3_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[3]  (
	.Q(DacSetpoints_3_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[2]  (
	.Q(DacSetpoints_3_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[1]  (
	.Q(DacSetpoints_3_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[0]  (
	.Q(DacSetpoints_3_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[23]  (
	.Q(DacSetpoints_3_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[22]  (
	.Q(DacSetpoints_3_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[21]  (
	.Q(DacSetpoints_3_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[20]  (
	.Q(DacSetpoints_3_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[19]  (
	.Q(DacSetpoints_3_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[18]  (
	.Q(DacSetpoints_3_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[17]  (
	.Q(DacSetpoints_3_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[16]  (
	.Q(DacSetpoints_3_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[15]  (
	.Q(DacSetpoints_3_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[20]  (
	.Q(DacSetpoints_3_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[19]  (
	.Q(DacSetpoints_3_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[18]  (
	.Q(DacSetpoints_3_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[17]  (
	.Q(DacSetpoints_3_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[16]  (
	.Q(DacSetpoints_3_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[15]  (
	.Q(DacSetpoints_3_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[14]  (
	.Q(DacSetpoints_3_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[13]  (
	.Q(DacSetpoints_3_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[12]  (
	.Q(DacSetpoints_3_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[11]  (
	.Q(DacSetpoints_3_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[10]  (
	.Q(DacSetpoints_3_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[9]  (
	.Q(DacSetpoints_3_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[8]  (
	.Q(DacSetpoints_3_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[7]  (
	.Q(DacSetpoints_3_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[6]  (
	.Q(DacSetpoints_3_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[11]  (
	.Q(DacFSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_695_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[10]  (
	.Q(DacFSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_700_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[9]  (
	.Q(DacFSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_705_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[8]  (
	.Q(DacFSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_710_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[7]  (
	.Q(DacFSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI3TVF4[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[6]  (
	.Q(DacFSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2090),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[5]  (
	.Q(DacFSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIPIVF4[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[4]  (
	.Q(DacFSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2088),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[3]  (
	.Q(DacFSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_300_0[20]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[2]  (
	.Q(DacFSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2086),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[1]  (
	.Q(DacFSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI5UUF4[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[0]  (
	.Q(DacFSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2084),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[23]  (
	.Q(DacSetpoints_3_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[22]  (
	.Q(DacSetpoints_3_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[21]  (
	.Q(DacSetpoints_3_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[2]  (
	.Q(DacESetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI5TS14[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[1]  (
	.Q(DacESetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2189),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[0]  (
	.Q(DacESetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIRIS14[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[23]  (
	.Q(DacFSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2107),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[22]  (
	.Q(DacFSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_640_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[21]  (
	.Q(DacFSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIV4I34[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[20]  (
	.Q(DacFSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIQVH34[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[19]  (
	.Q(DacFSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2103),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[18]  (
	.Q(DacFSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2102),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[17]  (
	.Q(DacFSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2101),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[16]  (
	.Q(DacFSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_670_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[15]  (
	.Q(DacFSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_675_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[14]  (
	.Q(DacFSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_680_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[13]  (
	.Q(DacFSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_685_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[12]  (
	.Q(DacFSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_690_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[17]  (
	.Q(DacESetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2205),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[16]  (
	.Q(DacESetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_555_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[15]  (
	.Q(DacESetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_560_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[14]  (
	.Q(DacESetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_565_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[13]  (
	.Q(DacESetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_570_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[12]  (
	.Q(DacESetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_86_1_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[11]  (
	.Q(DacESetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_575_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[10]  (
	.Q(DacESetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_580_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[9]  (
	.Q(DacESetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_585_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[8]  (
	.Q(DacESetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_590_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[7]  (
	.Q(DacESetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIUMT14[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[6]  (
	.Q(DacESetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2194),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[5]  (
	.Q(DacESetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI4LPI3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[4]  (
	.Q(DacESetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_301_1_RNI5LIF3[19]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[3]  (
	.Q(DacESetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIA2T14[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[8]  (
	.Q(DacDSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_485_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[7]  (
	.Q(DacDSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIPGRJ4[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[6]  (
	.Q(DacDSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2298),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[5]  (
	.Q(DacDSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2297),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[4]  (
	.Q(DacDSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIA1RJ4[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[3]  (
	.Q(DacDSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2295),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[2]  (
	.Q(DacDSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2294),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[1]  (
	.Q(DacDSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIRHQJ4[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[0]  (
	.Q(DacDSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIMCQJ4[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[23]  (
	.Q(DacESetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_79_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[22]  (
	.Q(DacESetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_530_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[21]  (
	.Q(DacESetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIQP934[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[20]  (
	.Q(DacESetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNILK934[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[19]  (
	.Q(DacESetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4089),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[18]  (
	.Q(DacESetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2206),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[23]  (
	.Q(DacDSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2315),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[22]  (
	.Q(DacDSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_425_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[21]  (
	.Q(DacDSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_302_0[2]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[20]  (
	.Q(DacDSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2312),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[19]  (
	.Q(DacDSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIH64V3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[18]  (
	.Q(DacDSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2310),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[17]  (
	.Q(DacDSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2309),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[16]  (
	.Q(DacDSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_450_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[15]  (
	.Q(DacDSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_455_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[14]  (
	.Q(DacDSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_460_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[13]  (
	.Q(DacDSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_465_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[12]  (
	.Q(DacDSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_470_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[11]  (
	.Q(DacDSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_475_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[10]  (
	.Q(DacDSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_104_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[9]  (
	.Q(DacDSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_480_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[14]  (
	.Q(DacCSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_370_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[13]  (
	.Q(DacCSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_375_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[12]  (
	.Q(DacCSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_380_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[11]  (
	.Q(DacCSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4447_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[10]  (
	.Q(DacCSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_385_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[9]  (
	.Q(DacCSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_70_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[8]  (
	.Q(DacCSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_390_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[7]  (
	.Q(DacCSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_303_0[16]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[6]  (
	.Q(DacCSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2402),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[5]  (
	.Q(DacCSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_303_1_RNI3BL54[18]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[4]  (
	.Q(DacCSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI5RO54[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[3]  (
	.Q(DacCSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIJSS84[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[2]  (
	.Q(DacCSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2398),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[1]  (
	.Q(DacCSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_303_0[22]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[0]  (
	.Q(DacCSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIDMS84[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[5]  (
	.Q(DacBSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2505),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[4]  (
	.Q(DacBSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_304_1_RNIVIM04[19]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[3]  (
	.Q(DacBSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIH6UJ3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[2]  (
	.Q(DacBSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2502),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[1]  (
	.Q(DacBSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNID2UJ3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[0]  (
	.Q(DacBSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_304_1_RNIE2N04[23]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[23]  (
	.Q(DacCSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4461),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[22]  (
	.Q(DacCSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_340_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[21]  (
	.Q(DacCSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2417),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[20]  (
	.Q(DacCSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2416),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[19]  (
	.Q(DacCSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2415),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[18]  (
	.Q(DacCSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_303_0[5]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[17]  (
	.Q(DacCSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2413),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[16]  (
	.Q(DacCSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_365_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[15]  (
	.Q(DacCSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4085),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[20]  (
	.Q(DacBSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIFSIP3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[19]  (
	.Q(DacBSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_48_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[18]  (
	.Q(DacBSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI6HGP3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[17]  (
	.Q(DacBSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_304_1_RNIEPE63[6]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[16]  (
	.Q(DacBSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_265_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[15]  (
	.Q(DacBSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_270_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[14]  (
	.Q(DacBSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4456_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[13]  (
	.Q(DacBSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_275_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[12]  (
	.Q(DacBSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_280_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[11]  (
	.Q(DacBSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_285_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[10]  (
	.Q(DacBSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_56_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[9]  (
	.Q(DacBSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_290_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[8]  (
	.Q(DacBSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_295_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[7]  (
	.Q(DacBSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2507),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[6]  (
	.Q(DacBSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI0LTJ3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[11]  (
	.Q(DacASetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_183_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[10]  (
	.Q(DacASetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_188_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[9]  (
	.Q(DacASetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_193_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[8]  (
	.Q(DacASetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_198_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[7]  (
	.Q(DacASetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_305_0[16]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[6]  (
	.Q(DacASetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2610),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[5]  (
	.Q(DacASetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2609),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[4]  (
	.Q(DacASetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIQQUU3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[3]  (
	.Q(DacASetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIFGVU3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[2]  (
	.Q(DacASetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIDEVU3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[1]  (
	.Q(DacASetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_305_0[22]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[0]  (
	.Q(DacASetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI9AVU3[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[23]  (
	.Q(DacBSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2523),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[22]  (
	.Q(DacBSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_240_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[21]  (
	.Q(DacBSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2521),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsF_i[2]  (
	.Q(nCsF_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4060_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsF_i[1]  (
	.Q(nCsF_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4061_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsF_i[0]  (
	.Q(nCsF_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4062_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[23]  (
	.Q(DacASetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4079),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[22]  (
	.Q(DacASetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_143_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[21]  (
	.Q(DacASetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_305_1_RNII3DF4[2]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[20]  (
	.Q(DacASetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_305_0[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[19]  (
	.Q(DacASetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_41_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[18]  (
	.Q(DacASetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_305_0[5]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[17]  (
	.Q(DacASetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2621),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[16]  (
	.Q(DacASetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_163_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[15]  (
	.Q(DacASetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_168_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[14]  (
	.Q(DacASetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4458_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[13]  (
	.Q(DacASetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_173_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[12]  (
	.Q(DacASetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_178_0_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsB_i[1]  (
	.Q(nCsB_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4055_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsB_i[0]  (
	.Q(nCsB_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4056_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsC_i[3]  (
	.Q(nCsC_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4048_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsC_i[2]  (
	.Q(nCsC_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4049_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsC_i[1]  (
	.Q(nCsC_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4050_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsC_i[0]  (
	.Q(nCsC_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_298[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsD_i[3]  (
	.Q(nCsD_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4051_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsD_i[2]  (
	.Q(nCsD_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297[1]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsD_i[1]  (
	.Q(nCsD_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_770_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsD_i[0]  (
	.Q(nCsD_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4052_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsE_i[3]  (
	.Q(nCsE_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4057_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsE_i[2]  (
	.Q(nCsE_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4058_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsE_i[1]  (
	.Q(nCsE_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_776_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsE_i[0]  (
	.Q(nCsE_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsF_i[3]  (
	.Q(nCsF_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4059_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsB_i[3]  (
	.Q(nCsB_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4054_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsB_i[2]  (
	.Q(nCsB_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295[1]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNI5ULI[0]  (
	.FCO(un7_dacsetpointreadaddress_cry_0),
	.S(DacSetpointReadAddressChannel_RNI5ULI_S[0]),
	.Y(DacSetpointReadAddressChannel_RNI5ULI_Y[0]),
	.B(un7_dacsetpointreadaddress),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[0]),
	.FCI(GND)
);
defparam \DacSetpointReadAddressChannel_RNI5ULI[0] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNIBTB51[1]  (
	.FCO(un7_dacsetpointreadaddress_cry_1),
	.S(DacSetpointReadAddressChannel_RNIBTB51_S[1]),
	.Y(DacSetpointReadAddressChannel_RNIBTB51_Y[1]),
	.B(un7_dacsetpointreadaddress_0[1]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[1]),
	.FCI(un7_dacsetpointreadaddress_cry_0)
);
defparam \DacSetpointReadAddressChannel_RNIBTB51[1] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNIIT1O1[2]  (
	.FCO(un7_dacsetpointreadaddress_cry_2),
	.S(DacSetpointReadAddressChannel_RNIIT1O1_S[2]),
	.Y(DacSetpointReadAddressChannel_RNIIT1O1_Y[2]),
	.B(un7_dacsetpointreadaddress_0[2]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[2]),
	.FCI(un7_dacsetpointreadaddress_cry_1)
);
defparam \DacSetpointReadAddressChannel_RNIIT1O1[2] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNIQUNA2[3]  (
	.FCO(un7_dacsetpointreadaddress_cry_3),
	.S(DacSetpointReadAddressChannel_RNIQUNA2_S[3]),
	.Y(DacSetpointReadAddressChannel_RNIQUNA2_Y[3]),
	.B(un7_dacsetpointreadaddress_0[3]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[3]),
	.FCI(un7_dacsetpointreadaddress_cry_2)
);
defparam \DacSetpointReadAddressChannel_RNIQUNA2[3] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNI31ET2[4]  (
	.FCO(un7_dacsetpointreadaddress_cry_4),
	.S(DacSetpointReadAddressChannel_RNI31ET2_S[4]),
	.Y(DacSetpointReadAddressChannel_RNI31ET2_Y[4]),
	.B(un7_dacsetpointreadaddress_0[4]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[4]),
	.FCI(un7_dacsetpointreadaddress_cry_3)
);
defparam \DacSetpointReadAddressChannel_RNI31ET2[4] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNID44G3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_5),
	.S(DacSetpointReadAddressChannel_RNID44G3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNID44G3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[5]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[5]),
	.FCI(un7_dacsetpointreadaddress_cry_4)
);
defparam \DacSetpointReadAddressChannel_RNID44G3[5] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNI5GSN3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_6),
	.S(DacSetpointReadAddressChannel_RNI5GSN3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNI5GSN3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_5)
);
defparam \DacSetpointReadAddressChannel_RNI5GSN3[5] .INIT=20'h4AA00;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNITRKV3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_7),
	.S(DacSetpointReadAddressChannel_RNITRKV3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNITRKV3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_6)
);
defparam \DacSetpointReadAddressChannel_RNITRKV3[5] .INIT=20'h4AA00;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNIDJ5F4[5]  (
	.FCO(DacSetpointReadAddressChannel_RNIDJ5F4_FCO[5]),
	.S(DacSetpointReadAddressChannel_RNIDJ5F4_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIDJ5F4_Y[5]),
	.B(un7_dacsetpointreadaddress_0[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_8)
);
defparam \DacSetpointReadAddressChannel_RNIDJ5F4[5] .INIT=20'h4AA00;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNIL7D74[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_8),
	.S(DacSetpointReadAddressChannel_RNIL7D74_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIL7D74_Y[5]),
	.B(un7_dacsetpointreadaddress_0[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_7)
);
defparam \DacSetpointReadAddressChannel_RNIL7D74[5] .INIT=20'h4AA00;
// @46:1432
  ARI1 DacSetpointReadAddressChannel_s_364 (
	.FCO(DacSetpointReadAddressChannel_s_364_FCO),
	.S(DacSetpointReadAddressChannel_s_364_S),
	.Y(DacSetpointReadAddressChannel_s_364_Y),
	.B(DacSetpointReadAddressChannel_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DacSetpointReadAddressChannel_s_364.INIT=20'h4AA00;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_cry[0]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[0]),
	.S(DacSetpointReadAddressChannel_s[0]),
	.Y(DacSetpointReadAddressChannel_cry_Y[0]),
	.B(DacSetpointReadAddressChannel_Z[0]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_s_364_FCO)
);
defparam \DacSetpointReadAddressChannel_cry[0] .INIT=20'h48800;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_cry[1]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[1]),
	.S(DacSetpointReadAddressChannel_s[1]),
	.Y(DacSetpointReadAddressChannel_cry_Y[1]),
	.B(DacSetpointReadAddressChannel_Z[1]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[0])
);
defparam \DacSetpointReadAddressChannel_cry[1] .INIT=20'h48800;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_cry[2]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[2]),
	.S(DacSetpointReadAddressChannel_s[2]),
	.Y(DacSetpointReadAddressChannel_cry_Y[2]),
	.B(DacSetpointReadAddressChannel_Z[2]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[1])
);
defparam \DacSetpointReadAddressChannel_cry[2] .INIT=20'h48800;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_cry[3]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[3]),
	.S(DacSetpointReadAddressChannel_s[3]),
	.Y(DacSetpointReadAddressChannel_cry_Y[3]),
	.B(DacSetpointReadAddressChannel_Z[3]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[2])
);
defparam \DacSetpointReadAddressChannel_cry[3] .INIT=20'h48800;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_s[5]  (
	.FCO(DacSetpointReadAddressChannel_s_FCO[5]),
	.S(DacSetpointReadAddressChannel_s_Z[5]),
	.Y(DacSetpointReadAddressChannel_s_Y[5]),
	.B(DacSetpointReadAddressChannel_Z[5]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[4])
);
defparam \DacSetpointReadAddressChannel_s[5] .INIT=20'h48800;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_cry[4]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[4]),
	.S(DacSetpointReadAddressChannel_s[4]),
	.Y(DacSetpointReadAddressChannel_cry_Y[4]),
	.B(DacSetpointReadAddressChannel_Z[4]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[3])
);
defparam \DacSetpointReadAddressChannel_cry[4] .INIT=20'h48800;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[12]  (
	.A(DacSetpoints_5_0_Z[11]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[11]),
	.Y(N_4535)
);
defparam \un1_DacWriteNextState_300_0[12] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[7]  (
	.A(DacSetpoints_5_0_Z[16]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[16]),
	.Y(N_4538)
);
defparam \un1_DacWriteNextState_300_0[7] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[9]  (
	.A(DacSetpoints_4_0_Z[14]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[14]),
	.Y(N_4552)
);
defparam \un1_DacWriteNextState_301_0[9] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_1[18]  (
	.A(DacSetpoints_4_2_Z[5]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[5]),
	.Y(N_4558)
);
defparam \un1_DacWriteNextState_301_1[18] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[15]  (
	.A(DacSetpoints_3_0_Z[8]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[8]),
	.Y(N_4571)
);
defparam \un1_DacWriteNextState_302_0[15] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[14]  (
	.A(DacSetpoints_3_0_Z[9]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[9]),
	.Y(N_4572)
);
defparam \un1_DacWriteNextState_302_0[14] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[11]  (
	.A(DacSetpoints_3_0_Z[12]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[12]),
	.Y(N_4575)
);
defparam \un1_DacWriteNextState_302_0[11] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[10]  (
	.A(DacSetpoints_3_0_Z[13]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[13]),
	.Y(N_4576)
);
defparam \un1_DacWriteNextState_302_0[10] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[9]  (
	.A(DacSetpoints_3_0_Z[14]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[14]),
	.Y(N_4577)
);
defparam \un1_DacWriteNextState_302_0[9] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[4]  (
	.A(DacSetpoints_3_0_Z[19]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[19]),
	.Y(N_4580)
);
defparam \un1_DacWriteNextState_302_0[4] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[13]  (
	.A(DacSetpoints_2_0_Z[10]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[10]),
	.Y(N_4595)
);
defparam \un1_DacWriteNextState_303_0[13] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[10]  (
	.A(DacSetpoints_2_0_Z[13]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[13]),
	.Y(N_4598)
);
defparam \un1_DacWriteNextState_303_0[10] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[9]  (
	.A(DacSetpoints_2_0_Z[14]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[14]),
	.Y(N_4599)
);
defparam \un1_DacWriteNextState_303_0[9] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[7]  (
	.A(DacSetpoints_2_0_Z[16]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[16]),
	.Y(N_4601)
);
defparam \un1_DacWriteNextState_303_0[7] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[1]  (
	.A(DacSetpoints_2_0_Z[22]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[22]),
	.Y(N_4607)
);
defparam \un1_DacWriteNextState_303_0[1] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_1[23]  (
	.A(DacSetpoints_2_2_Z[0]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[0]),
	.Y(N_4609)
);
defparam \un1_DacWriteNextState_303_1[23] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_1[20]  (
	.A(DacSetpoints_2_2_Z[3]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[3]),
	.Y(N_4611)
);
defparam \un1_DacWriteNextState_303_1[20] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_1[7]  (
	.A(DacSetpoints_2_2_Z[16]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[16]),
	.Y(N_4614)
);
defparam \un1_DacWriteNextState_303_1[7] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[15]  (
	.A(DacSetpoints_1_0_Z[8]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[8]),
	.Y(N_4624)
);
defparam \un1_DacWriteNextState_304_0[15] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[14]  (
	.A(DacSetpoints_1_0_Z[9]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[9]),
	.Y(N_4625)
);
defparam \un1_DacWriteNextState_304_0[14] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[12]  (
	.A(DacSetpoints_1_0_Z[11]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[11]),
	.Y(N_4627)
);
defparam \un1_DacWriteNextState_304_0[12] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[11]  (
	.A(DacSetpoints_1_0_Z[12]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[12]),
	.Y(N_4628)
);
defparam \un1_DacWriteNextState_304_0[11] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[10]  (
	.A(DacSetpoints_1_0_Z[13]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[13]),
	.Y(N_4629)
);
defparam \un1_DacWriteNextState_304_0[10] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[9]  (
	.A(DacSetpoints_1_0_Z[14]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[14]),
	.Y(N_4630)
);
defparam \un1_DacWriteNextState_304_0[9] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[8]  (
	.A(DacSetpoints_1_0_Z[15]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[15]),
	.Y(N_4631)
);
defparam \un1_DacWriteNextState_304_0[8] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[7]  (
	.A(DacSetpoints_1_0_Z[16]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[16]),
	.Y(N_4632)
);
defparam \un1_DacWriteNextState_304_0[7] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[6]  (
	.A(DacSetpoints_1_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[17]),
	.Y(N_4633)
);
defparam \un1_DacWriteNextState_304_0[6] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[1]  (
	.A(DacSetpoints_1_0_Z[22]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[22]),
	.Y(N_4638)
);
defparam \un1_DacWriteNextState_304_0[1] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[22]  (
	.A(DacSetpoints_1_2_Z[1]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[1]),
	.Y(N_4640)
);
defparam \un1_DacWriteNextState_304_1[22] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[20]  (
	.A(DacSetpoints_1_2_Z[3]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[3]),
	.Y(N_4641)
);
defparam \un1_DacWriteNextState_304_1[20] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[17]  (
	.A(DacSetpoints_1_2_Z[6]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[6]),
	.Y(N_4643)
);
defparam \un1_DacWriteNextState_304_1[17] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[12]  (
	.A(DacSetpoints_1_2_Z[11]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[11]),
	.Y(N_4648)
);
defparam \un1_DacWriteNextState_304_1[12] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[10]  (
	.A(DacSetpoints_1_2_Z[13]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[13]),
	.Y(N_4650)
);
defparam \un1_DacWriteNextState_304_1[10] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[9]  (
	.A(DacSetpoints_1_2_Z[14]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[14]),
	.Y(N_4651)
);
defparam \un1_DacWriteNextState_304_1[9] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[7]  (
	.A(DacSetpoints_1_2_Z[16]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[16]),
	.Y(N_4652)
);
defparam \un1_DacWriteNextState_304_1[7] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[5]  (
	.A(DacSetpoints_1_2_Z[18]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[18]),
	.Y(N_4653)
);
defparam \un1_DacWriteNextState_304_1[5] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[3]  (
	.A(DacSetpoints_1_2_Z[20]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[20]),
	.Y(N_4655)
);
defparam \un1_DacWriteNextState_304_1[3] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[1]  (
	.A(DacSetpoints_1_2_Z[22]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[22]),
	.Y(N_4657)
);
defparam \un1_DacWriteNextState_304_1[1] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[15]  (
	.A(DacSetpoints_0_0_Z[8]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[8]),
	.Y(N_4667)
);
defparam \un1_DacWriteNextState_305_0[15] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[14]  (
	.A(DacSetpoints_0_0_Z[9]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[9]),
	.Y(N_4668)
);
defparam \un1_DacWriteNextState_305_0[14] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[12]  (
	.A(DacSetpoints_0_0_Z[11]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[11]),
	.Y(N_4670)
);
defparam \un1_DacWriteNextState_305_0[12] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[11]  (
	.A(DacSetpoints_0_0_Z[12]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[12]),
	.Y(N_4671)
);
defparam \un1_DacWriteNextState_305_0[11] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[7]  (
	.A(DacSetpoints_0_0_Z[16]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[16]),
	.Y(N_4675)
);
defparam \un1_DacWriteNextState_305_0[7] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[1]  (
	.A(DacSetpoints_0_0_Z[22]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[22]),
	.Y(N_4681)
);
defparam \un1_DacWriteNextState_305_0[1] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[23]  (
	.A(DacSetpoints_0_2_Z[0]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[0]),
	.Y(N_4683)
);
defparam \un1_DacWriteNextState_305_1[23] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[21]  (
	.A(DacSetpoints_0_2_Z[2]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[2]),
	.Y(N_4684)
);
defparam \un1_DacWriteNextState_305_1[21] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[20]  (
	.A(DacSetpoints_0_2_Z[3]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[3]),
	.Y(N_4685)
);
defparam \un1_DacWriteNextState_305_1[20] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[19]  (
	.A(DacSetpoints_0_2_Z[4]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[4]),
	.Y(N_4686)
);
defparam \un1_DacWriteNextState_305_1[19] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[7]  (
	.A(DacSetpoints_0_2_Z[16]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[16]),
	.Y(N_4690)
);
defparam \un1_DacWriteNextState_305_1[7] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[17]  (
	.A(DacSetpoints_0_2_Z[6]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[6]),
	.Y(N_4688)
);
defparam \un1_DacWriteNextState_305_1[17] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[11]  (
	.A(DacSetpoints_2_0_Z[12]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[12]),
	.Y(N_4597)
);
defparam \un1_DacWriteNextState_303_0[11] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[7]  (
	.A(DacSetpoints_3_0_Z[16]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[16]),
	.Y(N_4578)
);
defparam \un1_DacWriteNextState_302_0[7] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_1[4]  (
	.A(DacSetpoints_4_2_Z[19]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[19]),
	.Y(N_4561)
);
defparam \un1_DacWriteNextState_301_1[4] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_1[11]  (
	.A(DacSetpoints_4_2_Z[12]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[12]),
	.Y(N_4560)
);
defparam \un1_DacWriteNextState_301_1[11] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[4]  (
	.A(DacSetpoints_4_0_Z[19]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[19]),
	.Y(N_4555)
);
defparam \un1_DacWriteNextState_301_0[4] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[11]  (
	.A(DacSetpoints_4_0_Z[12]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[12]),
	.Y(N_4551)
);
defparam \un1_DacWriteNextState_301_0[11] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[14]  (
	.A(DacSetpoints_4_0_Z[9]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[9]),
	.Y(N_4549)
);
defparam \un1_DacWriteNextState_301_0[14] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[4]  (
	.A(DacSetpoints_5_0_Z[19]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[19]),
	.Y(N_4541)
);
defparam \un1_DacWriteNextState_300_0[4] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[8]  (
	.A(DacSetpoints_5_0_Z[15]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[15]),
	.Y(N_4537)
);
defparam \un1_DacWriteNextState_300_0[8] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[0]  (
	.A(DacSetpoints_4_0_Z[23]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[23]),
	.Y(N_4557)
);
defparam \un1_DacWriteNextState_301_0[0] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_1[0]  (
	.A(DacSetpoints_4_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[23]),
	.Y(N_4562)
);
defparam \un1_DacWriteNextState_301_1[0] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[15]  (
	.A(DacSetpoints_2_0_Z[8]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[8]),
	.Y(N_4593)
);
defparam \un1_DacWriteNextState_303_0[15] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[8]  (
	.A(DacSetpoints_2_0_Z[15]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[15]),
	.Y(N_4600)
);
defparam \un1_DacWriteNextState_303_0[8] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[18]  (
	.A(DacSetpoints_1_2_Z[5]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[5]),
	.Y(N_4642)
);
defparam \un1_DacWriteNextState_304_1[18] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[16]  (
	.A(DacSetpoints_1_2_Z[7]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[7]),
	.Y(N_4644)
);
defparam \un1_DacWriteNextState_304_1[16] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[15]  (
	.A(DacSetpoints_1_2_Z[8]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[8]),
	.Y(N_4645)
);
defparam \un1_DacWriteNextState_304_1[15] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[14]  (
	.A(DacSetpoints_1_2_Z[9]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[9]),
	.Y(N_4646)
);
defparam \un1_DacWriteNextState_304_1[14] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[11]  (
	.A(DacSetpoints_1_2_Z[12]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[12]),
	.Y(N_4649)
);
defparam \un1_DacWriteNextState_304_1[11] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[10]  (
	.A(DacSetpoints_5_0_Z[13]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[13]),
	.Y(N_4536)
);
defparam \un1_DacWriteNextState_300_0[10] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[6]  (
	.A(DacSetpoints_5_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[17]),
	.Y(N_4539)
);
defparam \un1_DacWriteNextState_300_0[6] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[13]  (
	.A(DacSetpoints_3_0_Z[10]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[10]),
	.Y(N_4573)
);
defparam \un1_DacWriteNextState_302_0[13] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[12]  (
	.A(DacSetpoints_3_0_Z[11]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[11]),
	.Y(N_4574)
);
defparam \un1_DacWriteNextState_302_0[12] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_1[13]  (
	.A(DacSetpoints_3_2_Z[10]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[10]),
	.Y(N_4583)
);
defparam \un1_DacWriteNextState_302_1[13] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[12]  (
	.A(DacSetpoints_2_0_Z[11]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[11]),
	.Y(N_4596)
);
defparam \un1_DacWriteNextState_303_0[12] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_1[21]  (
	.A(DacSetpoints_2_2_Z[2]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[2]),
	.Y(N_4610)
);
defparam \un1_DacWriteNextState_303_1[21] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_1[12]  (
	.A(DacSetpoints_2_2_Z[11]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[11]),
	.Y(N_4613)
);
defparam \un1_DacWriteNextState_303_1[12] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[0]  (
	.A(DacSetpoints_1_0_Z[23]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[23]),
	.Y(N_4639)
);
defparam \un1_DacWriteNextState_304_0[0] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[2]  (
	.A(DacSetpoints_1_2_Z[21]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[21]),
	.Y(N_4656)
);
defparam \un1_DacWriteNextState_304_1[2] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[0]  (
	.A(DacSetpoints_1_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[23]),
	.Y(N_4658)
);
defparam \un1_DacWriteNextState_304_1[0] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[13]  (
	.A(DacSetpoints_0_0_Z[10]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[10]),
	.Y(N_4669)
);
defparam \un1_DacWriteNextState_305_0[13] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[10]  (
	.A(DacSetpoints_0_0_Z[13]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[13]),
	.Y(N_4672)
);
defparam \un1_DacWriteNextState_305_0[10] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[4]  (
	.A(DacSetpoints_0_0_Z[19]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[19]),
	.Y(N_4678)
);
defparam \un1_DacWriteNextState_305_0[4] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[13]  (
	.A(DacSetpoints_1_2_Z[10]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[10]),
	.Y(N_4647)
);
defparam \un1_DacWriteNextState_304_1[13] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[13]  (
	.A(DacSetpoints_1_0_Z[10]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[10]),
	.Y(N_4626)
);
defparam \un1_DacWriteNextState_304_0[13] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_1[14]  (
	.A(DacSetpoints_2_2_Z[9]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[9]),
	.Y(N_4612)
);
defparam \un1_DacWriteNextState_303_1[14] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[4]  (
	.A(DacSetpoints_2_0_Z[19]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[19]),
	.Y(N_4604)
);
defparam \un1_DacWriteNextState_303_0[4] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[6]  (
	.A(DacSetpoints_2_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[17]),
	.Y(N_4602)
);
defparam \un1_DacWriteNextState_303_0[6] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[14]  (
	.A(DacSetpoints_2_0_Z[9]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[9]),
	.Y(N_4594)
);
defparam \un1_DacWriteNextState_303_0[14] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[6]  (
	.A(DacSetpoints_3_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[17]),
	.Y(N_4579)
);
defparam \un1_DacWriteNextState_302_0[6] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_1[12]  (
	.A(DacSetpoints_4_2_Z[11]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[11]),
	.Y(N_4559)
);
defparam \un1_DacWriteNextState_301_1[12] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[7]  (
	.A(DacSetpoints_4_0_Z[16]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[16]),
	.Y(N_4553)
);
defparam \un1_DacWriteNextState_301_0[7] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_301_0[12]  (
	.A(DacSetpoints_4_0_Z[11]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[11]),
	.Y(N_4550)
);
defparam \un1_DacWriteNextState_301_0[12] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[14]  (
	.A(DacSetpoints_5_0_Z[9]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[9]),
	.Y(N_4534)
);
defparam \un1_DacWriteNextState_300_0[14] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_0[4]  (
	.A(DacSetpoints_1_0_Z[19]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[19]),
	.Y(N_4635)
);
defparam \un1_DacWriteNextState_304_0[4] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_304_1[4]  (
	.A(DacSetpoints_1_2_Z[19]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[19]),
	.Y(N_4654)
);
defparam \un1_DacWriteNextState_304_1[4] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[9]  (
	.A(DacSetpoints_0_0_Z[14]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[14]),
	.Y(N_4673)
);
defparam \un1_DacWriteNextState_305_0[9] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[18]  (
	.A(DacSetpoints_0_2_Z[5]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[5]),
	.Y(N_4687)
);
defparam \un1_DacWriteNextState_305_1[18] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[9]  (
	.A(DacSetpoints_0_2_Z[14]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[14]),
	.Y(N_4689)
);
defparam \un1_DacWriteNextState_305_1[9] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_0[0]  (
	.A(DacSetpoints_2_0_Z[23]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[23]),
	.Y(N_4608)
);
defparam \un1_DacWriteNextState_303_0[0] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_303_1[0]  (
	.A(DacSetpoints_2_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[23]),
	.Y(N_4615)
);
defparam \un1_DacWriteNextState_303_1[0] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[8]  (
	.A(DacSetpoints_0_0_Z[15]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[15]),
	.Y(N_4674)
);
defparam \un1_DacWriteNextState_305_0[8] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[6]  (
	.A(DacSetpoints_0_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[17]),
	.Y(N_4676)
);
defparam \un1_DacWriteNextState_305_0[6] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_1[0]  (
	.A(DacSetpoints_3_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[23]),
	.Y(N_4584)
);
defparam \un1_DacWriteNextState_302_1[0] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_302_0[0]  (
	.A(DacSetpoints_3_0_Z[23]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[23]),
	.Y(N_4582)
);
defparam \un1_DacWriteNextState_302_0[0] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_300_0[0]  (
	.A(DacSetpoints_5_0_Z[23]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[23]),
	.Y(N_4543)
);
defparam \un1_DacWriteNextState_300_0[0] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_1[0]  (
	.A(DacSetpoints_0_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[23]),
	.Y(N_4691)
);
defparam \un1_DacWriteNextState_305_1[0] .INIT=8'hE2;
// @46:1432
  CFG3 \un1_DacWriteNextState_305_0[0]  (
	.A(DacSetpoints_0_0_Z[23]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[23]),
	.Y(N_4682)
);
defparam \un1_DacWriteNextState_305_0[0] .INIT=8'hE2;
// @46:1950
  CFG3 un3_dacsetpointreadaddresschannellto2 (
	.A(DacSetpointReadAddressChannel_Z[2]),
	.B(DacSetpointReadAddressChannel_Z[1]),
	.C(DacSetpointReadAddressChannel_Z[0]),
	.Y(un3_dacsetpointreadaddresschannellt4)
);
defparam un3_dacsetpointreadaddresschannellto2.INIT=8'h7F;
// @46:1950
  CFG4 un3_dacsetpointreadaddresschannellto5 (
	.A(DacSetpointReadAddressChannel_Z[3]),
	.B(un3_dacsetpointreadaddresschannellt4),
	.C(DacSetpointReadAddressChannel_Z[5]),
	.D(DacSetpointReadAddressChannel_Z[4]),
	.Y(DacSetpointReadAddressChannel_lcry)
);
defparam un3_dacsetpointreadaddresschannellto5.INIT=16'h0F4F;
// @46:1432
  CFG3 \DacWriteNextState_ns[0]  (
	.A(DacWriteNextState_Z[0]),
	.B(un20_dacasetpointwritten),
	.C(DacWriteNextState_Z[11]),
	.Y(DacWriteNextState_ns_Z[0])
);
defparam \DacWriteNextState_ns[0] .INIT=8'hEA;
// @46:768
  MACC \un10_muladd_0[10:0]  (
	.CDOUT(un7_dacsetpointreadaddress_NC[43:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT),
	.P({un7_dacsetpointreadaddress_0[34:1], un7_dacsetpointreadaddress, un7_dacsetpointreadaddress_ONC[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, VCC, GND, VCC, GND, GND, GND}),
	.B({GND, GND, GND, GND, DacSetpointReadAddressController_Z[2:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, DacSetpointReadAddressDac_Z[1:0], DacSetpointReadAddressDac_Z[1:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(GND),
	.CDSEL_SD_N(GND),
	.ARSHFT17_SD_N(GND),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
// @46:659
  OneShotPorts_work_dmmainports_dmmain_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.MasterReset_i(MasterReset_i),
	.shot_i_1z(shot_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:677
  IBufP2Ports IBufCE (
	.RamBusCE_i(RamBusCE_i),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:678
  IBufP2Ports_0 IBufWrnRd (
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.popfeedthru_unused(popfeedthru_unused),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_21 \GenRamDataBus.24.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[24]),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_37 \GenRamDataBus.29.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[29]),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_38 \GenRamDataBus.28.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[28]),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_39 \GenRamDataBus.31.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[31]),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_40 \GenRamDataBus.30.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[30]),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_42 \GenRamDataBus.25.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[25]),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_43 \GenRamDataBus.27.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[27]),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_44 \GenRamDataBus.26.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[26]),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:704
  IBufP2Ports_1 IBufCE1 (
	.RamBusCE1_i(RamBusCE1_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:709
  IBufP1Ports_45 \GenRamAddrBus1.0.IBUF_RamAddr1_i  (
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.O_RNIR4I21_S_0(O_RNIR4I21_S[2]),
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.RamAddress({RamAddress[13:6], N_2815, N_2814, RamAddress[3:0]}),
	.Address(Address[5:4]),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:719
  IBufP1Ports_62 \GenRamDataBus1.0.IBUF_RamData1_i  (
	.RamDataIn(RamDataIn[23:0]),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:752
  DmDacRamFlatPorts DmDacRam (
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.DacSetpointFromRead(DacSetpointFromRead[23:0]),
	.RamDataIn(RamDataIn[23:0]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.O_RNIR4I21_S_0(O_RNIR4I21_S[2]),
	.DacSetpointReadAddressChannel_RNIDJ5F4_S_0(DacSetpointReadAddressChannel_RNIDJ5F4_S[5]),
	.DacSetpointReadAddressChannel_RNIL7D74_S_0(DacSetpointReadAddressChannel_RNIL7D74_S[5]),
	.DacSetpointReadAddressChannel_RNITRKV3_S_0(DacSetpointReadAddressChannel_RNITRKV3_S[5]),
	.DacSetpointReadAddressChannel_RNI5GSN3_S_0(DacSetpointReadAddressChannel_RNI5GSN3_S[5]),
	.DacSetpointReadAddressChannel_RNID44G3_S_0(DacSetpointReadAddressChannel_RNID44G3_S[5]),
	.DacSetpointReadAddressChannel_RNI31ET2_S_0(DacSetpointReadAddressChannel_RNI31ET2_S[4]),
	.DacSetpointReadAddressChannel_RNIQUNA2_S_0(DacSetpointReadAddressChannel_RNIQUNA2_S[3]),
	.DacSetpointReadAddressChannel_RNIIT1O1_S_0(DacSetpointReadAddressChannel_RNIIT1O1_S[2]),
	.DacSetpointReadAddressChannel_RNIBTB51_S_0(DacSetpointReadAddressChannel_RNIBTB51_S[1]),
	.DacSetpointReadAddressChannel_RNI5ULI_Y_0(DacSetpointReadAddressChannel_RNI5ULI_Y[0]),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE1_i(RamBusCE1_i),
	.shot_i(shot_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:780
  RegisterSpacePorts_14 RegisterSpace (
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.RamAddress({RamAddress[13:6], N_2817, N_2816, RamAddress[3:0]}),
	.Address(Address[5:4]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.RamDataIn(RamDataIn[31:0]),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE_i(RamBusCE_i),
	.shot_i(shot_i),
	.ReadUart3_1z(ReadUart3),
	.ReadUart2_1z(ReadUart2),
	.ReadUart1_1z(ReadUart1),
	.ReadUart0_1z(ReadUart0),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.Oe2_c(Oe2_c),
	.Oe1_c(Oe1_c),
	.Oe0_c(Oe0_c),
	.WriteUart3_1z(WriteUart3),
	.WriteUart2_1z(WriteUart2),
	.WriteUart1_1z(WriteUart1),
	.WriteUart0_1z(WriteUart0),
	.Uart3FifoReset_1z(Uart3FifoReset),
	.Uart2FifoReset_1z(Uart2FifoReset),
	.Uart1FifoReset_1z(Uart1FifoReset),
	.MasterReset_i(MasterReset_i),
	.Uart0FifoReset_1z(Uart0FifoReset),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:907
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk0(UartClk0)
);
// @46:920
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0TxBitClockDiv (
	.SUM_5_0(SUM_5[1]),
	.ClkDiv(ClkDiv[2:1]),
	.SUM_4_0(SUM_4[2]),
	.UartClk0(UartClk0),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_5(CO0_5),
	.UartTxClk0(UartTxClk0)
);
// @46:931
  IBufP3Ports IBufRxd0 (
	.Rx0_c(Rx0_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i)
);
// @46:933
  UartRxFifoExtClk_10_3 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @46:953
  UartTxFifoExtClk_10_3 RS422_Tx0 (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Tx0_c(Tx0_c),
	.UartTxClk0(UartTxClk0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @46:980
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1BitClockDiv (
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk1(UartClk1)
);
// @46:993
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1TxBitClockDiv (
	.SUM_4_0(SUM_4[1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.SUM_3_0(SUM_3[2]),
	.UartClk1(UartClk1),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_4(CO0_4),
	.UartTxClk1(UartTxClk1)
);
// @46:1004
  IBufP3Ports_0 IBufRxd1 (
	.Rx1_c(Rx1_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i)
);
// @46:1006
  UartRxFifoExtClk_10_2 RS422_Rx1 (
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.ReadUart1(ReadUart1),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @46:1025
  UartTxFifoExtClk_10_2 RS422_Tx1 (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.WriteUart1(WriteUart1),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Tx1_c(Tx1_c),
	.UartTxClk1(UartTxClk1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @46:1051
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2BitClockDiv (
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk2(UartClk2)
);
// @46:1064
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2TxBitClockDiv (
	.SUM_3_0(SUM_3[1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.SUM_2_0(SUM_2[2]),
	.UartClk2(UartClk2),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_3(CO0_3),
	.UartTxClk2(UartTxClk2)
);
// @46:1077
  IBufP3Ports_1 IBufRxd2 (
	.Rxd2_i(Rxd2_i),
	.Rx2_c(Rx2_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:1081
  UartRxFifoExtClk_10_1 RS422_Rx2 (
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.ReadUart2(ReadUart2),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @46:1100
  UartTxFifoExtClk_10_1 RS422_Tx2 (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.WriteUart2(WriteUart2),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Tx2_c(Tx2_c),
	.UartTxClk2(UartTxClk2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @46:1130
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @46:1143
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3TxBitClockDiv (
	.SUM_2_0(SUM_2[2]),
	.ClkDiv_2(ClkDiv_1[2:1]),
	.SUM_3(SUM_3[2:1]),
	.ClkDiv_1(ClkDiv_0[2:1]),
	.SUM_4(SUM_4[2:1]),
	.ClkDiv_0(ClkDiv[2:1]),
	.SUM_5_0(SUM_5[1]),
	.CO0_3(CO0_3),
	.CO0_4(CO0_4),
	.CO0_5(CO0_5),
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.UartTxClk3(UartTxClk3)
);
// @46:1160
  UartRxFifoExtClk_10_0 RS433_Rx3 (
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.Uart3FifoReset(Uart3FifoReset),
	.Uart2FifoReset(Uart2FifoReset),
	.Uart1FifoReset(Uart1FifoReset),
	.Uart0FifoReset(Uart0FifoReset),
	.shot_i(shot_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @46:1179
  UartTxFifoExtClk_10_0 RS433_Tx3 (
	.WriteUart3(WriteUart3),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.UartTxClk3(UartTxClk3),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @46:1242
  SpiDacPorts_work_dmmainports_dmmain_0layer1 DMDacsA_i (
	.StateOut_23_i_a2_RNIQQUU3_0(StateOut_23_i_a2_RNIQQUU3[3]),
	.StateOut_23_i_a2_RNIFGVU3_0(StateOut_23_i_a2_RNIFGVU3[3]),
	.StateOut_23_i_a2_RNIDEVU3_0(StateOut_23_i_a2_RNIDEVU3[3]),
	.StateOut_23_i_a2_RNI9AVU3_0(StateOut_23_i_a2_RNI9AVU3[3]),
	.StateOut_23_i_a2_RNIFSIP3_0(StateOut_23_i_a2_RNIFSIP3[3]),
	.StateOut_23_i_a2_RNI6HGP3_0(StateOut_23_i_a2_RNI6HGP3[3]),
	.StateOut_23_i_a2_RNI0LTJ3_0(StateOut_23_i_a2_RNI0LTJ3[3]),
	.StateOut_23_i_a2_RNIH6UJ3_0(StateOut_23_i_a2_RNIH6UJ3[3]),
	.StateOut_23_i_a2_RNID2UJ3_0(StateOut_23_i_a2_RNID2UJ3[3]),
	.StateOut_23_i_a2_RNI5RO54_0(StateOut_23_i_a2_RNI5RO54[3]),
	.StateOut_23_i_a2_RNIJSS84_0(StateOut_23_i_a2_RNIJSS84[3]),
	.StateOut_23_i_a2_RNIDMS84_0(StateOut_23_i_a2_RNIDMS84[3]),
	.StateOut_23_i_a2_RNIPGRJ4_0(StateOut_23_i_a2_RNIPGRJ4[3]),
	.StateOut_23_i_a2_RNIA1RJ4_0(StateOut_23_i_a2_RNIA1RJ4[3]),
	.StateOut_23_i_a2_RNIRHQJ4_0(StateOut_23_i_a2_RNIRHQJ4[3]),
	.StateOut_23_i_a2_RNIMCQJ4_0(StateOut_23_i_a2_RNIMCQJ4[3]),
	.StateOut_23_i_a2_RNIQP934_0(StateOut_23_i_a2_RNIQP934[3]),
	.StateOut_23_i_a2_RNIUMT14_0(StateOut_23_i_a2_RNIUMT14[3]),
	.StateOut_23_i_a2_RNI4LPI3_0(StateOut_23_i_a2_RNI4LPI3[3]),
	.StateOut_23_i_a2_RNIA2T14_0(StateOut_23_i_a2_RNIA2T14[3]),
	.StateOut_23_i_a2_RNIRIS14_0(StateOut_23_i_a2_RNIRIS14[3]),
	.StateOut_23_i_a2_RNIV4I34_0(StateOut_23_i_a2_RNIV4I34[3]),
	.StateOut_23_i_a2_RNI3TVF4_0(StateOut_23_i_a2_RNI3TVF4[3]),
	.StateOut_23_i_a2_RNIPIVF4_0(StateOut_23_i_a2_RNIPIVF4[3]),
	.StateOut_23_i_a2_RNI5UUF4_0(StateOut_23_i_a2_RNI5UUF4[3]),
	.un1_DacWriteNextState_305_1_RNII3DF4_0(un1_DacWriteNextState_305_1_RNII3DF4[2]),
	.un1_DacWriteNextState_304_1_RNIVIM04_0(un1_DacWriteNextState_304_1_RNIVIM04[19]),
	.un1_DacWriteNextState_304_1_RNIE2N04_0(un1_DacWriteNextState_304_1_RNIE2N04[23]),
	.un1_DacWriteNextState_303_1_RNI3BL54_0(un1_DacWriteNextState_303_1_RNI3BL54[18]),
	.StateOut_23_i_a2_RNILK934_0(StateOut_23_i_a2_RNILK934[3]),
	.un1_DacWriteNextState_301_1_RNI5LIF3_0(un1_DacWriteNextState_301_1_RNI5LIF3[19]),
	.StateOut_23_i_a2_RNI5TS14_0(StateOut_23_i_a2_RNI5TS14[3]),
	.StateOut_23_i_a2_RNIQVH34_0(StateOut_23_i_a2_RNIQVH34[3]),
	.StateOut_23_i_a2_RNIH64V3_0(StateOut_23_i_a2_RNIH64V3[3]),
	.un1_DacWriteNextState_304_1_RNIEPE63_0(un1_DacWriteNextState_304_1_RNIEPE63[6]),
	.DacSetpointReadAddressController_5(DacSetpointReadAddressController_5[2:0]),
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.DacFSetpointToWrite(DacFSetpointToWrite_Z[23:0]),
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.DacBSetpointToWrite(DacBSetpointToWrite_Z[23:0]),
	.DacASetpointToWrite(DacASetpointToWrite_Z[23:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.nCsD_c(nCsD_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsA_c(nCsA_c[3:1]),
	.un1_DacWriteNextState_297_0(un1_DacWriteNextState_297[1]),
	.un1_DacWriteNextState_295_0(un1_DacWriteNextState_295[1]),
	.un1_DacWriteNextState_296(un1_DacWriteNextState_296[3:1]),
	.un1_DacWriteNextState_305_0_19(un1_DacWriteNextState_305_0[22]),
	.un1_DacWriteNextState_305_0_13(un1_DacWriteNextState_305_0[16]),
	.un1_DacWriteNextState_305_0_2(un1_DacWriteNextState_305_0[5]),
	.un1_DacWriteNextState_305_0_0(un1_DacWriteNextState_305_0[3]),
	.un1_DacWriteNextState_303_0_17(un1_DacWriteNextState_303_0[22]),
	.un1_DacWriteNextState_303_0_11(un1_DacWriteNextState_303_0[16]),
	.un1_DacWriteNextState_303_0_0(un1_DacWriteNextState_303_0[5]),
	.un1_DacWriteNextState_302_0_0(un1_DacWriteNextState_302_0[2]),
	.un1_DacWriteNextState_300_0_0(un1_DacWriteNextState_300_0[20]),
	.DacWriteNextState_ns_0(DacWriteNextState_ns[2]),
	.DacWriteNextState_ns_1(DacWriteNextState_ns[3]),
	.DacWriteNextState_ns_6(DacWriteNextState_ns[8]),
	.DacWriteNextState_ns_12(DacWriteNextState_ns[14]),
	.DacWriteNextState_ns_16(DacWriteNextState_ns[18]),
	.DacWriteNextState_ns_4(DacWriteNextState_ns[6]),
	.DacWriteNextState_ns_14(DacWriteNextState_ns[16]),
	.DacWriteNextState_ns_18(DacWriteNextState_ns[20]),
	.DacWriteNextState_ns_13(DacWriteNextState_ns[15]),
	.StateOut_23_0(StateOut_23[0]),
	.un1_spirst2_i_2_0(un1_spirst2_i[0]),
	.un1_DacWriteNextState_298_0(un1_DacWriteNextState_298[3]),
	.DacSetpointReadAddressDac_5_0(DacSetpointReadAddressDac_5[1]),
	.un1_DacWriteNextState_294_0(un1_DacWriteNextState_294[3]),
	.DacSetpointReadedAddressDac(DacSetpointReadedAddressDac_Z[1:0]),
	.DacSetpointReadedAddressController(DacSetpointReadedAddressController_Z[2:0]),
	.DataToMosi_i(DataToMosi_i[23:0]),
	.un1_spirst2_i_1_0(un1_spirst2_i_0[0]),
	.un1_spirst2_i_0_0(un1_spirst2_i_1[0]),
	.DacSetpoints_0_1_0(DacSetpoints_0_1_Z[0]),
	.DacSetpoints_0_1_2(DacSetpoints_0_1_Z[2]),
	.DacSetpoints_0_1_5(DacSetpoints_0_1_Z[5]),
	.DacSetpoints_0_1_6(DacSetpoints_0_1_Z[6]),
	.DacSetpoints_0_1_4(DacSetpoints_0_1_Z[4]),
	.DacSetpoints_0_1_21(DacSetpoints_0_1_Z[21]),
	.DacSetpoints_0_1_3(DacSetpoints_0_1_Z[3]),
	.DacSetpoints_0_1_1(DacSetpoints_0_1_Z[1]),
	.DacSetpoints_0_1_7(DacSetpoints_0_1_Z[7]),
	.DacSetpoints_0_1_18(DacSetpoints_0_1_Z[18]),
	.DacSetpoints_0_1_20(DacSetpoints_0_1_Z[20]),
	.DacSetpoints_0_0_0(DacSetpoints_0_0_Z[0]),
	.DacSetpoints_0_0_2(DacSetpoints_0_0_Z[2]),
	.DacSetpoints_0_0_5(DacSetpoints_0_0_Z[5]),
	.DacSetpoints_0_0_6(DacSetpoints_0_0_Z[6]),
	.DacSetpoints_0_0_4(DacSetpoints_0_0_Z[4]),
	.DacSetpoints_0_0_21(DacSetpoints_0_0_Z[21]),
	.DacSetpoints_0_0_3(DacSetpoints_0_0_Z[3]),
	.DacSetpoints_0_0_1(DacSetpoints_0_0_Z[1]),
	.DacSetpoints_0_0_7(DacSetpoints_0_0_Z[7]),
	.DacSetpoints_0_0_18(DacSetpoints_0_0_Z[18]),
	.DacSetpoints_0_0_20(DacSetpoints_0_0_Z[20]),
	.DacSetpoints_2_1_21(DacSetpoints_2_1_Z[21]),
	.DacSetpoints_2_1_3(DacSetpoints_2_1_Z[3]),
	.DacSetpoints_2_1_2(DacSetpoints_2_1_Z[2]),
	.DacSetpoints_2_1_4(DacSetpoints_2_1_Z[4]),
	.DacSetpoints_2_1_20(DacSetpoints_2_1_Z[20]),
	.DacSetpoints_2_1_6(DacSetpoints_2_1_Z[6]),
	.DacSetpoints_2_1_0(DacSetpoints_2_1_Z[0]),
	.DacSetpoints_2_1_5(DacSetpoints_2_1_Z[5]),
	.DacSetpoints_2_1_1(DacSetpoints_2_1_Z[1]),
	.DacSetpoints_2_1_7(DacSetpoints_2_1_Z[7]),
	.DacSetpoints_2_1_18(DacSetpoints_2_1_Z[18]),
	.DacSetpoints_2_0_21(DacSetpoints_2_0_Z[21]),
	.DacSetpoints_2_0_3(DacSetpoints_2_0_Z[3]),
	.DacSetpoints_2_0_2(DacSetpoints_2_0_Z[2]),
	.DacSetpoints_2_0_4(DacSetpoints_2_0_Z[4]),
	.DacSetpoints_2_0_20(DacSetpoints_2_0_Z[20]),
	.DacSetpoints_2_0_6(DacSetpoints_2_0_Z[6]),
	.DacSetpoints_2_0_0(DacSetpoints_2_0_Z[0]),
	.DacSetpoints_2_0_5(DacSetpoints_2_0_Z[5]),
	.DacSetpoints_2_0_1(DacSetpoints_2_0_Z[1]),
	.DacSetpoints_2_0_7(DacSetpoints_2_0_Z[7]),
	.DacSetpoints_2_0_18(DacSetpoints_2_0_Z[18]),
	.DacSetpoints_3_1_22(DacSetpoints_3_1_Z[22]),
	.DacSetpoints_3_1_15(DacSetpoints_3_1_Z[15]),
	.DacSetpoints_3_1_7(DacSetpoints_3_1_Z[7]),
	.DacSetpoints_3_1_18(DacSetpoints_3_1_Z[18]),
	.DacSetpoints_3_1_3(DacSetpoints_3_1_Z[3]),
	.DacSetpoints_3_1_6(DacSetpoints_3_1_Z[6]),
	.DacSetpoints_3_1_20(DacSetpoints_3_1_Z[20]),
	.DacSetpoints_3_1_0(DacSetpoints_3_1_Z[0]),
	.DacSetpoints_3_1_5(DacSetpoints_3_1_Z[5]),
	.DacSetpoints_3_1_2(DacSetpoints_3_1_Z[2]),
	.DacSetpoints_3_1_1(DacSetpoints_3_1_Z[1]),
	.DacSetpoints_3_1_4(DacSetpoints_3_1_Z[4]),
	.DacSetpoints_3_1_21(DacSetpoints_3_1_Z[21]),
	.DacSetpoints_3_0_22(DacSetpoints_3_0_Z[22]),
	.DacSetpoints_3_0_15(DacSetpoints_3_0_Z[15]),
	.DacSetpoints_3_0_7(DacSetpoints_3_0_Z[7]),
	.DacSetpoints_3_0_18(DacSetpoints_3_0_Z[18]),
	.DacSetpoints_3_0_3(DacSetpoints_3_0_Z[3]),
	.DacSetpoints_3_0_6(DacSetpoints_3_0_Z[6]),
	.DacSetpoints_3_0_20(DacSetpoints_3_0_Z[20]),
	.DacSetpoints_3_0_0(DacSetpoints_3_0_Z[0]),
	.DacSetpoints_3_0_5(DacSetpoints_3_0_Z[5]),
	.DacSetpoints_3_0_2(DacSetpoints_3_0_Z[2]),
	.DacSetpoints_3_0_1(DacSetpoints_3_0_Z[1]),
	.DacSetpoints_3_0_4(DacSetpoints_3_0_Z[4]),
	.DacSetpoints_3_0_21(DacSetpoints_3_0_Z[21]),
	.DacSetpoints_5_1_14(DacSetpoints_5_1_Z[14]),
	.DacSetpoints_5_1_10(DacSetpoints_5_1_Z[10]),
	.DacSetpoints_5_1_8(DacSetpoints_5_1_Z[8]),
	.DacSetpoints_5_1_22(DacSetpoints_5_1_Z[22]),
	.DacSetpoints_5_1_12(DacSetpoints_5_1_Z[12]),
	.DacSetpoints_5_1_5(DacSetpoints_5_1_Z[5]),
	.DacSetpoints_5_1_4(DacSetpoints_5_1_Z[4]),
	.DacSetpoints_5_1_1(DacSetpoints_5_1_Z[1]),
	.DacSetpoints_5_1_18(DacSetpoints_5_1_Z[18]),
	.DacSetpoints_5_1_2(DacSetpoints_5_1_Z[2]),
	.DacSetpoints_5_1_20(DacSetpoints_5_1_Z[20]),
	.DacSetpoints_5_1_0(DacSetpoints_5_1_Z[0]),
	.DacSetpoints_5_1_7(DacSetpoints_5_1_Z[7]),
	.DacSetpoints_5_1_21(DacSetpoints_5_1_Z[21]),
	.DacSetpoints_5_1_6(DacSetpoints_5_1_Z[6]),
	.DacSetpoints_5_1_3(DacSetpoints_5_1_Z[3]),
	.DacSetpoints_5_0_14(DacSetpoints_5_0_Z[14]),
	.DacSetpoints_5_0_10(DacSetpoints_5_0_Z[10]),
	.DacSetpoints_5_0_8(DacSetpoints_5_0_Z[8]),
	.DacSetpoints_5_0_22(DacSetpoints_5_0_Z[22]),
	.DacSetpoints_5_0_12(DacSetpoints_5_0_Z[12]),
	.DacSetpoints_5_0_5(DacSetpoints_5_0_Z[5]),
	.DacSetpoints_5_0_4(DacSetpoints_5_0_Z[4]),
	.DacSetpoints_5_0_1(DacSetpoints_5_0_Z[1]),
	.DacSetpoints_5_0_18(DacSetpoints_5_0_Z[18]),
	.DacSetpoints_5_0_2(DacSetpoints_5_0_Z[2]),
	.DacSetpoints_5_0_20(DacSetpoints_5_0_Z[20]),
	.DacSetpoints_5_0_0(DacSetpoints_5_0_Z[0]),
	.DacSetpoints_5_0_7(DacSetpoints_5_0_Z[7]),
	.DacSetpoints_5_0_21(DacSetpoints_5_0_Z[21]),
	.DacSetpoints_5_0_6(DacSetpoints_5_0_Z[6]),
	.DacSetpoints_5_0_3(DacSetpoints_5_0_Z[3]),
	.DacSetpoints_4_1_22(DacSetpoints_4_1_Z[22]),
	.DacSetpoints_4_1_17(DacSetpoints_4_1_Z[17]),
	.DacSetpoints_4_1_13(DacSetpoints_4_1_Z[13]),
	.DacSetpoints_4_1_8(DacSetpoints_4_1_Z[8]),
	.DacSetpoints_4_1_10(DacSetpoints_4_1_Z[10]),
	.DacSetpoints_4_1_15(DacSetpoints_4_1_Z[15]),
	.DacSetpoints_4_1_20(DacSetpoints_4_1_Z[20]),
	.DacSetpoints_4_1_18(DacSetpoints_4_1_Z[18]),
	.DacSetpoints_4_1_21(DacSetpoints_4_1_Z[21]),
	.DacSetpoints_4_1_5(DacSetpoints_4_1_Z[5]),
	.DacSetpoints_4_1_1(DacSetpoints_4_1_Z[1]),
	.DacSetpoints_4_1_0(DacSetpoints_4_1_Z[0]),
	.DacSetpoints_4_1_6(DacSetpoints_4_1_Z[6]),
	.DacSetpoints_4_1_7(DacSetpoints_4_1_Z[7]),
	.DacSetpoints_4_1_2(DacSetpoints_4_1_Z[2]),
	.DacSetpoints_4_1_4(DacSetpoints_4_1_Z[4]),
	.DacSetpoints_4_1_3(DacSetpoints_4_1_Z[3]),
	.DacSetpoints_4_0_22(DacSetpoints_4_0_Z[22]),
	.DacSetpoints_4_0_17(DacSetpoints_4_0_Z[17]),
	.DacSetpoints_4_0_13(DacSetpoints_4_0_Z[13]),
	.DacSetpoints_4_0_8(DacSetpoints_4_0_Z[8]),
	.DacSetpoints_4_0_10(DacSetpoints_4_0_Z[10]),
	.DacSetpoints_4_0_15(DacSetpoints_4_0_Z[15]),
	.DacSetpoints_4_0_20(DacSetpoints_4_0_Z[20]),
	.DacSetpoints_4_0_18(DacSetpoints_4_0_Z[18]),
	.DacSetpoints_4_0_21(DacSetpoints_4_0_Z[21]),
	.DacSetpoints_4_0_5(DacSetpoints_4_0_Z[5]),
	.DacSetpoints_4_0_1(DacSetpoints_4_0_Z[1]),
	.DacSetpoints_4_0_0(DacSetpoints_4_0_Z[0]),
	.DacSetpoints_4_0_6(DacSetpoints_4_0_Z[6]),
	.DacSetpoints_4_0_7(DacSetpoints_4_0_Z[7]),
	.DacSetpoints_4_0_2(DacSetpoints_4_0_Z[2]),
	.DacSetpoints_4_0_4(DacSetpoints_4_0_Z[4]),
	.DacSetpoints_4_0_3(DacSetpoints_4_0_Z[3]),
	.DacSetpoints_1_1_18(DacSetpoints_1_1_Z[18]),
	.DacSetpoints_1_1_20(DacSetpoints_1_1_Z[20]),
	.DacSetpoints_1_1_5(DacSetpoints_1_1_Z[5]),
	.DacSetpoints_1_1_21(DacSetpoints_1_1_Z[21]),
	.DacSetpoints_1_1_3(DacSetpoints_1_1_Z[3]),
	.DacSetpoints_1_1_0(DacSetpoints_1_1_Z[0]),
	.DacSetpoints_1_1_4(DacSetpoints_1_1_Z[4]),
	.DacSetpoints_1_1_2(DacSetpoints_1_1_Z[2]),
	.DacSetpoints_1_1_1(DacSetpoints_1_1_Z[1]),
	.DacSetpoints_1_1_7(DacSetpoints_1_1_Z[7]),
	.DacSetpoints_1_1_6(DacSetpoints_1_1_Z[6]),
	.DacSetpoints_1_0_18(DacSetpoints_1_0_Z[18]),
	.DacSetpoints_1_0_20(DacSetpoints_1_0_Z[20]),
	.DacSetpoints_1_0_5(DacSetpoints_1_0_Z[5]),
	.DacSetpoints_1_0_21(DacSetpoints_1_0_Z[21]),
	.DacSetpoints_1_0_3(DacSetpoints_1_0_Z[3]),
	.DacSetpoints_1_0_0(DacSetpoints_1_0_Z[0]),
	.DacSetpoints_1_0_4(DacSetpoints_1_0_Z[4]),
	.DacSetpoints_1_0_2(DacSetpoints_1_0_Z[2]),
	.DacSetpoints_1_0_1(DacSetpoints_1_0_Z[1]),
	.DacSetpoints_1_0_7(DacSetpoints_1_0_Z[7]),
	.DacSetpoints_1_0_6(DacSetpoints_1_0_Z[6]),
	.DacSetpoints_0_3_21(DacSetpoints_0_3_Z[22]),
	.DacSetpoints_0_3_20(DacSetpoints_0_3_Z[21]),
	.DacSetpoints_0_3_11(DacSetpoints_0_3_Z[12]),
	.DacSetpoints_0_3_10(DacSetpoints_0_3_Z[11]),
	.DacSetpoints_0_3_8(DacSetpoints_0_3_Z[9]),
	.DacSetpoints_0_3_7(DacSetpoints_0_3_Z[8]),
	.DacSetpoints_0_3_18(DacSetpoints_0_3_Z[19]),
	.DacSetpoints_0_3_12(DacSetpoints_0_3_Z[13]),
	.DacSetpoints_0_3_9(DacSetpoints_0_3_Z[10]),
	.DacSetpoints_0_3_16(DacSetpoints_0_3_Z[17]),
	.DacSetpoints_0_3_14(DacSetpoints_0_3_Z[15]),
	.DacSetpoints_0_3_0(DacSetpoints_0_3_Z[1]),
	.DacSetpoints_0_3_6(DacSetpoints_0_3_Z[7]),
	.DacSetpoints_0_3_17(DacSetpoints_0_3_Z[18]),
	.DacSetpoints_0_3_19(DacSetpoints_0_3_Z[20]),
	.DacSetpoints_0_2_21(DacSetpoints_0_2_Z[22]),
	.DacSetpoints_0_2_20(DacSetpoints_0_2_Z[21]),
	.DacSetpoints_0_2_11(DacSetpoints_0_2_Z[12]),
	.DacSetpoints_0_2_10(DacSetpoints_0_2_Z[11]),
	.DacSetpoints_0_2_8(DacSetpoints_0_2_Z[9]),
	.DacSetpoints_0_2_7(DacSetpoints_0_2_Z[8]),
	.DacSetpoints_0_2_18(DacSetpoints_0_2_Z[19]),
	.DacSetpoints_0_2_12(DacSetpoints_0_2_Z[13]),
	.DacSetpoints_0_2_9(DacSetpoints_0_2_Z[10]),
	.DacSetpoints_0_2_16(DacSetpoints_0_2_Z[17]),
	.DacSetpoints_0_2_14(DacSetpoints_0_2_Z[15]),
	.DacSetpoints_0_2_0(DacSetpoints_0_2_Z[1]),
	.DacSetpoints_0_2_6(DacSetpoints_0_2_Z[7]),
	.DacSetpoints_0_2_17(DacSetpoints_0_2_Z[18]),
	.DacSetpoints_0_2_19(DacSetpoints_0_2_Z[20]),
	.DacSetpoints_2_3_21(DacSetpoints_2_3_Z[22]),
	.DacSetpoints_2_3_12(DacSetpoints_2_3_Z[13]),
	.DacSetpoints_2_3_9(DacSetpoints_2_3_Z[10]),
	.DacSetpoints_2_3_3(DacSetpoints_2_3_Z[4]),
	.DacSetpoints_2_3_13(DacSetpoints_2_3_Z[14]),
	.DacSetpoints_2_3_4(DacSetpoints_2_3_Z[5]),
	.DacSetpoints_2_3_20(DacSetpoints_2_3_Z[21]),
	.DacSetpoints_2_3_11(DacSetpoints_2_3_Z[12]),
	.DacSetpoints_2_3_19(DacSetpoints_2_3_Z[20]),
	.DacSetpoints_2_3_7(DacSetpoints_2_3_Z[8]),
	.DacSetpoints_2_3_14(DacSetpoints_2_3_Z[15]),
	.DacSetpoints_2_3_16(DacSetpoints_2_3_Z[17]),
	.DacSetpoints_2_3_18(DacSetpoints_2_3_Z[19]),
	.DacSetpoints_2_3_5(DacSetpoints_2_3_Z[6]),
	.DacSetpoints_2_3_0(DacSetpoints_2_3_Z[1]),
	.DacSetpoints_2_3_6(DacSetpoints_2_3_Z[7]),
	.DacSetpoints_2_3_17(DacSetpoints_2_3_Z[18]),
	.DacSetpoints_2_2_21(DacSetpoints_2_2_Z[22]),
	.DacSetpoints_2_2_12(DacSetpoints_2_2_Z[13]),
	.DacSetpoints_2_2_9(DacSetpoints_2_2_Z[10]),
	.DacSetpoints_2_2_3(DacSetpoints_2_2_Z[4]),
	.DacSetpoints_2_2_13(DacSetpoints_2_2_Z[14]),
	.DacSetpoints_2_2_4(DacSetpoints_2_2_Z[5]),
	.DacSetpoints_2_2_20(DacSetpoints_2_2_Z[21]),
	.DacSetpoints_2_2_11(DacSetpoints_2_2_Z[12]),
	.DacSetpoints_2_2_19(DacSetpoints_2_2_Z[20]),
	.DacSetpoints_2_2_7(DacSetpoints_2_2_Z[8]),
	.DacSetpoints_2_2_14(DacSetpoints_2_2_Z[15]),
	.DacSetpoints_2_2_16(DacSetpoints_2_2_Z[17]),
	.DacSetpoints_2_2_18(DacSetpoints_2_2_Z[19]),
	.DacSetpoints_2_2_5(DacSetpoints_2_2_Z[6]),
	.DacSetpoints_2_2_0(DacSetpoints_2_2_Z[1]),
	.DacSetpoints_2_2_6(DacSetpoints_2_2_Z[7]),
	.DacSetpoints_2_2_17(DacSetpoints_2_2_Z[18]),
	.DacSetpoints_3_3({DacSetpoints_3_3_Z[22:11], N_2818, DacSetpoints_3_3_Z[9:0]}),
	.DacSetpoints_3_2({DacSetpoints_3_2_Z[22:11], N_2819, DacSetpoints_3_2_Z[9:0]}),
	.DacSetpoints_5_3(DacSetpoints_5_3_Z[23:0]),
	.DacSetpoints_5_2(DacSetpoints_5_2_Z[23:0]),
	.DacWriteNextState(DacWriteNextState_Z[21:0]),
	.DacSetpoints_4_3({DacSetpoints_4_3_Z[22:20], N_2823, DacSetpoints_4_3_Z[18:13], N_2822, N_2821, DacSetpoints_4_3_Z[10:6], N_2820, DacSetpoints_4_3_Z[4:0]}),
	.DacSetpoints_4_2({DacSetpoints_4_2_Z[22:20], N_2827, DacSetpoints_4_2_Z[18:13], N_2826, N_2825, DacSetpoints_4_2_Z[10:6], N_2824, DacSetpoints_4_2_Z[4:0]}),
	.DacSetpoints_1_3_17(DacSetpoints_1_3_Z[17]),
	.DacSetpoints_1_3_15(DacSetpoints_1_3_Z[15]),
	.DacSetpoints_1_3_4(DacSetpoints_1_3_Z[4]),
	.DacSetpoints_1_3_0(DacSetpoints_1_3_Z[0]),
	.DacSetpoints_1_3_2(DacSetpoints_1_3_Z[2]),
	.DacSetpoints_1_2_17(DacSetpoints_1_2_Z[17]),
	.DacSetpoints_1_2_15(DacSetpoints_1_2_Z[15]),
	.DacSetpoints_1_2_4(DacSetpoints_1_2_Z[4]),
	.DacSetpoints_1_2_0(DacSetpoints_1_2_Z[0]),
	.DacSetpoints_1_2_2(DacSetpoints_1_2_Z[2]),
	.DacSetpointReadedAddressController_2(DacSetpointReadedAddressController_2[2:0]),
	.DacSetpointReadAddressController(DacSetpointReadAddressController_Z[2:0]),
	.DacSetpointReadedAddressDac_2(DacSetpointReadedAddressDac_2[1:0]),
	.SpiBitPos(SpiBitPos[4:0]),
	.DacWriteNextState_rep_0(DacWriteNextState_rep_Z[2]),
	.DacWriteNextState_rep_4(DacWriteNextState_rep_Z[6]),
	.DacSetpointReadAddressDac(DacSetpointReadAddressDac_Z[1:0]),
	.TP7_c(TP7_c),
	.SckA_c(SckA_c),
	.N_1182_mux_i_1z(N_1182_mux_i),
	.N_56_0_i(N_56_0_i),
	.N_4647(N_4647),
	.N_70_0_i(N_70_0_i),
	.N_4612(N_4612),
	.N_4447_i(N_4447_i),
	.N_4613(N_4613),
	.N_86_1_i(N_86_1_i),
	.N_4560(N_4560),
	.N_2088(N_2088),
	.N_2295(N_2295),
	.N_2609(N_2609),
	.N_4687(N_4687),
	.N_2402(N_2402),
	.N_2294(N_2294),
	.N_2502(N_2502),
	.N_2310(N_2310),
	.N_2090(N_2090),
	.N_2189(N_2189),
	.N_2312(N_2312),
	.N_2521(N_2521),
	.N_4656(N_4656),
	.N_2298(N_2298),
	.N_2194(N_2194),
	.N_2398(N_2398),
	.N_4610(N_4610),
	.N_2206(N_2206),
	.N_2102(N_2102),
	.N_2084(N_2084),
	.N_2507(N_2507),
	.N_4644(N_4644),
	.N_2505(N_2505),
	.N_4642(N_4642),
	.N_2416(N_2416),
	.N_2417(N_2417),
	.N_2086(N_2086),
	.N_2297(N_2297),
	.N_2610(N_2610),
	.N_4688(N_4688),
	.N_4686(N_4686),
	.N_4685(N_4685),
	.N_4684(N_4684),
	.N_4683(N_4683),
	.N_4655(N_4655),
	.N_4653(N_4653),
	.N_4643(N_4643),
	.N_4641(N_4641),
	.N_4640(N_4640),
	.N_4611(N_4611),
	.N_4609(N_4609),
	.N_4558(N_4558),
	.N_41_0_i(N_41_0_i),
	.N_48_0_i(N_48_0_i),
	.N_4654(N_4654),
	.N_79_0_i(N_79_0_i),
	.N_4562(N_4562),
	.N_178_0_i(N_178_0_i),
	.N_173_0_i(N_173_0_i),
	.N_4458_i(N_4458_i),
	.N_4689(N_4689),
	.N_143_0_i(N_143_0_i),
	.N_240_0_i(N_240_0_i),
	.N_4657(N_4657),
	.N_198_0_i(N_198_0_i),
	.N_193_0_i(N_193_0_i),
	.N_188_0_i(N_188_0_i),
	.N_183_0_i(N_183_0_i),
	.N_295_0_i(N_295_0_i),
	.N_4645(N_4645),
	.N_290_0_i(N_290_0_i),
	.N_4646(N_4646),
	.N_285_0_i(N_285_0_i),
	.N_4648(N_4648),
	.N_280_0_i(N_280_0_i),
	.N_4649(N_4649),
	.N_275_0_i(N_275_0_i),
	.N_4650(N_4650),
	.N_4456_i(N_4456_i),
	.N_4651(N_4651),
	.N_340_0_i(N_340_0_i),
	.N_390_0_i(N_390_0_i),
	.N_385_0_i(N_385_0_i),
	.N_380_0_i(N_380_0_i),
	.N_375_0_i(N_375_0_i),
	.N_370_0_i(N_370_0_i),
	.N_480_i(N_480_i),
	.N_104_0_i(N_104_0_i),
	.N_4583(N_4583),
	.N_475_i(N_475_i),
	.N_470_i(N_470_i),
	.N_465_i(N_465_i),
	.N_460_i(N_460_i),
	.N_425_0_i(N_425_0_i),
	.N_530_i(N_530_i),
	.N_485_i(N_485_i),
	.N_590_i(N_590_i),
	.N_585_i(N_585_i),
	.N_580_i(N_580_i),
	.N_575_i(N_575_i),
	.N_4559(N_4559),
	.N_570_i(N_570_i),
	.N_565_i(N_565_i),
	.N_690_i(N_690_i),
	.N_685_i(N_685_i),
	.N_680_i(N_680_i),
	.N_640_i(N_640_i),
	.N_710_i(N_710_i),
	.N_705_i(N_705_i),
	.N_700_i(N_700_i),
	.N_695_i(N_695_i),
	.N_1181_mux_i_1z(N_1181_mux_i),
	.N_168_0_i(N_168_0_i),
	.N_270_0_i(N_270_0_i),
	.N_455_i(N_455_i),
	.N_560_i(N_560_i),
	.N_675_i(N_675_i),
	.N_4461(N_4461),
	.N_4615(N_4615),
	.N_163_0_i(N_163_0_i),
	.N_4690(N_4690),
	.N_265_0_i(N_265_0_i),
	.N_4652(N_4652),
	.N_365_0_i(N_365_0_i),
	.N_4614(N_4614),
	.N_450_i(N_450_i),
	.N_555_i(N_555_i),
	.N_670_i(N_670_i),
	.N_4079(N_4079),
	.N_4691(N_4691),
	.N_2315(N_2315),
	.N_4584(N_4584),
	.N_2107(N_2107),
	.N_2621(N_2621),
	.N_2205(N_2205),
	.N_2413(N_2413),
	.N_4626(N_4626),
	.N_4594(N_4594),
	.N_2309(N_2309),
	.N_2415(N_2415),
	.N_2523(N_2523),
	.N_4658(N_4658),
	.N_2101(N_2101),
	.N_4596(N_4596),
	.N_4085(N_4085),
	.N_4551(N_4551),
	.N_4089(N_4089),
	.N_4561(N_4561),
	.N_2103(N_2103),
	.N_1185_mux_i(N_1185_mux_i),
	.N_4608(N_4608),
	.N_4635(N_4635),
	.N_4678(N_4678),
	.N_4557(N_4557),
	.N_4054_i(N_4054_i),
	.N_4059_i(N_4059_i),
	.N_4058_i(N_4058_i),
	.N_4057_i(N_4057_i),
	.N_4052_i(N_4052_i),
	.N_4051_i(N_4051_i),
	.N_4050_i(N_4050_i),
	.N_4049_i(N_4049_i),
	.N_4048_i(N_4048_i),
	.N_4056_i(N_4056_i),
	.N_4055_i(N_4055_i),
	.N_4062_i(N_4062_i),
	.N_4061_i(N_4061_i),
	.N_4060_i(N_4060_i),
	.SpiRst_4(SpiRst),
	.N_4053_i(N_4053_i),
	.N_1176_mux_i_1z(N_1176_mux_i),
	.N_4673(N_4673),
	.N_4534(N_4534),
	.N_4550(N_4550),
	.N_4672(N_4672),
	.N_4669(N_4669),
	.N_4536(N_4536),
	.N_4573(N_4573),
	.N_4574(N_4574),
	.N_4628(N_4628),
	.N_4625(N_4625),
	.N_4624(N_4624),
	.N_4593(N_4593),
	.N_4597(N_4597),
	.N_4549(N_4549),
	.N_4638(N_4638),
	.N_4629(N_4629),
	.N_4627(N_4627),
	.N_4607(N_4607),
	.N_4598(N_4598),
	.N_4595(N_4595),
	.N_4577(N_4577),
	.N_4575(N_4575),
	.N_4572(N_4572),
	.N_4552(N_4552),
	.N_4535(N_4535),
	.N_4630(N_4630),
	.N_4681(N_4681),
	.N_4671(N_4671),
	.N_4670(N_4670),
	.N_4668(N_4668),
	.N_4667(N_4667),
	.N_4599(N_4599),
	.N_4576(N_4576),
	.N_4571(N_4571),
	.N_835_i_1z(N_835_i),
	.N_330_i(N_330_i),
	.N_312_i(N_312_i),
	.N_317_i(N_317_i),
	.N_333_i(N_333_i),
	.N_4682(N_4682),
	.N_4582(N_4582),
	.N_4543(N_4543),
	.N_4676(N_4676),
	.N_4674(N_4674),
	.N_4602(N_4602),
	.N_4579(N_4579),
	.N_4604(N_4604),
	.N_4639(N_4639),
	.N_4539(N_4539),
	.N_4600(N_4600),
	.N_4555(N_4555),
	.N_4537(N_4537),
	.N_4541(N_4541),
	.N_4580(N_4580),
	.N_4633(N_4633),
	.N_4631(N_4631),
	.N_776_i(N_776_i),
	.N_770_i(N_770_i),
	.N_364_i(N_364_i),
	.N_547_mux_i(N_547_mux_i),
	.N_4553(N_4553),
	.N_4578(N_4578),
	.N_4675(N_4675),
	.N_4632(N_4632),
	.N_4601(N_4601),
	.N_4538(N_4538),
	.N_794(N_794),
	.N_77_0(N_77_0),
	.un1_XferComplete_i_1_i_1z(un1_XferComplete_i_1_i),
	.N_361_i(N_361_i),
	.N_362_i(N_362_i),
	.N_363_i(N_363_i),
	.N_336_i(N_336_i),
	.DacSetpoints_0_0_1_sqmuxa_1(DacSetpoints_0_0_1_sqmuxa_1),
	.DacSetpoints_3_3_1_sqmuxa(DacSetpoints_3_3_1_sqmuxa),
	.DacSetpoints_3_2_1_sqmuxa(DacSetpoints_3_2_1_sqmuxa),
	.DacSetpoints_3_1_1_sqmuxa(DacSetpoints_3_1_1_sqmuxa),
	.DacSetpoints_3_0_1_sqmuxa(DacSetpoints_3_0_1_sqmuxa),
	.DacSetpoints_2_3_1_sqmuxa(DacSetpoints_2_3_1_sqmuxa),
	.DacSetpoints_2_2_1_sqmuxa(DacSetpoints_2_2_1_sqmuxa),
	.DacSetpoints_2_1_1_sqmuxa(DacSetpoints_2_1_1_sqmuxa),
	.DacSetpoints_2_0_1_sqmuxa(DacSetpoints_2_0_1_sqmuxa),
	.DacSetpoints_1_3_1_sqmuxa(DacSetpoints_1_3_1_sqmuxa),
	.DacSetpoints_1_2_1_sqmuxa(DacSetpoints_1_2_1_sqmuxa),
	.DacSetpoints_1_1_1_sqmuxa(DacSetpoints_1_1_1_sqmuxa),
	.DacSetpoints_1_0_1_sqmuxa(DacSetpoints_1_0_1_sqmuxa),
	.DacSetpoints_0_3_1_sqmuxa(DacSetpoints_0_3_1_sqmuxa),
	.DacSetpoints_0_2_1_sqmuxa(DacSetpoints_0_2_1_sqmuxa),
	.DacSetpoints_0_1_1_sqmuxa(DacSetpoints_0_1_1_sqmuxa),
	.N_1183(N_1183),
	.un3_clkdivlt8(un3_clkdivlt8),
	.un3_clkdivlto8_2(un3_clkdivlto8_2),
	.un3_clkdivlto8_1(un3_clkdivlto8_1),
	.un1_SpiRst_0_sqmuxa_1_i_2(un1_SpiRst_0_sqmuxa_1_i),
	.SpiXferCompleteOut_4(SpiXferCompleteOut),
	.LastSpiXferComplete_4(LastSpiXferComplete),
	.DacSetpoints_5_1_1_sqmuxa(DacSetpoints_5_1_1_sqmuxa),
	.DacSetpoints_5_0_1_sqmuxa(DacSetpoints_5_0_1_sqmuxa),
	.DacSetpoints_4_1_1_sqmuxa(DacSetpoints_4_1_1_sqmuxa),
	.DacSetpoints_4_0_1_sqmuxa(DacSetpoints_4_0_1_sqmuxa),
	.N_365_i(N_365_i),
	.DacSetpoints_4_2_1_sqmuxa(DacSetpoints_4_2_1_sqmuxa),
	.DacSetpoints_4_3_1_sqmuxa(DacSetpoints_4_3_1_sqmuxa),
	.DacSetpoints_5_2_1_sqmuxa(DacSetpoints_5_2_1_sqmuxa),
	.DacSetpoints_5_3_1_sqmuxa(DacSetpoints_5_3_1_sqmuxa),
	.un1_SpiRst_0_sqmuxa_1_i_1(un1_SpiRst_0_sqmuxa_1_i_0),
	.SpiXferCompleteOut_3(SpiXferCompleteOut_0),
	.LastSpiXferComplete_3(LastSpiXferComplete_0),
	.un1_SpiRst_0_sqmuxa_1_i_0(un1_SpiRst_0_sqmuxa_1_i_1),
	.SpiXferCompleteOut_2(SpiXferCompleteOut_1),
	.LastSpiXferComplete_2(LastSpiXferComplete_1),
	.SpiRst_3(SpiRst_0),
	.N_551_mux(N_551_mux),
	.un9_dacasetpointwritten_1z(un9_dacasetpointwritten),
	.un20_dacasetpointwritten_1z(un20_dacasetpointwritten),
	.DacESetpointWritten(DacESetpointWritten),
	.DacFSetpointWritten(DacFSetpointWritten),
	.SpiRst_2(SpiRst_1),
	.N_1153_mux(N_1153_mux),
	.N_1152_mux(N_1152_mux),
	.N_1155_mux(N_1155_mux),
	.N_1154_mux(N_1154_mux),
	.shot_i(shot_i),
	.DacBSetpointWritten(DacBSetpointWritten),
	.DacCSetpointWritten(DacCSetpointWritten),
	.DacDSetpointWritten(DacDSetpointWritten),
	.SpiRst_1(SpiRst_2),
	.TP6_c(TP6_c),
	.un1_rst_3_i(un1_rst_3_i),
	.SpiRst_0(SpiRst_3),
	.N_366_i(N_366_i),
	.N_1180_mux_i_1z(N_1180_mux_i),
	.N_55_0_i_1z(N_55_0_i),
	.N_1184_mux_i_1z(N_1184_mux_i),
	.un3_clkdivlto8(un3_clkdivlto8),
	.N_1186_mux(N_1186_mux),
	.SckC_c(SckC_c),
	.LastSpiXferComplete_0_sqmuxa_1(LastSpiXferComplete_0_sqmuxa),
	.SpiXferCompleteOut_1(SpiXferCompleteOut_2),
	.LastSpiXferComplete_1(LastSpiXferComplete_2),
	.LastSpiXferComplete_0_sqmuxa_0(LastSpiXferComplete_0_sqmuxa_0),
	.SpiXferCompleteOut_0(SpiXferCompleteOut_3),
	.LastSpiXferComplete_0(LastSpiXferComplete_3),
	.TP8_c(TP8_c),
	.LastWriteDac_1z(LastWriteDac),
	.un1_rst_1_i(un1_rst_1_i),
	.un1_rst_1(un1_rst_1),
	.lastwritedac4_i_0(lastwritedac4_i_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:1265
  SpiDacPorts_work_dmmainports_dmmain_0layer1_5 DMDacsB_i (
	.DacBSetpointToWrite(DacBSetpointToWrite_Z[23:0]),
	.un1_spirst2_i_0(un1_spirst2_i_0[0]),
	.MosiB_c(MosiB_c),
	.SckB_c(SckB_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.un1_SpiRst_0_sqmuxa_1_i(un1_SpiRst_0_sqmuxa_1_i_0),
	.DacBSetpointWritten(DacBSetpointWritten),
	.SpiRst_1z(SpiRst_0),
	.SpiXferCompleteOut(SpiXferCompleteOut_0),
	.LastSpiXferComplete_1z(LastSpiXferComplete_0),
	.lastwritedac4_i_0(lastwritedac4_i_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:1288
  SpiDacPorts_work_dmmainports_dmmain_0layer1_6 DMDacsC_i (
	.SpiBitPos(SpiBitPos[4:0]),
	.DataToMosi_i(DataToMosi_i[23:0]),
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.N_4063_i_i(N_4063_i_i),
	.N_4063_i_set(N_4063_i_set_Z),
	.MosiC_c(MosiC_c),
	.N_835_i(N_835_i),
	.N_1186_mux(N_1186_mux),
	.N_55_0_i(N_55_0_i),
	.N_1180_mux_i(N_1180_mux_i),
	.SckC_c(SckC_c),
	.N_1184_mux_i(N_1184_mux_i),
	.un1_XferComplete_i_1_i(un1_XferComplete_i_1_i),
	.N_1183(N_1183),
	.N_1181_mux_i(N_1181_mux_i),
	.N_1182_mux_i(N_1182_mux_i),
	.un3_clkdivlt8(un3_clkdivlt8),
	.un3_clkdivlto8_2(un3_clkdivlto8_2),
	.un3_clkdivlto8(un3_clkdivlto8),
	.un3_clkdivlto8_1(un3_clkdivlto8_1),
	.N_1154_mux(N_1154_mux),
	.DacCSetpointWritten(DacCSetpointWritten),
	.SpiRst_1z(SpiRst_2),
	.LastSpiXferComplete_0_sqmuxa(LastSpiXferComplete_0_sqmuxa_0),
	.SpiXferCompleteOut(SpiXferCompleteOut_3),
	.LastSpiXferComplete_1z(LastSpiXferComplete_3),
	.N_1155_mux(N_1155_mux),
	.lastwritedac4_i_0(lastwritedac4_i_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:1311
  SpiDacPorts_work_dmmainports_dmmain_0layer1_7 DMDacsD_i (
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.un1_spirst2_i_0(un1_spirst2_i[0]),
	.MosiD_c(MosiD_c),
	.SckD_c(SckD_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.un1_SpiRst_0_sqmuxa_1_i(un1_SpiRst_0_sqmuxa_1_i),
	.DacDSetpointWritten(DacDSetpointWritten),
	.SpiRst_1z(SpiRst_1),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.LastSpiXferComplete_1z(LastSpiXferComplete),
	.lastwritedac4_i_0(lastwritedac4_i_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:1334
  SpiDacPorts_work_dmmainports_dmmain_0layer1_8 DMDacsE_i (
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.un1_spirst2_i_0(un1_spirst2_i_1[0]),
	.MosiE_c(MosiE_c),
	.un1_rst_3_i(un1_rst_3_i),
	.un1_rst_1_i(un1_rst_1_i),
	.un1_rst_1(un1_rst_1),
	.SckE_c(SckE_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.un1_SpiRst_0_sqmuxa_1_i(un1_SpiRst_0_sqmuxa_1_i_1),
	.DacESetpointWritten(DacESetpointWritten),
	.SpiRst_1z(SpiRst_3),
	.SpiXferCompleteOut(SpiXferCompleteOut_1),
	.LastSpiXferComplete_1z(LastSpiXferComplete_1),
	.lastwritedac4_i_0(lastwritedac4_i_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:1357
  SpiDacPorts_work_dmmainports_dmmain_0layer1_9 DMDacsF_i (
	.DacFSetpointToWrite(DacFSetpointToWrite_Z[23:0]),
	.MosiF_c(MosiF_c),
	.SckF_c(SckF_c),
	.N_1152_mux(N_1152_mux),
	.DacFSetpointWritten(DacFSetpointWritten),
	.SpiRst_1z(SpiRst),
	.LastSpiXferComplete_0_sqmuxa(LastSpiXferComplete_0_sqmuxa),
	.SpiXferCompleteOut(SpiXferCompleteOut_2),
	.LastSpiXferComplete_1z(LastSpiXferComplete_2),
	.N_1153_mux(N_1153_mux),
	.lastwritedac4_i_0(lastwritedac4_i_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DMMainPorts */

module EvalBoardSandbox (
  CLK0_PAD,
  DEVRST_N,
  MisoA,
  MisoB,
  MisoC,
  MisoD,
  MisoE,
  MisoF,
  PPS,
  Rx0,
  Rx1,
  Rx2,
  MosiA,
  MosiB,
  MosiC,
  MosiD,
  MosiE,
  MosiF,
  Oe0,
  Oe1,
  Oe2,
  PowerHVnEn,
  SckA,
  SckB,
  SckC,
  SckD,
  SckE,
  SckF,
  TP1,
  TP2,
  TP3,
  TP4,
  TP5,
  TP6,
  TP7,
  TP8,
  Tx0,
  Tx1,
  Tx2,
  nClrDacs,
  nCsA,
  nCsB,
  nCsC,
  nCsD,
  nCsE,
  nCsF,
  nLDacs,
  nRstDacs,
  Ux1SelJmp
)
;
input CLK0_PAD ;
input DEVRST_N ;
input MisoA ;
input MisoB ;
input MisoC ;
input MisoD ;
input MisoE ;
input MisoF ;
input PPS ;
input Rx0 ;
input Rx1 ;
input Rx2 ;
output MosiA ;
output MosiB ;
output MosiC ;
output MosiD ;
output MosiE ;
output MosiF ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output PowerHVnEn ;
output SckA ;
output SckB ;
output SckC ;
output SckD ;
output SckE ;
output SckF ;
output TP1 ;
output TP2 ;
output TP3 ;
output TP4 ;
output TP5 ;
output TP6 ;
output TP7 ;
output TP8 ;
output Tx0 ;
output Tx1 ;
output Tx2 ;
output nClrDacs ;
output [3:0] nCsA ;
output [3:0] nCsB ;
output [3:0] nCsC ;
output [3:0] nCsD ;
output [3:0] nCsE ;
output [3:0] nCsF ;
output nLDacs ;
output nRstDacs ;
input Ux1SelJmp ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire MisoA ;
wire MisoB ;
wire MisoC ;
wire MisoD ;
wire MisoE ;
wire MisoF ;
wire PPS ;
wire Rx0 ;
wire Rx1 ;
wire Rx2 ;
wire MosiA ;
wire MosiB ;
wire MosiC ;
wire MosiD ;
wire MosiE ;
wire MosiF ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire PowerHVnEn ;
wire SckA ;
wire SckB ;
wire SckC ;
wire SckD ;
wire SckE ;
wire SckF ;
wire TP1 ;
wire TP2 ;
wire TP3 ;
wire TP4 ;
wire TP5 ;
wire TP6 ;
wire TP7 ;
wire TP8 ;
wire Tx0 ;
wire Tx1 ;
wire Tx2 ;
wire nClrDacs ;
wire nLDacs ;
wire nRstDacs ;
wire Ux1SelJmp ;
wire [31:0] DMMainPorts_1_RamBusDataOut;
wire [3:1] nCsA_c;
wire [3:0] nCsB_c;
wire [3:0] nCsC_c;
wire [3:0] nCsD_c;
wire [3:0] nCsE_c;
wire [3:0] nCsF_c;
wire FCCC_C0_0_GL0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire VCC ;
wire GND ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire DMMainPorts_1_RegisterSpaceReadAck ;
wire DMMainPorts_1_RegisterSpaceWriteAck ;
wire Rx0_c ;
wire Rx1_c ;
wire Rx2_c ;
wire MosiB_c ;
wire MosiC_c ;
wire MosiD_c ;
wire MosiE_c ;
wire MosiF_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire SckA_c ;
wire SckB_c ;
wire SckC_c ;
wire SckD_c ;
wire SckE_c ;
wire SckF_c ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP5_c ;
wire TP6_c ;
wire TP7_c ;
wire TP8_c ;
wire Tx0_c ;
wire Tx1_c ;
wire Tx2_c ;
// @18:76
  INBUF Rx0_ibuf (
	.Y(Rx0_c),
	.PAD(Rx0)
);
// @18:77
  INBUF Rx1_ibuf (
	.Y(Rx1_c),
	.PAD(Rx1)
);
// @18:78
  INBUF Rx2_ibuf (
	.Y(Rx2_c),
	.PAD(Rx2)
);
// @18:82
  OUTBUF MosiA_obuf (
	.PAD(MosiA),
	.D(TP7_c)
);
// @18:83
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(MosiB_c)
);
// @18:84
  OUTBUF MosiC_obuf (
	.PAD(MosiC),
	.D(MosiC_c)
);
// @18:85
  OUTBUF MosiD_obuf (
	.PAD(MosiD),
	.D(MosiD_c)
);
// @18:86
  OUTBUF MosiE_obuf (
	.PAD(MosiE),
	.D(MosiE_c)
);
// @18:87
  OUTBUF MosiF_obuf (
	.PAD(MosiF),
	.D(MosiF_c)
);
// @18:88
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @18:89
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(Oe1_c)
);
// @18:90
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(Oe2_c)
);
// @18:91
  OUTBUF PowerHVnEn_obuf (
	.PAD(PowerHVnEn),
	.D(GND)
);
// @18:92
  OUTBUF SckA_obuf (
	.PAD(SckA),
	.D(SckA_c)
);
// @18:93
  OUTBUF SckB_obuf (
	.PAD(SckB),
	.D(SckB_c)
);
// @18:94
  OUTBUF SckC_obuf (
	.PAD(SckC),
	.D(SckC_c)
);
// @18:95
  OUTBUF SckD_obuf (
	.PAD(SckD),
	.D(SckD_c)
);
// @18:96
  OUTBUF SckE_obuf (
	.PAD(SckE),
	.D(SckE_c)
);
// @18:97
  OUTBUF SckF_obuf (
	.PAD(SckF),
	.D(SckF_c)
);
// @18:98
  OUTBUF TP1_obuf (
	.PAD(TP1),
	.D(TP1_c)
);
// @18:99
  OUTBUF TP2_obuf (
	.PAD(TP2),
	.D(TP2_c)
);
// @18:100
  OUTBUF TP3_obuf (
	.PAD(TP3),
	.D(TP3_c)
);
// @18:101
  OUTBUF TP4_obuf (
	.PAD(TP4),
	.D(TP4_c)
);
// @18:102
  OUTBUF TP5_obuf (
	.PAD(TP5),
	.D(TP5_c)
);
// @18:103
  OUTBUF TP6_obuf (
	.PAD(TP6),
	.D(TP6_c)
);
// @18:104
  OUTBUF TP7_obuf (
	.PAD(TP7),
	.D(TP7_c)
);
// @18:105
  OUTBUF TP8_obuf (
	.PAD(TP8),
	.D(TP8_c)
);
// @18:106
  OUTBUF Tx0_obuf (
	.PAD(Tx0),
	.D(Tx0_c)
);
// @18:107
  OUTBUF Tx1_obuf (
	.PAD(Tx1),
	.D(Tx1_c)
);
// @18:108
  OUTBUF Tx2_obuf (
	.PAD(Tx2),
	.D(Tx2_c)
);
// @18:109
  OUTBUF nClrDacs_obuf (
	.PAD(nClrDacs),
	.D(VCC)
);
// @18:110
  OUTBUF \nCsA_obuf[0]  (
	.PAD(nCsA[0]),
	.D(TP6_c)
);
// @18:110
  OUTBUF \nCsA_obuf[1]  (
	.PAD(nCsA[1]),
	.D(nCsA_c[1])
);
// @18:110
  OUTBUF \nCsA_obuf[2]  (
	.PAD(nCsA[2]),
	.D(nCsA_c[2])
);
// @18:110
  OUTBUF \nCsA_obuf[3]  (
	.PAD(nCsA[3]),
	.D(nCsA_c[3])
);
// @18:111
  OUTBUF \nCsB_obuf[0]  (
	.PAD(nCsB[0]),
	.D(nCsB_c[0])
);
// @18:111
  OUTBUF \nCsB_obuf[1]  (
	.PAD(nCsB[1]),
	.D(nCsB_c[1])
);
// @18:111
  OUTBUF \nCsB_obuf[2]  (
	.PAD(nCsB[2]),
	.D(nCsB_c[2])
);
// @18:111
  OUTBUF \nCsB_obuf[3]  (
	.PAD(nCsB[3]),
	.D(nCsB_c[3])
);
// @18:112
  OUTBUF \nCsC_obuf[0]  (
	.PAD(nCsC[0]),
	.D(nCsC_c[0])
);
// @18:112
  OUTBUF \nCsC_obuf[1]  (
	.PAD(nCsC[1]),
	.D(nCsC_c[1])
);
// @18:112
  OUTBUF \nCsC_obuf[2]  (
	.PAD(nCsC[2]),
	.D(nCsC_c[2])
);
// @18:112
  OUTBUF \nCsC_obuf[3]  (
	.PAD(nCsC[3]),
	.D(nCsC_c[3])
);
// @18:113
  OUTBUF \nCsD_obuf[0]  (
	.PAD(nCsD[0]),
	.D(nCsD_c[0])
);
// @18:113
  OUTBUF \nCsD_obuf[1]  (
	.PAD(nCsD[1]),
	.D(nCsD_c[1])
);
// @18:113
  OUTBUF \nCsD_obuf[2]  (
	.PAD(nCsD[2]),
	.D(nCsD_c[2])
);
// @18:113
  OUTBUF \nCsD_obuf[3]  (
	.PAD(nCsD[3]),
	.D(nCsD_c[3])
);
// @18:114
  OUTBUF \nCsE_obuf[0]  (
	.PAD(nCsE[0]),
	.D(nCsE_c[0])
);
// @18:114
  OUTBUF \nCsE_obuf[1]  (
	.PAD(nCsE[1]),
	.D(nCsE_c[1])
);
// @18:114
  OUTBUF \nCsE_obuf[2]  (
	.PAD(nCsE[2]),
	.D(nCsE_c[2])
);
// @18:114
  OUTBUF \nCsE_obuf[3]  (
	.PAD(nCsE[3]),
	.D(nCsE_c[3])
);
// @18:115
  OUTBUF \nCsF_obuf[0]  (
	.PAD(nCsF[0]),
	.D(nCsF_c[0])
);
// @18:115
  OUTBUF \nCsF_obuf[1]  (
	.PAD(nCsF[1]),
	.D(nCsF_c[1])
);
// @18:115
  OUTBUF \nCsF_obuf[2]  (
	.PAD(nCsF[2]),
	.D(nCsF_c[2])
);
// @18:115
  OUTBUF \nCsF_obuf[3]  (
	.PAD(nCsF[3]),
	.D(nCsF_c[3])
);
// @18:116
  OUTBUF nLDacs_obuf (
	.PAD(nLDacs),
	.D(GND)
);
// @18:117
  OUTBUF nRstDacs_obuf (
	.PAD(nRstDacs),
	.D(VCC)
);
// @18:403
  EvalSandbox_MSS EvalSandbox_MSS_0 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @18:433
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @18:338
  DMMainPorts DMMainPorts_1 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.nCsD_c(nCsD_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsA_c(nCsA_c[3:1]),
	.SckF_c(SckF_c),
	.MosiF_c(MosiF_c),
	.SckE_c(SckE_c),
	.MosiE_c(MosiE_c),
	.SckD_c(SckD_c),
	.MosiD_c(MosiD_c),
	.MosiC_c(MosiC_c),
	.SckB_c(SckB_c),
	.MosiB_c(MosiB_c),
	.SckC_c(SckC_c),
	.SckA_c(SckA_c),
	.TP7_c(TP7_c),
	.Tx2_c(Tx2_c),
	.Rx2_c(Rx2_c),
	.Tx1_c(Tx1_c),
	.Rx1_c(Rx1_c),
	.Tx0_c(Tx0_c),
	.Rx0_c(Rx0_c),
	.Oe0_c(Oe0_c),
	.Oe1_c(Oe1_c),
	.Oe2_c(Oe2_c),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused(popfeedthru_unused),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.TP6_c(TP6_c),
	.TP1_c(TP1_c),
	.TP2_c(TP2_c),
	.TP3_c(TP3_c),
	.TP4_c(TP4_c),
	.TP5_c(TP5_c),
	.TP8_c(TP8_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalBoardSandbox */

