$date
	Tue Aug 19 19:19:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % res $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 " j $end
$var wire 1 # k $end
$var wire 1 % reset $end
$var wire 1 ! out $end
$var parameter 32 & OFF $end
$var parameter 32 ' ON $end
$var reg 1 ( next_state $end
$var reg 1 ) state $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 '
b0 &
$end
#0
$dumpvars
x)
x(
x%
0$
x#
x"
x!
$end
#3000
1%
#5000
0!
0)
1$
#6000
0%
#10000
0$
#13000
0(
0"
#15000
1$
#20000
0$
#23000
1(
1"
#25000
x(
1!
1)
1$
#30000
0$
#33000
1(
0#
#35000
1$
#40000
0$
#43000
0(
1#
#45000
1(
0!
0)
1$
#50000
0$
#53000
1%
#55000
1$
#56000
