#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 05:13:19 2025
# Process ID: 4280
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 3092.450 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.211 ; gain = 114.992 ; free physical = 444230 ; free virtual = 844982
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4291
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2846.629 ; gain = 414.508 ; free physical = 443434 ; free virtual = 844196
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4228.199 ; gain = 1796.078 ; free physical = 441946 ; free virtual = 842765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 4228.199 ; gain = 1796.078 ; free physical = 441861 ; free virtual = 842679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 4248.125 ; gain = 1816.004 ; free physical = 441821 ; free virtual = 842639
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:01 . Memory (MB): peak = 4563.000 ; gain = 2130.879 ; free physical = 431041 ; free virtual = 832006
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               12 Bit    Registers := 592   
	               10 Bit    Registers := 3132  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4679  
	   2 Input   10 Bit        Muxes := 4135  
	   2 Input    9 Bit        Muxes := 3074  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 500   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i_i_i_reg_135248_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_reg_135218_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i_i_i_reg_135208_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_reg_138998_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i72_i_i_i_reg_139008_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_133808_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i1585_i_i_i_reg_138368_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i_i_i_i_i_reg_133798_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[2]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[5]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[11]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_reg_136238_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_reg_136238_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49270_reg[9]' (FDE) to 'reg_48886_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i_i_i4723_i_i_reg_135968_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_reg_135958_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i_i_i4647_i_i_reg_135998_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i_i_i4683_i_i_reg_135988_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i_i_i4681_i_i_reg_135978_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i1415_i_i_i_reg_135198_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_reg_135148_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_135138_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_reg_135128_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i1413_i_i_i_reg_135188_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i_i_i_reg_135268_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i_i_i_reg_135258_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134728_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_134358_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_reg_138748_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i981_i_i_i_i_reg_134288_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_reg_138738_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i_reg_138728_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i_i_i_reg_138768_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_reg_138758_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i929_i_i_i_i_reg_134308_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49114_reg[9]' (FDE) to 'reg_48886_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i_i_i_i_reg_134298_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i1261_i1261_i1261_i_i_reg_138598_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i_i_i_i_reg_134088_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48886_reg[9]' (FDE) to 'reg_49282_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_134078_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_134048_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_134048_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_133818_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_i_i_i_reg_133948_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_133818_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_i_i_i_reg_133938_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_133818_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i_i_i4455_i_i_reg_138468_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i_i_i_i_reg_133928_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_133818_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]' (FDE) to 'agg_tmp_i311_i_i_i_i4773_i_i_reg_138448_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_133818_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i_i_i4773_i_i_reg_138448_reg[9]' (FDE) to 'agg_tmp_i_i_i_i2533_i_i_i_reg_138328_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i5089_i_i_reg_138438_reg[9]' (FDE) to 'agg_tmp_i_i_i_i2533_i_i_i_reg_138328_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_133898_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i2533_i_i_i_reg_138328_reg[9]' (FDE) to 'agg_tmp3_i313_i313_i313_i_i_i_i_reg_138318_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49282_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i_i_i_i_reg_138318_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_i_i_reg_133738_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48850_reg[9]' (FDE) to 'reg_48802_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_133728_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49368_reg[9]' (FDE) to 'reg_49358_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_133698_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49358_reg[9]' (FDE) to 'reg_49338_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_133688_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_i_i_reg_133668_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49338_reg[9]' (FDE) to 'reg_49318_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49318_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133638_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48802_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49006_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i_i_i_reg_138718_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_reg_135278_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49246_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i_i1901_i_i_i_reg_138358_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49328_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49294_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_133608_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_reg_135828_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i614_i_i_reg_138858_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137013_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49378_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_138488_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48838_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_reg_134858_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49102_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i1809_i_i_i_reg_135028_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i1807_i_i_i_reg_135018_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i_i_i_reg_135008_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i_i_i_reg_135038_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i313_i313_i_i_i_reg_138428_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_reg_138948_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i_i_i_i_reg_133878_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i311_i311_i_i_i_reg_138418_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_reg_138948_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i1135_i_i_i_i_reg_134218_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i_i_i_reg_134018_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i1135_i_i_i_i_reg_134218_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i311_i_i2865_i_i_reg_138528_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_reg_138948_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49078_reg[9]' (FDE) to 'reg_49090_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i_i_i_reg_134218_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_reg_138688_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_reg_138948_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i1053_i_i_i_i_reg_134248_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i_reg_138708_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_reg_138948_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i302_i_i_reg_138918_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i_i5069_i_i_reg_135808_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49234_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[2]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_1_reg_135293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[3]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_1_reg_135293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[3]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_1_reg_135293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_1_reg_135293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_1_reg_135293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_reg_135478_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_reg_137858_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i26_i_reg_138648_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_137928_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49186_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i379_i379_i_i_i_reg_135638_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i386_i_i_reg_138898_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i_i_i3893_i_i_reg_136358_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_reg_134648_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i388_i_i_reg_138908_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_137918_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i_i2361_i_i_i_reg_134778_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_reg_136298_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_135768_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135408_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1241_i_i3795_i_i_reg_136398_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_reg_136058_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_reg_136498_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i2327_i_i_i_reg_134798_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i_i4567_i_i_reg_136018_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49030_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 4579.012 ; gain = 2146.891 ; free physical = 427089 ; free virtual = 828212
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:39 . Memory (MB): peak = 4579.012 ; gain = 2146.891 ; free physical = 426879 ; free virtual = 828169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i_i_i139_i139_i139_i_i1413_i_i_i_1_reg_135193_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_1_reg_134863_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_1_reg_134533_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i_i145_i_i_i460_i_i_1_reg_138893_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i_i141_i_i455_i455_i455_i_i_i_1_reg_135613_reg[4] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:41 ; elapsed = 00:02:49 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 426239 ; free virtual = 827579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:01 ; elapsed = 00:03:09 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 426149 ; free virtual = 827550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:02 ; elapsed = 00:03:10 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 426155 ; free virtual = 827556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:03:13 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 426066 ; free virtual = 827567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:03:13 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 426051 ; free virtual = 827566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:26 ; elapsed = 00:03:34 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 425984 ; free virtual = 827595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:26 ; elapsed = 00:03:35 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 425985 ; free virtual = 827596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    11|
|3     |LUT2  |  4344|
|4     |LUT3  |  3287|
|5     |LUT4  | 13837|
|6     |LUT5  |  5458|
|7     |LUT6  | 45590|
|8     |MUXF7 |   334|
|9     |FDRE  | 34509|
|10    |FDSE  |    31|
|11    |IBUF  | 25004|
|12    |OBUF  |   113|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 132519|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |     90|
|3     |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S                                                   |     45|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_17                                       |     37|
|5     |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_0                                                 |     46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_16                                       |     37|
|7     |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_1                                                 |     47|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_15                                       |     37|
|9     |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_2                                                 |     56|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_14                                       |     37|
|11    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_3                                                 |     47|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_13                                       |     37|
|13    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |     45|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_12                                       |     37|
|15    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |     45|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_11                                       |     37|
|17    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |     49|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_10                                       |     37|
|19    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |     45|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_9                                        |     37|
|21    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_8                                                 |     47|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     37|
|23    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4 | 106829|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:27 ; elapsed = 00:03:35 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 425986 ; free virtual = 827597
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:29 ; elapsed = 00:03:36 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 440238 ; free virtual = 841849
Synthesis Optimization Complete : Time (s): cpu = 00:03:29 ; elapsed = 00:03:36 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 440253 ; free virtual = 841846
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4587.016 ; gain = 0.000 ; free physical = 440256 ; free virtual = 841848
INFO: [Netlist 29-17] Analyzing 25339 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4631.117 ; gain = 0.000 ; free physical = 440268 ; free virtual = 841860
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 25004 instances

Synth Design complete | Checksum: ed892ea0
INFO: [Common 17-83] Releasing license: Synthesis
183 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:59 ; elapsed = 00:04:05 . Memory (MB): peak = 4631.117 ; gain = 2222.906 ; free physical = 440275 ; free virtual = 841867
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18160.510; main = 3932.148; forked = 14459.778
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23190.246; main = 4631.121; forked = 18607.148
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4695.148 ; gain = 64.031 ; free physical = 440279 ; free virtual = 841871

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13f0247b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4752.570 ; gain = 57.422 ; free physical = 440262 ; free virtual = 841855

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 977 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 138cfa5c4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440141 ; free virtual = 841734
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 15 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ea6e162f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440121 ; free virtual = 841713
INFO: [Opt 31-389] Phase Constant propagation created 58 cells and removed 114 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fc53e040

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440149 ; free virtual = 841741
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1861ed4aa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440122 ; free virtual = 841715
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 179ee5717

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440121 ; free virtual = 841713
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              15  |                                              0  |
|  Constant propagation         |              58  |             114  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13d719801

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440120 ; free virtual = 841713

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13d719801

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440113 ; free virtual = 841705

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13d719801

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440113 ; free virtual = 841705

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440112 ; free virtual = 841704
Ending Netlist Obfuscation Task | Checksum: 13d719801

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440112 ; free virtual = 841704
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 4893.523 ; gain = 262.406 ; free physical = 440112 ; free virtual = 841704
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 05:18:05 2025...
