# compile vhdl design source files
vhdl xil_defaultlib  \
"temp_convert_tb_func_synth.vhd" \
"../../../../../../sim/temp_convert_tb.vhd" \

# Do not sort compile order
nosort
