{"Wen-mei W. Hwu": [0, ["Exploiting horizontal and vertical concurrency via the HPSm microprocessor", ["Wen-mei W. Hwu", "Yale N. Patt"], "https://doi.org/10.1145/255305.255337", 8, "micro", 1987]], "Takanobu Baba": [0, ["A visual microprogramming system", ["Takanobu Baba", "Hiroshi Minakawa", "Kenzo Okuda"], "https://doi.org/10.1145/255305.255309", 8, "micro", 1987]], "Bogong Su": [0, ["Microcode compaction with timing constraints", ["Bogong Su", "Shiyuan Ding", "Jian Wang", "Jinshi Xia"], "https://doi.org/10.1145/255305.255314", 10, "micro", 1987], ["GURPR - a method for global software pipelining", ["Bogong Su", "Shiyuan Ding", "Jian Wang", "Jinshi Xia"], "https://doi.org/10.1145/255305.255322", 9, "micro", 1987]], "Hiroshi G. Okuno": [0, ["Firmware approach to fast Lisp interpreter", ["Hiroshi G. Okuno", "Nobuyasu Osato", "Ikuo Takeuchi"], "https://doi.org/10.1145/255305.255306", 11, "micro", 1987]], "Onat Menzilcioglu": [0, ["A case study in using two-level control stores", ["Onat Menzilcioglu"], "https://doi.org/10.1145/255305.255333", 5, "micro", 1987]], "Jack S. Walicki": [0, ["Operation scheduling in reconfigurable, multifunction pipelines", ["Jack S. Walicki", "John D. Laughlin"], "https://doi.org/10.1145/255305.255319", 8, "micro", 1987]], "W. J. Chen": [0, ["A computer aided design automation system for developing microprogrammed processors: a design approach through HDLs", ["W. J. Chen", "G. N. Reddy"], "https://doi.org/10.1145/255305.255310", 5, "micro", 1987]], "Kemal Ebcioglu": [0, ["A compilation technique for software pipelining of loops with conditional jumps", ["Kemal Ebcioglu"], "https://doi.org/10.1145/255305.255317", 11, "micro", 1987]], "Patrick M. Lenders": [0, ["Distributed microprogramming", ["Patrick M. Lenders"], "https://doi.org/10.1145/255305.255307", 3, "micro", 1987]], "James E. Wilson": [0, ["On tuning the microarchitecture of an HPS implementation of the VAX", ["James E. Wilson", "Stephen W. Melvin", "Michael Shebanow", "Wen-mei W. Hwu", "Yale N. Patt"], "https://doi.org/10.1145/255305.255340", 6, "micro", 1987]], "Augustus K. Uht": [0, ["On the combination of hardware and software concurrency extraction methods", ["Augustus K. Uht", "Constantine D. Polychronopoulos", "John F. Kolen"], "https://doi.org/10.1145/255305.255331", 9, "micro", 1987]], "Jayaram Bhasker": [0, ["An algorithm for microcode compaction of VHDL behavioral descriptions", ["Jayaram Bhasker"], "https://doi.org/10.1145/255305.255313", 5, "micro", 1987], ["Compacting MIMOLA microcode", ["Jayaram Bhasker", "Tariq Samad"], "https://doi.org/10.1145/255305.255323", 9, "micro", 1987]], "Emilio Luque": [0, ["Tuning architecture at run-time", ["Emilio Luque", "Joan Sorribes", "Ana Ripoll"], "https://doi.org/10.1145/255305.255308", 7, "micro", 1987]], "Lothar Nowak": [0, ["Graph based retargetable microcode compilation in the MIMOLA design system", ["Lothar Nowak"], "https://doi.org/10.1145/255305.255329", 7, "micro", 1987]], "Thomas Pittman": [0, ["Computer architecture simulation using a register transfer language", ["Thomas Pittman", "Lester Bartel"], "https://doi.org/10.1145/255305.255311", 4, "micro", 1987]], "Mark Harris": [0, ["Extending microcode compaction for real architectures", ["Mark Harris"], "https://doi.org/10.1145/255305.255312", 14, "micro", 1987]], "David W. Archer": [0, ["The instruction parsing microarchitecture of the CVAX microprocessor", ["David W. Archer"], "https://doi.org/10.1145/255305.255335", 7, "micro", 1987]], "Vicki H. Allan": [0, ["Phase coupling for horizontal microcode generation", ["Vicki H. Allan", "Robert A. Mueller"], "https://doi.org/10.1145/255305.255328", 11, "micro", 1987]], "Stephen W. Melvin": [0, ["SPAM: a microcode based tool for tracing operating system events", ["Stephen W. Melvin", "Yale N. Patt"], "https://doi.org/10.1145/255305.255343", 4, "micro", 1987]], "Michael A. Howland": [0, ["Trace scheduling optimization in a retargetable microcode compiler", ["Michael A. Howland", "Robert A. Mueller", "Philip H. Sweany"], "https://doi.org/10.1145/255305.255325", 9, "micro", 1987]]}