Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller2_3/nios2_p3.qsys --block-symbol-file --output-directory=/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller2_3/nios2_p3 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Taller2_3/nios2_p3.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 21.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 21.1]
Progress: Parameterizing module cpu
Progress: Adding hex_0 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_0
Progress: Adding hex_1 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_1
Progress: Adding hex_2 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_2
Progress: Adding hex_3 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_3
Progress: Adding hex_4 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_4
Progress: Adding hex_5 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_5
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_mem
Progress: Adding switch [altera_avalon_pio 21.1]
Progress: Parameterizing module switch
Progress: Adding sysid [altera_avalon_sysid_qsys 21.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_p3.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_p3.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_p3.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller2_3/nios2_p3.qsys --synthesis=VHDL --output-directory=/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller2_3/nios2_p3/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Taller2_3/nios2_p3.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 21.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 21.1]
Progress: Parameterizing module cpu
Progress: Adding hex_0 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_0
Progress: Adding hex_1 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_1
Progress: Adding hex_2 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_2
Progress: Adding hex_3 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_3
Progress: Adding hex_4 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_4
Progress: Adding hex_5 [altera_avalon_pio 21.1]
Progress: Parameterizing module hex_5
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_mem
Progress: Adding switch [altera_avalon_pio 21.1]
Progress: Parameterizing module switch
Progress: Adding sysid [altera_avalon_sysid_qsys 21.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_p3.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_p3.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_p3.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios2_p3: Generating nios2_p3 "nios2_p3" for QUARTUS_SYNTH
Info: cpu: "nios2_p3" instantiated altera_nios2_gen2 "cpu"
Info: hex_0: Starting RTL generation for module 'nios2_p3_hex_0'
Info: hex_0:   Generation command is [exec /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_p3_hex_0 --dir=/tmp/alt9250_5732932898567965036.dir/0002_hex_0_gen/ --quartus_dir=/home/danielcrovo/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9250_5732932898567965036.dir/0002_hex_0_gen//nios2_p3_hex_0_component_configuration.pl  --do_build_sim=0  ]
Info: hex_0: Done RTL generation for module 'nios2_p3_hex_0'
Info: hex_0: "nios2_p3" instantiated altera_avalon_pio "hex_0"
Info: onchip_mem: Starting RTL generation for module 'nios2_p3_onchip_mem'
Info: onchip_mem:   Generation command is [exec /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_p3_onchip_mem --dir=/tmp/alt9250_5732932898567965036.dir/0003_onchip_mem_gen/ --quartus_dir=/home/danielcrovo/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9250_5732932898567965036.dir/0003_onchip_mem_gen//nios2_p3_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios2_p3_onchip_mem'
Info: onchip_mem: "nios2_p3" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: switch: Starting RTL generation for module 'nios2_p3_switch'
Info: switch:   Generation command is [exec /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_p3_switch --dir=/tmp/alt9250_5732932898567965036.dir/0004_switch_gen/ --quartus_dir=/home/danielcrovo/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9250_5732932898567965036.dir/0004_switch_gen//nios2_p3_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'nios2_p3_switch'
Info: switch: "nios2_p3" instantiated altera_avalon_pio "switch"
Info: sysid: "nios2_p3" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2_p3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2_p3" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2_p3" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_p3_cpu_cpu'
Info: cpu:   Generation command is [exec /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64//perl/bin/perl -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64//perl/lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios2_p3_cpu_cpu --dir=/tmp/alt9250_5732932898567965036.dir/0008_cpu_gen/ --quartus_bindir=/home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/ --verilog --config=/tmp/alt9250_5732932898567965036.dir/0008_cpu_gen//nios2_p3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.09.14 21:54:15 (*) Starting Nios II generation
Info: cpu: # 2022.09.14 21:54:15 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.09.14 21:54:15 (*)   Creating all objects for CPU
Info: cpu: # 2022.09.14 21:54:15 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.09.14 21:54:15 (*)   Creating plain-text RTL
Info: cpu: # 2022.09.14 21:54:15 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_p3_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: sysid_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_control_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: sysid_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_control_slave_agent"
Info: sysid_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller2_3/nios2_p3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2_p3: Done "nios2_p3" with 23 modules, 38 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
