Generated by Fabric Compiler ( version 2020.3-Lite <build 71107> ) at Thu Oct 13 21:45:44 2022


Cell Usage:
GTP_DFF                     104 uses
GTP_DFF_C                   478 uses
GTP_DFF_CE                  223 uses
GTP_DFF_E                     9 uses
GTP_DFF_P                    26 uses
GTP_DFF_PE                   40 uses
GTP_DRM18K                    1 use
GTP_DRM9K                     1 use
GTP_INV                       6 uses
GTP_LUT1                      5 uses
GTP_LUT2                    390 uses
GTP_LUT3                     40 uses
GTP_LUT4                    110 uses
GTP_LUT5                    200 uses
GTP_LUT5CARRY               113 uses
GTP_LUT5M                    76 uses
GTP_MUX2LUT6                 20 uses
GTP_MUX2LUT7                  7 uses
GTP_MUX2LUT8                  2 uses
GTP_ROM32X1                  40 uses
GTP_SCANCHAIN_E1              1 use

I/O ports: 0

Mapping Summary:
Total LUTs: 974 of 17536 (5.55%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 974
Total Registers: 880 of 26304 (3.35%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.5 of 48 (3.13%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 0 of 240 (0.00%)


Number of unique control sets : 44
  CLK(drck_o)                                      : 2
  CLK(~drck_o)                                     : 7
  CLK(fla0_clk)                                    : 19
  CLK(fla1_clk)                                    : 76
  CLK(drck_o), CE(u_jtag_hub.N156)                 : 9
  CLK(fla0_clk), P(u_debug_core_0.resetn)          : 1
  CLK(fla1_clk), P(u_debug_core_1.resetn)          : 1
  CLK(fla0_clk), P(u_debug_core_0.u_rd_addr_gen.N54)     : 2
  CLK(fla1_clk), P(u_debug_core_1.u_rd_addr_gen.N54)     : 2
  CLK(drck_o), C(~u_debug_core_0.resetn)           : 3
  CLK(drck_o), C(~u_debug_core_1.resetn)           : 3
  CLK(capt_o), C(~fla0_rstn)                       : 6
  CLK(capt_o), C(~fla1_rstn)                       : 6
  CLK(drck_o), CP(~fla0_rstn)                      : 61
      CLK(drck_o), C(~fla0_rstn)                   : 53
      CLK(drck_o), P(~fla0_rstn)                   : 8
  CLK(drck_o), CP(~fla1_rstn)                      : 61
      CLK(drck_o), C(~fla1_rstn)                   : 53
      CLK(drck_o), P(~fla1_rstn)                   : 8
  CLK(fla0_clk), CP(~u_debug_core_0.resetn)        : 93
      CLK(fla0_clk), C(~u_debug_core_0.resetn)     : 91
      CLK(fla0_clk), P(~u_debug_core_0.resetn)     : 2
  CLK(fla1_clk), CP(~u_debug_core_1.resetn)        : 265
      CLK(fla1_clk), C(~u_debug_core_1.resetn)     : 263
      CLK(fla1_clk), P(~u_debug_core_1.resetn)     : 2
  CLK(drck_o), C(~sel1_wire), CE(update_wire)      : 1
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Trigger_Condition.u_cfg_reg_file.N145)     : 2
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Trigger_Condition.u_cfg_reg_file.N145)     : 2
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Trigger_Condition.N114)  : 3
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Trigger_Condition.N114)  : 3
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u0_trig_unit.u_cfg_reg_file.N212)      : 4
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Storage_Condition.u_cfg_reg_file.N213)     : 4
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Storage_Condition.u_cfg_reg_file.N213)     : 4
  CLK(capt_o), C(~fla0_rstn), CE(conf_sel[0])      : 5
  CLK(capt_o), C(~fla1_rstn), CE(conf_sel[1])      : 5
  CLK(drck_o), C(~fla0_rstn), CE(u_debug_core_0.u_hub_data_decode.N357)    : 5
  CLK(drck_o), C(~fla1_rstn), CE(u_debug_core_1.u_hub_data_decode.N357)    : 5
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u0_trig_unit.u_cfg_reg_file.N413)      : 7
  CLK(drck_o), C(~fla0_rstn), CE(u_debug_core_0.u_rd_addr_gen.N479)  : 9
  CLK(drck_o), C(~fla1_rstn), CE(u_debug_core_1.u_rd_addr_gen.N479)  : 9
  CLK(fla0_clk), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Storage_Condition.N370)      : 9
  CLK(fla1_clk), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Storage_Condition.N370)      : 9
  CLK(fla0_clk), P(~fla0_rstn), CE(u_debug_core_0.u_rd_addr_gen.N483)      : 10
  CLK(fla0_clk), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Storage_Condition.N362)      : 10
  CLK(fla0_clk), P(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Storage_Condition.N378)      : 10
  CLK(fla1_clk), P(~fla1_rstn), CE(u_debug_core_1.u_rd_addr_gen.N483)      : 10
  CLK(fla1_clk), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Storage_Condition.N362)      : 10
  CLK(fla1_clk), P(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Storage_Condition.N378)      : 10
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Storage_Condition.N366)  : 14
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Storage_Condition.N366)  : 14
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u0_trig_unit.N522)   : 16
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u0_trig_unit.N1611)  : 73


Number of DFF:CE Signals : 28
  update_wire(from GTP_SCANCHAIN_E1:UPDR)          : 1
  u_debug_core_0.u_Trigger_Condition.u_cfg_reg_file.N145(from GTP_LUT5:Z)  : 2
  u_debug_core_1.u_Trigger_Condition.u_cfg_reg_file.N145(from GTP_LUT5:Z)  : 2
  u_debug_core_0.u_Trigger_Condition.N114(from GTP_LUT3:Z)     : 3
  u_debug_core_1.u_Trigger_Condition.N114(from GTP_LUT3:Z)     : 3
  u_debug_core_0.u0_trig_unit.u_cfg_reg_file.N212(from GTP_LUT5:Z)   : 4
  u_debug_core_0.u_Storage_Condition.u_cfg_reg_file.N213(from GTP_LUT5:Z)  : 4
  u_debug_core_1.u_Storage_Condition.u_cfg_reg_file.N213(from GTP_LUT5:Z)  : 4
  conf_sel[0](from GTP_DFF:Q)                      : 5
  conf_sel[1](from GTP_DFF:Q)                      : 5
  u_debug_core_0.u_hub_data_decode.N357(from GTP_LUT3:Z)       : 5
  u_debug_core_1.u_hub_data_decode.N357(from GTP_LUT3:Z)       : 5
  u_debug_core_1.u0_trig_unit.u_cfg_reg_file.N413(from GTP_LUT5:Z)   : 7
  u_debug_core_0.u_Storage_Condition.N370(from GTP_LUT3:Z)     : 9
  u_debug_core_0.u_rd_addr_gen.N479(from GTP_LUT5:Z)     : 9
  u_debug_core_1.u_Storage_Condition.N370(from GTP_LUT3:Z)     : 9
  u_debug_core_1.u_rd_addr_gen.N479(from GTP_LUT5:Z)     : 9
  u_jtag_hub.N156(from GTP_LUT4:Z)                 : 9
  u_debug_core_0.u_Storage_Condition.N362(from GTP_LUT4:Z)     : 10
  u_debug_core_0.u_Storage_Condition.N378(from GTP_LUT5:Z)     : 10
  u_debug_core_0.u_rd_addr_gen.N483(from GTP_LUT2:Z)     : 10
  u_debug_core_1.u_Storage_Condition.N362(from GTP_LUT4:Z)     : 10
  u_debug_core_1.u_Storage_Condition.N378(from GTP_LUT5:Z)     : 10
  u_debug_core_1.u_rd_addr_gen.N483(from GTP_LUT2:Z)     : 10
  u_debug_core_0.u_Storage_Condition.N366(from GTP_LUT3:Z)     : 14
  u_debug_core_1.u_Storage_Condition.N366(from GTP_LUT3:Z)     : 14
  u_debug_core_0.u0_trig_unit.N522(from GTP_LUT3:Z)      : 16
  u_debug_core_1.u0_trig_unit.N1611(from GTP_LUT3:Z)     : 73

Number of DFF:CLK Signals : 5
  ~drck_o(from GTP_INV:Z)                          : 7
  capt_o(from GTP_SCANCHAIN_E1:CAPDR)              : 22
  fla0_clk(from fla0_clk)                          : 154
  drck_o(from GTP_SCANCHAIN_E1:TCK_USER)           : 314
  fla1_clk(from fla1_clk)                          : 383

Number of DFF:CP Signals : 9
  u_debug_core_0.resetn(from GTP_DFF:Q)            : 1
  u_debug_core_1.resetn(from GTP_DFF:Q)            : 1
  ~sel1_wire(from GTP_INV:Z)                       : 1
  u_debug_core_0.u_rd_addr_gen.N54(from GTP_LUT2:Z)      : 2
  u_debug_core_1.u_rd_addr_gen.N54(from GTP_LUT2:Z)      : 2
  ~fla0_rstn(from GTP_INV:Z)                       : 96
  ~fla1_rstn(from GTP_INV:Z)                       : 96
  ~u_debug_core_0.resetn(from GTP_INV:Z)           : 168
  ~u_debug_core_1.resetn(from GTP_INV:Z)           : 400

Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name          | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CORES                     | 974     | 880     | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 113           | 20           | 7            | 2            | 0       | 0       | 0        | 0          | 1             | 0         | 0        | 0        
| + u_jtag_hub              | 21      | 19      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_debug_core_0          | 370     | 286     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 53            | 7            | 2            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_addr_gen         | 85      | 34      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 2            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_hub_data_decode     | 81      | 66      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Data_Capture_Memory | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u0_trig_unit          | 35      | 34      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 1            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cfg_reg_file      | 11      | 5       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 1            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Storage_Condition   | 132     | 64      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 3            | 1            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cfg_reg_file      | 11      | 5       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 1            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Trigger_Condition   | 9       | 7       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cfg_reg_file      | 5       | 3       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_debug_core_1          | 583     | 575     | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 13           | 5            | 2            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_addr_gen         | 100     | 34      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_hub_data_decode     | 80      | 66      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Data_Capture_Memory | 0       | 0       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u0_trig_unit          | 139     | 133     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 9            | 4            | 2            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cfg_reg_file      | 33      | 8       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 9            | 4            | 2            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Storage_Condition   | 132     | 64      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 3            | 1            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cfg_reg_file      | 11      | 5       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 1            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Trigger_Condition   | 9       | 7       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cfg_reg_file      | 5       | 3       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK           50.000       {0 25}         Declared               323           0  {u_GTP_SCANCHAIN_PG/TCK_USER}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                22           0  {u_GTP_SCANCHAIN_PG/CAPDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK              20.000 MHz     167.645 MHz         50.000          5.965         44.035
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_CAPTURE      DebugCore_JCLK              21.945       0.000              0            164
 DebugCore_JCLK         DebugCore_JCLK              23.707       0.000              0            504
 DebugCore_JCLK         DebugCore_CAPTURE           47.814       0.000              0             32
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_CAPTURE      DebugCore_JCLK              24.764       0.000              0            164
 DebugCore_JCLK         DebugCore_JCLK               0.643       0.000              0            504
 DebugCore_JCLK         DebugCore_CAPTURE            1.726       0.000              0             32
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK                                     24.102       0.000              0            323
 DebugCore_CAPTURE                                  49.380       0.000              0             22
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_rd_addr_gen/counter[4]/D (GTP_DFF_P)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325      26.010 r       u_debug_core_0/u_hub_data_decode/conf_id[4]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534      26.544         u_debug_core_0/conf_id_o [4]
                                                                                   u_debug_core_0/u_rd_addr_gen/N133_1/I1 (GTP_LUT2)
                                   td                    0.203      26.747 f       u_debug_core_0/u_rd_addr_gen/N133_1/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      27.281         u_debug_core_0/_N1702
                                                                                   u_debug_core_0/u_rd_addr_gen/N68_27/I4 (GTP_LUT5)
                                   td                    0.174      27.455 f       u_debug_core_0/u_rd_addr_gen/N68_27/Z (GTP_LUT5)
                                   net (fanout=9)        0.594      28.049         u_debug_core_0/u_rd_addr_gen/_N1786
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/I0 (GTP_LUT5)
                                   td                    0.239      28.288 f       u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      28.870         u_debug_core_0/u_rd_addr_gen/_N1710
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_33[4]/ID (GTP_LUT5M)
                                   td                    0.235      29.105 f       u_debug_core_0/u_rd_addr_gen/N35_33[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      29.475         u_debug_core_0/u_rd_addr_gen/N35 [4]
                                                                                   u_debug_core_0/u_rd_addr_gen/N476[4]/I1 (GTP_LUT2)
                                   td                    0.164      29.639 r       u_debug_core_0/u_rd_addr_gen/N476[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      29.639         u_debug_core_0/u_rd_addr_gen/N476 [4]
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[4]/D (GTP_DFF_P)

 Data arrival time                                                  29.639         Logic Levels: 5  
                                                                                   Logic: 1.340ns(33.890%), Route: 2.614ns(66.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                                         0.000      50.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666      51.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[4]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      51.666                          
 clock uncertainty                                      -0.050      51.616                          

 Setup time                                             -0.032      51.584                          

 Data required time                                                 51.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.584                          
 Data arrival time                                                 -29.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_rd_addr_gen/counter[3]/D (GTP_DFF_P)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325      26.010 r       u_debug_core_0/u_hub_data_decode/conf_id[4]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534      26.544         u_debug_core_0/conf_id_o [4]
                                                                                   u_debug_core_0/u_rd_addr_gen/N133_1/I1 (GTP_LUT2)
                                   td                    0.203      26.747 f       u_debug_core_0/u_rd_addr_gen/N133_1/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      27.281         u_debug_core_0/_N1702
                                                                                   u_debug_core_0/u_rd_addr_gen/N68_27/I4 (GTP_LUT5)
                                   td                    0.174      27.455 f       u_debug_core_0/u_rd_addr_gen/N68_27/Z (GTP_LUT5)
                                   net (fanout=9)        0.594      28.049         u_debug_core_0/u_rd_addr_gen/_N1786
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/I0 (GTP_LUT5)
                                   td                    0.239      28.288 f       u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      28.870         u_debug_core_0/u_rd_addr_gen/_N1710
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_33[3]/ID (GTP_LUT5M)
                                   td                    0.235      29.105 f       u_debug_core_0/u_rd_addr_gen/N35_33[3]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      29.475         u_debug_core_0/u_rd_addr_gen/N35 [3]
                                                                                   u_debug_core_0/u_rd_addr_gen/N476[3]/I1 (GTP_LUT2)
                                   td                    0.164      29.639 r       u_debug_core_0/u_rd_addr_gen/N476[3]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      29.639         u_debug_core_0/u_rd_addr_gen/N476 [3]
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[3]/D (GTP_DFF_P)

 Data arrival time                                                  29.639         Logic Levels: 5  
                                                                                   Logic: 1.340ns(33.890%), Route: 2.614ns(66.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                                         0.000      50.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666      51.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      51.666                          
 clock uncertainty                                      -0.050      51.616                          

 Setup time                                             -0.032      51.584                          

 Data required time                                                 51.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.584                          
 Data arrival time                                                 -29.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_rd_addr_gen/counter[0]/D (GTP_DFF_P)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325      26.010 r       u_debug_core_0/u_hub_data_decode/conf_id[4]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534      26.544         u_debug_core_0/conf_id_o [4]
                                                                                   u_debug_core_0/u_rd_addr_gen/N133_1/I1 (GTP_LUT2)
                                   td                    0.203      26.747 f       u_debug_core_0/u_rd_addr_gen/N133_1/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      27.281         u_debug_core_0/_N1702
                                                                                   u_debug_core_0/u_rd_addr_gen/N68_27/I4 (GTP_LUT5)
                                   td                    0.174      27.455 f       u_debug_core_0/u_rd_addr_gen/N68_27/Z (GTP_LUT5)
                                   net (fanout=9)        0.594      28.049         u_debug_core_0/u_rd_addr_gen/_N1786
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/I0 (GTP_LUT5)
                                   td                    0.239      28.288 f       u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      28.870         u_debug_core_0/u_rd_addr_gen/_N1710
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_33[0]/ID (GTP_LUT5M)
                                   td                    0.235      29.105 f       u_debug_core_0/u_rd_addr_gen/N35_33[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      29.475         u_debug_core_0/u_rd_addr_gen/N35 [0]
                                                                                   u_debug_core_0/u_rd_addr_gen/N476[0]/I1 (GTP_LUT2)
                                   td                    0.164      29.639 r       u_debug_core_0/u_rd_addr_gen/N476[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      29.639         u_debug_core_0/u_rd_addr_gen/N476 [0]
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[0]/D (GTP_DFF_P)

 Data arrival time                                                  29.639         Logic Levels: 5  
                                                                                   Logic: 1.340ns(33.890%), Route: 2.614ns(66.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                                         0.000      50.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666      51.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      51.666                          
 clock uncertainty                                      -0.050      51.616                          

 Setup time                                             -0.032      51.584                          

 Data required time                                                 51.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.584                          
 Data arrival time                                                 -29.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_hub_data_decode/conf_sel_ini/CLK (GTP_DFF_C)
Endpoint    : u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1/D (GTP_DFF_C)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_sel_ini/CLK (GTP_DFF_C)

                                   tco                   0.317      26.002 f       u_debug_core_0/u_hub_data_decode/conf_sel_ini/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511      26.513         u_debug_core_0/conf_sel_o
                                                                           f       u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1/D (GTP_DFF_C)

 Data arrival time                                                  26.513         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.666                          
 clock uncertainty                                       0.050       1.716                          

 Hold time                                               0.033       1.749                          

 Data required time                                                  1.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.749                          
 Data arrival time                                                 -26.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_1/u_hub_data_decode/conf_sel_ini/CLK (GTP_DFF_C)
Endpoint    : u_debug_core_1/u_hub_data_decode/conf_sel_ini_d1/D (GTP_DFF_C)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_sel_ini/CLK (GTP_DFF_C)

                                   tco                   0.317      26.002 f       u_debug_core_1/u_hub_data_decode/conf_sel_ini/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511      26.513         u_debug_core_1/conf_sel_o
                                                                           f       u_debug_core_1/u_hub_data_decode/conf_sel_ini_d1/D (GTP_DFF_C)

 Data arrival time                                                  26.513         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_sel_ini_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.666                          
 clock uncertainty                                       0.050       1.716                          

 Hold time                                               0.033       1.749                          

 Data required time                                                  1.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.749                          
 Data arrival time                                                 -26.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_hub_data_decode/conf_id_d1[4]/D (GTP_DFF_C)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)

                                   tco                   0.317      26.002 f       u_debug_core_0/u_hub_data_decode/conf_id[4]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534      26.536         u_debug_core_0/conf_id_o [4]
                                                                           f       u_debug_core_0/u_hub_data_decode/conf_id_d1[4]/D (GTP_DFF_C)

 Data arrival time                                                  26.536         Logic Levels: 0  
                                                                                   Logic: 0.317ns(37.250%), Route: 0.534ns(62.750%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id_d1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.666                          
 clock uncertainty                                       0.050       1.716                          

 Hold time                                               0.033       1.749                          

 Data required time                                                  1.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.749                          
 Data arrival time                                                 -26.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.787                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_hub/conf_sel[1]/D (GTP_DFF)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.623       2.614         u_jtag_hub/data_ctrl
                                                                                   u_jtag_hub/N137_1/I4 (GTP_LUT5)
                                   td                    0.263       2.877 r       u_jtag_hub/N137_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.877         u_jtag_hub/N137  
                                                                           r       u_jtag_hub/conf_sel[1]/D (GTP_DFF)

 Data arrival time                                                   2.877         Logic Levels: 1  
                                                                                   Logic: 0.588ns(48.555%), Route: 0.623ns(51.445%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                                         0.000      25.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      25.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      25.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      26.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/conf_sel[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      26.666                          
 clock uncertainty                                      -0.050      26.616                          

 Setup time                                             -0.032      26.584                          

 Data required time                                                 26.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.584                          
 Data arrival time                                                  -2.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_hub/conf_sel[0]/D (GTP_DFF)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.623       2.614         u_jtag_hub/data_ctrl
                                                                                   u_jtag_hub/N135_1/I4 (GTP_LUT5)
                                   td                    0.263       2.877 r       u_jtag_hub/N135_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.877         u_jtag_hub/N135  
                                                                           r       u_jtag_hub/conf_sel[0]/D (GTP_DFF)

 Data arrival time                                                   2.877         Logic Levels: 1  
                                                                                   Logic: 0.588ns(48.555%), Route: 0.623ns(51.445%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                                         0.000      25.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      25.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      25.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      26.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/conf_sel[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      26.666                          
 clock uncertainty                                      -0.050      26.616                          

 Setup time                                             -0.032      26.584                          

 Data required time                                                 26.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.584                          
 Data arrival time                                                  -2.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_hub/id_o[4]/D (GTP_DFF)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.623       2.614         u_jtag_hub/data_ctrl
                                                                                   u_jtag_hub/N159[4]/I1 (GTP_LUT2)
                                   td                    0.184       2.798 f       u_jtag_hub/N159[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.798         u_jtag_hub/_N17  
                                                                           f       u_jtag_hub/id_o[4]/D (GTP_DFF)

 Data arrival time                                                   2.798         Logic Levels: 1  
                                                                                   Logic: 0.509ns(44.965%), Route: 0.623ns(55.035%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                                         0.000      25.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      25.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      25.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      26.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/id_o[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000      26.666                          
 clock uncertainty                                      -0.050      26.616                          

 Setup time                                             -0.017      26.599                          

 Data required time                                                 26.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.599                          
 Data arrival time                                                  -2.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_rd_addr_gen/ram_radr[4]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[7] (GTP_DRM9K)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.076
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/ram_radr[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_debug_core_0/u_rd_addr_gen/ram_radr[4]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.851       2.842         u_debug_core_0/ram_radr [4]
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[7] (GTP_DRM9K)

 Data arrival time                                                   2.842         Logic Levels: 0  
                                                                                   Logic: 0.325ns(27.636%), Route: 0.851ns(72.364%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      2.076       2.076         drck_o           
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000       2.076                          
 clock uncertainty                                       0.000       2.076                          

 Hold time                                               0.123       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                  -2.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_rd_addr_gen/ram_radr[2]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[5] (GTP_DRM9K)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.076
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/ram_radr[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_debug_core_0/u_rd_addr_gen/ram_radr[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.851       2.842         u_debug_core_0/ram_radr [2]
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[5] (GTP_DRM9K)

 Data arrival time                                                   2.842         Logic Levels: 0  
                                                                                   Logic: 0.325ns(27.636%), Route: 0.851ns(72.364%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      2.076       2.076         drck_o           
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000       2.076                          
 clock uncertainty                                       0.000       2.076                          

 Hold time                                               0.123       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                  -2.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_rd_addr_gen/ram_radr[3]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[6] (GTP_DRM9K)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.076
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/ram_radr[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_debug_core_0/u_rd_addr_gen/ram_radr[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.851       2.842         u_debug_core_0/ram_radr [3]
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[6] (GTP_DRM9K)

 Data arrival time                                                   2.842         Logic Levels: 0  
                                                                                   Logic: 0.325ns(27.636%), Route: 0.851ns(72.364%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      2.076       2.076         drck_o           
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000       2.076                          
 clock uncertainty                                       0.000       2.076                          

 Hold time                                               0.123       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                  -2.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/conf_sel[1]/CLK (GTP_DFF)
Endpoint    : u_debug_core_1/u_hub_data_decode/conf_id[0]/CE (GTP_DFF_CE)
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                                         0.000      75.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      75.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      75.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      76.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/conf_sel[1]/CLK (GTP_DFF)

                                   tco                   0.325      76.991 r       u_jtag_hub/conf_sel[1]/Q (GTP_DFF)
                                   net (fanout=6)        0.553      77.544         conf_sel[1]      
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_id[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  77.544         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.016%), Route: 0.553ns(62.984%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_id[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                      -0.050     125.635                          

 Setup time                                             -0.277     125.358                          

 Data required time                                                125.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.358                          
 Data arrival time                                                 -77.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/conf_sel[0]/CLK (GTP_DFF)
Endpoint    : u_debug_core_0/u_hub_data_decode/conf_id[0]/CE (GTP_DFF_CE)
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                                         0.000      75.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      75.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      75.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      76.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/conf_sel[0]/CLK (GTP_DFF)

                                   tco                   0.325      76.991 r       u_jtag_hub/conf_sel[0]/Q (GTP_DFF)
                                   net (fanout=6)        0.553      77.544         conf_sel[0]      
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  77.544         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.016%), Route: 0.553ns(62.984%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                      -0.050     125.635                          

 Setup time                                             -0.277     125.358                          

 Data required time                                                125.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.358                          
 Data arrival time                                                 -77.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/conf_sel[1]/CLK (GTP_DFF)
Endpoint    : u_debug_core_1/u_hub_data_decode/conf_id[4]/CE (GTP_DFF_CE)
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                                         0.000      75.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      75.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      75.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      76.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/conf_sel[1]/CLK (GTP_DFF)

                                   tco                   0.325      76.991 r       u_jtag_hub/conf_sel[1]/Q (GTP_DFF)
                                   net (fanout=6)        0.553      77.544         conf_sel[1]      
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_id[4]/CE (GTP_DFF_CE)

 Data arrival time                                                  77.544         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.016%), Route: 0.553ns(62.984%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                      -0.050     125.635                          

 Setup time                                             -0.277     125.358                          

 Data required time                                                125.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.358                          
 Data arrival time                                                 -77.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/id_o[0]/CLK (GTP_DFF)
Endpoint    : u_debug_core_0/u_hub_data_decode/conf_id_ini[0]/D (GTP_DFF_C)
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                                         0.000     125.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000     125.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     125.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666     126.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/id_o[0]/CLK (GTP_DFF)

                                   tco                   0.317     126.983 f       u_jtag_hub/id_o[0]/Q (GTP_DFF)
                                   net (fanout=4)        0.511     127.494         id_o[0]          
                                                                           f       u_debug_core_0/u_hub_data_decode/conf_id_ini[0]/D (GTP_DFF_C)

 Data arrival time                                                 127.494         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id_ini[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                       0.050     125.735                          

 Hold time                                               0.033     125.768                          

 Data required time                                                125.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.768                          
 Data arrival time                                                -127.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/id_o[4]/CLK (GTP_DFF)
Endpoint    : u_debug_core_1/u_hub_data_decode/conf_id_ini[4]/D (GTP_DFF_C)
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                                         0.000     125.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000     125.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     125.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666     126.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/id_o[4]/CLK (GTP_DFF)

                                   tco                   0.317     126.983 f       u_jtag_hub/id_o[4]/Q (GTP_DFF)
                                   net (fanout=4)        0.511     127.494         id_o[4]          
                                                                           f       u_debug_core_1/u_hub_data_decode/conf_id_ini[4]/D (GTP_DFF_C)

 Data arrival time                                                 127.494         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_id_ini[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                       0.050     125.735                          

 Hold time                                               0.033     125.768                          

 Data required time                                                125.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.768                          
 Data arrival time                                                -127.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/id_o[0]/CLK (GTP_DFF)
Endpoint    : u_debug_core_0/u_hub_data_decode/conf_id[0]/D (GTP_DFF_CE)
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                                         0.000     125.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000     125.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     125.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666     126.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/id_o[0]/CLK (GTP_DFF)

                                   tco                   0.317     126.983 f       u_jtag_hub/id_o[0]/Q (GTP_DFF)
                                   net (fanout=4)        0.511     127.494         id_o[0]          
                                                                           f       u_debug_core_0/u_hub_data_decode/conf_id[0]/D (GTP_DFF_CE)

 Data arrival time                                                 127.494         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                       0.050     125.735                          

 Hold time                                               0.033     125.768                          

 Data required time                                                125.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.768                          
 Data arrival time                                                -127.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.726                          
====================================================================================================

====================================================================================================

Startpoint  : fla0_rstn (port)
Endpoint    : u_debug_core_0/u_hub_data_decode/start/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla0_rstn                                               0.000       0.000 r       fla0_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla0_rstn        
                                                                                   u_debug_core_0/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_0/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_0/u_rd_addr_gen/N3
                                                                           f       u_debug_core_0/u_hub_data_decode/start/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================

Startpoint  : fla1_rstn (port)
Endpoint    : u_debug_core_1/u_hub_data_decode/start/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla1_rstn                                               0.000       0.000 r       fla1_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla1_rstn        
                                                                                   u_debug_core_1/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_1/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_1/u_rd_addr_gen/N3
                                                                           f       u_debug_core_1/u_hub_data_decode/start/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================

Startpoint  : fla1_rstn (port)
Endpoint    : u_debug_core_1/u_rd_addr_gen/tdo_mux_d2/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla1_rstn                                               0.000       0.000 r       fla1_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla1_rstn        
                                                                                   u_debug_core_1/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_1/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_1/u_rd_addr_gen/N3
                                                                           f       u_debug_core_1/u_rd_addr_gen/tdo_mux_d2/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================

Startpoint  : fla0_rstn (port)
Endpoint    : u_debug_core_0/u_hub_data_decode/start/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla0_rstn                                               0.000       0.000 r       fla0_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla0_rstn        
                                                                                   u_debug_core_0/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_0/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_0/u_rd_addr_gen/N3
                                                                           f       u_debug_core_0/u_hub_data_decode/start/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================

Startpoint  : fla1_rstn (port)
Endpoint    : u_debug_core_1/u_hub_data_decode/start/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla1_rstn                                               0.000       0.000 r       fla1_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla1_rstn        
                                                                                   u_debug_core_1/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_1/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_1/u_rd_addr_gen/N3
                                                                           f       u_debug_core_1/u_hub_data_decode/start/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================

Startpoint  : fla1_rstn (port)
Endpoint    : u_debug_core_1/u_rd_addr_gen/tdo_mux_d2/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla1_rstn                                               0.000       0.000 r       fla1_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla1_rstn        
                                                                                   u_debug_core_1/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_1/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_1/u_rd_addr_gen/N3
                                                                           f       u_debug_core_1/u_rd_addr_gen/tdo_mux_d2/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width                           u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data/CLKB
 24.102      25.000          0.898           High Pulse Width                          u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data/CLKB
 24.102      25.000          0.898           Low Pulse Width                           u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/CLKB
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width                          u_debug_core_0/u_hub_data_decode/conf_sel_ini/CLK
 49.380      50.000          0.620           Low Pulse Width                           u_debug_core_0/u_hub_data_decode/conf_sel_ini/CLK
 49.380      50.000          0.620           High Pulse Width                          u_debug_core_0/u_hub_data_decode/conf_id[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------+
| Type       | File Name                                                                     
+---------------------------------------------------------------------------------------------+
| Input      | E:/Arm/purple_light/ddr3_hdmi/device_map/ins_rev/compile/CORES_comp.adf       
|            | E:/Arm/purple_light/ddr3_hdmi/device_map/ins_rev/cores.fdc                    
| Output     | E:/Arm/purple_light/ddr3_hdmi/device_map/ins_rev/synthesize/CORES_syn.adf     
|            | E:/Arm/purple_light/ddr3_hdmi/device_map/ins_rev/synthesize/CORES_syn.vm      
|            | E:/Arm/purple_light/ddr3_hdmi/device_map/ins_rev/synthesize/CORES.snr         
+---------------------------------------------------------------------------------------------+


Flow Command: synthesize -ads -disable_io_insertion -infer_clock_en false -selected_syn_tool_opt 2 
Peak memory: 262,234,112 bytes
Total CPU  time to synthesize completion : 26.031 sec
Total real time to synthesize completion : 28.000 sec
