// Seed: 3710423556
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_4;
  wire id_5 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial $display(id_2);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1) begin : LABEL_0
    if (1 && 1) if (1) id_5;
    #1{id_2, 1} = 1;
    id_2 <= id_2;
  end
  always @(posedge id_1) begin : LABEL_0
    id_2 <= id_4;
    id_2 <= 1;
    #1;
  end
  tri id_6 = 1;
  wor id_7;
  assign id_7 = id_6;
  wire id_8;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
endmodule
