$date
	Thu May 16 16:27:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_tb $end
$var wire 8 ! sum [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module adder_8bit_inst $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 8 & sum [7:0] $end
$var wire 1 ' c6 $end
$var wire 1 ( c5 $end
$var wire 1 ) c4 $end
$var wire 1 * c3 $end
$var wire 1 + c2 $end
$var wire 1 , c1 $end
$var wire 1 - c0 $end
$scope module adder0 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 carry_in $end
$var wire 1 - carry_out $end
$var wire 1 1 sum $end
$upscope $end
$scope module adder1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 - carry_in $end
$var wire 1 , carry_out $end
$var wire 1 4 sum $end
$upscope $end
$scope module adder2 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 , carry_in $end
$var wire 1 + carry_out $end
$var wire 1 7 sum $end
$upscope $end
$scope module adder3 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 + carry_in $end
$var wire 1 * carry_out $end
$var wire 1 : sum $end
$upscope $end
$scope module adder4 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 * carry_in $end
$var wire 1 ) carry_out $end
$var wire 1 = sum $end
$upscope $end
$scope module adder5 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 ) carry_in $end
$var wire 1 ( carry_out $end
$var wire 1 @ sum $end
$upscope $end
$scope module adder6 $end
$var wire 1 A a $end
$var wire 1 B b $end
$var wire 1 ( carry_in $end
$var wire 1 ' carry_out $end
$var wire 1 C sum $end
$upscope $end
$scope module adder7 $end
$var wire 1 D a $end
$var wire 1 E b $end
$var wire 1 ' carry_in $end
$var wire 1 F carry_out $end
$var wire 1 G sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0G
0F
0E
0D
1C
0B
0A
1@
1?
1>
0=
1<
0;
0:
19
08
07
16
05
04
13
12
11
00
0/
1.
0-
1,
1+
1*
1)
1(
0'
b1100001 &
b111110 %
b100011 $
b111110 #
b100011 "
b1100001 !
$end
#1
b100001 !
b100001 &
0C
0(
0<
0?
1;
0>
b1110 #
b1110 %
b10011 "
b10011 $
#10
