<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='886' ll='888' type='bool llvm::TargetRegisterInfo::trackLivenessAfterRegAlloc(const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='885'>/// Returns true if the live-ins should be tracked after register allocation.</doc>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='193' u='c' c='_ZN4llvm12BranchFolder16OptimizeFunctionERNS_15MachineFunctionEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoEPNS_15MachineLoopInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='265' u='c' c='_ZN12_GLOBAL__N_116BranchRelaxation21splitBlockBeforeInstrERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='330' u='c' c='_ZN12_GLOBAL__N_116BranchRelaxation22fixupConditionalBranchERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='551' u='c' c='_ZN12_GLOBAL__N_116BranchRelaxation20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.h' l='42' c='_ZNK4llvm16R600RegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE'/>
