--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17320 paths analyzed, 900 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.945ns.
--------------------------------------------------------------------------------

Paths for end point CHAR0_p_18 (SLICE_X29Y34.B4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_9 (FF)
  Destination:          CHAR0_p_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_9 to CHAR0_p_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.461   countC<13>
                                                       countC_9
    SLICE_X29Y30.D1      net (fanout=2)        1.059   countC<9>
    SLICE_X29Y30.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X25Y33.C1      net (fanout=10)       1.257   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X25Y33.C       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X30Y36.D4      net (fanout=4)        0.950   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X30Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n03447
    SLICE_X29Y34.B4      net (fanout=30)       1.140   _n0344
    SLICE_X29Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_18_rstpot
                                                       CHAR0_p_18
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (1.504ns logic, 4.406ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR0_p_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.763ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR0_p_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X29Y30.D3      net (fanout=2)        0.912   countC<12>
    SLICE_X29Y30.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X25Y33.C1      net (fanout=10)       1.257   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X25Y33.C       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X30Y36.D4      net (fanout=4)        0.950   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X30Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n03447
    SLICE_X29Y34.B4      net (fanout=30)       1.140   _n0344
    SLICE_X29Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_18_rstpot
                                                       CHAR0_p_18
    -------------------------------------------------  ---------------------------
    Total                                      5.763ns (1.504ns logic, 4.259ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_8 (FF)
  Destination:          CHAR0_p_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.687ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_8 to CHAR0_p_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BQ      Tcko                  0.391   countC<13>
                                                       countC_8
    SLICE_X29Y30.D2      net (fanout=2)        0.906   countC<8>
    SLICE_X29Y30.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X25Y33.C1      net (fanout=10)       1.257   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X25Y33.C       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X30Y36.D4      net (fanout=4)        0.950   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X30Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n03447
    SLICE_X29Y34.B4      net (fanout=30)       1.140   _n0344
    SLICE_X29Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_18_rstpot
                                                       CHAR0_p_18
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.434ns logic, 4.253ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_17 (SLICE_X29Y34.A4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_9 (FF)
  Destination:          CHAR0_p_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.856ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_9 to CHAR0_p_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.461   countC<13>
                                                       countC_9
    SLICE_X29Y30.D1      net (fanout=2)        1.059   countC<9>
    SLICE_X29Y30.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X25Y33.C1      net (fanout=10)       1.257   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X25Y33.C       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X30Y36.D4      net (fanout=4)        0.950   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X30Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n03447
    SLICE_X29Y34.A4      net (fanout=30)       1.086   _n0344
    SLICE_X29Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_17_rstpot
                                                       CHAR0_p_17
    -------------------------------------------------  ---------------------------
    Total                                      5.856ns (1.504ns logic, 4.352ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR0_p_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.709ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR0_p_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X29Y30.D3      net (fanout=2)        0.912   countC<12>
    SLICE_X29Y30.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X25Y33.C1      net (fanout=10)       1.257   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X25Y33.C       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X30Y36.D4      net (fanout=4)        0.950   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X30Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n03447
    SLICE_X29Y34.A4      net (fanout=30)       1.086   _n0344
    SLICE_X29Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_17_rstpot
                                                       CHAR0_p_17
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (1.504ns logic, 4.205ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_8 (FF)
  Destination:          CHAR0_p_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.633ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_8 to CHAR0_p_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BQ      Tcko                  0.391   countC<13>
                                                       countC_8
    SLICE_X29Y30.D2      net (fanout=2)        0.906   countC<8>
    SLICE_X29Y30.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X25Y33.C1      net (fanout=10)       1.257   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X25Y33.C       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X30Y36.D4      net (fanout=4)        0.950   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X30Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n03447
    SLICE_X29Y34.A4      net (fanout=30)       1.086   _n0344
    SLICE_X29Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_17_rstpot
                                                       CHAR0_p_17
    -------------------------------------------------  ---------------------------
    Total                                      5.633ns (1.434ns logic, 4.199ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_20 (SLICE_X29Y34.D5), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_9 (FF)
  Destination:          CHAR0_p_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.792ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_9 to CHAR0_p_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.461   countC<13>
                                                       countC_9
    SLICE_X29Y30.D1      net (fanout=2)        1.059   countC<9>
    SLICE_X29Y30.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X25Y33.C1      net (fanout=10)       1.257   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X25Y33.C       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X30Y36.D4      net (fanout=4)        0.950   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X30Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n03447
    SLICE_X29Y34.D5      net (fanout=30)       1.022   _n0344
    SLICE_X29Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_20_rstpot
                                                       CHAR0_p_20
    -------------------------------------------------  ---------------------------
    Total                                      5.792ns (1.504ns logic, 4.288ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR0_p_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.645ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR0_p_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X29Y30.D3      net (fanout=2)        0.912   countC<12>
    SLICE_X29Y30.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X25Y33.C1      net (fanout=10)       1.257   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X25Y33.C       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X30Y36.D4      net (fanout=4)        0.950   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X30Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n03447
    SLICE_X29Y34.D5      net (fanout=30)       1.022   _n0344
    SLICE_X29Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_20_rstpot
                                                       CHAR0_p_20
    -------------------------------------------------  ---------------------------
    Total                                      5.645ns (1.504ns logic, 4.141ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_8 (FF)
  Destination:          CHAR0_p_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.569ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_8 to CHAR0_p_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BQ      Tcko                  0.391   countC<13>
                                                       countC_8
    SLICE_X29Y30.D2      net (fanout=2)        0.906   countC<8>
    SLICE_X29Y30.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X25Y33.C1      net (fanout=10)       1.257   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X25Y33.C       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X30Y36.D4      net (fanout=4)        0.950   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X30Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n03447
    SLICE_X29Y34.D5      net (fanout=30)       1.022   _n0344
    SLICE_X29Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_20_rstpot
                                                       CHAR0_p_20
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (1.434ns logic, 4.135ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR2_0 (SLICE_X28Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR2_0 (FF)
  Destination:          CHAR2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR2_0 to CHAR2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y27.AQ      Tcko                  0.200   CHAR2<4>
                                                       CHAR2_0
    SLICE_X28Y27.A6      net (fanout=2)        0.022   CHAR2<0>
    SLICE_X28Y27.CLK     Tah         (-Th)    -0.190   CHAR2<4>
                                                       CHAR2_0_dpot
                                                       CHAR2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_5 (SLICE_X32Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_5 (FF)
  Destination:          CHAR0_p_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_5 to CHAR0_p_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.200   CHAR0_p<5>
                                                       CHAR0_p_5
    SLICE_X32Y30.D6      net (fanout=3)        0.027   CHAR0_p<5>
    SLICE_X32Y30.CLK     Tah         (-Th)    -0.190   CHAR0_p<5>
                                                       CHAR0_p_5_rstpot
                                                       CHAR0_p_5
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point CHAR3_p_20 (SLICE_X23Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR3_p_20 (FF)
  Destination:          CHAR3_p_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR3_p_20 to CHAR3_p_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y31.AQ      Tcko                  0.198   CHAR3_p<23>
                                                       CHAR3_p_20
    SLICE_X23Y31.A6      net (fanout=3)        0.023   CHAR3_p<20>
    SLICE_X23Y31.CLK     Tah         (-Th)    -0.215   CHAR3_p<23>
                                                       CHAR3_p_20_rstpot
                                                       CHAR3_p_20
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countD<3>/CLK
  Logical resource: countD_0/CK
  Location pin: SLICE_X32Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countD<3>/CLK
  Logical resource: countD_1/CK
  Location pin: SLICE_X32Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.945|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17320 paths, 0 nets, and 1311 connections

Design statistics:
   Minimum period:   5.945ns{1}   (Maximum frequency: 168.209MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  6 17:20:03 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



