# header information:
HCMOSedu_Ch17_50n|9.00q

# Views:
Vicon|ic
Vschematic|sch

# External Libraries:

Lspiceparts|spiceparts

# Technologies:
Tmocmos|ScaleFORmocmos()D25.0|mocmosAnalog()BT|mocmosNumberOfMetalLayers()I3

# Cell Fig17_11;1{sch}
CFig17_11;1{sch}||schematic|1181788208906|1286666253758|
NTransistor|M1|D5G1;X1.25;Y-3;|-9|9|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M2|D5G1;X1.25;Y-3;|-9|3|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M3|D5G1;X1.25;Y-3;|-9|-3.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
Ngeneric:Facet-Center|art@0||0|0||||AV
NCapacitor|cap@0||-1.5|3|||||SCHEM_capacitance(D5G1;X3.25;)S100f
NGround|gnd@0||-13.25|-7||||
NGround|gnd@1||-1.5|-0.75||||
NWire_Pin|pin@0||-11.75|3||||
NWire_Pin|pin@1||-11.75|9||||
NWire_Pin|pin@2||-13.25|-3.5||||
NWire_Pin|pin@3||-7|6||||
NWire_Pin|pin@4||-1.5|6||||
Ngeneric:Invisible-Pin|pin@5||-6|16.75|||||ART_message(D5G1.5;)SPlot phi1 phi2+1.25 then I(Vbit)
Ngeneric:Invisible-Pin|pin@6||-20.25|5.5|||||SIM_spice_card(D5G0.5;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 1 0 1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vbit Vbit 0 DC 0 PULSE 0.3 1 0 1000n,.tran .1n 1u 10n uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@7||-7|-7||||
NPower|pwr@0||-7|13.75||||
Awire|Vbit|D5G1;Y-1.25;||900|M3|s|-7|-5.5|pin@7||-7|-7
Awire|net@0|||2700|pin@3||-7|6|M1|s|-7|7
Awire|net@1|||2700|M3|d|-7|-1.5|M2|s|-7|1
Awire|net@2|||900|gnd@1||-1.5|1.25|cap@0|b|-1.5|1
Awire|net@3|||2700|cap@0|a|-1.5|5|pin@4||-1.5|6
Awire|net@4|||2700|M1|d|-7|11|pwr@0||-7|13.75
Awire|net@5|||0|M3|g|-10|-3.5|pin@2||-13.25|-3.5
Awire|net@6|||2700|gnd@0||-13.25|-5|pin@2||-13.25|-3.5
Awire|net@7|||2700|M2|d|-7|5|pin@3||-7|6
Awire|net@8|||1800|pin@3||-7|6|pin@4||-1.5|6
Awire|phi1|D5G1;X-2;||0|M1|g|-10|9|pin@1||-11.75|9
Awire|phi2|D5G1;X-2;||0|M2|g|-10|3|pin@0||-11.75|3
X

# Cell Fig17_12;1{sch}
CFig17_12;1{sch}||schematic|1181788565250|1286666271357|
NTransistor|M1|D5G1;X1.25;Y-3;|-9|12|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M2|D5G1;X1.25;Y-3;|-9|6|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M3|D5G1;X1.25;Y-3;|-9|0|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M4|D5G1;X1.25;Y-3;|-9|-7.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
Ngeneric:Facet-Center|art@0||0|0||||AV
NCapacitor|cap@0||-2.25|6|||||SCHEM_capacitance(D5G1;X2.75;)S100f
NGround|gnd@0||-14|-3.5||||
NGround|gnd@1||-2.25|1.25||||
NWire_Pin|pin@0||-12.5|6||||
NWire_Pin|pin@1||-12.5|12||||
NWire_Pin|pin@2||-14|0||||
NWire_Pin|pin@3||-7|9||||
NWire_Pin|pin@4||-2.25|9||||
Ngeneric:Invisible-Pin|pin@5||-7|20|||||ART_message(D5G2;)SPlot  I(Vbit)
Ngeneric:Invisible-Pin|pin@6||-28|9.25|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 1 0 1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vbit Vbit 0 DC 0 Pulse 0.3 0.6 0 1000n,Vref ref 0 DC  500m,.tran .1n 1u 10n uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@7||-13.75|-7.5||||
NWire_Pin|pin@8||-7|-12.25||||
NWire_Pin|pin@9||-3.5|-8.5||||
NWire_Pin|pin@10||-3.5|-5.25||||
NWire_Pin|pin@11||-7|-5.25||||
NPower|pwr@0||-7|16.75||||
Awire|Vbit|D5G1;Y-1.75;||900|M4|s|-7|-9.5|pin@8||-7|-12.25
Awire|net@0|||2700|pin@3||-7|9|M1|s|-7|10
Awire|net@1|||2700|pin@11||-7|-5.25|M3|s|-7|-2
Awire|net@2|||2700|gnd@1||-2.25|3.25|cap@0|b|-2.25|4
Awire|net@3|||2700|cap@0|a|-2.25|8|pin@4||-2.25|9
Awire|net@4|||2700|M1|d|-7|14|pwr@0||-7|16.75
Awire|net@5|||0|M3|g|-10|0|pin@2||-14|0
Awire|net@6|||2700|gnd@0||-14|-1.5|pin@2||-14|0
Awire|net@7|||2700|M2|d|-7|8|pin@3||-7|9
Awire|net@8|||1800|pin@3||-7|9|pin@4||-2.25|9
Awire|net@9|||900|M2|s|-7|4|M3|d|-7|2
Awire|net@13|||1800|M4|b|-7|-8.5|pin@9||-3.5|-8.5
Awire|net@14|||2700|pin@9||-3.5|-8.5|pin@10||-3.5|-5.25
Awire|net@15|||2700|M4|d|-7|-5.5|pin@11||-7|-5.25
Awire|net@16|||0|pin@10||-3.5|-5.25|pin@11||-7|-5.25
Awire|phi1|D5G1;X-2;||0|M1|g|-10|12|pin@1||-12.5|12
Awire|phi2|D5G1;X-2;||0|M2|g|-10|6|pin@0||-12.5|6
Awire|ref|D5G1;X-2.5;Y0.5;||0|M4|g|-10|-7.5|pin@7||-13.75|-7.5
X

# Cell Fig17_13;1{sch}
CFig17_13;1{sch}||schematic|1181788579359|1286666290239|
NTransistor|M1|D5G1;X1.25;Y-3;|-3|12.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M2|D5G1;X1.25;Y-3;|-3|6.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M3|D5G1;X1.25;Y-3;|-3|0.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M4|D5G1;X1.25;Y-3;|-3|-6.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
Ngeneric:Facet-Center|art@0||0|0||||AV
NCapacitor|cap@0||3.75|6.75|||||SCHEM_capacitance(D5G1;)S100f
NGround|gnd@0||-8|-2.75||||
NGround|gnd@1||3.75|2||||
NWire_Pin|pin@0||-6.5|12.75||||
NWire_Pin|pin@1||-8|0.75||||
NWire_Pin|pin@2||-1|9.75||||
NWire_Pin|pin@3||3.75|9.75||||
Ngeneric:Invisible-Pin|pin@4||-1|20.5|||||ART_message(D5G1.5;)SPlot  I(Vbit)
Ngeneric:Invisible-Pin|pin@5||-20.5|6.25|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 1 0 1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vbit Vbit 0 DC 0 Pulse 0.3 0.6 0 1000n,Vref ref 0 DC  500m,.tran .1n  50n 25n uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@6||-7.75|-6.75||||
NWire_Pin|pin@7||-1|-11.5||||
NWire_Pin|pin@8||-6.5|6.75||||
NPower|pwr@0||-1|17.5||||
Awire|Vbit|D5G1;Y-2;||900|M4|s|-1|-8.75|pin@7||-1|-11.5
Awire|net@0|||2700|M4|d|-1|-4.75|M3|s|-1|-1.25
Awire|net@1|||2700|gnd@1||3.75|4|cap@0|b|3.75|4.75
Awire|net@2|||2700|cap@0|a|3.75|8.75|pin@3||3.75|9.75
Awire|net@3|||2700|M1|d|-1|14.75|pwr@0||-1|17.5
Awire|net@4|||0|M3|g|-4|0.75|pin@1||-8|0.75
Awire|net@5|||2700|gnd@0||-8|-0.75|pin@1||-8|0.75
Awire|net@6|||2700|M2|d|-1|8.75|pin@2||-1|9.75
Awire|net@7|||1800|pin@2||-1|9.75|pin@3||3.75|9.75
Awire|net@8|||900|M2|s|-1|4.75|M3|d|-1|2.75
Awire|net@9|||2700|pin@2||-1|9.75|M1|s|-1|10.75
Awire|phi1|D5G1;X-2;||0|M1|g|-4|12.75|pin@0||-6.5|12.75
Awire|phi2|D5G1;X-2;||0|M2|g|-4|6.75|pin@8||-6.5|6.75
Awire|ref|D5G1;X-2.5;Y0.5;||0|M4|g|-4|-6.75|pin@6||-7.75|-6.75
X

# Cell Fig17_16;1{ic}
CFig17_16;1{ic}||artwork|1181789155093|1208959446203|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NTriangle|art@2||0|0|6|6|RRR|
Nschematic:Bus_Pin|pin@0||-0.5|3.5||||
Nschematic:Bus_Pin|pin@2||-5|-1.5||||
Nschematic:Wire_Pin|pin@3||-3|-1.5||||
Nschematic:Bus_Pin|pin@4||-5|1.25||||
Nschematic:Wire_Pin|pin@5||-3|1.25||||
Nschematic:Bus_Pin|pin@6||1.25|1||||
Nschematic:Wire_Pin|pin@7||3.25|1||||
Nschematic:Bus_Pin|pin@8||1.25|-1||||
Nschematic:Wire_Pin|pin@9||3.25|-1||||
NPin|pin@10||-0.5|1.75|1|1||
NPin|pin@11||-0.5|3.5|1|1||
Ngeneric:Invisible-Pin|pin@12||-0.5|0|||||ART_message(D5G0.75;)SFig17.16
Ngeneric:Invisible-Pin|pin@13||-2.5|1.25|||||ART_message(D5G1;)S+
Ngeneric:Invisible-Pin|pin@14||-2.5|-1.5|||||ART_message(D5G1;)S-
Ngeneric:Invisible-Pin|pin@15||1|0.75|||||ART_message(D5G0.5;)S+
Ngeneric:Invisible-Pin|pin@16||1|-0.75|||||ART_message(D5G0.5;)S-
Ngeneric:Invisible-Pin|pin@17||-0.5|1.25|||||ART_message(D5G0.5;)Sclk
Aschematic:wire|net@1|||0|pin@3||-3|-1.5|pin@2||-5|-1.5
Aschematic:wire|net@2|||0|pin@5||-3|1.25|pin@4||-5|1.25
Aschematic:wire|net@3|||0|pin@7||3.25|1|pin@6||1.25|1
Aschematic:wire|net@4|||0|pin@9||3.25|-1|pin@8||1.25|-1
ASolid|net@5|||FS2700|pin@10||-0.5|1.75|pin@11||-0.5|3.5
ECLK||D5G2;|pin@0||U
EInN||D5G2;X-1.25;|pin@2||U
EInP||D5G2;X-0.75;|pin@4||U
EQ||D5G2;X2.5;Y0.25;|pin@6||U
EQbar||D5G2;X3.5;Y-0.25;|pin@8||U
X

# Cell Fig17_16;1{sch}
CFig17_16;1{sch}||schematic|1181788591609|1208959176281|
NTransistor|M1|D5G1;X1;Y-3;|-28|-6.75|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M2|D5G1;X1;Y-3;|-17.25|-6.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M3|D5G1;X1.75;Y-2.75;|-28|13.5|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|M4|D5G1;X2;Y-2.75;|-17.25|13.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|MB1|D5G1;X1;Y-3;|-32|-12.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|MB2|D5G1;X1;Y-3;|-13.25|-12|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D26.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|MS1|D5G1;X1;Y-3;|-32|4.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|MS2|D5G1;X1;Y-3;|-17.25|4.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|MS3|D5G1;X1.75;Y-2.75;|-39|13.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|MS4|D5G1;X1.75;Y-3;|-6.75|14.25|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
INAND;1{ic}|NAND@1||7|3.25|||D5G4;
INAND;1{ic}|NAND@2||7.5|-9.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
IFig17_16;1{ic}|fig17.16@0||9.25|15|||D5G4;
NGround|gnd@0||-15.25|-17.5||||
NGround|gnd@1||-30|-17.75||||
NWire_Pin|pin@0||-21.75|-6.75||||
NWire_Pin|pin@1||-23.75|-6.75||||
NWire_Pin|pin@2||-41.5|13.75||||
NWire_Pin|pin@3||-41.5|4.5||||
NWire_Pin|pin@4||-37|10||||
NWire_Pin|pin@5||-39.75|10||||
NWire_Pin|pin@6||-20.75|13.5||||
NWire_Pin|pin@8||-8.75|10.25||||
NWire_Pin|pin@9||-5.25|4.5||||
NWire_Pin|pin@10||-5.25|14.25||||
NWire_Pin|pin@11||-44.75|4.5||||
NWire_Pin|pin@12||-15.25|10.25||||
NWire_Pin|pin@13||-39.75|-9.25||||
NWire_Pin|pin@14||-15.25|8||||
NWire_Pin|pin@15||-21.5|13.75||||
NWire_Pin|pin@16||-21.75|7.5||||
NWire_Pin|pin@17||-30|7.5||||
NWire_Pin|pin@18||-21.5|10||||
NWire_Pin|pin@19||-30|10||||
NWire_Pin|pin@20||-23.75|8||||
NWire_Pin|pin@21||-20.75|10.25||||
NWire_Pin|pin@22||-40.5|-12.25||||
NWire_Pin|pin@23||-4.5|-12||||
NWire_Pin|pin@25||16.75|-7.75||||
NWire_Pin|pin@26||17|5||||
NWire_Pin|pin@27||0.5|3.5||||
NWire_Pin|pin@29||-1|10.25||||
NWire_Pin|pin@30||-1|6.25||||
NWire_Pin|pin@31||1|-6.5||||
NWire_Pin|pin@33||1|-2.75||||
NWire_Pin|pin@34||14.75|-2.75||||
NWire_Pin|pin@35||14.75|5||||
NWire_Pin|pin@36||0.5|0.25||||
NWire_Pin|pin@37||12.5|0.25||||
NWire_Pin|pin@38||12.5|-7.75||||
NPower|pwr@0||-37|19.5||||
NPower|pwr@1||-8.75|19.5||||
NPower|pwr@2||-30|19.5||||
NPower|pwr@3||-15.25|19.75||||
Awire|net@0|||0|M2|g|-18.25|-6.75|pin@0||-21.75|-6.75
Awire|net@2|||1800|pin@20||-23.75|8|pin@14||-15.25|8
Awire|net@3|||900|M4|s|-15.25|11.75|pin@12||-15.25|10.25
Awire|net@4|||0|M4|g|-18.25|13.75|pin@15||-21.5|13.75
Awire|net@5|||900|pin@15||-21.5|13.75|pin@18||-21.5|10
Awire|net@6|||0|pin@18||-21.5|10|pin@19||-30|10
Awire|net@7|||2700|pin@19||-30|10|M3|s|-30|11.5
Awire|net@8|||2700|pin@17||-30|7.5|pin@19||-30|10
Awire|net@9|||900|pin@12||-15.25|10.25|pin@14||-15.25|8
Awire|net@10|||1800|M3|g|-27|13.5|pin@6||-20.75|13.5
Awire|net@11|||2700|gnd@1||-30|-15.75|MB1|s|-30|-14.25
Awire|net@12|||2700|MB1|d|-30|-10.25|M1|s|-30|-8.75
Awire|net@13|||2700|gnd@0||-15.25|-15.5|MB2|s|-15.25|-14
Awire|net@14|||2700|MB2|d|-15.25|-10|M2|s|-15.25|-8.75
Awire|net@15|||2700|MS2|d|-15.25|6.5|pin@14||-15.25|8
Awire|net@16|||0|MS2|g|-18.25|4.5|MS1|g|-33|4.5
Awire|net@17|||900|MS2|s|-15.25|2.5|M2|d|-15.25|-4.75
Awire|net@18|||900|pin@6||-20.75|13.5|pin@21||-20.75|10.25
Awire|net@19|||2700|M1|d|-30|-4.75|MS1|s|-30|2.5
Awire|net@20|||2700|MS1|d|-30|6.5|pin@17||-30|7.5
Awire|net@21|||0|MS1|g|-33|4.5|pin@3||-41.5|4.5
Awire|net@22|||0|MS3|g|-40|13.75|pin@2||-41.5|13.75
Awire|net@23|||2700|MS4|d|-8.75|16.25|pwr@1||-8.75|19.5
Awire|net@24|||900|pin@2||-41.5|13.75|pin@3||-41.5|4.5
Awire|net@25|||0|pin@19||-30|10|pin@4||-37|10
Awire|net@26|||2700|pin@4||-37|10|MS3|s|-37|11.75
Awire|net@27|||0|pin@12||-15.25|10.25|pin@21||-20.75|10.25
Awire|net@28|||2700|MS3|d|-37|15.75|pwr@0||-37|19.5
Awire|net@29|||0|pin@8||-8.75|10.25|pin@12||-15.25|10.25
Awire|net@30|||900|MS4|s|-8.75|12.25|pin@8||-8.75|10.25
Awire|net@31|||1800|MS2|g|-18.25|4.5|pin@9||-5.25|4.5
Awire|net@32|||2700|pin@9||-5.25|4.5|pin@10||-5.25|14.25
Awire|net@33|||1800|MS4|g|-5.75|14.25|pin@10||-5.25|14.25
Awire|net@34|||1800|M1|g|-27|-6.75|pin@1||-23.75|-6.75
Awire|net@35|||900|pin@5||-39.75|10|pin@13||-39.75|-9.25
Awire|net@36|||2700|M3|d|-30|15.5|pwr@2||-30|19.5
Awire|net@37|||900|pwr@3||-15.25|19.75|M4|d|-15.25|15.75
Awire|net@38|||2700|pin@1||-23.75|-6.75|pin@20||-23.75|8
Awire|net@39|||2700|pin@0||-21.75|-6.75|pin@16||-21.75|7.5
Awire|net@40|||0|pin@16||-21.75|7.5|pin@17||-30|7.5
Awire|net@42|||1800|NAND@2|Out|11.5|-7.75|pin@25||16.75|-7.75
Awire|net@43|||1800|NAND@1|Out|11|5|pin@35||14.75|5
Awire|net@44|||0|NAND@1|B|3|3.5|pin@27||0.5|3.5
Awire|net@47|||900|pin@29||-1|10.25|pin@30||-1|6.25
Awire|net@49|||0|NAND@2|A|3.5|-6.5|pin@31||1|-6.5
Awire|net@52|||2700|pin@31||1|-6.5|pin@33||1|-2.75
Awire|net@53|||1800|pin@33||1|-2.75|pin@34||14.75|-2.75
Awire|net@54|||1800|pin@35||14.75|5|pin@26||17|5
Awire|net@55|||2700|pin@34||14.75|-2.75|pin@35||14.75|5
Awire|net@56|||900|pin@27||0.5|3.5|pin@36||0.5|0.25
Awire|net@57|||1800|pin@36||0.5|0.25|pin@37||12.5|0.25
Awire|net@58|||900|pin@37||12.5|0.25|pin@38||12.5|-7.75
Awire|net@59|||0|pin@38||12.5|-7.75|NAND@2|Out|11.5|-7.75
Awire|net@60|||1800|pin@11||-44.75|4.5|pin@3||-41.5|4.5
Awire|net@61|||0|MB1|g|-33|-12.25|pin@22||-40.5|-12.25
Awire|net@62|||1800|MB2|g|-12.25|-12|pin@23||-4.5|-12
Awire|net@63|||0|pin@4||-37|10|pin@5||-39.75|10
Awire|net@66|||0|NAND@2|B|3.5|-9.25|pin@13||-39.75|-9.25
Awire|net@67|||0|NAND@1|A|3|6.25|pin@30||-1|6.25
Awire|net@68|||0|pin@29||-1|10.25|pin@8||-8.75|10.25
ECLK||D5G2;X-1.75;|pin@11||U
EInN||D5G2;|pin@23||U
EInP||D5G2;X-1.25;|pin@22||U
EQ||D5G2;X1;|pin@25||U
EQbar||D5G2;X-1;Y1;|pin@26||U
X

# Cell Fig17_16_no_offset;1{ic}
CFig17_16_no_offset;1{ic}||artwork|1181790779640|1236120171687|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NTriangle|art@2||1.5|0|8|8|RRR|
Nschematic:Bus_Pin|pin@0||1|3.5||||
Nschematic:Bus_Pin|pin@2||-4.5|-1.75||||
Nschematic:Wire_Pin|pin@3||-2.5|-1.75||||
Nschematic:Bus_Pin|pin@4||-4.5|1.5||||
Nschematic:Wire_Pin|pin@5||-2.5|1.5||||
Nschematic:Bus_Pin|pin@6||3.25|1.25||||
Nschematic:Wire_Pin|pin@7||5.5|1.25||||
Nschematic:Bus_Pin|pin@8||3|-1.25||||
Nschematic:Wire_Pin|pin@9||5.25|-1.25||||
NPin|pin@10||1|2.25|1|1||
NPin|pin@11||1|3.5|1|1||
Ngeneric:Invisible-Pin|pin@13||1|0|||||ART_message(D5G0.75;)SFig17.16_no_offset
Ngeneric:Invisible-Pin|pin@14||-2|1.5|||||ART_message(D5G1;)S+
Ngeneric:Invisible-Pin|pin@15||-2|-1.75|||||ART_message(D5G1;)S-
Ngeneric:Invisible-Pin|pin@16||3|1|||||ART_message(D5G0.5;)S+
Ngeneric:Invisible-Pin|pin@17||3|-1|||||ART_message(D5G0.5;)S-
Ngeneric:Invisible-Pin|pin@18||0.75|2|||||ART_message(D5G0.5;)Sclk
Aschematic:wire|net@1|||0|pin@3||-2.5|-1.75|pin@2||-4.5|-1.75
Aschematic:wire|net@2|||0|pin@5||-2.5|1.5|pin@4||-4.5|1.5
Aschematic:wire|net@3|||0|pin@7||5.5|1.25|pin@6||3.25|1.25
Aschematic:wire|net@4|||0|pin@9||5.25|-1.25|pin@8||3|-1.25
ASolid|net@5|||FS2700|pin@10||1|2.25|pin@11||1|3.5
ECLK||D5G2;|pin@0||U
EInN||D5G2;|pin@2||U
EInP||D5G2;|pin@4||U
EQ||D5G2;X2.75;|pin@6||U
EQbar||D5G2;X3.25;Y-0.25;|pin@8||U
X

# Cell Fig17_16_no_offset;1{sch}
CFig17_16_no_offset;1{sch}||schematic|1181790696500|1208959337109|
NTransistor|M1|D5G1;X1;Y-3;|-26.25|-10.25|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M2|D5G1;X1;Y-3;|-15.5|-10.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M3|D5G1;X1.75;Y-2.75;|-26.25|10|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|M4|D5G1;X2;Y-2.75;|-15.5|10.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|MB1|D5G1;X1;Y-3;|-30.25|-15.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|MB2|D5G1;X1;Y-3;|-11.5|-15.5|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|MS1|D5G1;X1;Y-3;|-30.25|1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|MS2|D5G1;X1;Y-3;|-15.5|1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|MS3|D5G1;X1.75;Y-2.75;|-37.25|10.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|MS4|D5G1;X1.75;Y-3;|-5|10.75|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
INAND;1{ic}|NAND@0||8.75|-0.25|||D5G4;
INAND;1{ic}|NAND@1||9.25|-13|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
IFig17_16_no_offset;1{ic}|fig17.16@0||10.25|10|||D5G4;
NGround|gnd@0||-13.5|-21||||
NGround|gnd@1||-28.25|-21.25||||
NWire_Pin|pin@0||-20|-10.25||||
NWire_Pin|pin@1||-22|-10.25||||
NWire_Pin|pin@2||-19.75|6.5||||
NWire_Pin|pin@3||-28.25|6.5||||
NWire_Pin|pin@4||-39.75|10.25||||
NWire_Pin|pin@5||-22|4.5||||
NWire_Pin|pin@6||-19|6.75||||
NWire_Pin|pin@7||-38.75|-15.75||||
NWire_Pin|pin@8||-2.75|-15.5||||
NWire_Pin|pin@9||18.5|-11.25||||
NWire_Pin|pin@10||18.75|1.5||||
NWire_Pin|pin@11||2.25|0||||
NWire_Pin|pin@12||-3.5|10.75||||
NWire_Pin|pin@13||0.75|6.75||||
NWire_Pin|pin@14||-39.75|1||||
NWire_Pin|pin@15||0.75|2.75||||
NWire_Pin|pin@16||2.75|-10||||
NWire_Pin|pin@17||2.75|-6.25||||
NWire_Pin|pin@18||16.5|-6.25||||
NWire_Pin|pin@19||16.5|1.5||||
NWire_Pin|pin@20||2.25|-3.25||||
NWire_Pin|pin@21||14.25|-3.25||||
NWire_Pin|pin@22||14.25|-11.25||||
NWire_Pin|pin@23||-43|1||||
NWire_Pin|pin@24||-35.25|6.5||||
NWire_Pin|pin@25||-38|6.5||||
NWire_Pin|pin@26||-19|10||||
NWire_Pin|pin@27||-7|6.75||||
NWire_Pin|pin@28||-3.5|1||||
NWire_Pin|pin@29||-13.5|6.75||||
NWire_Pin|pin@30||-38|-12.75||||
NWire_Pin|pin@31||-13.5|4.5||||
NWire_Pin|pin@32||-19.75|10.25||||
NWire_Pin|pin@33||-20|4||||
NWire_Pin|pin@34||-28.25|4||||
NPower|pwr@0||-35.25|16||||
NPower|pwr@1||-7|16||||
NPower|pwr@2||-28.25|16||||
NPower|pwr@3||-13.5|16.25||||
Awire|net@0|||0|M2|g|-16.5|-10.25|pin@0||-20|-10.25
Awire|net@1|||1800|M3|g|-25.25|10|pin@26||-19|10
Awire|net@2|||2700|M1|d|-28.25|-8.25|MS1|s|-28.25|-1
Awire|net@3|||1800|pin@5||-22|4.5|pin@31||-13.5|4.5
Awire|net@4|||2700|MS1|d|-28.25|3|pin@34||-28.25|4
Awire|net@5|||0|MS1|g|-31.25|1|pin@14||-39.75|1
Awire|net@6|||0|MS3|g|-38.25|10.25|pin@4||-39.75|10.25
Awire|net@7|||2700|MS4|d|-7|12.75|pwr@1||-7|16
Awire|net@8|||900|pin@4||-39.75|10.25|pin@14||-39.75|1
Awire|net@9|||0|pin@3||-28.25|6.5|pin@24||-35.25|6.5
Awire|net@10|||2700|pin@24||-35.25|6.5|MS3|s|-35.25|8.25
Awire|net@11|||0|pin@29||-13.5|6.75|pin@6||-19|6.75
Awire|net@12|||2700|gnd@1||-28.25|-19.25|MB1|s|-28.25|-17.75
Awire|net@13|||2700|MS3|d|-35.25|12.25|pwr@0||-35.25|16
Awire|net@14|||0|pin@27||-7|6.75|pin@29||-13.5|6.75
Awire|net@15|||900|M4|s|-13.5|8.25|pin@29||-13.5|6.75
Awire|net@16|||900|MS4|s|-7|8.75|pin@27||-7|6.75
Awire|net@17|||1800|MS2|g|-16.5|1|pin@28||-3.5|1
Awire|net@18|||2700|pin@28||-3.5|1|pin@12||-3.5|10.75
Awire|net@19|||1800|MS4|g|-4|10.75|pin@12||-3.5|10.75
Awire|net@20|||1800|M1|g|-25.25|-10.25|pin@1||-22|-10.25
Awire|net@21|||900|pin@25||-38|6.5|pin@30||-38|-12.75
Awire|net@22|||2700|M3|d|-28.25|12|pwr@2||-28.25|16
Awire|net@23|||2700|MB1|d|-28.25|-13.75|M1|s|-28.25|-12.25
Awire|net@24|||900|pwr@3||-13.5|16.25|M4|d|-13.5|12.25
Awire|net@25|||2700|pin@1||-22|-10.25|pin@5||-22|4.5
Awire|net@26|||2700|pin@0||-20|-10.25|pin@33||-20|4
Awire|net@27|||0|M4|g|-16.5|10.25|pin@32||-19.75|10.25
Awire|net@28|||0|pin@33||-20|4|pin@34||-28.25|4
Awire|net@29|||1800|NAND@1|Out|13.25|-11.25|pin@9||18.5|-11.25
Awire|net@30|||1800|NAND@0|Out|12.75|1.5|pin@19||16.5|1.5
Awire|net@31|||0|NAND@0|B|4.75|0|pin@11||2.25|0
Awire|net@32|||900|pin@13||0.75|6.75|pin@15||0.75|2.75
Awire|net@33|||0|NAND@1|A|5.25|-10|pin@16||2.75|-10
Awire|net@34|||2700|gnd@0||-13.5|-19|MB2|s|-13.5|-17.5
Awire|net@35|||900|pin@32||-19.75|10.25|pin@2||-19.75|6.5
Awire|net@36|||2700|pin@16||2.75|-10|pin@17||2.75|-6.25
Awire|net@37|||1800|pin@17||2.75|-6.25|pin@18||16.5|-6.25
Awire|net@38|||1800|pin@19||16.5|1.5|pin@10||18.75|1.5
Awire|net@39|||2700|pin@18||16.5|-6.25|pin@19||16.5|1.5
Awire|net@40|||900|pin@11||2.25|0|pin@20||2.25|-3.25
Awire|net@41|||1800|pin@20||2.25|-3.25|pin@21||14.25|-3.25
Awire|net@42|||900|pin@21||14.25|-3.25|pin@22||14.25|-11.25
Awire|net@43|||0|pin@22||14.25|-11.25|NAND@1|Out|13.25|-11.25
Awire|net@44|||0|pin@2||-19.75|6.5|pin@3||-28.25|6.5
Awire|net@45|||2700|MB2|d|-13.5|-13.5|M2|s|-13.5|-12.25
Awire|net@46|||1800|pin@23||-43|1|pin@14||-39.75|1
Awire|net@47|||0|MB1|g|-31.25|-15.75|pin@7||-38.75|-15.75
Awire|net@48|||1800|MB2|g|-10.5|-15.5|pin@8||-2.75|-15.5
Awire|net@49|||0|pin@24||-35.25|6.5|pin@25||-38|6.5
Awire|net@50|||0|NAND@1|B|5.25|-12.75|pin@30||-38|-12.75
Awire|net@51|||0|NAND@0|A|4.75|2.75|pin@15||0.75|2.75
Awire|net@52|||0|pin@13||0.75|6.75|pin@27||-7|6.75
Awire|net@53|||2700|pin@3||-28.25|6.5|M3|s|-28.25|8
Awire|net@54|||2700|pin@34||-28.25|4|pin@3||-28.25|6.5
Awire|net@55|||900|pin@29||-13.5|6.75|pin@31||-13.5|4.5
Awire|net@56|||2700|MS2|d|-13.5|3|pin@31||-13.5|4.5
Awire|net@57|||0|MS2|g|-16.5|1|MS1|g|-31.25|1
Awire|net@58|||900|MS2|s|-13.5|-1|M2|d|-13.5|-8.25
Awire|net@59|||900|pin@26||-19|10|pin@6||-19|6.75
EInP|CLK|D5G2;|pin@23||U
EInN||D5G2;|pin@8||U
EInP@316911649|InP|D5G2;|pin@7||U
EQ||D5G2;|pin@9||U
EQbar||D5G2;|pin@10||U
X

# Cell Fig17_17;1{sch}
CFig17_17;1{sch}||schematic|1181788636406|1286666309065|
Ngeneric:Facet-Center|art@0||0|0||||AV
IFig17_16;1{ic}|fig17.16@0||-6.25|0.5|||D5G4;
NWire_Pin|pin@0||-18|1.75||||
NWire_Pin|pin@1||-18|-1||||
NWire_Pin|pin@2||1.25|1.5||||
NWire_Pin|pin@3||0.75|-0.5||||
NWire_Pin|pin@4||-6.75|7.5||||
Ngeneric:Invisible-Pin|pin@5||-19.5|5.75|||||SIM_spice_card(D5G0.5;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,VCLK CLK 0 DC 0 PULSE 0  1 0 10p 10p 5n 10n,VInP InP 0 DC 0 PULSE .5 .6 0 500n,VInN InN 0 DC 500m,.include cmosedu_models.txt,.tran .1n  500n 0 uic,*.options post]
Ngeneric:Invisible-Pin|pin@6||-12.75|10.25|||||ART_message(D5G1;)SPlot InP InN Q
Awire|CLK|D5G1;X-1.5;Y1.25;||2700|fig17.16@0|CLK|-6.75|4|pin@4||-6.75|7.5
Awire|InN|D5G1;Y0.75;||0|fig17.16@0|InN|-11.25|-1|pin@1||-18|-1
Awire|InP|D5G1;Y0.75;||0|fig17.16@0|InP|-11.25|1.75|pin@0||-18|1.75
Awire|Q|D5G1;X1.25;Y0.75;||1800|fig17.16@0|Q|-5|1.5|pin@2||1.25|1.5
Awire|Qbar|D5G1;X1.5;Y0.75;||1800|fig17.16@0|Qbar|-5|-0.5|pin@3||0.75|-0.5
X

# Cell Fig17_17_no_offset;1{sch}
CFig17_17_no_offset;1{sch}||schematic|1181854561328|1286666327127|
Ngeneric:Facet-Center|art@0||0|0||||AV
IFig17_16_no_offset;1{ic}|fig17.16@0||-1.75|1.5|||D5G4;
Ngeneric:Invisible-Pin|pin@0||-8|8.25|||||SIM_spice_card(D5G0.5;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,VCLK CLK 0 DC 0 PULSE 0  1 0 10p 10p 5n 10n,VInP InP 0 DC 0 PULSE .4 .6 0n 500n,VInN InN 0 DC 500m,.include cmosedu_models.txt,*.options post,.tran .1n  500n 0 uic]
Ngeneric:Invisible-Pin|pin@1||3.25|9|||||ART_message(D5G1.5;)SPlot InP InN Q
NWire_Pin|pin@2||-8.75|3||||
NWire_Pin|pin@3||-8.75|-0.25||||
NWire_Pin|pin@4||-0.75|6.25||||
NWire_Pin|pin@5||6.5|2.75||||
NWire_Pin|pin@6||7|0.25||||
Awire|CLK|D5G1;Y1;||2700|fig17.16@0|CLK|-0.75|5|pin@4||-0.75|6.25
Awire|InN|D5G1;X-1;Y0.75;||0|fig17.16@0|InN|-6.25|-0.25|pin@3||-8.75|-0.25
Awire|InP|D5G1;X-1;Y0.75;||0|fig17.16@0|InP|-6.25|3|pin@2||-8.75|3
Awire|Q|D5G1;Y0.75;||1800|fig17.16@0|Q|1.5|2.75|pin@5||6.5|2.75
Awire|Qbar|D5G1;X1;Y0.5;||1800|fig17.16@0|Qbar|1.25|0.25|pin@6||7|0.25
X

# Cell Fig17_19a;1{sch}
CFig17_19a;1{sch}||schematic|1181788605609|1286666347030|
NCapacitor|Cbit|D5G1;X2.75;|-21|-14.5|||||SCHEM_capacitance(D5G1;X-3;)S500f
NTransistor|M1|D5G1;X1.25;Y-3;|-12.75|14|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M2|D5G1;X1.25;Y-3;|-12.75|8|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M3|D5G1;X1.25;Y-3;|-12.75|2|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M4|D5G1;X1.25;Y-3;|-12.75|-5.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NResistor|R1|D5G1;Y-1.5;|-21|-7.75|||R||SCHEM_resistance(D5G1;Y1.25;)S25k
Ngeneric:Facet-Center|art@0||0|0||||AV
NCapacitor|cap@0||-3|8|||||SCHEM_capacitance(D5G1;X2.75;)S100f
IFig17_16;1{ic}|fig17.16@1||11.25|-12.5|||D5G4;
NGround|gnd@0||-3|3.75||||
NGround|gnd@1||-21|-18.5||||
NWire_Pin|pin@0||-10.75|11||||
NWire_Pin|pin@1||-3|11||||
Ngeneric:Invisible-Pin|pin@2||-10.5|21.5|||||ART_message(D5G1.5;)SPlot ref Vbit Out
Ngeneric:Invisible-Pin|pin@3||-28.75|15.75|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 1 0 1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vclk CLK 0 DC 0 PULSE 0 1 5n 10p 10p 5n 10n,Vref ref 0 DC  500m,.tran .1n 600n 100n uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@4||-17.5|-5.5||||
NWire_Pin|pin@5||-7.25|-6.5||||
NWire_Pin|pin@6||-7.25|-2||||
NWire_Pin|pin@7||-10.75|-2||||
NWire_Pin|pin@9||-17|-1||||
NWire_Pin|pin@10||-17|2||||
NWire_Pin|pin@11||-10.75|-11.25||||
NWire_Pin|pin@12||-21|-11.25||||
NWire_Pin|pin@13||-25.75|-5.75||||
NWire_Pin|pin@14||-16.25|8||||
NWire_Pin|pin@15||-16.25|14||||
NWire_Pin|pin@17||16.25|-11.5||||
NWire_Pin|pin@19||16.25|-1||||
NWire_Pin|pin@20||19.5|-13.5||||
NWire_Pin|pin@21||0.75|-14||||
NWire_Pin|pin@22||10.75|-5||||
NPower|pwr@0||-10.75|18.75||||
Awire|CLK|D5G1;Y2.25;||2700|fig17.16@1|CLK|10.75|-9|pin@22||10.75|-5
Awire|Out|D5G1;X3.5;Y0.75;||1800|fig17.16@1|Qbar|12.5|-13.5|pin@20||19.5|-13.5
Awire|Vbit|D5G1;X0.25;Y0.75;||1800|pin@11||-10.75|-11.25|fig17.16@1|InP|6.25|-11.25
Awire|net@0|||2700|pin@0||-10.75|11|M1|s|-10.75|12
Awire|net@1|||2700|pin@7||-10.75|-2|M3|s|-10.75|0
Awire|net@2|||1800|M4|b|-10.75|-6.5|pin@5||-7.25|-6.5
Awire|net@3|||2700|pin@5||-7.25|-6.5|pin@6||-7.25|-2
Awire|net@4|||2700|M4|d|-10.75|-3.5|pin@7||-10.75|-2
Awire|net@5|||0|pin@6||-7.25|-2|pin@7||-10.75|-2
Awire|net@7|||2700|gnd@0||-3|5.75|cap@0|b|-3|6
Awire|net@8|||2700|pin@9||-17|-1|pin@10||-17|2
Awire|net@9|||2700|cap@0|a|-3|10|pin@1||-3|11
Awire|net@10|||900|R1|a|-21|-9.75|pin@12||-21|-11.25
Awire|net@11|||2700|Cbit|a|-21|-12.5|pin@12||-21|-11.25
Awire|net@12|||2700|gnd@1||-21|-16.5|Cbit|b|-21|-16.5
Awire|net@13|||900|M4|s|-10.75|-7.5|pin@11||-10.75|-11.25
Awire|net@14|||2700|M1|d|-10.75|16|pwr@0||-10.75|18.75
Awire|net@15|||0|pin@11||-10.75|-11.25|pin@12||-21|-11.25
Awire|net@16|||0|M3|g|-13.75|2|pin@10||-17|2
Awire|net@17|||2700|M2|d|-10.75|10|pin@0||-10.75|11
Awire|net@18|||1800|pin@0||-10.75|11|pin@1||-3|11
Awire|net@19|||900|M2|s|-10.75|6|M3|d|-10.75|4
Awire|net@21|||1800|fig17.16@1|Q|12.5|-11.5|pin@17||16.25|-11.5
Awire|net@29|||2700|pin@17||16.25|-11.5|pin@19||16.25|-1
Awire|net@30|||1800|pin@9||-17|-1|pin@19||16.25|-1
Awire|phi1|D5G1;X-2;||0|M1|g|-13.75|14|pin@15||-16.25|14
Awire|phi2|D5G1;X-2;||0|M2|g|-13.75|8|pin@14||-16.25|8
Awire|ref|D5G1;X-2.5;Y0.5;||0|M4|g|-13.75|-5.5|pin@4||-17.5|-5.5
Awire|ref|D5G1;X-3;Y0.25;||0|R1|b|-21|-5.75|pin@13||-25.75|-5.75
Awire|ref|D5G1;X-3.25;Y0.25;||0|fig17.16@1|InN|6.25|-14|pin@21||0.75|-14
X

# Cell Fig17_19b;1{sch}
CFig17_19b;1{sch}||schematic|1181788658937|1286666376609|
NCapacitor|Cbit|D5G1;X2.75;|-19.75|-16.25|||||SCHEM_capacitance(D5G1;X-3;)S500f
NTransistor|M1|D5G1;X1.25;Y-3;|-11.5|12.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M2|D5G1;X1.25;Y-3;|-11.5|6.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M3|D5G1;X1.25;Y-3;|-11.5|0.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M4|D5G1;X1.25;Y-3;|-11.5|-7.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NResistor|R1|D5G1;X-0.25;Y-3;|-19.75|-9.5|||R||SCHEM_resistance(D5G1;Y1;)S50k
Ngeneric:Facet-Center|art@0||0|0||||AV
NCapacitor|cap@0||-1.75|6.25|||||SCHEM_capacitance(D5G1;X3;Y0.25;)S100f
IFig17_16;1{ic}|fig17.16@0||12.5|-14.25|||D5G4;
NGround|gnd@0||-1.75|2||||
NGround|gnd@1||-19.75|-20.25||||
NWire_Pin|pin@0||-9.5|9.25||||
NWire_Pin|pin@1||-1.75|9.25||||
NWire_Pin|pin@2||-15.75|0.25||||
NWire_Pin|pin@3||-9.5|-13||||
NWire_Pin|pin@4||-19.75|-13||||
NWire_Pin|pin@5||-24.5|-7.5||||
NWire_Pin|pin@6||-15|6.25||||
NWire_Pin|pin@7||-15|12.25||||
NWire_Pin|pin@8||17.5|-13.25||||
NWire_Pin|pin@9||17.5|-2.75||||
Ngeneric:Invisible-Pin|pin@10||-11|20.5|||||ART_message(D5G1.5;)SPlot ref Vbit Out
NWire_Pin|pin@11||20.75|-15.25||||
NWire_Pin|pin@12||2|-15.75||||
NWire_Pin|pin@13||12|-6.75||||
Ngeneric:Invisible-Pin|pin@14||-27.5|14|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 1 0 1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vclk CLK 0 DC 0 PULSE 0 1 5n 10p 10p 5n 10n,Vref ref 0 DC  500m,.tran .1n 600n 100n uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@15||-16.25|-7.25||||
NWire_Pin|pin@16||-6|-8.25||||
NWire_Pin|pin@17||-6|-3.75||||
NWire_Pin|pin@18||-9.5|-3.75||||
NWire_Pin|pin@19||-15.75|-2.75||||
NPower|pwr@0||-9.5|17||||
Awire|CLK|D5G1;Y2.25;||2700|fig17.16@0|CLK|12|-10.75|pin@13||12|-6.75
Awire|Out|D5G1;X3.75;||1800|fig17.16@0|Qbar|13.75|-15.25|pin@11||20.75|-15.25
Awire|Vbit|D5G1;X2.5;Y0.5;||1800|pin@3||-9.5|-13|fig17.16@0|InP|7.5|-13
Awire|net@0|||2700|pin@0||-9.5|9.25|M1|s|-9.5|10.25
Awire|net@1|||2700|pin@18||-9.5|-3.75|M3|s|-9.5|-1.75
Awire|net@2|||900|R1|a|-19.75|-11.5|pin@4||-19.75|-13
Awire|net@3|||2700|Cbit|a|-19.75|-14.25|pin@4||-19.75|-13
Awire|net@4|||2700|gnd@1||-19.75|-18.25|Cbit|b|-19.75|-18.25
Awire|net@5|||900|M4|s|-9.5|-9.25|pin@3||-9.5|-13
Awire|net@6|||2700|M1|d|-9.5|14.25|pwr@0||-9.5|17
Awire|net@7|||0|pin@3||-9.5|-13|pin@4||-19.75|-13
Awire|net@8|||0|M3|g|-12.5|0.25|pin@2||-15.75|0.25
Awire|net@9|||2700|M2|d|-9.5|8.25|pin@0||-9.5|9.25
Awire|net@10|||1800|pin@0||-9.5|9.25|pin@1||-1.75|9.25
Awire|net@11|||900|M2|s|-9.5|4.25|M3|d|-9.5|2.25
Awire|net@12|||1800|M4|b|-9.5|-8.25|pin@16||-6|-8.25
Awire|net@13|||1800|fig17.16@0|Q|13.75|-13.25|pin@8||17.5|-13.25
Awire|net@14|||2700|pin@8||17.5|-13.25|pin@9||17.5|-2.75
Awire|net@15|||2700|pin@16||-6|-8.25|pin@17||-6|-3.75
Awire|net@16|||1800|pin@19||-15.75|-2.75|pin@9||17.5|-2.75
Awire|net@17|||2700|M4|d|-9.5|-5.25|pin@18||-9.5|-3.75
Awire|net@18|||0|pin@17||-6|-3.75|pin@18||-9.5|-3.75
Awire|net@19|||2700|gnd@0||-1.75|4|cap@0|b|-1.75|4.25
Awire|net@20|||2700|pin@19||-15.75|-2.75|pin@2||-15.75|0.25
Awire|net@21|||2700|cap@0|a|-1.75|8.25|pin@1||-1.75|9.25
Awire|phi1|D5G1;X-2;||0|M1|g|-12.5|12.25|pin@7||-15|12.25
Awire|phi2|D5G1;X-2;||0|M2|g|-12.5|6.25|pin@6||-15|6.25
Awire|ref|D5G1;X-2.5;Y0.5;||0|M4|g|-12.5|-7.25|pin@15||-16.25|-7.25
Awire|ref|D5G1;X-3;Y0.25;||0|R1|b|-19.75|-7.5|pin@5||-24.5|-7.5
Awire|ref|D5G1;X-3.25;||0|fig17.16@0|InN|7.5|-15.75|pin@12||2|-15.75
X

# Cell Fig17_19c;1{sch}
CFig17_19c;1{sch}||schematic|1181788666046|1286666402325|
NCapacitor|Cbit|D5G1;X2.75;|-21|-18.5|||||SCHEM_capacitance(D5G1;X-3;)S500f
NTransistor|M1|D5G1;X1.25;Y-3;|-12.75|10|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M2|D5G1;X1.25;Y-3;|-12.75|4|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M3|D5G1;X1.25;Y-3;|-12.75|-2|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M4|D5G1;X1.25;Y-3;|-12.75|-9.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NResistor|R1|D5G1;Y-1.25;|-21|-11.75|||R||SCHEM_resistance(D5G1;Y1.25;)S100k
Ngeneric:Facet-Center|art@0||0|0||||AV
NCapacitor|cap@0||-3|4|||||SCHEM_capacitance(D5G1;X3;)S100f
IFig17_16;1{ic}|fig17.16@0||11.25|-16.5|||D5G4;
NGround|gnd@0||-3|-0.25||||
NGround|gnd@1||-21|-22.5||||
NWire_Pin|pin@0||-10.75|7||||
NWire_Pin|pin@1||-3|7||||
NWire_Pin|pin@2||-17|-2||||
NWire_Pin|pin@3||-10.75|-15.25||||
NWire_Pin|pin@4||-21|-15.25||||
NWire_Pin|pin@5||-25.75|-9.75||||
NWire_Pin|pin@6||-16.25|4||||
NWire_Pin|pin@7||-16.25|10||||
NWire_Pin|pin@8||16.25|-15.5||||
NWire_Pin|pin@9||16.25|-5||||
Ngeneric:Invisible-Pin|pin@10||-12.25|18.25|||||ART_message(D5G1.5;)SPlot ref Vbit Out
NWire_Pin|pin@11||19.5|-17.5||||
NWire_Pin|pin@12||0.75|-18||||
NWire_Pin|pin@13||10.75|-9||||
Ngeneric:Invisible-Pin|pin@14||-28.75|11.75|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 1 0 1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vclk CLK 0 DC 0 PULSE 0 1 5n 10p 10p 5n 10n,Vref ref 0 DC  500m,.tran .1n 600n 100n uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@15||-17.5|-9.5||||
NWire_Pin|pin@16||-7.25|-10.5||||
NWire_Pin|pin@17||-7.25|-6||||
NWire_Pin|pin@18||-10.75|-6||||
NWire_Pin|pin@19||-17|-5||||
NPower|pwr@0||-10.75|14.75||||
Awire|CLK|D5G1;Y2.25;||2700|fig17.16@0|CLK|10.75|-13|pin@13||10.75|-9
Awire|Out|D5G1;X3.75;||1800|fig17.16@0|Qbar|12.5|-17.5|pin@11||19.5|-17.5
Awire|Vbit|D5G1;X1.75;Y1;||1800|pin@3||-10.75|-15.25|fig17.16@0|InP|6.25|-15.25
Awire|net@0|||2700|pin@0||-10.75|7|M1|s|-10.75|8
Awire|net@1|||2700|pin@18||-10.75|-6|M3|s|-10.75|-4
Awire|net@2|||900|R1|a|-21|-13.75|pin@4||-21|-15.25
Awire|net@3|||2700|Cbit|a|-21|-16.5|pin@4||-21|-15.25
Awire|net@4|||2700|gnd@1||-21|-20.5|Cbit|b|-21|-20.5
Awire|net@5|||900|M4|s|-10.75|-11.5|pin@3||-10.75|-15.25
Awire|net@6|||2700|M1|d|-10.75|12|pwr@0||-10.75|14.75
Awire|net@7|||0|pin@3||-10.75|-15.25|pin@4||-21|-15.25
Awire|net@8|||0|M3|g|-13.75|-2|pin@2||-17|-2
Awire|net@9|||2700|M2|d|-10.75|6|pin@0||-10.75|7
Awire|net@10|||1800|pin@0||-10.75|7|pin@1||-3|7
Awire|net@11|||900|M2|s|-10.75|2|M3|d|-10.75|0
Awire|net@12|||1800|M4|b|-10.75|-10.5|pin@16||-7.25|-10.5
Awire|net@13|||1800|fig17.16@0|Q|12.5|-15.5|pin@8||16.25|-15.5
Awire|net@14|||2700|pin@8||16.25|-15.5|pin@9||16.25|-5
Awire|net@15|||2700|pin@16||-7.25|-10.5|pin@17||-7.25|-6
Awire|net@16|||1800|pin@19||-17|-5|pin@9||16.25|-5
Awire|net@17|||2700|M4|d|-10.75|-7.5|pin@18||-10.75|-6
Awire|net@18|||0|pin@17||-7.25|-6|pin@18||-10.75|-6
Awire|net@19|||2700|gnd@0||-3|1.75|cap@0|b|-3|2
Awire|net@20|||2700|pin@19||-17|-5|pin@2||-17|-2
Awire|net@21|||2700|cap@0|a|-3|6|pin@1||-3|7
Awire|phi1|D5G1;X-2;||0|M1|g|-13.75|10|pin@7||-16.25|10
Awire|phi2|D5G1;X-2;||0|M2|g|-13.75|4|pin@6||-16.25|4
Awire|ref|D5G1;X-2.5;Y0.5;||0|M4|g|-13.75|-9.5|pin@15||-17.5|-9.5
Awire|ref|D5G1;X-3;Y0.25;||0|R1|b|-21|-9.75|pin@5||-25.75|-9.75
Awire|ref|D5G1;X-3.25;||0|fig17.16@0|InN|6.25|-18|pin@12||0.75|-18
X

# Cell Fig17_19d;1{sch}
CFig17_19d;1{sch}||schematic|1181788673406|1286666433456|
NCapacitor|Cbit|D5G1;X2.75;|-24|-15.75|||||SCHEM_capacitance(D5G1;X-3;)S500f
NTransistor|M1|D5G1;X1.25;Y-3;|-15.75|12.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M2|D5G1;X1.25;Y-3;|-15.75|6.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M3|D5G1;X1.25;Y-3;|-15.75|0.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M4|D5G1;X1.25;Y-3;|-15.75|-6.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NResistor|R1|D5G1;Y-2.25;|-24|-9|||R||SCHEM_resistance(D5G1;Y1.75;)S250000
Ngeneric:Facet-Center|art@0||0|0||||AV
NCapacitor|cap@0||-6|6.75|||||SCHEM_capacitance(D5G1;X3;)S100f
IFig17_16;1{ic}|fig17.16@0||8.25|-13.75|||D5G4;
NGround|gnd@0||-6|2.5||||
NGround|gnd@1||-24|-19.75||||
NWire_Pin|pin@0||-13.75|9.75||||
NWire_Pin|pin@1||-6|9.75||||
NWire_Pin|pin@2||-20|0.75||||
NWire_Pin|pin@3||-13.75|-12.5||||
NWire_Pin|pin@4||-24|-12.5||||
NWire_Pin|pin@5||-28.75|-7||||
NWire_Pin|pin@6||-19.25|6.75||||
NWire_Pin|pin@7||-19.25|12.75||||
NWire_Pin|pin@8||13.25|-12.75||||
NWire_Pin|pin@9||13.25|-2.25||||
Ngeneric:Invisible-Pin|pin@10||-15.25|21|||||ART_message(D5G1.5;)SPlot ref Vbit Out
NWire_Pin|pin@11||16.5|-14.75||||
NWire_Pin|pin@12||-2.25|-15.25||||
NWire_Pin|pin@13||7.75|-6.25||||
Ngeneric:Invisible-Pin|pin@14||-31.75|14.5|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 1 0 1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vclk CLK 0 DC 0 PULSE 0 1 5n 10p 10p 5n 10n,Vref ref 0 DC  500m,.tran .1n 600n 100n uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@15||-20.5|-6.75||||
NWire_Pin|pin@16||-10.25|-7.75||||
NWire_Pin|pin@17||-10.25|-3.25||||
NWire_Pin|pin@18||-13.75|-3.25||||
NWire_Pin|pin@19||-20|-2.25||||
NPower|pwr@0||-13.75|17.5||||
Awire|CLK|D5G1;Y2.25;||2700|fig17.16@0|CLK|7.75|-10.25|pin@13||7.75|-6.25
Awire|Out|D5G1;X3.75;||1800|fig17.16@0|Qbar|9.5|-14.75|pin@11||16.5|-14.75
Awire|Vbit|D5G1;X1;Y1;||1800|pin@3||-13.75|-12.5|fig17.16@0|InP|3.25|-12.5
Awire|net@0|||2700|pin@0||-13.75|9.75|M1|s|-13.75|10.75
Awire|net@1|||2700|pin@18||-13.75|-3.25|M3|s|-13.75|-1.25
Awire|net@2|||900|R1|a|-24|-11|pin@4||-24|-12.5
Awire|net@3|||2700|Cbit|a|-24|-13.75|pin@4||-24|-12.5
Awire|net@4|||2700|gnd@1||-24|-17.75|Cbit|b|-24|-17.75
Awire|net@5|||900|M4|s|-13.75|-8.75|pin@3||-13.75|-12.5
Awire|net@6|||2700|M1|d|-13.75|14.75|pwr@0||-13.75|17.5
Awire|net@7|||0|pin@3||-13.75|-12.5|pin@4||-24|-12.5
Awire|net@8|||0|M3|g|-16.75|0.75|pin@2||-20|0.75
Awire|net@9|||2700|M2|d|-13.75|8.75|pin@0||-13.75|9.75
Awire|net@10|||1800|pin@0||-13.75|9.75|pin@1||-6|9.75
Awire|net@11|||900|M2|s|-13.75|4.75|M3|d|-13.75|2.75
Awire|net@12|||1800|M4|b|-13.75|-7.75|pin@16||-10.25|-7.75
Awire|net@13|||1800|fig17.16@0|Q|9.5|-12.75|pin@8||13.25|-12.75
Awire|net@14|||2700|pin@8||13.25|-12.75|pin@9||13.25|-2.25
Awire|net@15|||2700|pin@16||-10.25|-7.75|pin@17||-10.25|-3.25
Awire|net@16|||1800|pin@19||-20|-2.25|pin@9||13.25|-2.25
Awire|net@17|||2700|M4|d|-13.75|-4.75|pin@18||-13.75|-3.25
Awire|net@18|||0|pin@17||-10.25|-3.25|pin@18||-13.75|-3.25
Awire|net@19|||2700|gnd@0||-6|4.5|cap@0|b|-6|4.75
Awire|net@20|||2700|pin@19||-20|-2.25|pin@2||-20|0.75
Awire|net@21|||2700|cap@0|a|-6|8.75|pin@1||-6|9.75
Awire|phi1|D5G1;X-2;||0|M1|g|-16.75|12.75|pin@7||-19.25|12.75
Awire|phi2|D5G1;X-2;||0|M2|g|-16.75|6.75|pin@6||-19.25|6.75
Awire|ref|D5G1;X-2.5;Y0.5;||0|M4|g|-16.75|-6.75|pin@15||-20.5|-6.75
Awire|ref|D5G1;X-3;Y0.25;||0|R1|b|-24|-7|pin@5||-28.75|-7
Awire|ref|D5G1;X-3.25;||0|fig17.16@0|InN|3.25|-15.25|pin@12||-2.25|-15.25
X

# Cell Fig17_22a;1{sch}
CFig17_22a;1{sch}||schematic|1181788682890|1286666459692|
NCapacitor|Cbit|D5G1;X2.75;|-19.75|-13.25|||||SCHEM_capacitance(D5G1;X-3;)S500f
NTransistor|M3|D5G1;X1.25;Y-3;|-11.5|3.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M4|D5G1;X1.25;Y-3;|-11.5|-4.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NResistor|R1|D5G1;Y-1.75;|-19.75|-6.5|||R||SCHEM_resistance(D5G1;Y1.5;)S50k
NResistor|R2|D5G1;X-0.25;Y-2.25;|-9.5|9.25|||R||SCHEM_resistance(D5G1;Y1;)S25k
Ngeneric:Facet-Center|art@0||0|0||||AV
IFig17_16;1{ic}|fig17.16@1||11.25|-11.25|||D5G4;
NGround|gnd@0||-19.75|-17.25||||
Ngeneric:Invisible-Pin|pin@0||-10.25|17.5|||||ART_message(D5G1.5;)SPlot ref Vbit Out
NWire_Pin|pin@2||-15.75|0.25||||
NWire_Pin|pin@3||-15.75|3.25||||
NWire_Pin|pin@4||-9.5|-10||||
NWire_Pin|pin@5||-19.75|-10||||
NWire_Pin|pin@6||-24.5|-4.5||||
Ngeneric:Invisible-Pin|pin@7||-30.5|7|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vclk CLK 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vref ref 0 DC  500m,.tran .1n  600n 100n uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@8||-16.25|-4.25||||
NWire_Pin|pin@9||-6|-5.25||||
NWire_Pin|pin@10||-6|-0.75||||
NWire_Pin|pin@11||-9.5|-0.75||||
NWire_Pin|pin@14||10.75|-4.25||||
NWire_Pin|pin@15||18|-10.25||||
NWire_Pin|pin@16||18|0.25||||
NWire_Pin|pin@18||0.25|-12.75||||
NWire_Pin|pin@19||19|-12.25||||
NPower|pwr@0||-9.5|13.75||||
Awire|CLK|D5G1;Y1.75;||2700|fig17.16@1|CLK|10.75|-7.75|pin@14||10.75|-4.25
Awire|Out|D5G1;X4.5;||1800|fig17.16@1|Qbar|12.5|-12.25|pin@19||19|-12.25
Awire|Vbit|D5G1;X1.5;Y1.5;||1800|pin@4||-9.5|-10|fig17.16@1|InP|6.25|-10
Awire|net@0|||0|M3|g|-12.5|3.25|pin@3||-15.75|3.25
Awire|net@1|||2700|pin@2||-15.75|0.25|pin@3||-15.75|3.25
Awire|net@2|||2700|gnd@0||-19.75|-15.25|Cbit|b|-19.75|-15.25
Awire|net@3|||900|R1|a|-19.75|-8.5|pin@5||-19.75|-10
Awire|net@4|||2700|Cbit|a|-19.75|-11.25|pin@5||-19.75|-10
Awire|net@5|||900|M4|s|-9.5|-6.25|pin@4||-9.5|-10
Awire|net@6|||0|pin@4||-9.5|-10|pin@5||-19.75|-10
Awire|net@7|||1800|M4|b|-9.5|-5.25|pin@9||-6|-5.25
Awire|net@8|||2700|pin@11||-9.5|-0.75|M3|s|-9.5|1.25
Awire|net@9|||2700|M3|d|-9.5|5.25|R2|a|-9.5|7.25
Awire|net@10|||2700|R2|b|-9.5|11.25|pwr@0||-9.5|13.75
Awire|net@11|||2700|pin@9||-6|-5.25|pin@10||-6|-0.75
Awire|net@12|||2700|M4|d|-9.5|-2.25|pin@11||-9.5|-0.75
Awire|net@13|||0|pin@10||-6|-0.75|pin@11||-9.5|-0.75
Awire|net@18|||1800|fig17.16@1|Q|12.5|-10.25|pin@15||18|-10.25
Awire|net@19|||2700|pin@15||18|-10.25|pin@16||18|0.25
Awire|net@25|||1800|pin@2||-15.75|0.25|pin@16||18|0.25
Awire|ref|D5G1;X-2.5;Y0.5;||0|M4|g|-12.5|-4.25|pin@8||-16.25|-4.25
Awire|ref|D5G1;X-3;Y0.25;||0|R1|b|-19.75|-4.5|pin@6||-24.5|-4.5
Awire|ref|D5G1;X-3;||0|fig17.16@1|InN|6.25|-12.75|pin@18||0.25|-12.75
X

# Cell Fig17_22b;1{sch}
CFig17_22b;1{sch}||schematic|1181788689125|1286666479108|
NCapacitor|Cbit|D5G1;X2.75;|-14.75|-14.5|||||SCHEM_capacitance(D5G1;X-2.75;)S500f
NTransistor|M3|D5G1;X1.25;Y-3;|-6.5|2|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M4|D5G1;X1.25;Y-3;|-6.5|-5.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NResistor|R1|D5G1;Y-1.75;|-14.75|-7.75|||R||SCHEM_resistance(D5G1;Y1.5;)S200k
NResistor|R2|D5G1;X-0.25;Y-2.25;|-4.5|8|||R||SCHEM_resistance(D5G1;Y1.25;)S25k
Ngeneric:Facet-Center|art@0||0|0||||AV
IFig17_16;1{ic}|fig17.16@0||16.25|-12.5|||D5G4;
NGround|gnd@0||-14.75|-18.5||||
Ngeneric:Invisible-Pin|pin@0||-5.25|16.25|||||ART_message(D5G1.5;)SPlot ref Vbit Out
NWire_Pin|pin@1||-1|-2||||
NWire_Pin|pin@2||-4.5|-2||||
NWire_Pin|pin@3||15.75|-5.5||||
NWire_Pin|pin@4||23|-11.5||||
NWire_Pin|pin@5||23|-1||||
NWire_Pin|pin@6||5.25|-14||||
NWire_Pin|pin@7||24|-13.5||||
NWire_Pin|pin@8||-10.75|-1||||
NWire_Pin|pin@9||-10.75|2||||
NWire_Pin|pin@10||-4.5|-11.25||||
NWire_Pin|pin@11||-14.75|-11.25||||
NWire_Pin|pin@12||-19.5|-5.75||||
Ngeneric:Invisible-Pin|pin@13||-22|4.25|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vclk CLK 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vref ref 0 DC  500m,.tran .1n 600n 100n uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@14||-11.25|-5.5||||
NWire_Pin|pin@15||-1|-6.5||||
NPower|pwr@0||-4.5|12.5||||
Awire|CLK|D5G1;Y1.75;||2700|fig17.16@0|CLK|15.75|-9|pin@3||15.75|-5.5
Awire|Out|D5G1;X4.5;||1800|fig17.16@0|Qbar|17.5|-13.5|pin@7||24|-13.5
Awire|Vbit|D5G1;X1.5;Y1.5;||1800|pin@10||-4.5|-11.25|fig17.16@0|InP|11.25|-11.25
Awire|net@0|||0|M3|g|-7.5|2|pin@9||-10.75|2
Awire|net@1|||2700|pin@8||-10.75|-1|pin@9||-10.75|2
Awire|net@2|||2700|R2|b|-4.5|10|pwr@0||-4.5|12.5
Awire|net@3|||2700|pin@15||-1|-6.5|pin@1||-1|-2
Awire|net@4|||2700|M4|d|-4.5|-3.5|pin@2||-4.5|-2
Awire|net@5|||0|pin@1||-1|-2|pin@2||-4.5|-2
Awire|net@6|||1800|fig17.16@0|Q|17.5|-11.5|pin@4||23|-11.5
Awire|net@7|||2700|pin@4||23|-11.5|pin@5||23|-1
Awire|net@8|||2700|gnd@0||-14.75|-16.5|Cbit|b|-14.75|-16.5
Awire|net@9|||1800|pin@8||-10.75|-1|pin@5||23|-1
Awire|net@10|||900|R1|a|-14.75|-9.75|pin@11||-14.75|-11.25
Awire|net@11|||2700|Cbit|a|-14.75|-12.5|pin@11||-14.75|-11.25
Awire|net@12|||900|M4|s|-4.5|-7.5|pin@10||-4.5|-11.25
Awire|net@13|||0|pin@10||-4.5|-11.25|pin@11||-14.75|-11.25
Awire|net@14|||1800|M4|b|-4.5|-6.5|pin@15||-1|-6.5
Awire|net@15|||2700|pin@2||-4.5|-2|M3|s|-4.5|0
Awire|net@16|||2700|M3|d|-4.5|4|R2|a|-4.5|6
Awire|ref|D5G1;X-2.5;Y0.5;||0|M4|g|-7.5|-5.5|pin@14||-11.25|-5.5
Awire|ref|D5G1;X-3;Y0.25;||0|R1|b|-14.75|-5.75|pin@12||-19.5|-5.75
Awire|ref|D5G1;X-3;||0|fig17.16@0|InN|11.25|-14|pin@6||5.25|-14
X

# Cell Fig17_29;1{sch}
CFig17_29;1{sch}||schematic|1181854909250|1286666502373|
N4-Port-Transistor|M1|D5G1;X2;Y-4.25;|-9.5|-0.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-0.75;Y-4;)SP_50n
NResistor|R1|D5G1;Y-1.5;|-7.5|4.25|||R||SCHEM_resistance(D5G1;Y1.25;)S10MEG
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-7.5|-6.25||||
Ngeneric:Invisible-Pin|pin@0||-9.25|11.25|||||ART_message(D5G1;)SPlot I(M1) and then d(I(M1))
Ngeneric:Invisible-Pin|pin@5||-14.5|4|||||SIM_spice_card(D5G0.5;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vcol  Vcol 0 DC 500m,.dc Vcol 0 750m 1m,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@7||-6|-1.75||||
NWire_Pin|pin@8||-6|1.5||||
NWire_Pin|pin@9||-7.5|1.5||||
NWire_Pin|pin@10||-13.5|-0.75||||
NPower|pwr@0||-7.5|8.75||||
Awire|Vcol|D5G1;X-2.75;Y0.25;||0|M1|g|-10.5|-0.75|pin@10||-13.5|-0.75
Awire|net@5|||2700|R1|b|-7.5|6.25|pwr@0||-7.5|8.75
Awire|net@10|||2700|pin@9||-7.5|1.5|R1|a|-7.5|2.25
Awire|net@11|||900|M1|s|-7.5|-2.75|gnd@0||-7.5|-4.25
Awire|net@14|||1800|M1|b|-7.5|-1.75|pin@7||-6|-1.75
Awire|net@15|||2700|pin@7||-6|-1.75|pin@8||-6|1.5
Awire|net@16|||2700|M1|d|-7.5|1.25|pin@9||-7.5|1.5
Awire|net@17|||0|pin@8||-6|1.5|pin@9||-7.5|1.5
X

# Cell Fig17_31;1{sch}
CFig17_31;1{sch}||schematic|1181788693859|1286666520234|
Ispiceparts:DCCurrent;1{ic}|Ibias|D5G1;X-4.5;Y-0.25;|-9|-6.25|||D5G4;|ATTR_DCCurrent(D5G0.5;NP)S10uA
NTransistor|M1|D5G1;X1;Y-2.5;|-11|1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NResistor|R1|D5G1;Y-2.5;|-3.5|-4|||R||SCHEM_resistance(D5G1;Y1.25;)S10MEG
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-3.5|-8.25||||
NGround|gnd@1||-9|-12.75||||
Ngeneric:Invisible-Pin|pin@0||-10.5|8.25|||||ART_message(D5G1;)SPlot Vcol and then d(v(vcol))
NWire_Pin|pin@1||-9|-1.5||||
NWire_Pin|pin@2||-3.5|-1.5||||
NWire_Pin|pin@3||-9|-11.25||||
NWire_Pin|pin@4||-15.25|1||||
Ngeneric:Invisible-Pin|pin@5||-19.5|4.5|||||SIM_spice_card(D5G0.5;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vin Vin 0 DC 500m,.dc Vin 400m 1 1m,*.options post,.include cmosedu_models.txt]
NPower|pwr@0||-9|5.75||||
Awire|Vcol|D5G1;X0.5;Y0.5;||1800|pin@1||-9|-1.5|pin@2||-3.5|-1.5
Awire|Vin|D5G1;X-2.5;||0|M1|g|-12|1|pin@4||-15.25|1
Awire|net@0|||900|gnd@1||-9|-10.75|pin@3||-9|-11.25
Awire|net@1|||2700|M1|d|-9|3|pwr@0||-9|5.75
Awire|net@2|||900|M1|s|-9|-1|pin@1||-9|-1.5
Awire|net@3|||900|pin@2||-3.5|-1.5|R1|b|-3.5|-2
Awire|net@4|||2700|gnd@0||-3.5|-6.25|R1|a|-3.5|-6
Awire|net@5|||2700|Ibias|plus|-9|-3.25|pin@1||-9|-1.5
Awire|net@6|||900|Ibias|minus|-9|-9.25|pin@3||-9|-11.25
X

# Cell Fig17_34a;1{sch}
CFig17_34a;1{sch}||schematic|1181788700234|1286666549490|
NTransistor|M1|D5G1;X1.25;Y-3;|2.5|17.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M2|D5G1;X1.25;Y-3;|2.5|11.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M5|D5G1;X1.25;Y-3;|-11.75|17.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M6|D5G1;X1.25;Y-3;|-11.75|11.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M9|D5G1;X1.25;Y-3;|-11.75|-3.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M10|D5G1;X1.25;Y-3;|2.5|-2.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M11|D5G1;X1.25;Y-3;|-11.75|5.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M12|D5G1;X1.25;Y-3;|2.5|5.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M13|D5G1;X1;Y-3;|-7.75|-13.25|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M14|D5G1;X1;Y-3;|2.5|-13.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M15|D5G1;X1;Y-3;|-33.5|5|||YRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M16|D5G1;X1;Y-3;|-34.25|-8.75|||YRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
Ngeneric:Facet-Center|art@0||0|0||||AV
NCapacitor|cap@0||12.25|11.5|||||SCHEM_capacitance(D5G1;)S100f
NCapacitor|cap@1||10.5|-13|||||SCHEM_capacitance(D5G1;)S500f
NCapacitor|cap@2||-4.75|12|||||SCHEM_capacitance(D5G1;)S100f
NCapacitor|chi|D5G1;X2.75;|-27.75|-16|||||SCHEM_capacitance(D5G1;)S1p
NCapacitor|chr|D5G1;X2.75;|-27|-0.75|||||SCHEM_capacitance(D5G1;)S1p
IFig17_16_no_offset;1{ic}|fig17.16@2||23.75|-8.25|||D5G4;
NGround|gnd@0||12.25|8||||
NGround|gnd@1||-9.75|-18.75||||
NGround|gnd@2||-16.75|2||||
NGround|gnd@3||4.5|-19.25||||
NGround|gnd@4||10.5|-18.5||||
NGround|gnd@5||-27|-4.75||||
NGround|gnd@6||-27.75|-20||||
NGround|gnd@7||-4.75|8.5||||
NWire_Pin|pin@0||-1.25|17.5||||
Ngeneric:Invisible-Pin|pin@1||-4|26.75|||||ART_message(D5G1.5;)SPlot vd4r vbucket out
NWire_Pin|pin@2||4.5|14.5||||
NWire_Pin|pin@3||12.25|14.5||||
NWire_Pin|pin@4||40.25|-9.5||||
NWire_Pin|pin@5||-15|17.75||||
NWire_Pin|pin@6||-15|11.75||||
NWire_Pin|pin@7||-1.25|11.5||||
NWire_Pin|pin@8||-5.75|-4.25||||
NWire_Pin|pin@9||-5.75|1.25||||
NWire_Pin|pin@10||-9.75|1.25||||
NWire_Pin|pin@11||8.5|-3.75||||
NWire_Pin|pin@12||8.5|1||||
Ngeneric:Invisible-Pin|pin@13||-30.5|18|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 1 0 1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vclk CLK 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vshr shr 0 DC 0 Pulse 0 1 0 10p 10p 100n 5u,Vshi shi 0 DC 0 Pulse 0 1 120n 10p 10p 100n 5u,Vinten Vinten 0 DC 650m,Vblack Vblack  0 DC 650m,.tran .1n 1500n .1n 0 uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@14||4.5|1||||
NWire_Pin|pin@15||-16.75|5.5||||
NWire_Pin|pin@19||4.5|-6.75||||
NWire_Pin|pin@20||10.5|-6.75||||
NWire_Pin|pin@21||-9.75|-10||||
NWire_Pin|pin@22||24.75|-2.5||||
NWire_Pin|pin@24||-6|-13.25||||
NWire_Pin|pin@25||-6|-10||||
NWire_Pin|pin@26||-39.5|3||||
NWire_Pin|pin@27||-27|3||||
NWire_Pin|pin@28||-33.5|7.75||||
NWire_Pin|pin@29||-40.25|-10.75||||
NWire_Pin|pin@30||-27.75|-10.75||||
NWire_Pin|pin@31||-34.25|-6||||
NWire_Pin|pin@32||-9.75|15||||
NWire_Pin|pin@33||-4.75|15||||
NWire_Pin|pin@40||-2.25|-2.75||||
NWire_Pin|pin@42||-15|-3.25||||
NWire_Pin|pin@43||-0.25|5.5||||
NWire_Pin|pin@45||-0.25|2.75||||
NWire_Pin|pin@46||40.5|-7||||
NWire_Pin|pin@47||40.5|2.75||||
NPower|pwr@0||4.5|22.25||||
NPower|pwr@1||-9.75|22.5||||
Awire|CLK|D5G1;Y2;||900|pin@22||24.75|-2.5|fig17.16@2|CLK|24.75|-4.75
Awire|Out|D5G1;X0.25;Y1;||1800|fig17.16@2|Q|27|-7|pin@46||40.5|-7
Awire|Outi|D5G1;X0.5;Y1;||0|pin@4||40.25|-9.5|fig17.16@2|Qbar|26.75|-9.5
Awire|VI|D5G1;X0.75;Y0.75;||1800|M16|s|-32.25|-10.75|pin@30||-27.75|-10.75
Awire|VI|D5G1;X-2.25;||0|M10|g|1.5|-2.75|pin@40||-2.25|-2.75
Awire|VR|D5G1;X0.75;Y0.75;||1800|M15|s|-31.5|3|pin@27||-27|3
Awire|VR|D5G1;X-1.75;||0|M9|g|-12.75|-3.25|pin@42||-15|-3.25
Awire|Vblack|D5G1;X-1.5;Y0.5;||0|M15|d|-35.5|3|pin@26||-39.5|3
Awire|Vbucket|D5G1;X1.25;Y1;||1800|pin@20||10.5|-6.75|fig17.16@2|InP|19.25|-6.75
Awire|Vd4r|D5G1;X9.75;Y0.75;||1800|pin@25||-6|-10|fig17.16@2|InN|19.25|-10
Awire|Vinten|D5G1;X-1.5;Y1.25;||0|M16|d|-36.25|-10.75|pin@29||-40.25|-10.75
Awire|net@0|||2700|M2|d|4.5|13.5|pin@2||4.5|14.5
Awire|net@1|||0|pin@25||-6|-10|pin@21||-9.75|-10
Awire|net@2|||2700|pin@24||-6|-13.25|pin@25||-6|-10
Awire|net@3|||2700|gnd@3||4.5|-17.25|M14|s|4.5|-15.25
Awire|net@4|||2700|chr|a|-27|1.25|pin@27||-27|3
Awire|net@5|||2700|cap@0|a|12.25|13.5|pin@3||12.25|14.5
Awire|net@6|||2700|gnd@5||-27|-2.75|chr|b|-27|-2.75
Awire|net@7|||2700|chi|a|-27.75|-14|pin@30||-27.75|-10.75
Awire|net@8|||2700|gnd@6||-27.75|-18|chi|b|-27.75|-18
Awire|net@9|||1800|pin@24||-6|-13.25|M14|g|1.5|-13.25
Awire|net@10|||2700|pin@32||-9.75|15|M5|s|-9.75|15.75
Awire|net@11|||900|gnd@7||-4.75|10.5|cap@2|b|-4.75|10
Awire|net@12|||2700|cap@2|a|-4.75|14|pin@33||-4.75|15
Awire|net@13|||1800|pin@32||-9.75|15|pin@33||-4.75|15
Awire|net@14|||2700|M14|d|4.5|-11.25|pin@19||4.5|-6.75
Awire|net@23|||1800|pin@2||4.5|14.5|pin@3||12.25|14.5
Awire|net@24|||2700|M1|d|4.5|19.5|pwr@0||4.5|22.25
Awire|net@25|||2700|pin@2||4.5|14.5|M1|s|4.5|15.5
Awire|net@26|||2700|M5|d|-9.75|19.75|pwr@1||-9.75|22.5
Awire|net@28|||1800|M9|b|-9.75|-4.25|pin@8||-5.75|-4.25
Awire|net@29|||2700|pin@8||-5.75|-4.25|pin@9||-5.75|1.25
Awire|net@30|||0|pin@9||-5.75|1.25|pin@10||-9.75|1.25
Awire|net@31|||1800|M10|b|4.5|-3.75|pin@11||8.5|-3.75
Awire|net@32|||2700|pin@11||8.5|-3.75|pin@12||8.5|1
Awire|net@33|||2700|M10|d|4.5|-0.75|pin@14||4.5|1
Awire|net@34|||0|pin@12||8.5|1|pin@14||4.5|1
Awire|net@35|||2700|pin@21||-9.75|-10|M9|s|-9.75|-5.25
Awire|net@36|||2700|M12|d|4.5|7.5|M2|s|4.5|9.5
Awire|net@37|||2700|pin@14||4.5|1|M12|s|4.5|3.5
Awire|net@38|||2700|pin@10||-9.75|1.25|M11|s|-9.75|3.5
Awire|net@39|||2700|M11|d|-9.75|7.5|M6|s|-9.75|9.75
Awire|net@40|||0|M11|g|-12.75|5.5|pin@15||-16.75|5.5
Awire|net@41|||900|pin@15||-16.75|5.5|gnd@2||-16.75|4
Awire|net@45|||2700|M9|d|-9.75|-1.25|pin@10||-9.75|1.25
Awire|net@46|||2700|pin@19||4.5|-6.75|M10|s|4.5|-4.75
Awire|net@47|||2700|M6|d|-9.75|13.75|pin@32||-9.75|15
Awire|net@49|||0|pin@20||10.5|-6.75|pin@19||4.5|-6.75
Awire|net@50|||2700|cap@1|a|10.5|-11|pin@20||10.5|-6.75
Awire|net@51|||2700|gnd@4||10.5|-16.5|cap@1|b|10.5|-15
Awire|net@52|||900|gnd@0||12.25|10|cap@0|b|12.25|9.5
Awire|net@53|||2700|M13|d|-9.75|-11.25|pin@21||-9.75|-10
Awire|net@54|||900|M13|s|-9.75|-15.25|gnd@1||-9.75|-16.75
Awire|net@55|||1800|M13|g|-6.75|-13.25|pin@24||-6|-13.25
Awire|net@66|||0|M12|g|1.5|5.5|pin@43||-0.25|5.5
Awire|net@70|||2700|pin@45||-0.25|2.75|pin@43||-0.25|5.5
Awire|net@81|||2700|pin@46||40.5|-7|pin@47||40.5|2.75
Awire|net@83|||1800|pin@45||-0.25|2.75|pin@47||40.5|2.75
Awire|phi1|D5G1;X-2;||0|M1|g|1.5|17.5|pin@0||-1.25|17.5
Awire|phi1|D5G1;X-2;||0|M5|g|-12.75|17.75|pin@5||-15|17.75
Awire|phi2|D5G1;X-2;||0|M2|g|1.5|11.5|pin@7||-1.25|11.5
Awire|phi2|D5G1;X-2;||0|M6|g|-12.75|11.75|pin@6||-15|11.75
Awire|shi|D5G1;Y1.25;||2700|M16|g|-34.25|-7.75|pin@31||-34.25|-6
Awire|shr|D5G1;Y1.25;||2700|M15|g|-33.5|6|pin@28||-33.5|7.75
X

# Cell Fig17_34b;1{sch}
CFig17_34b;1{sch}||schematic|1181791237718|1286666573995|
NTransistor|M1|D5G1;X1.25;Y-3;|-3|15.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M2|D5G1;X1.25;Y-3;|-3|9.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M5|D5G1;X1.25;Y-3;|-17.25|15.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M6|D5G1;X1.25;Y-3;|-17.25|9.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M9|D5G1;X1.25;Y-3;|-17.25|-5.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M10|D5G1;X1.25;Y-3;|-3|-4.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M11|D5G1;X1.25;Y-3;|-17.25|3.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M12|D5G1;X1.25;Y-3;|-3|3.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M13|D5G1;X1;Y-3;|-13.25|-15.25|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M14|D5G1;X1;Y-3;|-3|-15.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M15|D5G1;X1;Y-3;|-39|3|||YRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M16|D5G1;X1;Y-3;|-39.75|-10.75|||YRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
Ngeneric:Facet-Center|art@0||0|0||||AV
NCapacitor|cap@0||6.75|9.5|||||SCHEM_capacitance(D5G1;)S100f
NCapacitor|cap@1||5|-15|||||SCHEM_capacitance(D5G1;)S500f
NCapacitor|cap@2||-10.25|10|||||SCHEM_capacitance(D5G1;)S100f
NCapacitor|chi|D5G1;X2.75;|-33.25|-18|||||SCHEM_capacitance(D5G1;)S1p
NCapacitor|chr|D5G1;X2.75;|-32.5|-2.75|||||SCHEM_capacitance(D5G1;)S1p
IFig17_16_no_offset;1{ic}|fig17.16@0||18.25|-10.25|||D5G4;
NGround|gnd@0||6.75|6||||
NGround|gnd@1||-15.25|-20.75||||
NGround|gnd@2||-22.25|0||||
NGround|gnd@3||-1|-21.25||||
NGround|gnd@4||5|-20.5||||
NGround|gnd@5||-32.5|-6.75||||
NGround|gnd@6||-33.25|-22||||
NGround|gnd@7||-10.25|6.5||||
NWire_Pin|pin@0||-6.75|15.5||||
Ngeneric:Invisible-Pin|pin@1||-9.5|26.75|||||ART_message(D5G2;)SPlot vd4r vbucket out
NWire_Pin|pin@2||-15.25|-2.5||||
NWire_Pin|pin@3||1.75|-5.75||||
NWire_Pin|pin@4||1.75|-2||||
Ngeneric:Invisible-Pin|pin@5||-37|19.5|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 1 0 1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vclk CLK 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vshr shr 0 DC 0 Pulse 0 1 0 10p 10p 100n 5u,Vshi shi 0 DC 0 Pulse 0 1 120n 10p 10p 100n 5u,Vinten Vinten 0 DC 645m,Vblack Vblack  0 DC 650m,.tran .01n 1500n .01n 0 uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@6||-1|-2||||
NWire_Pin|pin@7||-22.25|3.5||||
NWire_Pin|pin@9||-1|-8.75||||
NWire_Pin|pin@10||-1|12.5||||
NWire_Pin|pin@11||5|-8.75||||
NWire_Pin|pin@12||-15.25|-12||||
NWire_Pin|pin@13||19.25|-5||||
NWire_Pin|pin@14||-11.5|-15.25||||
NWire_Pin|pin@15||-11.5|-12||||
NWire_Pin|pin@16||-45|1||||
NWire_Pin|pin@17||-32.5|1||||
NWire_Pin|pin@18||-39|5.75||||
NWire_Pin|pin@19||-45.75|-12.75||||
NWire_Pin|pin@20||6.75|12.5||||
NWire_Pin|pin@21||-33.25|-12.75||||
NWire_Pin|pin@22||-39.75|-8||||
NWire_Pin|pin@23||-15.25|13||||
NWire_Pin|pin@24||-10.25|13||||
NWire_Pin|pin@25||34.75|-11.5||||
NWire_Pin|pin@26||-7.75|-4.75||||
NWire_Pin|pin@27||-20.5|-5.25||||
NWire_Pin|pin@28||-5.75|3.5||||
NWire_Pin|pin@29||-5.75|0.75||||
NWire_Pin|pin@30||35|-9||||
NWire_Pin|pin@31||35|0.75||||
NWire_Pin|pin@32||-20.5|15.75||||
NWire_Pin|pin@33||-20.5|9.75||||
NWire_Pin|pin@34||-6.75|9.5||||
NWire_Pin|pin@35||-12.75|-6.25||||
NWire_Pin|pin@36||-12.75|-2.5||||
NPower|pwr@0||-1|20.25||||
NPower|pwr@1||-15.25|20.5||||
Awire|CLK|D5G1;Y1.5;||900|pin@13||19.25|-5|fig17.16@0|CLK|19.25|-6.75
Awire|Out|D5G1;X0.25;Y1;||1800|fig17.16@0|Q|21.5|-9|pin@30||35|-9
Awire|Outi|D5G1;X0.5;Y1;||0|pin@25||34.75|-11.5|fig17.16@0|Qbar|21.25|-11.5
Awire|VI|D5G1;X0.75;Y0.75;||1800|M16|s|-37.75|-12.75|pin@21||-33.25|-12.75
Awire|VI|D5G1;X-2.25;||0|M10|g|-4|-4.75|pin@26||-7.75|-4.75
Awire|VR|D5G1;X0.75;Y0.75;||1800|M15|s|-37|1|pin@17||-32.5|1
Awire|VR|D5G1;X-1.75;||0|M9|g|-18.25|-5.25|pin@27||-20.5|-5.25
Awire|Vblack|D5G1;X-1.5;Y0.5;||0|M15|d|-41|1|pin@16||-45|1
Awire|Vbucket|D5G1;X1.25;Y1;||1800|pin@11||5|-8.75|fig17.16@0|InP|13.75|-8.75
Awire|Vd4r|D5G1;X9.75;Y0.75;||1800|pin@15||-11.5|-12|fig17.16@0|InN|13.75|-12
Awire|Vinten|D5G1;X-1.5;Y1.25;||0|M16|d|-41.75|-12.75|pin@19||-45.75|-12.75
Awire|net@0|||0|M12|g|-4|3.5|pin@28||-5.75|3.5
Awire|net@2|||2700|chi|a|-33.25|-16|pin@21||-33.25|-12.75
Awire|net@3|||2700|pin@29||-5.75|0.75|pin@28||-5.75|3.5
Awire|net@4|||2700|gnd@6||-33.25|-20|chi|b|-33.25|-20
Awire|net@5|||2700|pin@30||35|-9|pin@31||35|0.75
Awire|net@7|||1800|pin@14||-11.5|-15.25|M14|g|-4|-15.25
Awire|net@8|||2700|M2|d|-1|11.5|pin@10||-1|12.5
Awire|net@9|||0|pin@15||-11.5|-12|pin@12||-15.25|-12
Awire|net@10|||2700|pin@23||-15.25|13|M5|s|-15.25|13.75
Awire|net@11|||900|gnd@7||-10.25|8.5|cap@2|b|-10.25|8
Awire|net@12|||2700|cap@2|a|-10.25|12|pin@24||-10.25|13
Awire|net@13|||1800|pin@23||-15.25|13|pin@24||-10.25|13
Awire|net@14|||2700|M14|d|-1|-13.25|pin@9||-1|-8.75
Awire|net@15|||2700|pin@14||-11.5|-15.25|pin@15||-11.5|-12
Awire|net@16|||1800|pin@10||-1|12.5|pin@20||6.75|12.5
Awire|net@17|||2700|M1|d|-1|17.5|pwr@0||-1|20.25
Awire|net@18|||2700|pin@10||-1|12.5|M1|s|-1|13.5
Awire|net@19|||2700|M5|d|-15.25|17.75|pwr@1||-15.25|20.5
Awire|net@20|||1800|M9|b|-15.25|-6.25|pin@35||-12.75|-6.25
Awire|net@21|||2700|pin@35||-12.75|-6.25|pin@36||-12.75|-2.5
Awire|net@22|||2700|gnd@3||-1|-19.25|M14|s|-1|-17.25
Awire|net@23|||0|pin@36||-12.75|-2.5|pin@2||-15.25|-2.5
Awire|net@24|||1800|M10|b|-1|-5.75|pin@3||1.75|-5.75
Awire|net@25|||2700|pin@3||1.75|-5.75|pin@4||1.75|-2
Awire|net@26|||2700|M10|d|-1|-2.75|pin@6||-1|-2
Awire|net@27|||0|pin@4||1.75|-2|pin@6||-1|-2
Awire|net@28|||2700|pin@12||-15.25|-12|M9|s|-15.25|-7.25
Awire|net@29|||2700|M12|d|-1|5.5|M2|s|-1|7.5
Awire|net@30|||2700|pin@6||-1|-2|M12|s|-1|1.5
Awire|net@31|||2700|pin@2||-15.25|-2.5|M11|s|-15.25|1.5
Awire|net@32|||2700|M11|d|-15.25|5.5|M6|s|-15.25|7.75
Awire|net@33|||2700|chr|a|-32.5|-0.75|pin@17||-32.5|1
Awire|net@34|||0|M11|g|-18.25|3.5|pin@7||-22.25|3.5
Awire|net@35|||900|pin@7||-22.25|3.5|gnd@2||-22.25|2
Awire|net@36|||2700|M9|d|-15.25|-3.25|pin@2||-15.25|-2.5
Awire|net@37|||2700|pin@9||-1|-8.75|M10|s|-1|-6.75
Awire|net@38|||2700|M6|d|-15.25|11.75|pin@23||-15.25|13
Awire|net@39|||0|pin@11||5|-8.75|pin@9||-1|-8.75
Awire|net@40|||2700|cap@0|a|6.75|11.5|pin@20||6.75|12.5
Awire|net@41|||2700|cap@1|a|5|-13|pin@11||5|-8.75
Awire|net@42|||2700|gnd@4||5|-18.5|cap@1|b|5|-17
Awire|net@43|||900|gnd@0||6.75|8|cap@0|b|6.75|7.5
Awire|net@44|||2700|M13|d|-15.25|-13.25|pin@12||-15.25|-12
Awire|net@45|||900|M13|s|-15.25|-17.25|gnd@1||-15.25|-18.75
Awire|net@46|||1800|M13|g|-12.25|-15.25|pin@14||-11.5|-15.25
Awire|net@47|||2700|gnd@5||-32.5|-4.75|chr|b|-32.5|-4.75
Awire|net@48|||1800|pin@29||-5.75|0.75|pin@31||35|0.75
Awire|phi1|D5G1;X-2;||0|M1|g|-4|15.5|pin@0||-6.75|15.5
Awire|phi1|D5G1;X-2;||0|M5|g|-18.25|15.75|pin@32||-20.5|15.75
Awire|phi2|D5G1;X-2;||0|M2|g|-4|9.5|pin@34||-6.75|9.5
Awire|phi2|D5G1;X-2;||0|M6|g|-18.25|9.75|pin@33||-20.5|9.75
Awire|shi|D5G1;Y1.25;||2700|M16|g|-39.75|-9.75|pin@22||-39.75|-8
Awire|shr|D5G1;Y1.25;||2700|M15|g|-39|4|pin@18||-39|5.75
X

# Cell Fig17_34c;1{sch}
CFig17_34c;1{sch}||schematic|1181791536703|1286666619785|
NTransistor|M1|D5G1;X1.25;Y-3;|-0.75|16.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M2|D5G1;X1.25;Y-3;|-0.75|10.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M5|D5G1;X1.25;Y-3;|-15|16.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M6|D5G1;X1.25;Y-3;|-15|10.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M9|D5G1;X1.25;Y-3;|-15|-4.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
N4-Port-Transistor|M10|D5G1;X1.25;Y-3;|-0.75|-3.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M11|D5G1;X1.25;Y-3;|-15|4.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M12|D5G1;X1.25;Y-3;|-0.75|4.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M13|D5G1;X1;Y-3;|-11|-14.25|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M14|D5G1;X1;Y-3;|-0.75|-14.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M15|D5G1;X1;Y-3;|-36.75|4|||YRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M16|D5G1;X1;Y-3;|-37.5|-9.75|||YRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
Ngeneric:Facet-Center|art@0||0|0||||AV
NCapacitor|cap@0||9|10.5|||||SCHEM_capacitance(D5G1;)S100f
NCapacitor|cap@1||7.25|-14|||||SCHEM_capacitance(D5G1;)S500f
NCapacitor|cap@2||-8|11|||||SCHEM_capacitance(D5G1;)S100f
NCapacitor|chi|D5G1;X2.75;|-31|-17|||||SCHEM_capacitance(D5G1;)S1p
NCapacitor|chr|D5G1;X2.75;|-30.25|-1.75|||||SCHEM_capacitance(D5G1;)S1p
IFig17_16_no_offset;1{ic}|fig17.16@0||20.5|-9.25|||D5G4;
NGround|gnd@0||9|7||||
NGround|gnd@1||-13|-19.75||||
NGround|gnd@2||-20|1||||
NGround|gnd@3||1.25|-20.25||||
NGround|gnd@4||7.25|-19.5||||
NGround|gnd@5||-30.25|-5.75||||
NGround|gnd@6||-31|-21||||
NGround|gnd@7||-8|7.5||||
NWire_Pin|pin@0||-4.5|16.5||||
Ngeneric:Invisible-Pin|pin@1||-7.25|25.75|||||ART_message(D5G1.5;)SPlot vd4r vbucket out
NWire_Pin|pin@2||-13|0.25||||
NWire_Pin|pin@3||5.25|-4.75||||
NWire_Pin|pin@4||5.25|0||||
Ngeneric:Invisible-Pin|pin@5||-33.75|17|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 1 0 1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vclk CLK 0 DC 0 PULSE 1 0 6n 10p 10p 4n 10n,Vshr shr 0 DC 0 Pulse 0 1 0 10p 10p 100n 5u,Vshi shi 0 DC 0 Pulse 0 1 120n 10p 10p 100n 5u,Vinten Vinten 0 DC 400m,Vblack Vblack  0 DC 650m,.tran .1n 1500n .1n 0 uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@6||1.25|0||||
NWire_Pin|pin@7||-20|4.5||||
NWire_Pin|pin@9||1.25|-7.75||||
NWire_Pin|pin@10||1.25|13.5||||
NWire_Pin|pin@11||7.25|-7.75||||
NWire_Pin|pin@12||-13|-11||||
NWire_Pin|pin@13||21.5|-4||||
NWire_Pin|pin@14||-9.25|-14.25||||
NWire_Pin|pin@15||-9.25|-11||||
NWire_Pin|pin@16||-42.75|2||||
NWire_Pin|pin@17||-30.25|2||||
NWire_Pin|pin@18||-36.75|6.75||||
NWire_Pin|pin@19||-43.5|-11.75||||
NWire_Pin|pin@20||9|13.5||||
NWire_Pin|pin@21||-31|-11.75||||
NWire_Pin|pin@22||-37.5|-7||||
NWire_Pin|pin@23||-13|14||||
NWire_Pin|pin@24||-8|14||||
NWire_Pin|pin@25||37|-10.5||||
NWire_Pin|pin@26||-5.5|-3.75||||
NWire_Pin|pin@27||-18.25|-4.25||||
NWire_Pin|pin@28||-3.5|4.5||||
NWire_Pin|pin@29||-3.5|1.75||||
NWire_Pin|pin@30||37.25|-8||||
NWire_Pin|pin@31||37.25|1.75||||
NWire_Pin|pin@32||-18.25|16.75||||
NWire_Pin|pin@33||-18.25|10.75||||
NWire_Pin|pin@34||-4.5|10.5||||
NWire_Pin|pin@35||-9|-5.25||||
NWire_Pin|pin@36||-9|0.25||||
NPower|pwr@0||1.25|21.25||||
NPower|pwr@1||-13|21.5||||
Awire|CLK|D5G1;Y1.5;||900|pin@13||21.5|-4|fig17.16@0|CLK|21.5|-5.75
Awire|Out|D5G1;X0.25;Y1;||1800|fig17.16@0|Q|23.75|-8|pin@30||37.25|-8
Awire|Outi|D5G1;X0.5;Y1;||0|pin@25||37|-10.5|fig17.16@0|Qbar|23.5|-10.5
Awire|VI|D5G1;X0.75;Y0.75;||1800|M16|s|-35.5|-11.75|pin@21||-31|-11.75
Awire|VI|D5G1;X-2.25;||0|M10|g|-1.75|-3.75|pin@26||-5.5|-3.75
Awire|VR|D5G1;X0.75;Y0.75;||1800|M15|s|-34.75|2|pin@17||-30.25|2
Awire|VR|D5G1;X-1.75;||0|M9|g|-16|-4.25|pin@27||-18.25|-4.25
Awire|Vblack|D5G1;X-1.5;Y0.5;||0|M15|d|-38.75|2|pin@16||-42.75|2
Awire|Vbucket|D5G1;X1.25;Y1;||1800|pin@11||7.25|-7.75|fig17.16@0|InP|16|-7.75
Awire|Vd4r|D5G1;X9.75;Y0.75;||1800|pin@15||-9.25|-11|fig17.16@0|InN|16|-11
Awire|Vinten|D5G1;X-1.5;Y1.25;||0|M16|d|-39.5|-11.75|pin@19||-43.5|-11.75
Awire|net@0|||0|M12|g|-1.75|4.5|pin@28||-3.5|4.5
Awire|net@2|||2700|chi|a|-31|-15|pin@21||-31|-11.75
Awire|net@3|||2700|pin@29||-3.5|1.75|pin@28||-3.5|4.5
Awire|net@4|||2700|gnd@6||-31|-19|chi|b|-31|-19
Awire|net@5|||2700|pin@30||37.25|-8|pin@31||37.25|1.75
Awire|net@7|||1800|pin@14||-9.25|-14.25|M14|g|-1.75|-14.25
Awire|net@8|||2700|M2|d|1.25|12.5|pin@10||1.25|13.5
Awire|net@9|||0|pin@15||-9.25|-11|pin@12||-13|-11
Awire|net@10|||2700|pin@23||-13|14|M5|s|-13|14.75
Awire|net@11|||900|gnd@7||-8|9.5|cap@2|b|-8|9
Awire|net@12|||2700|cap@2|a|-8|13|pin@24||-8|14
Awire|net@13|||1800|pin@23||-13|14|pin@24||-8|14
Awire|net@14|||2700|M14|d|1.25|-12.25|pin@9||1.25|-7.75
Awire|net@15|||2700|pin@14||-9.25|-14.25|pin@15||-9.25|-11
Awire|net@16|||1800|pin@10||1.25|13.5|pin@20||9|13.5
Awire|net@17|||2700|M1|d|1.25|18.5|pwr@0||1.25|21.25
Awire|net@18|||2700|pin@10||1.25|13.5|M1|s|1.25|14.5
Awire|net@19|||2700|M5|d|-13|18.75|pwr@1||-13|21.5
Awire|net@20|||1800|M9|b|-13|-5.25|pin@35||-9|-5.25
Awire|net@21|||2700|pin@35||-9|-5.25|pin@36||-9|0.25
Awire|net@22|||2700|gnd@3||1.25|-18.25|M14|s|1.25|-16.25
Awire|net@23|||0|pin@36||-9|0.25|pin@2||-13|0.25
Awire|net@24|||1800|M10|b|1.25|-4.75|pin@3||5.25|-4.75
Awire|net@25|||2700|pin@3||5.25|-4.75|pin@4||5.25|0
Awire|net@26|||2700|M10|d|1.25|-1.75|pin@6||1.25|0
Awire|net@27|||0|pin@4||5.25|0|pin@6||1.25|0
Awire|net@28|||2700|pin@12||-13|-11|M9|s|-13|-6.25
Awire|net@29|||2700|M12|d|1.25|6.5|M2|s|1.25|8.5
Awire|net@30|||2700|pin@6||1.25|0|M12|s|1.25|2.5
Awire|net@31|||2700|pin@2||-13|0.25|M11|s|-13|2.5
Awire|net@32|||2700|M11|d|-13|6.5|M6|s|-13|8.75
Awire|net@33|||2700|chr|a|-30.25|0.25|pin@17||-30.25|2
Awire|net@34|||0|M11|g|-16|4.5|pin@7||-20|4.5
Awire|net@35|||900|pin@7||-20|4.5|gnd@2||-20|3
Awire|net@36|||2700|M9|d|-13|-2.25|pin@2||-13|0.25
Awire|net@37|||2700|pin@9||1.25|-7.75|M10|s|1.25|-5.75
Awire|net@38|||2700|M6|d|-13|12.75|pin@23||-13|14
Awire|net@39|||0|pin@11||7.25|-7.75|pin@9||1.25|-7.75
Awire|net@40|||2700|cap@0|a|9|12.5|pin@20||9|13.5
Awire|net@41|||2700|cap@1|a|7.25|-12|pin@11||7.25|-7.75
Awire|net@42|||2700|gnd@4||7.25|-17.5|cap@1|b|7.25|-16
Awire|net@43|||900|gnd@0||9|9|cap@0|b|9|8.5
Awire|net@44|||2700|M13|d|-13|-12.25|pin@12||-13|-11
Awire|net@45|||900|M13|s|-13|-16.25|gnd@1||-13|-17.75
Awire|net@46|||1800|M13|g|-10|-14.25|pin@14||-9.25|-14.25
Awire|net@47|||2700|gnd@5||-30.25|-3.75|chr|b|-30.25|-3.75
Awire|net@48|||1800|pin@29||-3.5|1.75|pin@31||37.25|1.75
Awire|phi1|D5G1;X-2;||0|M1|g|-1.75|16.5|pin@0||-4.5|16.5
Awire|phi1|D5G1;X-2;||0|M5|g|-16|16.75|pin@32||-18.25|16.75
Awire|phi2|D5G1;X-2;||0|M2|g|-1.75|10.5|pin@34||-4.5|10.5
Awire|phi2|D5G1;X-2;||0|M6|g|-16|10.75|pin@33||-18.25|10.75
Awire|shi|D5G1;Y1.25;||2700|M16|g|-37.5|-8.75|pin@22||-37.5|-7
Awire|shr|D5G1;Y1.25;||2700|M15|g|-36.75|5|pin@18||-36.75|6.75
X

# Cell Fig17_37a;1{sch}
CFig17_37a;1{sch}||schematic|1181791666484|1286666646699|
NTransistor|M3|D5G1;X1;Y-3;|-18.25|9.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M4|D5G1;X1;Y-3;|-18.25|2.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M5|D5G1;X1;Y-3;|-18.25|-4.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M6|D5G1;X1;Y-3;|-18.25|-11.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M7|D5G1;X1;Y-3;|-6.5|9.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M8|D5G1;X1;Y-3;|-6.5|2.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M9|D5G1;X1;Y-3;|-6.5|-4.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M10|D5G1;X1;Y-3;|-6.5|-11.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
N4-Port-Transistor|M14|D5G1;X1.5;Y-2.25;|1.75|11|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
N4-Port-Transistor|M15|D5G1;X1.5;Y-2.25;|7.75|11|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
NTransistor|M16|D5G1;X1.25;Y-2.25;|17|-3.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M17|D5G1;X1.5;Y-2.5;|26|-3.25|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
NTransistor|M18|D5G1;X1.25;Y-2.25;|32.75|-3.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M19|D5G1;X1.5;Y-2.5;|41.75|-3.25|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
INOR;1{ic}|NOR@0||33|-19.25|||D5G4;
INOR;1{ic}|NOR@1||33|-29.25|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||1.75|5.75||||
NGround|gnd@1||8.25|5.75||||
NGround|gnd@2||-16.25|-17.75||||
NGround|gnd@3||-4.5|-18.25||||
NGround|gnd@4||21.25|-10||||
NGround|gnd@5||37|-10||||
NTransistor|nmos@0||26|12.75|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NWire_Pin|pin@0||-20.5|9.25||||
NWire_Pin|pin@1||-20.25|2.25||||
NWire_Pin|pin@4||-9.5|2.25||||
NWire_Pin|pin@5||-9.75|9.25||||
NWire_Pin|pin@9||-4.5|12||||
NWire_Pin|pin@10||-16.25|13||||
NWire_Pin|pin@11||7.75|13||||
NWire_Pin|pin@12||-4.5|-8.25||||
NWire_Pin|pin@13||3.25|-8.25||||
NWire_Pin|pin@15||-16.25|-8||||
NWire_Pin|pin@25||1.75|7.75||||
NWire_Pin|pin@26||2.75|7.75||||
NWire_Pin|pin@27||3.75|7.75||||
NWire_Pin|pin@28||-0.25|7.75||||
NWire_Pin|pin@29||8.75|7.75||||
NWire_Pin|pin@30||9.75|7.75||||
NWire_Pin|pin@31||5.75|7.75||||
NWire_Pin|pin@38||-9.5|0.5||||
NWire_Pin|pin@40||-21.75|-4.75||||
NWire_Pin|pin@41||-22|-11.75||||
NWire_Pin|pin@42||19|0.5||||
NWire_Pin|pin@43||24|0.5||||
NWire_Pin|pin@44||19|-6.5||||
NWire_Pin|pin@45||24|-6.5||||
NWire_Pin|pin@46||21.25|-6.5||||
NWire_Pin|pin@47||34.75|0.5||||
NWire_Pin|pin@48||39.75|0.5||||
NWire_Pin|pin@49||34.75|-6.5||||
NWire_Pin|pin@50||39.75|-6.5||||
NWire_Pin|pin@51||37|-6.5||||
NWire_Pin|pin@55||28.25|12.75||||
NWire_Pin|pin@56||28.25|2.25||||
NWire_Pin|pin@57||34.75|2.25||||
NWire_Pin|pin@58||30|12.75||||
NWire_Pin|pin@59||30|3.5||||
NWire_Pin|pin@60||24|3.5||||
NWire_Pin|pin@62||41|18.5||||
NWire_Pin|pin@63||14|-3.25||||
NWire_Pin|pin@64||45.5|-3.25||||
NWire_Pin|pin@65||29|-3.25||||
NWire_Pin|pin@66||29|0.5||||
NWire_Pin|pin@68||30.25|-3.25||||
NWire_Pin|pin@69||30.25|-0.25||||
NWire_Pin|pin@70||24|-0.25||||
NWire_Pin|pin@72||42|-28.25||||
NWire_Pin|pin@73||26.25|-27.25||||
NWire_Pin|pin@74||22.75|-29.25||||
NWire_Pin|pin@75||26.25|-19.25||||
NWire_Pin|pin@76||22.75|-17.25||||
NWire_Pin|pin@77||26.25|-23.75||||
NWire_Pin|pin@78||35.75|-23.75||||
NWire_Pin|pin@79||35.75|-18.25||||
NWire_Pin|pin@80||26.25|-22.5||||
NWire_Pin|pin@82||37.25|-22.5||||
NWire_Pin|pin@83||37.25|-28.25||||
Ngeneric:Invisible-Pin|pin@84||8.25|25.5|||||ART_message(D5G2;)SPlot vbuck vbucki Qbar
Ngeneric:Invisible-Pin|pin@85||-32.25|20.25|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 0 1  1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE  0 1  6n 10p 10p 4n 10n,VI VI 0 DC 640m,VR VR  0 DC 650m,.tran 1n 1500n 0 uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@88||7.5|13||||
NWire_Pin|pin@89||7.5|15.25||||
NWire_Pin|pin@90||41.25|15.25||||
NWire_Pin|pin@91||41|15.25||||
NWire_Pin|pin@92||1.75|18.5||||
NWire_Pin|pin@94||29|6||||
NWire_Pin|pin@95||29|7.75||||
NWire_Pin|pin@96||19.25|7.75||||
NWire_Pin|pin@97||-26.5|-8||||
NWire_Pin|pin@99||-26|-2.75||||
NWire_Pin|pin@100||-28.5|-1.75||||
NWire_Pin|pin@101||-24.5|-1.75||||
NWire_Pin|pin@102||-26|-1.75||||
NWire_Pin|pin@104||3.25|-3.25||||
NWire_Pin|pin@105||1.25|-2.25||||
NWire_Pin|pin@106||3.25|-2.25||||
NWire_Pin|pin@107||5.25|-2.25||||
NWire_Pin|pin@108||38.5|-18.25||||
NWire_Pin|pin@109||38.5|-14.75||||
NWire_Pin|pin@112||-20.25|-14.75||||
NWire_Pin|pin@115||-16.25|14.75||||
NWire_Pin|pin@116||-11.75|14.75||||
NWire_Pin|pin@117||-11.75|17.25||||
NTransistor|pmos@0||26|6|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@1||22|18.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@2||32.75|6|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@3||32.75|12.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@4||36.75|18.5|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
N4-Port-Transistor|pmos@5||3.25|-5.25|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
N4-Port-Transistor|pmos@6||-26.5|-4.75|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2;)SP_50n
NTransistor|pmos@7||-6.5|17.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@8||-14.25|17.25|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NPower|pwr@0||-26|0.5||||
NPower|pwr@1||3.25|0.25||||
NPower|pwr@2||-16.25|22||||
NPower|pwr@3||-4.5|22||||
NPower|pwr@4||24|23.5||||
NPower|pwr@5||34.75|23.5||||
Awire|Out|D5G1;X-2.25;Y1;||0|NOR@0|A|27.75|-17.25|pin@76||22.75|-17.25
Awire|Out|D5G1;X0.25;Y0.75;||0|pin@48||39.75|0.5|pin@47||34.75|0.5
Awire|Outi|D5G1;Y0.75;||1800|pin@42||19|0.5|pin@43||24|0.5
Awire|Outi|D5G1;X-2;Y1;||0|NOR@1|B|27.75|-29.25|pin@74||22.75|-29.25
Awire|Q|D5G1;X-1.25;Y0.25;||0|M4|g|-19.25|2.25|pin@1||-20.25|2.25
Awire|Q|D5G1;X2.5;Y0.75;||1800|NOR@0|Out|34.5|-18.25|pin@108||38.5|-18.25
Awire|Qbar|D5G1;X0.25;Y1;||1800|pin@83||37.25|-28.25|pin@72||42|-28.25
Awire|VI|D5G1;X-1.5;||0|M7|g|-7.5|9.25|pin@5||-9.75|9.25
Awire|VR|D5G1;X-1.5;||0|M3|g|-19.25|9.25|pin@0||-20.5|9.25
Awire|net@1|||2700|M4|d|-16.25|4.25|M3|s|-16.25|7.25
Awire|net@2|||2700|M5|d|-16.25|-2.75|M4|s|-16.25|0.25
Awire|net@3|||2700|M6|d|-16.25|-9.75|pin@15||-16.25|-8
Awire|net@4|||2700|M8|d|-4.5|4.25|M7|s|-4.5|7.25
Awire|net@5|||2700|M9|d|-4.5|-2.75|M8|s|-4.5|0.25
Awire|net@6|||2700|pin@12||-4.5|-8.25|M9|s|-4.5|-6.75
Awire|net@13|||0|M10|g|-7.5|-11.75|M6|g|-19.25|-11.75
Awire|net@14|||0|M9|g|-7.5|-4.75|M5|g|-19.25|-4.75
Awire|net@15|||0|M8|g|-7.5|2.25|pin@4||-9.5|2.25
Awire|net@22|||900|pin@10||-16.25|13|M3|d|-16.25|11.25
Awire|net@23|||2700|M7|d|-4.5|11.25|pin@9||-4.5|12
Awire|net@24|||0|M14|g|1.75|12|pin@9||-4.5|12
Awire|net@28|||900|pin@11||7.75|13|M15|g|7.75|12
Awire|net@29|||2700|M10|d|-4.5|-9.75|pin@12||-4.5|-8.25
Awire|net@30|||1800|pin@12||-4.5|-8.25|pin@13||3.25|-8.25
Awire|net@33|||2700|pin@15||-16.25|-8|M5|s|-16.25|-6.75
Awire|net@54|||2700|gnd@0||1.75|7.75|pin@25||1.75|7.75
Awire|net@55|||1800|pin@25||1.75|7.75|pin@26||2.75|7.75
Awire|net@56|||2700|pin@26||2.75|7.75|M14|b|2.75|9
Awire|net@57|||900|M14|s|3.75|9|pin@27||3.75|7.75
Awire|net@58|||0|pin@27||3.75|7.75|pin@25||1.75|7.75
Awire|net@59|||900|M14|d|-0.25|9|pin@28||-0.25|7.75
Awire|net@60|||1800|pin@28||-0.25|7.75|pin@25||1.75|7.75
Awire|net@61|||1800|gnd@1||8.25|7.75|pin@29||8.75|7.75
Awire|net@62|||2700|pin@29||8.75|7.75|M15|b|8.75|9
Awire|net@63|||900|M15|s|9.75|9|pin@30||9.75|7.75
Awire|net@64|||0|pin@30||9.75|7.75|gnd@1||8.25|7.75
Awire|net@65|||900|M15|d|5.75|9|pin@31||5.75|7.75
Awire|net@66|||1800|pin@31||5.75|7.75|gnd@1||8.25|7.75
Awire|net@67|||2700|gnd@2||-16.25|-15.75|M6|s|-16.25|-13.75
Awire|net@79|||900|pin@4||-9.5|2.25|pin@38||-9.5|0.5
Awire|net@83|||2700|nmos@0|d|24|14.75|pmos@1|s|24|16.5
Awire|net@84|||900|nmos@0|s|24|10.75|pmos@0|d|24|8
Awire|net@86|||2700|M16|d|19|-1.25|pin@42||19|0.5
Awire|net@87|||2700|M17|d|24|-1.25|pin@43||24|0.5
Awire|net@89|||900|M16|s|19|-5.25|pin@44||19|-6.5
Awire|net@90|||1800|pin@46||21.25|-6.5|pin@45||24|-6.5
Awire|net@91|||2700|pin@45||24|-6.5|M17|s|24|-5.25
Awire|net@92|||1800|pin@44||19|-6.5|pin@46||21.25|-6.5
Awire|net@93|||2700|gnd@4||21.25|-8|pin@46||21.25|-6.5
Awire|net@94|||2700|M18|d|34.75|-1.25|pin@47||34.75|0.5
Awire|net@95|||2700|M19|d|39.75|-1.25|pin@48||39.75|0.5
Awire|net@96|||900|M18|s|34.75|-5.25|pin@49||34.75|-6.5
Awire|net@97|||1800|pin@51||37|-6.5|pin@50||39.75|-6.5
Awire|net@98|||2700|pin@50||39.75|-6.5|M19|s|39.75|-5.25
Awire|net@99|||1800|pin@49||34.75|-6.5|pin@51||37|-6.5
Awire|net@100|||2700|gnd@5||37|-8|pin@51||37|-6.5
Awire|net@103|||2700|pin@57||34.75|2.25|pmos@2|s|34.75|4
Awire|net@108|||2700|pmos@4|d|34.75|20.5|pwr@5||34.75|23.5
Awire|net@110|||1800|nmos@0|g|27|12.75|pin@55||28.25|12.75
Awire|net@111|||900|pin@55||28.25|12.75|pin@56||28.25|2.25
Awire|net@112|||2700|pin@47||34.75|0.5|pin@57||34.75|2.25
Awire|net@113|||1800|pin@56||28.25|2.25|pin@57||34.75|2.25
Awire|net@114|||0|pmos@3|g|31.75|12.75|pin@58||30|12.75
Awire|net@118|||2700|pin@43||24|0.5|pin@60||24|3.5
Awire|net@119|||900|pin@58||30|12.75|pin@59||30|3.5
Awire|net@120|||2700|pin@60||24|3.5|pmos@0|s|24|4
Awire|net@121|||0|pin@59||30|3.5|pin@60||24|3.5
Awire|net@128|||1800|M17|g|27|-3.25|pin@65||29|-3.25
Awire|net@129|||2700|pin@65||29|-3.25|pin@66||29|0.5
Awire|net@132|||0|M18|g|31.75|-3.25|pin@68||30.25|-3.25
Awire|net@133|||2700|pin@68||30.25|-3.25|pin@69||30.25|-0.25
Awire|net@134|||0|pin@69||30.25|-0.25|pin@70||24|-0.25
Awire|net@135|||2700|pin@70||24|-0.25|pin@43||24|0.5
Awire|net@138|||0|NOR@1|A|27.75|-27.25|pin@73||26.25|-27.25
Awire|net@140|||0|NOR@0|B|27.75|-19.25|pin@75||26.25|-19.25
Awire|net@142|||2700|pin@73||26.25|-27.25|pin@77||26.25|-23.75
Awire|net@143|||1800|pin@77||26.25|-23.75|pin@78||35.75|-23.75
Awire|net@144|||2700|pin@78||35.75|-23.75|pin@79||35.75|-18.25
Awire|net@145|||0|pin@79||35.75|-18.25|NOR@0|Out|34.5|-18.25
Awire|net@146|||900|pin@75||26.25|-19.25|pin@80||26.25|-22.5
Awire|net@149|||1800|NOR@1|Out|34.5|-28.25|pin@83||37.25|-28.25
Awire|net@150|||900|pin@82||37.25|-22.5|pin@83||37.25|-28.25
Awire|net@154|||2700|gnd@3||-4.5|-16.25|M10|s|-4.5|-13.75
Awire|net@156|||2700|pmos@2|d|34.75|8|pmos@3|s|34.75|10.75
Awire|net@157|||2700|pmos@3|d|34.75|14.75|pmos@4|s|34.75|16.5
Awire|net@158|||2700|pmos@1|d|24|20.5|pwr@4||24|23.5
Awire|net@159|||1800|pin@66||29|0.5|pin@47||34.75|0.5
Awire|net@160|||1800|pin@80||26.25|-22.5|pin@82||37.25|-22.5
Awire|net@168|||1800|pin@88||7.5|13|pin@11||7.75|13
Awire|net@169|||2700|pin@88||7.5|13|pin@89||7.5|15.25
Awire|net@170|||1800|pin@89||7.5|15.25|pin@90||41.25|15.25
Awire|net@171|||0|pin@90||41.25|15.25|pin@91||41|15.25
Awire|net@172|||2700|pin@91||41|15.25|pin@62||41|18.5
Awire|net@173|||2700|M14|g|1.75|12|pin@92||1.75|18.5
Awire|net@176|||1800|pin@94||29|6|pmos@2|g|31.75|6
Awire|net@177|||1800|pmos@0|g|27|6|pin@94||29|6
Awire|net@178|||2700|pin@94||29|6|pin@95||29|7.75
Awire|net@182|||0|pin@38||-9.5|0.5|pwr@0||-26|0.5
Awire|net@183|||900|pmos@6|g|-26.5|-5.75|pin@97||-26.5|-8
Awire|net@187|||0|pmos@6|b|-25.5|-2.75|pin@99||-26|-2.75
Awire|net@188|||2700|pin@102||-26|-1.75|pwr@0||-26|0.5
Awire|net@189|||2700|pmos@6|d|-28.5|-2.75|pin@100||-28.5|-1.75
Awire|net@190|||2700|pmos@6|s|-24.5|-2.75|pin@101||-24.5|-1.75
Awire|net@191|||2700|pin@99||-26|-2.75|pin@102||-26|-1.75
Awire|net@192|||0|pin@101||-24.5|-1.75|pin@102||-26|-1.75
Awire|net@195|||0|pmos@5|b|4.25|-3.25|pin@104||3.25|-3.25
Awire|net@196|||2700|pin@106||3.25|-2.25|pwr@1||3.25|0.25
Awire|net@197|||2700|pmos@5|d|1.25|-3.25|pin@105||1.25|-2.25
Awire|net@198|||2700|pin@104||3.25|-3.25|pin@106||3.25|-2.25
Awire|net@199|||1800|pin@105||1.25|-2.25|pin@106||3.25|-2.25
Awire|net@200|||2700|pmos@5|s|5.25|-3.25|pin@107||5.25|-2.25
Awire|net@201|||0|pin@107||5.25|-2.25|pin@106||3.25|-2.25
Awire|net@202|||1800|pin@100||-28.5|-1.75|pin@102||-26|-1.75
Awire|net@203|||0|pin@15||-16.25|-8|pin@97||-26.5|-8
Awire|net@205|||2700|pin@108||38.5|-18.25|pin@109||38.5|-14.75
Awire|net@209|||2700|pin@112||-20.25|-14.75|pin@1||-20.25|2.25
Awire|net@211|||0|pin@109||38.5|-14.75|pin@112||-20.25|-14.75
Awire|net@212|||2700|pin@13||3.25|-8.25|pmos@5|g|3.25|-6.25
Awire|net@213|||2700|pmos@7|d|-4.5|19.25|pwr@3||-4.5|22
Awire|net@214|||900|pmos@7|s|-4.5|15.25|pin@9||-4.5|12
Awire|net@215|||2700|pmos@8|d|-16.25|19.25|pwr@2||-16.25|22
Awire|net@216|||2700|pin@10||-16.25|13|pin@115||-16.25|14.75
Awire|net@223|||1800|pin@10||-16.25|13|pin@88||7.5|13
Awire|net@224|||1800|pin@117||-11.75|17.25|pmos@7|g|-7.5|17.25
Awire|net@225|||2700|pin@115||-16.25|14.75|pmos@8|s|-16.25|15.25
Awire|net@226|||1800|pin@115||-16.25|14.75|pin@116||-11.75|14.75
Awire|net@227|||1800|pmos@8|g|-13.25|17.25|pin@117||-11.75|17.25
Awire|net@228|||2700|pin@116||-11.75|14.75|pin@117||-11.75|17.25
Awire|phi1|D5G1;X-1.75;Y0.75;||0|M5|g|-19.25|-4.75|pin@40||-21.75|-4.75
Awire|phi2|D5G1;Y0.75;||0|M16|g|16|-3.25|pin@63||14|-3.25
Awire|phi2|D5G1;Y0.75;||1800|M19|g|42.75|-3.25|pin@64||45.5|-3.25
Awire|phi2|D5G1;X-1.75;Y0.75;||0|M6|g|-19.25|-11.75|pin@41||-22|-11.75
Awire|phi2|D5G1;X-3.75;Y0.75;||0|pin@95||29|7.75|pin@96||19.25|7.75
Awire|vbuck|D5G1;X-0.25;Y0.5;||1800|pin@92||1.75|18.5|pmos@1|g|21|18.5
Awire|vbucki|D5G1;Y0.75;||1800|pmos@4|g|37.75|18.5|pin@62||41|18.5
X

# Cell Fig17_37b;1{sch}
CFig17_37b;1{sch}||schematic|1181853273843|1286666679117|
NTransistor|M3|D5G1;X1;Y-3;|-25.25|10|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M4|D5G1;X1;Y-3;|-25.25|3|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M5|D5G1;X1;Y-3;|-25.25|-4|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M6|D5G1;X1;Y-3;|-25.25|-11|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M7|D5G1;X1;Y-3;|-13.5|10|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M8|D5G1;X1;Y-3;|-13.5|3|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M9|D5G1;X1;Y-3;|-13.5|-4|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M10|D5G1;X1;Y-3;|-13.5|-11|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
N4-Port-Transistor|M14|D5G1;X1.5;Y-2.25;|-5.25|11.75|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
N4-Port-Transistor|M15|D5G1;X1.5;Y-2.25;|0.75|11.75|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
NTransistor|M16|D5G1;X1.25;Y-2.25;|10|-2.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M17|D5G1;X1.5;Y-2.5;|19|-2.5|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
NTransistor|M18|D5G1;X1.25;Y-2.25;|25.75|-2.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M19|D5G1;X1.5;Y-2.5;|34.75|-2.5|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
INOR;1{ic}|NOR@0||26|-18.5|||D5G4;
INOR;1{ic}|NOR@1||26|-28.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-5.25|6.5||||
NGround|gnd@1||1.25|6.5||||
NGround|gnd@2||-23.25|-17||||
NGround|gnd@3||-11.5|-17.5||||
NGround|gnd@4||14.25|-9.25||||
NGround|gnd@5||30|-9.25||||
NWire_Pin|pin@0||-27.5|10||||
NWire_Pin|pin@1||-27.25|3||||
NWire_Pin|pin@2||31.5|-17.5||||
NWire_Pin|pin@3||31.5|-14||||
NWire_Pin|pin@4||0.75|13.75||||
NWire_Pin|pin@5||-27.25|-14||||
NWire_Pin|pin@6||-23.25|15.5||||
NWire_Pin|pin@7||-18.75|15.5||||
NWire_Pin|pin@8||-18.75|18||||
NWire_Pin|pin@9||-11.5|-7.5||||
NWire_Pin|pin@10||-3.75|-7.5||||
NWire_Pin|pin@11||-23.25|-7.25||||
NWire_Pin|pin@12||-23.25|13.75||||
NWire_Pin|pin@13||-5.25|8.5||||
NWire_Pin|pin@14||-4.25|8.5||||
NWire_Pin|pin@15||-3.25|8.5||||
NWire_Pin|pin@16||-7.25|8.5||||
NWire_Pin|pin@17||1.75|8.5||||
NWire_Pin|pin@18||2.75|8.5||||
NWire_Pin|pin@19||-1.25|8.5||||
NWire_Pin|pin@20||-16.5|1.25||||
NWire_Pin|pin@21||-16.5|3||||
NWire_Pin|pin@22||-28.75|-4||||
NWire_Pin|pin@23||-35.5|-1||||
NWire_Pin|pin@24||-29|-11||||
NWire_Pin|pin@25||12|1.25||||
NWire_Pin|pin@26||17|1.25||||
NWire_Pin|pin@27||12|-5.75||||
NWire_Pin|pin@28||17|-5.75||||
NWire_Pin|pin@29||14.25|-5.75||||
NWire_Pin|pin@30||27.75|1.25||||
NWire_Pin|pin@31||32.75|1.25||||
NWire_Pin|pin@32||27.75|-5.75||||
NWire_Pin|pin@33||-16.75|10||||
NWire_Pin|pin@34||-31.5|-1||||
NWire_Pin|pin@35||32.75|-5.75||||
NWire_Pin|pin@36||30|-5.75||||
NWire_Pin|pin@37||21.25|13.5||||
NWire_Pin|pin@38||21.25|3||||
NWire_Pin|pin@39||27.75|3||||
NWire_Pin|pin@40||23|13.5||||
NWire_Pin|pin@41||23|4.25||||
NWire_Pin|pin@42||17|4.25||||
NWire_Pin|pin@43||34|19.25||||
NWire_Pin|pin@44||7|-2.5||||
NWire_Pin|pin@45||-33|-1||||
NWire_Pin|pin@46||38.5|-2.5||||
NWire_Pin|pin@47||22|-2.5||||
NWire_Pin|pin@48||22|1.25||||
NWire_Pin|pin@49||23.25|-2.5||||
NWire_Pin|pin@50||23.25|0.5||||
NWire_Pin|pin@51||17|0.5||||
NWire_Pin|pin@52||35|-27.5||||
NWire_Pin|pin@53||19.25|-26.5||||
NWire_Pin|pin@54||15.75|-28.5||||
NWire_Pin|pin@55||19.25|-18.5||||
NWire_Pin|pin@56||-3.75|-2.5||||
NWire_Pin|pin@57||15.75|-16.5||||
NWire_Pin|pin@58||19.25|-23||||
NWire_Pin|pin@59||28.75|-23||||
NWire_Pin|pin@60||28.75|-17.5||||
NWire_Pin|pin@61||19.25|-21.75||||
NWire_Pin|pin@62||30.25|-21.75||||
NWire_Pin|pin@63||30.25|-27.5||||
Ngeneric:Invisible-Pin|pin@64||1.25|26.25|||||ART_message(D5G2;)SPlot vbuck vbucki Qbar
Ngeneric:Invisible-Pin|pin@65||-36.25|21|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 0 1  1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE  0 1  6n 10p 10p 4n 10n,VI VI 0 DC 600m,VR VR  0 DC 650m,.tran 1n 1500n 0 uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@66||0.5|13.75||||
NWire_Pin|pin@67||-5.75|-1.5||||
NWire_Pin|pin@68||0.5|16||||
NWire_Pin|pin@69||-11.5|12.75||||
NWire_Pin|pin@70||34.25|16||||
NWire_Pin|pin@71||34|16||||
NWire_Pin|pin@72||-5.25|19.25||||
NWire_Pin|pin@73||22|6.75||||
NWire_Pin|pin@74||22|8.5||||
NWire_Pin|pin@75||12.25|8.5||||
NWire_Pin|pin@76||-33.5|-7.25||||
NWire_Pin|pin@77||-33|-2||||
NWire_Pin|pin@78||-3.75|-1.5||||
NWire_Pin|pin@79||-1.75|-1.5||||
N4-Port-Transistor|pmos4p@0||-3.75|-4.5|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
N4-Port-Transistor|pmos4p@1||-33.5|-4|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2;)SP_50n
NTransistor|pmos@0||-21.25|18|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@1||19|13.5|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@2||19|6.75|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@3||15|19.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@4||25.75|6.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@5||25.75|13.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@6||29.75|19.25|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@7||-13.5|18|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NPower|pwr@0||-33|1.25||||
NPower|pwr@1||-3.75|1||||
NPower|pwr@2||-23.25|22.75||||
NPower|pwr@3||-11.5|22.75||||
NPower|pwr@4||17|24.25||||
NPower|pwr@5||27.75|24.25||||
Awire|Out|D5G1;X-2.25;Y1;||0|NOR@0|A|20.75|-16.5|pin@57||15.75|-16.5
Awire|Out|D5G1;X0.25;Y0.75;||0|pin@31||32.75|1.25|pin@30||27.75|1.25
Awire|Outi|D5G1;Y0.75;||1800|pin@25||12|1.25|pin@26||17|1.25
Awire|Outi|D5G1;X-2;Y1;||0|NOR@1|B|20.75|-28.5|pin@54||15.75|-28.5
Awire|Q|D5G1;X-1.25;Y0.25;||0|M4|g|-26.25|3|pin@1||-27.25|3
Awire|Q|D5G1;X2.5;Y0.75;||1800|NOR@0|Out|27.5|-17.5|pin@2||31.5|-17.5
Awire|Qbar|D5G1;X0.25;Y1;||1800|pin@63||30.25|-27.5|pin@52||35|-27.5
Awire|VI|D5G1;X-1.5;||0|M7|g|-14.5|10|pin@33||-16.75|10
Awire|VR|D5G1;X-1.5;||0|M3|g|-26.25|10|pin@0||-27.5|10
Awire|net@0|||2700|M4|d|-23.25|5|M3|s|-23.25|8
Awire|net@1|||2700|gnd@5||30|-7.25|pin@36||30|-5.75
Awire|net@2|||900|pin@40||23|13.5|pin@41||23|4.25
Awire|net@3|||900|M15|d|-1.25|9.75|pin@19||-1.25|8.5
Awire|net@4|||1800|pin@19||-1.25|8.5|gnd@1||1.25|8.5
Awire|net@5|||2700|gnd@2||-23.25|-15|M6|s|-23.25|-13
Awire|net@6|||900|pin@21||-16.5|3|pin@20||-16.5|1.25
Awire|net@7|||2700|pmos@1|d|17|15.5|pmos@3|s|17|17.25
Awire|net@8|||900|pmos@1|s|17|11.5|pmos@2|d|17|8.75
Awire|net@9|||2700|M16|d|12|-0.5|pin@25||12|1.25
Awire|net@10|||2700|M17|d|17|-0.5|pin@26||17|1.25
Awire|net@11|||900|M16|s|12|-4.5|pin@27||12|-5.75
Awire|net@12|||1800|pin@29||14.25|-5.75|pin@28||17|-5.75
Awire|net@13|||2700|pin@42||17|4.25|pmos@2|s|17|4.75
Awire|net@14|||2700|pin@28||17|-5.75|M17|s|17|-4.5
Awire|net@15|||1800|pin@27||12|-5.75|pin@29||14.25|-5.75
Awire|net@16|||2700|gnd@4||14.25|-7.25|pin@29||14.25|-5.75
Awire|net@17|||2700|M18|d|27.75|-0.5|pin@30||27.75|1.25
Awire|net@18|||2700|M19|d|32.75|-0.5|pin@31||32.75|1.25
Awire|net@19|||900|M18|s|27.75|-4.5|pin@32||27.75|-5.75
Awire|net@20|||1800|pin@36||30|-5.75|pin@35||32.75|-5.75
Awire|net@21|||2700|pin@35||32.75|-5.75|M19|s|32.75|-4.5
Awire|net@22|||1800|pin@32||27.75|-5.75|pin@36||30|-5.75
Awire|net@23|||0|pin@41||23|4.25|pin@42||17|4.25
Awire|net@24|||1800|M17|g|20|-2.5|pin@47||22|-2.5
Awire|net@25|||2700|pin@47||22|-2.5|pin@48||22|1.25
Awire|net@26|||0|M10|g|-14.5|-11|M6|g|-26.25|-11
Awire|net@27|||0|M18|g|24.75|-2.5|pin@49||23.25|-2.5
Awire|net@28|||2700|pin@49||23.25|-2.5|pin@50||23.25|0.5
Awire|net@29|||0|pin@50||23.25|0.5|pin@51||17|0.5
Awire|net@30|||2700|pin@51||17|0.5|pin@26||17|1.25
Awire|net@31|||2700|pin@39||27.75|3|pmos@4|s|27.75|4.75
Awire|net@32|||0|NOR@1|A|20.75|-26.5|pin@53||19.25|-26.5
Awire|net@33|||0|M9|g|-14.5|-4|M5|g|-26.25|-4
Awire|net@34|||0|NOR@0|B|20.75|-18.5|pin@55||19.25|-18.5
Awire|net@35|||2700|pin@53||19.25|-26.5|pin@58||19.25|-23
Awire|net@36|||1800|pin@58||19.25|-23|pin@59||28.75|-23
Awire|net@37|||2700|pin@59||28.75|-23|pin@60||28.75|-17.5
Awire|net@38|||0|pin@60||28.75|-17.5|NOR@0|Out|27.5|-17.5
Awire|net@39|||900|pin@55||19.25|-18.5|pin@61||19.25|-21.75
Awire|net@40|||1800|NOR@1|Out|27.5|-27.5|pin@63||30.25|-27.5
Awire|net@41|||0|M8|g|-14.5|3|pin@21||-16.5|3
Awire|net@42|||2700|pmos@6|d|27.75|21.25|pwr@5||27.75|24.25
Awire|net@43|||900|pin@62||30.25|-21.75|pin@63||30.25|-27.5
Awire|net@44|||2700|gnd@3||-11.5|-15.5|M10|s|-11.5|-13
Awire|net@45|||2700|pmos@4|d|27.75|8.75|pmos@5|s|27.75|11.5
Awire|net@46|||2700|pmos@5|d|27.75|15.5|pmos@6|s|27.75|17.25
Awire|net@47|||2700|pmos@3|d|17|21.25|pwr@4||17|24.25
Awire|net@48|||1800|pin@48||22|1.25|pin@30||27.75|1.25
Awire|net@49|||1800|pin@61||19.25|-21.75|pin@62||30.25|-21.75
Awire|net@50|||1800|pin@66||0.5|13.75|pin@4||0.75|13.75
Awire|net@51|||2700|pin@66||0.5|13.75|pin@68||0.5|16
Awire|net@52|||1800|pin@68||0.5|16|pin@70||34.25|16
Awire|net@53|||1800|pmos@1|g|20|13.5|pin@37||21.25|13.5
Awire|net@54|||0|pin@70||34.25|16|pin@71||34|16
Awire|net@55|||2700|pin@71||34|16|pin@43||34|19.25
Awire|net@56|||2700|M14|g|-5.25|12.75|pin@72||-5.25|19.25
Awire|net@57|||1800|pin@73||22|6.75|pmos@4|g|24.75|6.75
Awire|net@58|||1800|pmos@2|g|20|6.75|pin@73||22|6.75
Awire|net@59|||2700|pin@73||22|6.75|pin@74||22|8.5
Awire|net@60|||0|pin@20||-16.5|1.25|pwr@0||-33|1.25
Awire|net@61|||900|pmos4p@1|g|-33.5|-5|pin@76||-33.5|-7.25
Awire|net@62|||0|pmos4p@1|b|-32.5|-2|pin@77||-33|-2
Awire|net@63|||2700|pin@45||-33|-1|pwr@0||-33|1.25
Awire|net@64|||900|pin@37||21.25|13.5|pin@38||21.25|3
Awire|net@65|||2700|pmos4p@1|d|-35.5|-2|pin@23||-35.5|-1
Awire|net@66|||2700|pmos4p@1|s|-31.5|-2|pin@34||-31.5|-1
Awire|net@67|||2700|pin@77||-33|-2|pin@45||-33|-1
Awire|net@68|||0|pin@34||-31.5|-1|pin@45||-33|-1
Awire|net@69|||0|pmos4p@0|b|-2.75|-2.5|pin@56||-3.75|-2.5
Awire|net@70|||2700|pin@78||-3.75|-1.5|pwr@1||-3.75|1
Awire|net@71|||2700|pmos4p@0|d|-5.75|-2.5|pin@67||-5.75|-1.5
Awire|net@72|||2700|pin@56||-3.75|-2.5|pin@78||-3.75|-1.5
Awire|net@73|||1800|pin@67||-5.75|-1.5|pin@78||-3.75|-1.5
Awire|net@74|||2700|M5|d|-23.25|-2|M4|s|-23.25|1
Awire|net@75|||2700|pin@30||27.75|1.25|pin@39||27.75|3
Awire|net@76|||2700|pmos4p@0|s|-1.75|-2.5|pin@79||-1.75|-1.5
Awire|net@77|||0|pin@79||-1.75|-1.5|pin@78||-3.75|-1.5
Awire|net@78|||1800|pin@23||-35.5|-1|pin@45||-33|-1
Awire|net@79|||0|pin@11||-23.25|-7.25|pin@76||-33.5|-7.25
Awire|net@80|||2700|pin@2||31.5|-17.5|pin@3||31.5|-14
Awire|net@81|||2700|pin@5||-27.25|-14|pin@1||-27.25|3
Awire|net@82|||0|pin@3||31.5|-14|pin@5||-27.25|-14
Awire|net@83|||2700|pin@10||-3.75|-7.5|pmos4p@0|g|-3.75|-5.5
Awire|net@84|||2700|pmos@7|d|-11.5|20|pwr@3||-11.5|22.75
Awire|net@85|||900|pmos@7|s|-11.5|16|pin@69||-11.5|12.75
Awire|net@86|||1800|pin@38||21.25|3|pin@39||27.75|3
Awire|net@87|||2700|pmos@0|d|-23.25|20|pwr@2||-23.25|22.75
Awire|net@88|||2700|pin@12||-23.25|13.75|pin@6||-23.25|15.5
Awire|net@89|||900|pin@12||-23.25|13.75|M3|d|-23.25|12
Awire|net@90|||1800|pin@12||-23.25|13.75|pin@66||0.5|13.75
Awire|net@91|||1800|pin@8||-18.75|18|pmos@7|g|-14.5|18
Awire|net@92|||2700|pin@6||-23.25|15.5|pmos@0|s|-23.25|16
Awire|net@93|||1800|pin@6||-23.25|15.5|pin@7||-18.75|15.5
Awire|net@94|||1800|pmos@0|g|-20.25|18|pin@8||-18.75|18
Awire|net@95|||2700|pin@7||-18.75|15.5|pin@8||-18.75|18
Awire|net@96|||2700|M7|d|-11.5|12|pin@69||-11.5|12.75
Awire|net@97|||0|pmos@5|g|24.75|13.5|pin@40||23|13.5
Awire|net@98|||0|M14|g|-5.25|12.75|pin@69||-11.5|12.75
Awire|net@99|||900|pin@4||0.75|13.75|M15|g|0.75|12.75
Awire|net@100|||2700|M10|d|-11.5|-9|pin@9||-11.5|-7.5
Awire|net@101|||2700|M6|d|-23.25|-9|pin@11||-23.25|-7.25
Awire|net@102|||1800|pin@9||-11.5|-7.5|pin@10||-3.75|-7.5
Awire|net@103|||2700|pin@11||-23.25|-7.25|M5|s|-23.25|-6
Awire|net@104|||2700|M8|d|-11.5|5|M7|s|-11.5|8
Awire|net@105|||2700|M9|d|-11.5|-2|M8|s|-11.5|1
Awire|net@106|||2700|gnd@0||-5.25|8.5|pin@13||-5.25|8.5
Awire|net@107|||1800|pin@13||-5.25|8.5|pin@14||-4.25|8.5
Awire|net@108|||2700|pin@26||17|1.25|pin@42||17|4.25
Awire|net@109|||2700|pin@14||-4.25|8.5|M14|b|-4.25|9.75
Awire|net@110|||900|M14|s|-3.25|9.75|pin@15||-3.25|8.5
Awire|net@111|||0|pin@15||-3.25|8.5|pin@13||-5.25|8.5
Awire|net@112|||900|M14|d|-7.25|9.75|pin@16||-7.25|8.5
Awire|net@113|||2700|pin@9||-11.5|-7.5|M9|s|-11.5|-6
Awire|net@114|||1800|pin@16||-7.25|8.5|pin@13||-5.25|8.5
Awire|net@115|||1800|gnd@1||1.25|8.5|pin@17||1.75|8.5
Awire|net@116|||2700|pin@17||1.75|8.5|M15|b|1.75|9.75
Awire|net@117|||900|M15|s|2.75|9.75|pin@18||2.75|8.5
Awire|net@118|||0|pin@18||2.75|8.5|gnd@1||1.25|8.5
Awire|phi1|D5G1;X-1;Y0.75;||0|M5|g|-26.25|-4|pin@22||-28.75|-4
Awire|phi2|D5G1;Y0.75;||0|M16|g|9|-2.5|pin@44||7|-2.5
Awire|phi2|D5G1;Y0.75;||1800|M19|g|35.75|-2.5|pin@46||38.5|-2.5
Awire|phi2|D5G1;X-1;Y0.75;||0|M6|g|-26.25|-11|pin@24||-29|-11
Awire|phi2|D5G1;X-3.75;Y0.75;||0|pin@74||22|8.5|pin@75||12.25|8.5
Awire|vbuck|D5G1;X-0.25;Y0.5;||1800|pin@72||-5.25|19.25|pmos@3|g|14|19.25
Awire|vbucki|D5G1;Y0.75;||1800|pmos@6|g|30.75|19.25|pin@43||34|19.25
X

# Cell Fig17_37c;1{sch}
CFig17_37c;1{sch}||schematic|1181853279703|1286666727581|
NTransistor|M3|D5G1;X1;Y-3;|-28.75|9|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M4|D5G1;X1;Y-3;|-28.75|2|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M5|D5G1;X1;Y-3;|-28.75|-5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M6|D5G1;X1;Y-3;|-28.75|-12|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M7|D5G1;X1;Y-3;|-17|9|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M8|D5G1;X1;Y-3;|-17|2|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M9|D5G1;X1;Y-3;|-17|-5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M10|D5G1;X1;Y-3;|-17|-12|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
N4-Port-Transistor|M14|D5G1;X1.5;Y-2.25;|-8.75|10.75|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
N4-Port-Transistor|M15|D5G1;X1.5;Y-2.25;|-2.75|10.75|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
NTransistor|M16|D5G1;X1.25;Y-2.25;|6.5|-3.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M17|D5G1;X1.5;Y-2.5;|15.5|-3.5|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
NTransistor|M18|D5G1;X1.25;Y-2.25;|22.25|-3.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M19|D5G1;X1.5;Y-2.5;|31.25|-3.5|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
INOR;1{ic}|NOR@0||22.5|-19.5|||D5G4;
INOR;1{ic}|NOR@1||22.5|-29.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-8.75|5.5||||
NGround|gnd@1||-2.25|5.5||||
NGround|gnd@2||-26.75|-18||||
NGround|gnd@3||-15|-18.5||||
NGround|gnd@4||10.75|-10.25||||
NGround|gnd@5||26.5|-10.25||||
NWire_Pin|pin@0||-31|9||||
NWire_Pin|pin@1||-30.75|2||||
NWire_Pin|pin@2||28|-18.5||||
NWire_Pin|pin@3||28|-15||||
NWire_Pin|pin@4||-2.75|12.75||||
NWire_Pin|pin@5||-30.75|-15||||
NWire_Pin|pin@6||-26.75|14.5||||
NWire_Pin|pin@7||-22.25|14.5||||
NWire_Pin|pin@8||-22.25|17||||
NWire_Pin|pin@9||-15|-8.5||||
NWire_Pin|pin@10||-7.25|-8.5||||
NWire_Pin|pin@11||-26.75|-8.25||||
NWire_Pin|pin@12||-26.75|12.75||||
NWire_Pin|pin@13||-8.75|7.5||||
NWire_Pin|pin@14||-7.75|7.5||||
NWire_Pin|pin@15||-6.75|7.5||||
NWire_Pin|pin@16||-10.75|7.5||||
NWire_Pin|pin@17||-1.75|7.5||||
NWire_Pin|pin@18||-0.75|7.5||||
NWire_Pin|pin@19||-4.75|7.5||||
NWire_Pin|pin@20||-20|0.25||||
NWire_Pin|pin@21||-20|2||||
NWire_Pin|pin@22||-32.25|-5||||
NWire_Pin|pin@23||-39|-2||||
NWire_Pin|pin@24||-32.5|-12||||
NWire_Pin|pin@25||8.5|0.25||||
NWire_Pin|pin@26||13.5|0.25||||
NWire_Pin|pin@27||8.5|-6.75||||
NWire_Pin|pin@28||13.5|-6.75||||
NWire_Pin|pin@29||10.75|-6.75||||
NWire_Pin|pin@30||24.25|0.25||||
NWire_Pin|pin@31||29.25|0.25||||
NWire_Pin|pin@32||24.25|-6.75||||
NWire_Pin|pin@33||-20.25|9||||
NWire_Pin|pin@34||-35|-2||||
NWire_Pin|pin@35||29.25|-6.75||||
NWire_Pin|pin@36||26.5|-6.75||||
NWire_Pin|pin@37||17.75|12.5||||
NWire_Pin|pin@38||17.75|2||||
NWire_Pin|pin@39||24.25|2||||
NWire_Pin|pin@40||19.5|12.5||||
NWire_Pin|pin@41||19.5|3.25||||
NWire_Pin|pin@42||13.5|3.25||||
NWire_Pin|pin@43||30.5|18.25||||
NWire_Pin|pin@44||3.5|-3.5||||
NWire_Pin|pin@45||-36.5|-2||||
NWire_Pin|pin@46||35|-3.5||||
NWire_Pin|pin@47||18.5|-3.5||||
NWire_Pin|pin@48||18.5|0.25||||
NWire_Pin|pin@49||19.75|-3.5||||
NWire_Pin|pin@50||19.75|-0.5||||
NWire_Pin|pin@51||13.5|-0.5||||
NWire_Pin|pin@52||31.5|-28.5||||
NWire_Pin|pin@53||15.75|-27.5||||
NWire_Pin|pin@54||12.25|-29.5||||
NWire_Pin|pin@55||15.75|-19.5||||
NWire_Pin|pin@56||-7.25|-3.5||||
NWire_Pin|pin@57||12.25|-17.5||||
NWire_Pin|pin@58||15.75|-24||||
NWire_Pin|pin@59||25.25|-24||||
NWire_Pin|pin@60||25.25|-18.5||||
NWire_Pin|pin@61||15.75|-22.75||||
NWire_Pin|pin@62||26.75|-22.75||||
NWire_Pin|pin@63||26.75|-28.5||||
Ngeneric:Invisible-Pin|pin@64||-2.25|25.25|||||ART_message(D5G2;)SPlot vbuck vbucki Qbar
Ngeneric:Invisible-Pin|pin@65||-39.75|20|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 0 1  1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE  0 1  6n 10p 10p 4n 10n,VI VI 0 DC 500m,VR VR  0 DC 650m,.tran 1n 1500n 0 uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@66||-3|12.75||||
NWire_Pin|pin@67||-9.25|-2.5||||
NWire_Pin|pin@68||-3|15||||
NWire_Pin|pin@69||-15|11.75||||
NWire_Pin|pin@70||30.75|15||||
NWire_Pin|pin@71||30.5|15||||
NWire_Pin|pin@72||-8.75|18.25||||
NWire_Pin|pin@73||18.5|5.75||||
NWire_Pin|pin@74||18.5|7.5||||
NWire_Pin|pin@75||8.75|7.5||||
NWire_Pin|pin@76||-37|-8.25||||
NWire_Pin|pin@77||-36.5|-3||||
NWire_Pin|pin@78||-7.25|-2.5||||
NWire_Pin|pin@79||-5.25|-2.5||||
N4-Port-Transistor|pmos4p@0||-7.25|-5.5|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
N4-Port-Transistor|pmos4p@1||-37|-5|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2;)SP_50n
NTransistor|pmos@0||-24.75|17|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@1||15.5|12.5|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@2||15.5|5.75|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@3||11.5|18.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@4||22.25|5.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@5||22.25|12.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@6||26.25|18.25|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@7||-17|17|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NPower|pwr@0||-36.5|0.25||||
NPower|pwr@1||-7.25|0||||
NPower|pwr@2||-26.75|21.75||||
NPower|pwr@3||-15|21.75||||
NPower|pwr@4||13.5|23.25||||
NPower|pwr@5||24.25|23.25||||
Awire|Out|D5G1;X-2.25;Y1;||0|NOR@0|A|17.25|-17.5|pin@57||12.25|-17.5
Awire|Out|D5G1;X0.25;Y0.75;||0|pin@31||29.25|0.25|pin@30||24.25|0.25
Awire|Outi|D5G1;Y0.75;||1800|pin@25||8.5|0.25|pin@26||13.5|0.25
Awire|Outi|D5G1;X-2;Y1;||0|NOR@1|B|17.25|-29.5|pin@54||12.25|-29.5
Awire|Q|D5G1;X-1.25;Y0.25;||0|M4|g|-29.75|2|pin@1||-30.75|2
Awire|Q|D5G1;X3.5;Y0.75;||1800|NOR@0|Out|24|-18.5|pin@2||28|-18.5
Awire|Qbar|D5G1;X0.25;Y1;||1800|pin@63||26.75|-28.5|pin@52||31.5|-28.5
Awire|VI|D5G1;X-1.5;||0|M7|g|-18|9|pin@33||-20.25|9
Awire|VR|D5G1;X-1.5;||0|M3|g|-29.75|9|pin@0||-31|9
Awire|net@0|||2700|M4|d|-26.75|4|M3|s|-26.75|7
Awire|net@1|||2700|gnd@5||26.5|-8.25|pin@36||26.5|-6.75
Awire|net@2|||900|pin@40||19.5|12.5|pin@41||19.5|3.25
Awire|net@3|||900|M15|d|-4.75|8.75|pin@19||-4.75|7.5
Awire|net@4|||1800|pin@19||-4.75|7.5|gnd@1||-2.25|7.5
Awire|net@5|||2700|gnd@2||-26.75|-16|M6|s|-26.75|-14
Awire|net@6|||900|pin@21||-20|2|pin@20||-20|0.25
Awire|net@7|||2700|pmos@1|d|13.5|14.5|pmos@3|s|13.5|16.25
Awire|net@8|||900|pmos@1|s|13.5|10.5|pmos@2|d|13.5|7.75
Awire|net@9|||2700|M16|d|8.5|-1.5|pin@25||8.5|0.25
Awire|net@10|||2700|M17|d|13.5|-1.5|pin@26||13.5|0.25
Awire|net@11|||900|M16|s|8.5|-5.5|pin@27||8.5|-6.75
Awire|net@12|||1800|pin@29||10.75|-6.75|pin@28||13.5|-6.75
Awire|net@13|||2700|pin@42||13.5|3.25|pmos@2|s|13.5|3.75
Awire|net@14|||2700|pin@28||13.5|-6.75|M17|s|13.5|-5.5
Awire|net@15|||1800|pin@27||8.5|-6.75|pin@29||10.75|-6.75
Awire|net@16|||2700|gnd@4||10.75|-8.25|pin@29||10.75|-6.75
Awire|net@17|||2700|M18|d|24.25|-1.5|pin@30||24.25|0.25
Awire|net@18|||2700|M19|d|29.25|-1.5|pin@31||29.25|0.25
Awire|net@19|||900|M18|s|24.25|-5.5|pin@32||24.25|-6.75
Awire|net@20|||1800|pin@36||26.5|-6.75|pin@35||29.25|-6.75
Awire|net@21|||2700|pin@35||29.25|-6.75|M19|s|29.25|-5.5
Awire|net@22|||1800|pin@32||24.25|-6.75|pin@36||26.5|-6.75
Awire|net@23|||0|pin@41||19.5|3.25|pin@42||13.5|3.25
Awire|net@24|||1800|M17|g|16.5|-3.5|pin@47||18.5|-3.5
Awire|net@25|||2700|pin@47||18.5|-3.5|pin@48||18.5|0.25
Awire|net@26|||0|M10|g|-18|-12|M6|g|-29.75|-12
Awire|net@27|||0|M18|g|21.25|-3.5|pin@49||19.75|-3.5
Awire|net@28|||2700|pin@49||19.75|-3.5|pin@50||19.75|-0.5
Awire|net@29|||0|pin@50||19.75|-0.5|pin@51||13.5|-0.5
Awire|net@30|||2700|pin@51||13.5|-0.5|pin@26||13.5|0.25
Awire|net@31|||2700|pin@39||24.25|2|pmos@4|s|24.25|3.75
Awire|net@32|||0|NOR@1|A|17.25|-27.5|pin@53||15.75|-27.5
Awire|net@33|||0|M9|g|-18|-5|M5|g|-29.75|-5
Awire|net@34|||0|NOR@0|B|17.25|-19.5|pin@55||15.75|-19.5
Awire|net@35|||2700|pin@53||15.75|-27.5|pin@58||15.75|-24
Awire|net@36|||1800|pin@58||15.75|-24|pin@59||25.25|-24
Awire|net@37|||2700|pin@59||25.25|-24|pin@60||25.25|-18.5
Awire|net@38|||0|pin@60||25.25|-18.5|NOR@0|Out|24|-18.5
Awire|net@39|||900|pin@55||15.75|-19.5|pin@61||15.75|-22.75
Awire|net@40|||1800|NOR@1|Out|24|-28.5|pin@63||26.75|-28.5
Awire|net@41|||0|M8|g|-18|2|pin@21||-20|2
Awire|net@42|||2700|pmos@6|d|24.25|20.25|pwr@5||24.25|23.25
Awire|net@43|||900|pin@62||26.75|-22.75|pin@63||26.75|-28.5
Awire|net@44|||2700|gnd@3||-15|-16.5|M10|s|-15|-14
Awire|net@45|||2700|pmos@4|d|24.25|7.75|pmos@5|s|24.25|10.5
Awire|net@46|||2700|pmos@5|d|24.25|14.5|pmos@6|s|24.25|16.25
Awire|net@47|||2700|pmos@3|d|13.5|20.25|pwr@4||13.5|23.25
Awire|net@48|||1800|pin@48||18.5|0.25|pin@30||24.25|0.25
Awire|net@49|||1800|pin@61||15.75|-22.75|pin@62||26.75|-22.75
Awire|net@50|||1800|pin@66||-3|12.75|pin@4||-2.75|12.75
Awire|net@51|||2700|pin@66||-3|12.75|pin@68||-3|15
Awire|net@52|||1800|pin@68||-3|15|pin@70||30.75|15
Awire|net@53|||1800|pmos@1|g|16.5|12.5|pin@37||17.75|12.5
Awire|net@54|||0|pin@70||30.75|15|pin@71||30.5|15
Awire|net@55|||2700|pin@71||30.5|15|pin@43||30.5|18.25
Awire|net@56|||2700|M14|g|-8.75|11.75|pin@72||-8.75|18.25
Awire|net@57|||1800|pin@73||18.5|5.75|pmos@4|g|21.25|5.75
Awire|net@58|||1800|pmos@2|g|16.5|5.75|pin@73||18.5|5.75
Awire|net@59|||2700|pin@73||18.5|5.75|pin@74||18.5|7.5
Awire|net@60|||0|pin@20||-20|0.25|pwr@0||-36.5|0.25
Awire|net@61|||900|pmos4p@1|g|-37|-6|pin@76||-37|-8.25
Awire|net@62|||0|pmos4p@1|b|-36|-3|pin@77||-36.5|-3
Awire|net@63|||2700|pin@45||-36.5|-2|pwr@0||-36.5|0.25
Awire|net@64|||900|pin@37||17.75|12.5|pin@38||17.75|2
Awire|net@65|||2700|pmos4p@1|d|-39|-3|pin@23||-39|-2
Awire|net@66|||2700|pmos4p@1|s|-35|-3|pin@34||-35|-2
Awire|net@67|||2700|pin@77||-36.5|-3|pin@45||-36.5|-2
Awire|net@68|||0|pin@34||-35|-2|pin@45||-36.5|-2
Awire|net@69|||0|pmos4p@0|b|-6.25|-3.5|pin@56||-7.25|-3.5
Awire|net@70|||2700|pin@78||-7.25|-2.5|pwr@1||-7.25|0
Awire|net@71|||2700|pmos4p@0|d|-9.25|-3.5|pin@67||-9.25|-2.5
Awire|net@72|||2700|pin@56||-7.25|-3.5|pin@78||-7.25|-2.5
Awire|net@73|||1800|pin@67||-9.25|-2.5|pin@78||-7.25|-2.5
Awire|net@74|||2700|M5|d|-26.75|-3|M4|s|-26.75|0
Awire|net@75|||2700|pin@30||24.25|0.25|pin@39||24.25|2
Awire|net@76|||2700|pmos4p@0|s|-5.25|-3.5|pin@79||-5.25|-2.5
Awire|net@77|||0|pin@79||-5.25|-2.5|pin@78||-7.25|-2.5
Awire|net@78|||1800|pin@23||-39|-2|pin@45||-36.5|-2
Awire|net@79|||0|pin@11||-26.75|-8.25|pin@76||-37|-8.25
Awire|net@80|||2700|pin@2||28|-18.5|pin@3||28|-15
Awire|net@81|||2700|pin@5||-30.75|-15|pin@1||-30.75|2
Awire|net@82|||0|pin@3||28|-15|pin@5||-30.75|-15
Awire|net@83|||2700|pin@10||-7.25|-8.5|pmos4p@0|g|-7.25|-6.5
Awire|net@84|||2700|pmos@7|d|-15|19|pwr@3||-15|21.75
Awire|net@85|||900|pmos@7|s|-15|15|pin@69||-15|11.75
Awire|net@86|||1800|pin@38||17.75|2|pin@39||24.25|2
Awire|net@87|||2700|pmos@0|d|-26.75|19|pwr@2||-26.75|21.75
Awire|net@88|||2700|pin@12||-26.75|12.75|pin@6||-26.75|14.5
Awire|net@89|||900|pin@12||-26.75|12.75|M3|d|-26.75|11
Awire|net@90|||1800|pin@12||-26.75|12.75|pin@66||-3|12.75
Awire|net@91|||1800|pin@8||-22.25|17|pmos@7|g|-18|17
Awire|net@92|||2700|pin@6||-26.75|14.5|pmos@0|s|-26.75|15
Awire|net@93|||1800|pin@6||-26.75|14.5|pin@7||-22.25|14.5
Awire|net@94|||1800|pmos@0|g|-23.75|17|pin@8||-22.25|17
Awire|net@95|||2700|pin@7||-22.25|14.5|pin@8||-22.25|17
Awire|net@96|||2700|M7|d|-15|11|pin@69||-15|11.75
Awire|net@97|||0|pmos@5|g|21.25|12.5|pin@40||19.5|12.5
Awire|net@98|||0|M14|g|-8.75|11.75|pin@69||-15|11.75
Awire|net@99|||900|pin@4||-2.75|12.75|M15|g|-2.75|11.75
Awire|net@100|||2700|M10|d|-15|-10|pin@9||-15|-8.5
Awire|net@101|||2700|M6|d|-26.75|-10|pin@11||-26.75|-8.25
Awire|net@102|||1800|pin@9||-15|-8.5|pin@10||-7.25|-8.5
Awire|net@103|||2700|pin@11||-26.75|-8.25|M5|s|-26.75|-7
Awire|net@104|||2700|M8|d|-15|4|M7|s|-15|7
Awire|net@105|||2700|M9|d|-15|-3|M8|s|-15|0
Awire|net@106|||2700|gnd@0||-8.75|7.5|pin@13||-8.75|7.5
Awire|net@107|||1800|pin@13||-8.75|7.5|pin@14||-7.75|7.5
Awire|net@108|||2700|pin@26||13.5|0.25|pin@42||13.5|3.25
Awire|net@109|||2700|pin@14||-7.75|7.5|M14|b|-7.75|8.75
Awire|net@110|||900|M14|s|-6.75|8.75|pin@15||-6.75|7.5
Awire|net@111|||0|pin@15||-6.75|7.5|pin@13||-8.75|7.5
Awire|net@112|||900|M14|d|-10.75|8.75|pin@16||-10.75|7.5
Awire|net@113|||2700|pin@9||-15|-8.5|M9|s|-15|-7
Awire|net@114|||1800|pin@16||-10.75|7.5|pin@13||-8.75|7.5
Awire|net@115|||1800|gnd@1||-2.25|7.5|pin@17||-1.75|7.5
Awire|net@116|||2700|pin@17||-1.75|7.5|M15|b|-1.75|8.75
Awire|net@117|||900|M15|s|-0.75|8.75|pin@18||-0.75|7.5
Awire|net@118|||0|pin@18||-0.75|7.5|gnd@1||-2.25|7.5
Awire|phi1|D5G1;X-1.25;Y0.75;||0|M5|g|-29.75|-5|pin@22||-32.25|-5
Awire|phi2|D5G1;Y0.75;||0|M16|g|5.5|-3.5|pin@44||3.5|-3.5
Awire|phi2|D5G1;Y0.75;||1800|M19|g|32.25|-3.5|pin@46||35|-3.5
Awire|phi2|D5G1;X-1.25;Y0.75;||0|M6|g|-29.75|-12|pin@24||-32.5|-12
Awire|phi2|D5G1;X-3.75;Y0.75;||0|pin@74||18.5|7.5|pin@75||8.75|7.5
Awire|vbuck|D5G1;X-0.25;Y0.5;||1800|pin@72||-8.75|18.25|pmos@3|g|10.5|18.25
Awire|vbucki|D5G1;Y0.75;||1800|pmos@6|g|27.25|18.25|pin@43||30.5|18.25
X

# Cell Fig17_37d;1{sch}
CFig17_37d;1{sch}||schematic|1181853288140|1286666760853|
NTransistor|M3|D5G1;X1;Y-3;|-26.75|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M4|D5G1;X1;Y-3;|-26.75|1.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M5|D5G1;X1;Y-3;|-26.75|-5.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M6|D5G1;X1;Y-3;|-26.75|-12.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M7|D5G1;X1;Y-3;|-15|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M8|D5G1;X1;Y-3;|-15|1.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M9|D5G1;X1;Y-3;|-15|-5.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M10|D5G1;X1;Y-3;|-15|-12.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
N4-Port-Transistor|M14|D5G1;X1.5;Y-2.25;|-6.75|10.25|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
N4-Port-Transistor|M15|D5G1;X1.5;Y-2.25;|-0.75|10.25|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
NTransistor|M16|D5G1;X1.25;Y-2.25;|8.5|-4|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M17|D5G1;X1.5;Y-2.5;|17.5|-4|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
NTransistor|M18|D5G1;X1.25;Y-2.25;|24.25|-4|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M19|D5G1;X1.5;Y-2.5;|33.25|-4|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
INOR;1{ic}|NOR@0||24.5|-20|||D5G4;
INOR;1{ic}|NOR@1||24.5|-30|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-6.75|5||||
NGround|gnd@1||-0.25|5||||
NGround|gnd@2||-24.75|-18.5||||
NGround|gnd@3||-13|-19||||
NGround|gnd@4||12.75|-10.75||||
NGround|gnd@5||28.5|-10.75||||
NWire_Pin|pin@0||-29|8.5||||
NWire_Pin|pin@1||-28.75|1.5||||
NWire_Pin|pin@2||30|-19||||
NWire_Pin|pin@3||30|-15.5||||
NWire_Pin|pin@4||-0.75|12.25||||
NWire_Pin|pin@5||-28.75|-15.5||||
NWire_Pin|pin@6||-24.75|14||||
NWire_Pin|pin@7||-20.25|14||||
NWire_Pin|pin@8||-20.25|16.5||||
NWire_Pin|pin@9||-13|-9||||
NWire_Pin|pin@10||-5.25|-9||||
NWire_Pin|pin@11||-24.75|-8.75||||
NWire_Pin|pin@12||-24.75|12.25||||
NWire_Pin|pin@13||-6.75|7||||
NWire_Pin|pin@14||-5.75|7||||
NWire_Pin|pin@15||-4.75|7||||
NWire_Pin|pin@16||-8.75|7||||
NWire_Pin|pin@17||0.25|7||||
NWire_Pin|pin@18||1.25|7||||
NWire_Pin|pin@19||-2.75|7||||
NWire_Pin|pin@20||-18|-0.25||||
NWire_Pin|pin@21||-18|1.5||||
NWire_Pin|pin@22||-30.25|-5.5||||
NWire_Pin|pin@23||-37|-2.5||||
NWire_Pin|pin@24||-30.5|-12.5||||
NWire_Pin|pin@25||10.5|-0.25||||
NWire_Pin|pin@26||15.5|-0.25||||
NWire_Pin|pin@27||10.5|-7.25||||
NWire_Pin|pin@28||15.5|-7.25||||
NWire_Pin|pin@29||12.75|-7.25||||
NWire_Pin|pin@30||26.25|-0.25||||
NWire_Pin|pin@31||31.25|-0.25||||
NWire_Pin|pin@32||26.25|-7.25||||
NWire_Pin|pin@33||-18.25|8.5||||
NWire_Pin|pin@34||-33|-2.5||||
NWire_Pin|pin@35||31.25|-7.25||||
NWire_Pin|pin@36||28.5|-7.25||||
NWire_Pin|pin@37||19.75|12||||
NWire_Pin|pin@38||19.75|1.5||||
NWire_Pin|pin@39||26.25|1.5||||
NWire_Pin|pin@40||21.5|12||||
NWire_Pin|pin@41||21.5|2.75||||
NWire_Pin|pin@42||15.5|2.75||||
NWire_Pin|pin@43||32.5|17.75||||
NWire_Pin|pin@44||5.5|-4||||
NWire_Pin|pin@45||-34.5|-2.5||||
NWire_Pin|pin@46||37|-4||||
NWire_Pin|pin@47||20.5|-4||||
NWire_Pin|pin@48||20.5|-0.25||||
NWire_Pin|pin@49||21.75|-4||||
NWire_Pin|pin@50||21.75|-1||||
NWire_Pin|pin@51||15.5|-1||||
NWire_Pin|pin@52||33.5|-29||||
NWire_Pin|pin@53||17.75|-28||||
NWire_Pin|pin@54||14.25|-30||||
NWire_Pin|pin@55||17.75|-20||||
NWire_Pin|pin@56||-5.25|-4||||
NWire_Pin|pin@57||14.25|-18||||
NWire_Pin|pin@58||17.75|-24.5||||
NWire_Pin|pin@59||27.25|-24.5||||
NWire_Pin|pin@60||27.25|-19||||
NWire_Pin|pin@61||17.75|-23.25||||
NWire_Pin|pin@62||28.75|-23.25||||
NWire_Pin|pin@63||28.75|-29||||
Ngeneric:Invisible-Pin|pin@64||-0.25|24.75|||||ART_message(D5G2;)SPlot vbuck vbucki Qbar
Ngeneric:Invisible-Pin|pin@65||-37.75|19.5|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 0 1  1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE  0 1  6n 10p 10p 4n 10n,VI VI 0 DC 400m,VR VR  0 DC 650m,.tran 1n 1500n 0 uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@66||-1|12.25||||
NWire_Pin|pin@67||-7.25|-3||||
NWire_Pin|pin@68||-1|14.5||||
NWire_Pin|pin@69||-13|11.25||||
NWire_Pin|pin@70||32.75|14.5||||
NWire_Pin|pin@71||32.5|14.5||||
NWire_Pin|pin@72||-6.75|17.75||||
NWire_Pin|pin@73||20.5|5.25||||
NWire_Pin|pin@74||20.5|7||||
NWire_Pin|pin@75||10.75|7||||
NWire_Pin|pin@76||-35|-8.75||||
NWire_Pin|pin@77||-34.5|-3.5||||
NWire_Pin|pin@78||-5.25|-3||||
NWire_Pin|pin@79||-3.25|-3||||
N4-Port-Transistor|pmos4p@0||-5.25|-6|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
N4-Port-Transistor|pmos4p@1||-35|-5.5|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2;)SP_50n
NTransistor|pmos@0||-22.75|16.5|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@1||17.5|12|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@2||17.5|5.25|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@3||13.5|17.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@4||24.25|5.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@5||24.25|12|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@6||28.25|17.75|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@7||-15|16.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NPower|pwr@0||-34.5|-0.25||||
NPower|pwr@1||-5.25|-0.5||||
NPower|pwr@2||-24.75|21.25||||
NPower|pwr@3||-13|21.25||||
NPower|pwr@4||15.5|22.75||||
NPower|pwr@5||26.25|22.75||||
Awire|Out|D5G1;X-2.25;Y1;||0|NOR@0|A|19.25|-18|pin@57||14.25|-18
Awire|Out|D5G1;X0.25;Y0.75;||0|pin@31||31.25|-0.25|pin@30||26.25|-0.25
Awire|Outi|D5G1;Y0.75;||1800|pin@25||10.5|-0.25|pin@26||15.5|-0.25
Awire|Outi|D5G1;X-2;Y1;||0|NOR@1|B|19.25|-30|pin@54||14.25|-30
Awire|Q|D5G1;X-1.25;Y0.25;||0|M4|g|-27.75|1.5|pin@1||-28.75|1.5
Awire|Q|D5G1;X3.5;Y0.75;||1800|NOR@0|Out|26|-19|pin@2||30|-19
Awire|Qbar|D5G1;X0.25;Y1;||1800|pin@63||28.75|-29|pin@52||33.5|-29
Awire|VI|D5G1;X-1.5;||0|M7|g|-16|8.5|pin@33||-18.25|8.5
Awire|VR|D5G1;X-1.5;||0|M3|g|-27.75|8.5|pin@0||-29|8.5
Awire|net@0|||2700|M4|d|-24.75|3.5|M3|s|-24.75|6.5
Awire|net@1|||2700|gnd@5||28.5|-8.75|pin@36||28.5|-7.25
Awire|net@2|||900|pin@40||21.5|12|pin@41||21.5|2.75
Awire|net@3|||900|M15|d|-2.75|8.25|pin@19||-2.75|7
Awire|net@4|||1800|pin@19||-2.75|7|gnd@1||-0.25|7
Awire|net@5|||2700|gnd@2||-24.75|-16.5|M6|s|-24.75|-14.5
Awire|net@6|||900|pin@21||-18|1.5|pin@20||-18|-0.25
Awire|net@7|||2700|pmos@1|d|15.5|14|pmos@3|s|15.5|15.75
Awire|net@8|||900|pmos@1|s|15.5|10|pmos@2|d|15.5|7.25
Awire|net@9|||2700|M16|d|10.5|-2|pin@25||10.5|-0.25
Awire|net@10|||2700|M17|d|15.5|-2|pin@26||15.5|-0.25
Awire|net@11|||900|M16|s|10.5|-6|pin@27||10.5|-7.25
Awire|net@12|||1800|pin@29||12.75|-7.25|pin@28||15.5|-7.25
Awire|net@13|||2700|pin@42||15.5|2.75|pmos@2|s|15.5|3.25
Awire|net@14|||2700|pin@28||15.5|-7.25|M17|s|15.5|-6
Awire|net@15|||1800|pin@27||10.5|-7.25|pin@29||12.75|-7.25
Awire|net@16|||2700|gnd@4||12.75|-8.75|pin@29||12.75|-7.25
Awire|net@17|||2700|M18|d|26.25|-2|pin@30||26.25|-0.25
Awire|net@18|||2700|M19|d|31.25|-2|pin@31||31.25|-0.25
Awire|net@19|||900|M18|s|26.25|-6|pin@32||26.25|-7.25
Awire|net@20|||1800|pin@36||28.5|-7.25|pin@35||31.25|-7.25
Awire|net@21|||2700|pin@35||31.25|-7.25|M19|s|31.25|-6
Awire|net@22|||1800|pin@32||26.25|-7.25|pin@36||28.5|-7.25
Awire|net@23|||0|pin@41||21.5|2.75|pin@42||15.5|2.75
Awire|net@24|||1800|M17|g|18.5|-4|pin@47||20.5|-4
Awire|net@25|||2700|pin@47||20.5|-4|pin@48||20.5|-0.25
Awire|net@26|||0|M10|g|-16|-12.5|M6|g|-27.75|-12.5
Awire|net@27|||0|M18|g|23.25|-4|pin@49||21.75|-4
Awire|net@28|||2700|pin@49||21.75|-4|pin@50||21.75|-1
Awire|net@29|||0|pin@50||21.75|-1|pin@51||15.5|-1
Awire|net@30|||2700|pin@51||15.5|-1|pin@26||15.5|-0.25
Awire|net@31|||2700|pin@39||26.25|1.5|pmos@4|s|26.25|3.25
Awire|net@32|||0|NOR@1|A|19.25|-28|pin@53||17.75|-28
Awire|net@33|||0|M9|g|-16|-5.5|M5|g|-27.75|-5.5
Awire|net@34|||0|NOR@0|B|19.25|-20|pin@55||17.75|-20
Awire|net@35|||2700|pin@53||17.75|-28|pin@58||17.75|-24.5
Awire|net@36|||1800|pin@58||17.75|-24.5|pin@59||27.25|-24.5
Awire|net@37|||2700|pin@59||27.25|-24.5|pin@60||27.25|-19
Awire|net@38|||0|pin@60||27.25|-19|NOR@0|Out|26|-19
Awire|net@39|||900|pin@55||17.75|-20|pin@61||17.75|-23.25
Awire|net@40|||1800|NOR@1|Out|26|-29|pin@63||28.75|-29
Awire|net@41|||0|M8|g|-16|1.5|pin@21||-18|1.5
Awire|net@42|||2700|pmos@6|d|26.25|19.75|pwr@5||26.25|22.75
Awire|net@43|||900|pin@62||28.75|-23.25|pin@63||28.75|-29
Awire|net@44|||2700|gnd@3||-13|-17|M10|s|-13|-14.5
Awire|net@45|||2700|pmos@4|d|26.25|7.25|pmos@5|s|26.25|10
Awire|net@46|||2700|pmos@5|d|26.25|14|pmos@6|s|26.25|15.75
Awire|net@47|||2700|pmos@3|d|15.5|19.75|pwr@4||15.5|22.75
Awire|net@48|||1800|pin@48||20.5|-0.25|pin@30||26.25|-0.25
Awire|net@49|||1800|pin@61||17.75|-23.25|pin@62||28.75|-23.25
Awire|net@50|||1800|pin@66||-1|12.25|pin@4||-0.75|12.25
Awire|net@51|||2700|pin@66||-1|12.25|pin@68||-1|14.5
Awire|net@52|||1800|pin@68||-1|14.5|pin@70||32.75|14.5
Awire|net@53|||1800|pmos@1|g|18.5|12|pin@37||19.75|12
Awire|net@54|||0|pin@70||32.75|14.5|pin@71||32.5|14.5
Awire|net@55|||2700|pin@71||32.5|14.5|pin@43||32.5|17.75
Awire|net@56|||2700|M14|g|-6.75|11.25|pin@72||-6.75|17.75
Awire|net@57|||1800|pin@73||20.5|5.25|pmos@4|g|23.25|5.25
Awire|net@58|||1800|pmos@2|g|18.5|5.25|pin@73||20.5|5.25
Awire|net@59|||2700|pin@73||20.5|5.25|pin@74||20.5|7
Awire|net@60|||0|pin@20||-18|-0.25|pwr@0||-34.5|-0.25
Awire|net@61|||900|pmos4p@1|g|-35|-6.5|pin@76||-35|-8.75
Awire|net@62|||0|pmos4p@1|b|-34|-3.5|pin@77||-34.5|-3.5
Awire|net@63|||2700|pin@45||-34.5|-2.5|pwr@0||-34.5|-0.25
Awire|net@64|||900|pin@37||19.75|12|pin@38||19.75|1.5
Awire|net@65|||2700|pmos4p@1|d|-37|-3.5|pin@23||-37|-2.5
Awire|net@66|||2700|pmos4p@1|s|-33|-3.5|pin@34||-33|-2.5
Awire|net@67|||2700|pin@77||-34.5|-3.5|pin@45||-34.5|-2.5
Awire|net@68|||0|pin@34||-33|-2.5|pin@45||-34.5|-2.5
Awire|net@69|||0|pmos4p@0|b|-4.25|-4|pin@56||-5.25|-4
Awire|net@70|||2700|pin@78||-5.25|-3|pwr@1||-5.25|-0.5
Awire|net@71|||2700|pmos4p@0|d|-7.25|-4|pin@67||-7.25|-3
Awire|net@72|||2700|pin@56||-5.25|-4|pin@78||-5.25|-3
Awire|net@73|||1800|pin@67||-7.25|-3|pin@78||-5.25|-3
Awire|net@74|||2700|M5|d|-24.75|-3.5|M4|s|-24.75|-0.5
Awire|net@75|||2700|pin@30||26.25|-0.25|pin@39||26.25|1.5
Awire|net@76|||2700|pmos4p@0|s|-3.25|-4|pin@79||-3.25|-3
Awire|net@77|||0|pin@79||-3.25|-3|pin@78||-5.25|-3
Awire|net@78|||1800|pin@23||-37|-2.5|pin@45||-34.5|-2.5
Awire|net@79|||0|pin@11||-24.75|-8.75|pin@76||-35|-8.75
Awire|net@80|||2700|pin@2||30|-19|pin@3||30|-15.5
Awire|net@81|||2700|pin@5||-28.75|-15.5|pin@1||-28.75|1.5
Awire|net@82|||0|pin@3||30|-15.5|pin@5||-28.75|-15.5
Awire|net@83|||2700|pin@10||-5.25|-9|pmos4p@0|g|-5.25|-7
Awire|net@84|||2700|pmos@7|d|-13|18.5|pwr@3||-13|21.25
Awire|net@85|||900|pmos@7|s|-13|14.5|pin@69||-13|11.25
Awire|net@86|||1800|pin@38||19.75|1.5|pin@39||26.25|1.5
Awire|net@87|||2700|pmos@0|d|-24.75|18.5|pwr@2||-24.75|21.25
Awire|net@88|||2700|pin@12||-24.75|12.25|pin@6||-24.75|14
Awire|net@89|||900|pin@12||-24.75|12.25|M3|d|-24.75|10.5
Awire|net@90|||1800|pin@12||-24.75|12.25|pin@66||-1|12.25
Awire|net@91|||1800|pin@8||-20.25|16.5|pmos@7|g|-16|16.5
Awire|net@92|||2700|pin@6||-24.75|14|pmos@0|s|-24.75|14.5
Awire|net@93|||1800|pin@6||-24.75|14|pin@7||-20.25|14
Awire|net@94|||1800|pmos@0|g|-21.75|16.5|pin@8||-20.25|16.5
Awire|net@95|||2700|pin@7||-20.25|14|pin@8||-20.25|16.5
Awire|net@96|||2700|M7|d|-13|10.5|pin@69||-13|11.25
Awire|net@97|||0|pmos@5|g|23.25|12|pin@40||21.5|12
Awire|net@98|||0|M14|g|-6.75|11.25|pin@69||-13|11.25
Awire|net@99|||900|pin@4||-0.75|12.25|M15|g|-0.75|11.25
Awire|net@100|||2700|M10|d|-13|-10.5|pin@9||-13|-9
Awire|net@101|||2700|M6|d|-24.75|-10.5|pin@11||-24.75|-8.75
Awire|net@102|||1800|pin@9||-13|-9|pin@10||-5.25|-9
Awire|net@103|||2700|pin@11||-24.75|-8.75|M5|s|-24.75|-7.5
Awire|net@104|||2700|M8|d|-13|3.5|M7|s|-13|6.5
Awire|net@105|||2700|M9|d|-13|-3.5|M8|s|-13|-0.5
Awire|net@106|||2700|gnd@0||-6.75|7|pin@13||-6.75|7
Awire|net@107|||1800|pin@13||-6.75|7|pin@14||-5.75|7
Awire|net@108|||2700|pin@26||15.5|-0.25|pin@42||15.5|2.75
Awire|net@109|||2700|pin@14||-5.75|7|M14|b|-5.75|8.25
Awire|net@110|||900|M14|s|-4.75|8.25|pin@15||-4.75|7
Awire|net@111|||0|pin@15||-4.75|7|pin@13||-6.75|7
Awire|net@112|||900|M14|d|-8.75|8.25|pin@16||-8.75|7
Awire|net@113|||2700|pin@9||-13|-9|M9|s|-13|-7.5
Awire|net@114|||1800|pin@16||-8.75|7|pin@13||-6.75|7
Awire|net@115|||1800|gnd@1||-0.25|7|pin@17||0.25|7
Awire|net@116|||2700|pin@17||0.25|7|M15|b|0.25|8.25
Awire|net@117|||900|M15|s|1.25|8.25|pin@18||1.25|7
Awire|net@118|||0|pin@18||1.25|7|gnd@1||-0.25|7
Awire|phi1|D5G1;X-1;Y0.75;||0|M5|g|-27.75|-5.5|pin@22||-30.25|-5.5
Awire|phi2|D5G1;Y0.75;||0|M16|g|7.5|-4|pin@44||5.5|-4
Awire|phi2|D5G1;Y0.75;||1800|M19|g|34.25|-4|pin@46||37|-4
Awire|phi2|D5G1;X-1.5;Y0.75;||0|M6|g|-27.75|-12.5|pin@24||-30.5|-12.5
Awire|phi2|D5G1;X-3.75;Y0.75;||0|pin@74||20.5|7|pin@75||10.75|7
Awire|vbuck|D5G1;X-0.25;Y0.5;||1800|pin@72||-6.75|17.75|pmos@3|g|12.5|17.75
Awire|vbucki|D5G1;Y0.75;||1800|pmos@6|g|29.25|17.75|pin@43||32.5|17.75
X

# Cell Fig17_37e;1{sch}
CFig17_37e;1{sch}||schematic|1181853288140|1286666805927|
NTransistor|M3|D5G1;X1;Y-3;|-26.75|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M4|D5G1;X1;Y-3;|-26.75|1.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M5|D5G1;X1;Y-3;|-26.75|-5.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M6|D5G1;X1;Y-3;|-26.75|-12.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M7|D5G1;X1;Y-3;|-15|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M8|D5G1;X1;Y-3;|-15|1.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M9|D5G1;X1;Y-3;|-15|-5.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M10|D5G1;X1;Y-3;|-15|-12.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
N4-Port-Transistor|M14|D5G1;X1.5;Y-2.25;|-6.75|10.25|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
N4-Port-Transistor|M15|D5G1;X1.5;Y-2.25;|-0.75|10.25|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
NTransistor|M16|D5G1;X1.25;Y-2.25;|8.5|-4|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M17|D5G1;X1.5;Y-2.5;|17.5|-4|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
NTransistor|M18|D5G1;X1.25;Y-2.25;|24.25|-4|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M19|D5G1;X1.5;Y-2.5;|33.25|-4|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
INOR;1{ic}|NOR@0||24.5|-20|||D5G4;
INOR;1{ic}|NOR@1||24.5|-30|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-6.75|5||||
NGround|gnd@1||-0.25|5||||
NGround|gnd@2||-24.75|-18.5||||
NGround|gnd@3||-13|-19||||
NGround|gnd@4||12.75|-10.75||||
NGround|gnd@5||28.5|-10.75||||
NWire_Pin|pin@0||-29|8.5||||
NWire_Pin|pin@1||-28.75|1.5||||
NWire_Pin|pin@2||30|-19||||
NWire_Pin|pin@3||30|-15.5||||
NWire_Pin|pin@4||-0.75|12.25||||
NWire_Pin|pin@5||-28.75|-15.5||||
NWire_Pin|pin@6||-24.75|14||||
NWire_Pin|pin@7||-20.25|14||||
NWire_Pin|pin@8||-20.25|16.5||||
NWire_Pin|pin@9||-13|-9||||
NWire_Pin|pin@10||-5.25|-9||||
NWire_Pin|pin@11||-24.75|-8.75||||
NWire_Pin|pin@12||-24.75|12.25||||
NWire_Pin|pin@13||-6.75|7||||
NWire_Pin|pin@14||-5.75|7||||
NWire_Pin|pin@15||-4.75|7||||
NWire_Pin|pin@16||-8.75|7||||
NWire_Pin|pin@17||0.25|7||||
NWire_Pin|pin@18||1.25|7||||
NWire_Pin|pin@19||-2.75|7||||
NWire_Pin|pin@20||-18|-0.25||||
NWire_Pin|pin@21||-18|1.5||||
NWire_Pin|pin@22||-30.25|-5.5||||
NWire_Pin|pin@23||-37|-2.5||||
NWire_Pin|pin@24||-30.5|-12.5||||
NWire_Pin|pin@25||10.5|-0.25||||
NWire_Pin|pin@26||15.5|-0.25||||
NWire_Pin|pin@27||10.5|-7.25||||
NWire_Pin|pin@28||15.5|-7.25||||
NWire_Pin|pin@29||12.75|-7.25||||
NWire_Pin|pin@30||26.25|-0.25||||
NWire_Pin|pin@31||31.25|-0.25||||
NWire_Pin|pin@32||26.25|-7.25||||
NWire_Pin|pin@33||-18.25|8.5||||
NWire_Pin|pin@34||-33|-2.5||||
NWire_Pin|pin@35||31.25|-7.25||||
NWire_Pin|pin@36||28.5|-7.25||||
NWire_Pin|pin@37||19.75|12||||
NWire_Pin|pin@38||19.75|1.5||||
NWire_Pin|pin@39||26.25|1.5||||
NWire_Pin|pin@40||21.5|12||||
NWire_Pin|pin@41||21.5|2.75||||
NWire_Pin|pin@42||15.5|2.75||||
NWire_Pin|pin@43||32.5|17.75||||
NWire_Pin|pin@44||5.5|-4||||
NWire_Pin|pin@45||-34.5|-2.5||||
NWire_Pin|pin@46||37|-4||||
NWire_Pin|pin@47||20.5|-4||||
NWire_Pin|pin@48||20.5|-0.25||||
NWire_Pin|pin@49||21.75|-4||||
NWire_Pin|pin@50||21.75|-1||||
NWire_Pin|pin@51||15.5|-1||||
NWire_Pin|pin@52||33.5|-29||||
NWire_Pin|pin@53||17.75|-28||||
NWire_Pin|pin@54||14.25|-30||||
NWire_Pin|pin@55||17.75|-20||||
NWire_Pin|pin@56||-5.25|-4||||
NWire_Pin|pin@57||14.25|-18||||
NWire_Pin|pin@58||17.75|-24.5||||
NWire_Pin|pin@59||27.25|-24.5||||
NWire_Pin|pin@60||27.25|-19||||
NWire_Pin|pin@61||17.75|-23.25||||
NWire_Pin|pin@62||28.75|-23.25||||
NWire_Pin|pin@63||28.75|-29||||
Ngeneric:Invisible-Pin|pin@64||-0.25|24.75|||||ART_message(D5G2;)SPlot vbuck vbucki Qbar
Ngeneric:Invisible-Pin|pin@65||-37.75|19.5|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 0 1  1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE  0 1  6n 10p 10p 4n 10n,VI VI 0 DC 300m,VR VR  0 DC 650m,.tran 1n 1500n 0 uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@66||-1|12.25||||
NWire_Pin|pin@67||-7.25|-3||||
NWire_Pin|pin@68||-1|14.5||||
NWire_Pin|pin@69||-13|11.25||||
NWire_Pin|pin@70||32.75|14.5||||
NWire_Pin|pin@71||32.5|14.5||||
NWire_Pin|pin@72||-6.75|17.75||||
NWire_Pin|pin@73||20.5|5.25||||
NWire_Pin|pin@74||20.5|7||||
NWire_Pin|pin@75||10.75|7||||
NWire_Pin|pin@76||-35|-8.75||||
NWire_Pin|pin@77||-34.5|-3.5||||
NWire_Pin|pin@78||-5.25|-3||||
NWire_Pin|pin@79||-3.25|-3||||
N4-Port-Transistor|pmos4p@0||-5.25|-6|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
N4-Port-Transistor|pmos4p@1||-35|-5.5|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2;)SP_50n
NTransistor|pmos@0||-22.75|16.5|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@1||17.5|12|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@2||17.5|5.25|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@3||13.5|17.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@4||24.25|5.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@5||24.25|12|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@6||28.25|17.75|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@7||-15|16.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NPower|pwr@0||-34.5|-0.25||||
NPower|pwr@1||-5.25|-0.5||||
NPower|pwr@2||-24.75|21.25||||
NPower|pwr@3||-13|21.25||||
NPower|pwr@4||15.5|22.75||||
NPower|pwr@5||26.25|22.75||||
Awire|Out|D5G1;X-2.25;Y1;||0|NOR@0|A|19.25|-18|pin@57||14.25|-18
Awire|Out|D5G1;X0.25;Y0.75;||0|pin@31||31.25|-0.25|pin@30||26.25|-0.25
Awire|Outi|D5G1;Y0.75;||1800|pin@25||10.5|-0.25|pin@26||15.5|-0.25
Awire|Outi|D5G1;X-2;Y1;||0|NOR@1|B|19.25|-30|pin@54||14.25|-30
Awire|Q|D5G1;X-1.25;Y0.25;||0|M4|g|-27.75|1.5|pin@1||-28.75|1.5
Awire|Q|D5G1;X3.5;Y0.75;||1800|NOR@0|Out|26|-19|pin@2||30|-19
Awire|Qbar|D5G1;X0.25;Y1;||1800|pin@63||28.75|-29|pin@52||33.5|-29
Awire|VI|D5G1;X-1.5;||0|M7|g|-16|8.5|pin@33||-18.25|8.5
Awire|VR|D5G1;X-1.5;||0|M3|g|-27.75|8.5|pin@0||-29|8.5
Awire|net@0|||2700|M4|d|-24.75|3.5|M3|s|-24.75|6.5
Awire|net@1|||2700|gnd@5||28.5|-8.75|pin@36||28.5|-7.25
Awire|net@2|||900|pin@40||21.5|12|pin@41||21.5|2.75
Awire|net@3|||900|M15|d|-2.75|8.25|pin@19||-2.75|7
Awire|net@4|||1800|pin@19||-2.75|7|gnd@1||-0.25|7
Awire|net@5|||2700|gnd@2||-24.75|-16.5|M6|s|-24.75|-14.5
Awire|net@6|||900|pin@21||-18|1.5|pin@20||-18|-0.25
Awire|net@7|||2700|pmos@1|d|15.5|14|pmos@3|s|15.5|15.75
Awire|net@8|||900|pmos@1|s|15.5|10|pmos@2|d|15.5|7.25
Awire|net@9|||2700|M16|d|10.5|-2|pin@25||10.5|-0.25
Awire|net@10|||2700|M17|d|15.5|-2|pin@26||15.5|-0.25
Awire|net@11|||900|M16|s|10.5|-6|pin@27||10.5|-7.25
Awire|net@12|||1800|pin@29||12.75|-7.25|pin@28||15.5|-7.25
Awire|net@13|||2700|pin@42||15.5|2.75|pmos@2|s|15.5|3.25
Awire|net@14|||2700|pin@28||15.5|-7.25|M17|s|15.5|-6
Awire|net@15|||1800|pin@27||10.5|-7.25|pin@29||12.75|-7.25
Awire|net@16|||2700|gnd@4||12.75|-8.75|pin@29||12.75|-7.25
Awire|net@17|||2700|M18|d|26.25|-2|pin@30||26.25|-0.25
Awire|net@18|||2700|M19|d|31.25|-2|pin@31||31.25|-0.25
Awire|net@19|||900|M18|s|26.25|-6|pin@32||26.25|-7.25
Awire|net@20|||1800|pin@36||28.5|-7.25|pin@35||31.25|-7.25
Awire|net@21|||2700|pin@35||31.25|-7.25|M19|s|31.25|-6
Awire|net@22|||1800|pin@32||26.25|-7.25|pin@36||28.5|-7.25
Awire|net@23|||0|pin@41||21.5|2.75|pin@42||15.5|2.75
Awire|net@24|||1800|M17|g|18.5|-4|pin@47||20.5|-4
Awire|net@25|||2700|pin@47||20.5|-4|pin@48||20.5|-0.25
Awire|net@26|||0|M10|g|-16|-12.5|M6|g|-27.75|-12.5
Awire|net@27|||0|M18|g|23.25|-4|pin@49||21.75|-4
Awire|net@28|||2700|pin@49||21.75|-4|pin@50||21.75|-1
Awire|net@29|||0|pin@50||21.75|-1|pin@51||15.5|-1
Awire|net@30|||2700|pin@51||15.5|-1|pin@26||15.5|-0.25
Awire|net@31|||2700|pin@39||26.25|1.5|pmos@4|s|26.25|3.25
Awire|net@32|||0|NOR@1|A|19.25|-28|pin@53||17.75|-28
Awire|net@33|||0|M9|g|-16|-5.5|M5|g|-27.75|-5.5
Awire|net@34|||0|NOR@0|B|19.25|-20|pin@55||17.75|-20
Awire|net@35|||2700|pin@53||17.75|-28|pin@58||17.75|-24.5
Awire|net@36|||1800|pin@58||17.75|-24.5|pin@59||27.25|-24.5
Awire|net@37|||2700|pin@59||27.25|-24.5|pin@60||27.25|-19
Awire|net@38|||0|pin@60||27.25|-19|NOR@0|Out|26|-19
Awire|net@39|||900|pin@55||17.75|-20|pin@61||17.75|-23.25
Awire|net@40|||1800|NOR@1|Out|26|-29|pin@63||28.75|-29
Awire|net@41|||0|M8|g|-16|1.5|pin@21||-18|1.5
Awire|net@42|||2700|pmos@6|d|26.25|19.75|pwr@5||26.25|22.75
Awire|net@43|||900|pin@62||28.75|-23.25|pin@63||28.75|-29
Awire|net@44|||2700|gnd@3||-13|-17|M10|s|-13|-14.5
Awire|net@45|||2700|pmos@4|d|26.25|7.25|pmos@5|s|26.25|10
Awire|net@46|||2700|pmos@5|d|26.25|14|pmos@6|s|26.25|15.75
Awire|net@47|||2700|pmos@3|d|15.5|19.75|pwr@4||15.5|22.75
Awire|net@48|||1800|pin@48||20.5|-0.25|pin@30||26.25|-0.25
Awire|net@49|||1800|pin@61||17.75|-23.25|pin@62||28.75|-23.25
Awire|net@50|||1800|pin@66||-1|12.25|pin@4||-0.75|12.25
Awire|net@51|||2700|pin@66||-1|12.25|pin@68||-1|14.5
Awire|net@52|||1800|pin@68||-1|14.5|pin@70||32.75|14.5
Awire|net@53|||1800|pmos@1|g|18.5|12|pin@37||19.75|12
Awire|net@54|||0|pin@70||32.75|14.5|pin@71||32.5|14.5
Awire|net@55|||2700|pin@71||32.5|14.5|pin@43||32.5|17.75
Awire|net@56|||2700|M14|g|-6.75|11.25|pin@72||-6.75|17.75
Awire|net@57|||1800|pin@73||20.5|5.25|pmos@4|g|23.25|5.25
Awire|net@58|||1800|pmos@2|g|18.5|5.25|pin@73||20.5|5.25
Awire|net@59|||2700|pin@73||20.5|5.25|pin@74||20.5|7
Awire|net@60|||0|pin@20||-18|-0.25|pwr@0||-34.5|-0.25
Awire|net@61|||900|pmos4p@1|g|-35|-6.5|pin@76||-35|-8.75
Awire|net@62|||0|pmos4p@1|b|-34|-3.5|pin@77||-34.5|-3.5
Awire|net@63|||2700|pin@45||-34.5|-2.5|pwr@0||-34.5|-0.25
Awire|net@64|||900|pin@37||19.75|12|pin@38||19.75|1.5
Awire|net@65|||2700|pmos4p@1|d|-37|-3.5|pin@23||-37|-2.5
Awire|net@66|||2700|pmos4p@1|s|-33|-3.5|pin@34||-33|-2.5
Awire|net@67|||2700|pin@77||-34.5|-3.5|pin@45||-34.5|-2.5
Awire|net@68|||0|pin@34||-33|-2.5|pin@45||-34.5|-2.5
Awire|net@69|||0|pmos4p@0|b|-4.25|-4|pin@56||-5.25|-4
Awire|net@70|||2700|pin@78||-5.25|-3|pwr@1||-5.25|-0.5
Awire|net@71|||2700|pmos4p@0|d|-7.25|-4|pin@67||-7.25|-3
Awire|net@72|||2700|pin@56||-5.25|-4|pin@78||-5.25|-3
Awire|net@73|||1800|pin@67||-7.25|-3|pin@78||-5.25|-3
Awire|net@74|||2700|M5|d|-24.75|-3.5|M4|s|-24.75|-0.5
Awire|net@75|||2700|pin@30||26.25|-0.25|pin@39||26.25|1.5
Awire|net@76|||2700|pmos4p@0|s|-3.25|-4|pin@79||-3.25|-3
Awire|net@77|||0|pin@79||-3.25|-3|pin@78||-5.25|-3
Awire|net@78|||1800|pin@23||-37|-2.5|pin@45||-34.5|-2.5
Awire|net@79|||0|pin@11||-24.75|-8.75|pin@76||-35|-8.75
Awire|net@80|||2700|pin@2||30|-19|pin@3||30|-15.5
Awire|net@81|||2700|pin@5||-28.75|-15.5|pin@1||-28.75|1.5
Awire|net@82|||0|pin@3||30|-15.5|pin@5||-28.75|-15.5
Awire|net@83|||2700|pin@10||-5.25|-9|pmos4p@0|g|-5.25|-7
Awire|net@84|||2700|pmos@7|d|-13|18.5|pwr@3||-13|21.25
Awire|net@85|||900|pmos@7|s|-13|14.5|pin@69||-13|11.25
Awire|net@86|||1800|pin@38||19.75|1.5|pin@39||26.25|1.5
Awire|net@87|||2700|pmos@0|d|-24.75|18.5|pwr@2||-24.75|21.25
Awire|net@88|||2700|pin@12||-24.75|12.25|pin@6||-24.75|14
Awire|net@89|||900|pin@12||-24.75|12.25|M3|d|-24.75|10.5
Awire|net@90|||1800|pin@12||-24.75|12.25|pin@66||-1|12.25
Awire|net@91|||1800|pin@8||-20.25|16.5|pmos@7|g|-16|16.5
Awire|net@92|||2700|pin@6||-24.75|14|pmos@0|s|-24.75|14.5
Awire|net@93|||1800|pin@6||-24.75|14|pin@7||-20.25|14
Awire|net@94|||1800|pmos@0|g|-21.75|16.5|pin@8||-20.25|16.5
Awire|net@95|||2700|pin@7||-20.25|14|pin@8||-20.25|16.5
Awire|net@96|||2700|M7|d|-13|10.5|pin@69||-13|11.25
Awire|net@97|||0|pmos@5|g|23.25|12|pin@40||21.5|12
Awire|net@98|||0|M14|g|-6.75|11.25|pin@69||-13|11.25
Awire|net@99|||900|pin@4||-0.75|12.25|M15|g|-0.75|11.25
Awire|net@100|||2700|M10|d|-13|-10.5|pin@9||-13|-9
Awire|net@101|||2700|M6|d|-24.75|-10.5|pin@11||-24.75|-8.75
Awire|net@102|||1800|pin@9||-13|-9|pin@10||-5.25|-9
Awire|net@103|||2700|pin@11||-24.75|-8.75|M5|s|-24.75|-7.5
Awire|net@104|||2700|M8|d|-13|3.5|M7|s|-13|6.5
Awire|net@105|||2700|M9|d|-13|-3.5|M8|s|-13|-0.5
Awire|net@106|||2700|gnd@0||-6.75|7|pin@13||-6.75|7
Awire|net@107|||1800|pin@13||-6.75|7|pin@14||-5.75|7
Awire|net@108|||2700|pin@26||15.5|-0.25|pin@42||15.5|2.75
Awire|net@109|||2700|pin@14||-5.75|7|M14|b|-5.75|8.25
Awire|net@110|||900|M14|s|-4.75|8.25|pin@15||-4.75|7
Awire|net@111|||0|pin@15||-4.75|7|pin@13||-6.75|7
Awire|net@112|||900|M14|d|-8.75|8.25|pin@16||-8.75|7
Awire|net@113|||2700|pin@9||-13|-9|M9|s|-13|-7.5
Awire|net@114|||1800|pin@16||-8.75|7|pin@13||-6.75|7
Awire|net@115|||1800|gnd@1||-0.25|7|pin@17||0.25|7
Awire|net@116|||2700|pin@17||0.25|7|M15|b|0.25|8.25
Awire|net@117|||900|M15|s|1.25|8.25|pin@18||1.25|7
Awire|net@118|||0|pin@18||1.25|7|gnd@1||-0.25|7
Awire|phi1|D5G1;X-1;Y0.75;||0|M5|g|-27.75|-5.5|pin@22||-30.25|-5.5
Awire|phi2|D5G1;Y0.75;||0|M16|g|7.5|-4|pin@44||5.5|-4
Awire|phi2|D5G1;Y0.75;||1800|M19|g|34.25|-4|pin@46||37|-4
Awire|phi2|D5G1;X-1.5;Y0.75;||0|M6|g|-27.75|-12.5|pin@24||-30.5|-12.5
Awire|phi2|D5G1;X-3.75;Y0.75;||0|pin@74||20.5|7|pin@75||10.75|7
Awire|vbuck|D5G1;X-0.25;Y0.5;||1800|pin@72||-6.75|17.75|pmos@3|g|12.5|17.75
Awire|vbucki|D5G1;Y0.75;||1800|pmos@6|g|29.25|17.75|pin@43||32.5|17.75
X

# Cell Fig17_39;1{sch}
CFig17_39;1{sch}||schematic|1181855358125|1286666835696|
NTransistor|M3|D5G1;X1;Y-3;|-23.5|9.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M4|D5G1;X1;Y-3;|-23.5|2.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M5|D5G1;X1;Y-3;|-23.5|-4.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M6|D5G1;X1;Y-3;|-23.5|-11.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M7|D5G1;X1;Y-3;|-11.75|9.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M8|D5G1;X1;Y-3;|-11.75|2.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M9|D5G1;X1;Y-3;|-11.75|-4.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
NTransistor|M10|D5G1;X1;Y-3;|-11.75|-11.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-3.25;)SN_50n
N4-Port-Transistor|M14|D5G1;X1.5;Y-2.25;|-3.5|11|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
N4-Port-Transistor|M15|D5G1;X1.5;Y-2.25;|2.25|11|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D1000.0|SIM_spice_model(D5G0.5;X-1.25;Y-2;)SN_50n
NTransistor|M16|D5G1;X1.25;Y-2.25;|11.75|-3.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M17|D5G1;X1.5;Y-2.5;|20.75|-3.25|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
NTransistor|M18|D5G1;X1.25;Y-2.25;|27.5|-3.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.5;)SN_50n
NTransistor|M19|D5G1;X1.5;Y-2.5;|36.5|-3.25|||YRRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D200.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SN_50n
INOR;1{ic}|NOR@0||27.75|-19.25|||D5G4;
INOR;1{ic}|NOR@1||27.75|-29.25|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-21.5|-17.75||||
NGround|gnd@1||-9.75|-18.25||||
NGround|gnd@2||16|-10||||
NGround|gnd@3||31.75|-10||||
NGround|gnd@4||-3.5|5.75||||
NGround|gnd@5||3|5.75||||
NWire_Pin|pin@0||33.25|-18.25||||
NWire_Pin|pin@1||-14.75|0.5||||
NWire_Pin|pin@2||-14.75|2.25||||
NWire_Pin|pin@3||-27|-4.75||||
NWire_Pin|pin@4||-33.75|-1.75||||
NWire_Pin|pin@5||-27.25|-11.75||||
NWire_Pin|pin@6||13.75|0.5||||
NWire_Pin|pin@7||18.75|0.5||||
NWire_Pin|pin@8||13.75|-6.5||||
NWire_Pin|pin@9||18.75|-6.5||||
NWire_Pin|pin@10||16|-6.5||||
NWire_Pin|pin@11||33.25|-14.75||||
NWire_Pin|pin@12||29.5|0.5||||
NWire_Pin|pin@13||34.5|0.5||||
NWire_Pin|pin@14||29.5|-6.5||||
NWire_Pin|pin@15||-15|9.25||||
NWire_Pin|pin@16||-29.75|-1.75||||
NWire_Pin|pin@17||34.5|-6.5||||
NWire_Pin|pin@18||31.75|-6.5||||
NWire_Pin|pin@19||23|12.75||||
NWire_Pin|pin@20||23|2.25||||
NWire_Pin|pin@21||29.5|2.25||||
NWire_Pin|pin@23||24.75|12.75||||
NWire_Pin|pin@24||24.75|3.5||||
NWire_Pin|pin@25||18.75|3.5||||
NWire_Pin|pin@26||35.75|18.5||||
NWire_Pin|pin@27||8.75|-3.25||||
NWire_Pin|pin@28||-31.25|-1.75||||
NWire_Pin|pin@29||40.25|-3.25||||
NWire_Pin|pin@30||23.75|-3.25||||
NWire_Pin|pin@31||23.75|0.5||||
NWire_Pin|pin@32||25|-3.25||||
NWire_Pin|pin@33||-25.5|-14.75||||
NWire_Pin|pin@34||25|-0.25||||
NWire_Pin|pin@35||18.75|-0.25||||
NWire_Pin|pin@36||36.75|-28.25||||
NWire_Pin|pin@37||21|-27.25||||
NWire_Pin|pin@38||17.5|-29.25||||
NWire_Pin|pin@39||21|-19.25||||
NWire_Pin|pin@40||-2|-3.25||||
NWire_Pin|pin@41||17.5|-17.25||||
NWire_Pin|pin@42||21|-23.75||||
NWire_Pin|pin@43||30.5|-23.75||||
NWire_Pin|pin@44||-21.5|14.75||||
NWire_Pin|pin@45||30.5|-18.25||||
NWire_Pin|pin@46||21|-22.5||||
NWire_Pin|pin@47||32|-22.5||||
NWire_Pin|pin@48||32|-28.25||||
Ngeneric:Invisible-Pin|pin@49||3|25.5|||||ART_message(D5G2;)SPlot vbuck vbucki Qbar
Ngeneric:Invisible-Pin|pin@50||-37.75|20.25|||||SIM_spice_card(D5G1;)S[VDD VDD 0 DC 1,VGND GND 0 DC 0,Vphi1 phi1 0 DC 0 PULSE 0 1  1n 10p 10p 4n 10n,Vphi2 phi2 0 DC 0 PULSE  0 1  6n 10p 10p 4n 10n,VI VI 0 DC 620m,VR VR  0 DC 650m,.tran 1n 1500n 0 uic,*.options post,.include cmosedu_models.txt]
NWire_Pin|pin@51||2.25|13||||
NWire_Pin|pin@52||-4|-2.25||||
NWire_Pin|pin@53||2.25|15.25||||
NWire_Pin|pin@54||-9.75|12||||
NWire_Pin|pin@55||-17|14.75||||
NWire_Pin|pin@56||36|15.25||||
NWire_Pin|pin@57||35.75|15.25||||
NWire_Pin|pin@58||-3.5|18.5||||
NWire_Pin|pin@59||23.75|6||||
NWire_Pin|pin@60||23.75|7.75||||
NWire_Pin|pin@61||14|7.75||||
NWire_Pin|pin@62||-31.75|-8||||
NWire_Pin|pin@63||-31.25|-2.75||||
NWire_Pin|pin@64||-2|-2.25||||
NWire_Pin|pin@65||0|-2.25||||
NWire_Pin|pin@66||-17|17.25||||
NWire_Pin|pin@67||-9.75|-8.25||||
NWire_Pin|pin@68||-25.75|9.25||||
NWire_Pin|pin@69||-25.5|2.25||||
NWire_Pin|pin@70||-2|-8.25||||
NWire_Pin|pin@71||-21.5|-8||||
NWire_Pin|pin@72||-21.5|13||||
NWire_Pin|pin@73||-3.5|7.75||||
NWire_Pin|pin@74||-2.5|7.75||||
NWire_Pin|pin@75||-1.5|7.75||||
NWire_Pin|pin@76||-5.5|7.75||||
NWire_Pin|pin@77||3.25|7.75||||
NWire_Pin|pin@78||4.25|7.75||||
NWire_Pin|pin@79||0.25|7.75||||
N4-Port-Transistor|pmos4p@0||-2|-5.25|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
N4-Port-Transistor|pmos4p@1||-31.75|-4.75|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D100.0|SIM_spice_model(D5G0.5;X-1;Y-2;)SP_50n
NTransistor|pmos@0||-19.5|17.25|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@1||20.75|12.75|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@2||20.75|6|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@3||16.75|18.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@4||27.5|6|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@5||27.5|12.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@6||31.5|18.5|||YRRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D400.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NTransistor|pmos@7||-11.75|17.25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D20.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G0.5;X-1;Y-2.25;)SP_50n
NPower|pwr@0||-9.75|22||||
NPower|pwr@1||18.75|23.5||||
NPower|pwr@2||29.5|23.5||||
NPower|pwr@3||-31.25|0.5||||
NPower|pwr@4||-2|0.25||||
NPower|pwr@5||-21.5|22||||
Awire|Out|D5G1;X-2.25;Y1;||0|NOR@0|A|22.5|-17.25|pin@41||17.5|-17.25
Awire|Out|D5G1;X0.25;Y0.75;||0|pin@13||34.5|0.5|pin@12||29.5|0.5
Awire|Outi|D5G1;Y0.75;||1800|pin@6||13.75|0.5|pin@7||18.75|0.5
Awire|Outi|D5G1;X-2;Y1;||0|NOR@1|B|22.5|-29.25|pin@38||17.5|-29.25
Awire|Q|D5G1;X-1.25;Y0.25;||0|M4|g|-24.5|2.25|pin@69||-25.5|2.25
Awire|Q|D5G1;X3.5;Y0.75;||1800|NOR@0|Out|29.25|-18.25|pin@0||33.25|-18.25
Awire|Qbar|D5G1;X0.25;Y1;||1800|pin@48||32|-28.25|pin@36||36.75|-28.25
Awire|VI|D5G1;X-2;||0|M7|g|-12.75|9.25|pin@15||-15|9.25
Awire|VR|D5G1;X-1.5;||0|M3|g|-24.5|9.25|pin@68||-25.75|9.25
Awire|net@0|||2700|M4|d|-21.5|4.25|M3|s|-21.5|7.25
Awire|net@1|||2700|gnd@3||31.75|-8|pin@18||31.75|-6.5
Awire|net@2|||2700|M17|d|18.75|-1.25|pin@7||18.75|0.5
Awire|net@3|||2700|M10|d|-9.75|-9.75|pin@67||-9.75|-8.25
Awire|net@4|||2700|M6|d|-21.5|-9.75|pin@71||-21.5|-8
Awire|net@5|||1800|pin@67||-9.75|-8.25|pin@70||-2|-8.25
Awire|net@6|||2700|pin@71||-21.5|-8|M5|s|-21.5|-6.75
Awire|net@7|||2700|M8|d|-9.75|4.25|M7|s|-9.75|7.25
Awire|net@8|||2700|M9|d|-9.75|-2.75|M8|s|-9.75|0.25
Awire|net@9|||2700|gnd@4||-3.5|7.75|pin@73||-3.5|7.75
Awire|net@10|||1800|pin@73||-3.5|7.75|pin@74||-2.5|7.75
Awire|net@11|||2700|pin@7||18.75|0.5|pin@25||18.75|3.5
Awire|net@12|||2700|pin@74||-2.5|7.75|M14|b|-2.5|9
Awire|net@13|||900|M16|s|13.75|-5.25|pin@8||13.75|-6.5
Awire|net@14|||900|M14|s|-1.5|9|pin@75||-1.5|7.75
Awire|net@15|||0|pin@75||-1.5|7.75|pin@73||-3.5|7.75
Awire|net@16|||900|M14|d|-5.5|9|pin@76||-5.5|7.75
Awire|net@17|||2700|pin@67||-9.75|-8.25|M9|s|-9.75|-6.75
Awire|net@18|||1800|pin@76||-5.5|7.75|pin@73||-3.5|7.75
Awire|net@19|||1800|gnd@5||3|7.75|pin@77||3.25|7.75
Awire|net@20|||2700|pin@77||3.25|7.75|M15|b|3.25|9
Awire|net@21|||900|M15|s|4.25|9|pin@78||4.25|7.75
Awire|net@22|||0|pin@78||4.25|7.75|gnd@5||3|7.75
Awire|net@23|||1800|pin@10||16|-6.5|pin@9||18.75|-6.5
Awire|net@24|||2700|pin@25||18.75|3.5|pmos@2|s|18.75|4
Awire|net@25|||2700|pin@9||18.75|-6.5|M17|s|18.75|-5.25
Awire|net@26|||1800|pin@8||13.75|-6.5|pin@10||16|-6.5
Awire|net@27|||2700|gnd@2||16|-8|pin@10||16|-6.5
Awire|net@28|||2700|M18|d|29.5|-1.25|pin@12||29.5|0.5
Awire|net@29|||2700|M19|d|34.5|-1.25|pin@13||34.5|0.5
Awire|net@30|||900|M18|s|29.5|-5.25|pin@14||29.5|-6.5
Awire|net@31|||900|pin@23||24.75|12.75|pin@24||24.75|3.5
Awire|net@32|||1800|pin@18||31.75|-6.5|pin@17||34.5|-6.5
Awire|net@33|||2700|pin@17||34.5|-6.5|M19|s|34.5|-5.25
Awire|net@34|||1800|pin@14||29.5|-6.5|pin@18||31.75|-6.5
Awire|net@35|||0|pin@24||24.75|3.5|pin@25||18.75|3.5
Awire|net@36|||1800|M17|g|21.75|-3.25|pin@30||23.75|-3.25
Awire|net@37|||2700|pin@30||23.75|-3.25|pin@31||23.75|0.5
Awire|net@38|||0|M10|g|-12.75|-11.75|M6|g|-24.5|-11.75
Awire|net@39|||0|M18|g|26.5|-3.25|pin@32||25|-3.25
Awire|net@40|||2700|pin@32||25|-3.25|pin@34||25|-0.25
Awire|net@41|||0|pin@34||25|-0.25|pin@35||18.75|-0.25
Awire|net@42|||900|M15|d|0.25|9|pin@79||0.25|7.75
Awire|net@43|||2700|pin@35||18.75|-0.25|pin@7||18.75|0.5
Awire|net@44|||2700|pin@21||29.5|2.25|pmos@4|s|29.5|4
Awire|net@45|||0|NOR@1|A|22.5|-27.25|pin@37||21|-27.25
Awire|net@46|||0|M9|g|-12.75|-4.75|M5|g|-24.5|-4.75
Awire|net@47|||0|NOR@0|B|22.5|-19.25|pin@39||21|-19.25
Awire|net@48|||2700|pin@37||21|-27.25|pin@42||21|-23.75
Awire|net@49|||1800|pin@42||21|-23.75|pin@43||30.5|-23.75
Awire|net@50|||2700|pin@43||30.5|-23.75|pin@45||30.5|-18.25
Awire|net@51|||0|pin@45||30.5|-18.25|NOR@0|Out|29.25|-18.25
Awire|net@52|||900|pin@39||21|-19.25|pin@46||21|-22.5
Awire|net@53|||1800|pin@79||0.25|7.75|gnd@5||3|7.75
Awire|net@54|||1800|NOR@1|Out|29.25|-28.25|pin@48||32|-28.25
Awire|net@55|||0|M8|g|-12.75|2.25|pin@2||-14.75|2.25
Awire|net@56|||2700|pmos@6|d|29.5|20.5|pwr@2||29.5|23.5
Awire|net@57|||900|pin@47||32|-22.5|pin@48||32|-28.25
Awire|net@58|||2700|gnd@1||-9.75|-16.25|M10|s|-9.75|-13.75
Awire|net@59|||2700|pmos@4|d|29.5|8|pmos@5|s|29.5|10.75
Awire|net@60|||2700|pmos@5|d|29.5|14.75|pmos@6|s|29.5|16.5
Awire|net@61|||2700|pmos@3|d|18.75|20.5|pwr@1||18.75|23.5
Awire|net@62|||1800|pin@31||23.75|0.5|pin@12||29.5|0.5
Awire|net@63|||1800|pin@46||21|-22.5|pin@47||32|-22.5
Awire|net@64|||2700|gnd@0||-21.5|-15.75|M6|s|-21.5|-13.75
Awire|net@66|||2700|pin@51||2.25|13|pin@53||2.25|15.25
Awire|net@67|||1800|pin@53||2.25|15.25|pin@56||36|15.25
Awire|net@68|||1800|pmos@1|g|21.75|12.75|pin@19||23|12.75
Awire|net@69|||0|pin@56||36|15.25|pin@57||35.75|15.25
Awire|net@70|||2700|pin@57||35.75|15.25|pin@26||35.75|18.5
Awire|net@71|||2700|M14|g|-3.5|12|pin@58||-3.5|18.5
Awire|net@72|||1800|pin@59||23.75|6|pmos@4|g|26.5|6
Awire|net@73|||1800|pmos@2|g|21.75|6|pin@59||23.75|6
Awire|net@74|||2700|pin@59||23.75|6|pin@60||23.75|7.75
Awire|net@75|||900|pin@2||-14.75|2.25|pin@1||-14.75|0.5
Awire|net@76|||0|pin@1||-14.75|0.5|pwr@3||-31.25|0.5
Awire|net@77|||900|pmos4p@1|g|-31.75|-5.75|pin@62||-31.75|-8
Awire|net@78|||0|pmos4p@1|b|-30.75|-2.75|pin@63||-31.25|-2.75
Awire|net@79|||2700|pin@28||-31.25|-1.75|pwr@3||-31.25|0.5
Awire|net@80|||900|pin@19||23|12.75|pin@20||23|2.25
Awire|net@81|||2700|pmos4p@1|d|-33.75|-2.75|pin@4||-33.75|-1.75
Awire|net@82|||2700|pmos4p@1|s|-29.75|-2.75|pin@16||-29.75|-1.75
Awire|net@83|||2700|pin@63||-31.25|-2.75|pin@28||-31.25|-1.75
Awire|net@84|||0|pin@16||-29.75|-1.75|pin@28||-31.25|-1.75
Awire|net@85|||0|pmos4p@0|b|-1|-3.25|pin@40||-2|-3.25
Awire|net@86|||2700|pmos@1|d|18.75|14.75|pmos@3|s|18.75|16.5
Awire|net@87|||2700|pin@64||-2|-2.25|pwr@4||-2|0.25
Awire|net@88|||2700|pmos4p@0|d|-4|-3.25|pin@52||-4|-2.25
Awire|net@89|||2700|pin@40||-2|-3.25|pin@64||-2|-2.25
Awire|net@90|||1800|pin@52||-4|-2.25|pin@64||-2|-2.25
Awire|net@91|||2700|M5|d|-21.5|-2.75|M4|s|-21.5|0.25
Awire|net@92|||2700|pin@12||29.5|0.5|pin@21||29.5|2.25
Awire|net@93|||2700|pmos4p@0|s|0|-3.25|pin@65||0|-2.25
Awire|net@94|||0|pin@65||0|-2.25|pin@64||-2|-2.25
Awire|net@95|||1800|pin@4||-33.75|-1.75|pin@28||-31.25|-1.75
Awire|net@96|||0|pin@71||-21.5|-8|pin@62||-31.75|-8
Awire|net@97|||900|pmos@1|s|18.75|10.75|pmos@2|d|18.75|8
Awire|net@98|||2700|pin@0||33.25|-18.25|pin@11||33.25|-14.75
Awire|net@99|||2700|pin@33||-25.5|-14.75|pin@69||-25.5|2.25
Awire|net@100|||0|pin@11||33.25|-14.75|pin@33||-25.5|-14.75
Awire|net@101|||2700|pin@70||-2|-8.25|pmos4p@0|g|-2|-6.25
Awire|net@102|||2700|pmos@7|d|-9.75|19.25|pwr@0||-9.75|22
Awire|net@103|||900|pmos@7|s|-9.75|15.25|pin@54||-9.75|12
Awire|net@104|||1800|pin@20||23|2.25|pin@21||29.5|2.25
Awire|net@105|||2700|pmos@0|d|-21.5|19.25|pwr@5||-21.5|22
Awire|net@106|||2700|pin@72||-21.5|13|pin@44||-21.5|14.75
Awire|net@107|||900|pin@72||-21.5|13|M3|d|-21.5|11.25
Awire|net@108|||2700|M16|d|13.75|-1.25|pin@6||13.75|0.5
Awire|net@109|||1800|pin@72||-21.5|13|pin@51||2.25|13
Awire|net@110|||1800|pin@66||-17|17.25|pmos@7|g|-12.75|17.25
Awire|net@111|||2700|pin@44||-21.5|14.75|pmos@0|s|-21.5|15.25
Awire|net@112|||1800|pin@44||-21.5|14.75|pin@55||-17|14.75
Awire|net@113|||1800|pmos@0|g|-18.5|17.25|pin@66||-17|17.25
Awire|net@114|||2700|pin@55||-17|14.75|pin@66||-17|17.25
Awire|net@115|||2700|M7|d|-9.75|11.25|pin@54||-9.75|12
Awire|net@116|||0|pmos@5|g|26.5|12.75|pin@23||24.75|12.75
Awire|net@117|||0|M14|g|-3.5|12|pin@54||-9.75|12
Awire|net@119|||900|pin@51||2.25|13|M15|g|2.25|12
Awire|phi1|D5G1;X-1;Y0.75;||0|M5|g|-24.5|-4.75|pin@3||-27|-4.75
Awire|phi2|D5G1;Y0.75;||0|M16|g|10.75|-3.25|pin@27||8.75|-3.25
Awire|phi2|D5G1;Y0.75;||1800|M19|g|37.5|-3.25|pin@29||40.25|-3.25
Awire|phi2|D5G1;X-1.5;Y0.75;||0|M6|g|-24.5|-11.75|pin@5||-27.25|-11.75
Awire|phi2|D5G1;X-3.75;Y0.75;||0|pin@60||23.75|7.75|pin@61||14|7.75
Awire|vbuck|D5G1;X-0.25;Y0.5;||1800|pin@58||-3.5|18.5|pmos@3|g|15.75|18.5
Awire|vbucki|D5G1;Y0.75;||1800|pmos@6|g|32.5|18.5|pin@26||35.75|18.5
X

# Cell NAND;1{ic}
CNAND;1{ic}||artwork|1181788893296|1181855611281|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NCircle|art@2||3.5|1.75|1|1||
NCircle|art@3||0|1.5|6|6|RRR||ART_degrees()F[0.0,3.1415927]
NOpened-Polygon|art@4||-1|1.5|2|6|||trace()V[1/-3,-1/-3,-1/3,1/3]
Nschematic:Bus_Pin|pin@0||-4|3||||
Nschematic:Wire_Pin|pin@1||-2|3||||
Nschematic:Bus_Pin|pin@2||-4|0.25||||
Nschematic:Wire_Pin|pin@3||-2|0.25||||
Nschematic:Bus_Pin|pin@4||4|1.75||||
Nschematic:Wire_Pin|pin@5||6|1.75||||
Ngeneric:Invisible-Pin|pin@8||0|1.75|||||ART_message(D5G1;)SNAND
Aschematic:wire|net@0|||0|pin@1||-2|3|pin@0||-4|3
Aschematic:wire|net@1|||0|pin@3||-2|0.25|pin@2||-4|0.25
Aschematic:wire|net@2|||0|pin@5||6|1.75|pin@4||4|1.75
EA||D5G2;|pin@0||U
EB||D5G2;|pin@2||U
EOut||D5G2;X2.25;|pin@4||U
X

# Cell NAND;1{sch}
CNAND;1{sch}||schematic|1181788760562|1208959288718|
NTransistor|M2|D5G1;X1;Y-3;|-17.25|4.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M3|D5G1;X1;Y-3;|-10.5|4.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M4|D5G1;X1.5;Y-3.25;|-10.5|-3.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G1;X-1.25;Y-2.75;)SN_50n
NTransistor|M5|D5G1;X1.5;Y-3.25;|-10.5|-8.75|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G1;X-1.25;Y-2.75;)SN_50n
INAND;1{ic}|NAND@1||0.25|6.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-8.5|-14.5||||
NWire_Pin|pin@0||-13|-3.75||||
NWire_Pin|pin@1||-18.25|-8.75||||
NWire_Pin|pin@2||-13|4.5||||
NWire_Pin|pin@3||-26|-3.75||||
NWire_Pin|pin@4||-3.25|1.5||||
NWire_Pin|pin@5||-26.25|-8.75||||
NWire_Pin|pin@6||-8.5|8||||
NWire_Pin|pin@7||-15.25|8||||
NWire_Pin|pin@8||-8.5|1.5||||
NWire_Pin|pin@9||-15.25|1.5||||
NPower|pwr@0||-15.25|10.25||||
Awire|net@0|||2700|M4|d|-8.5|-1.75|pin@8||-8.5|1.5
Awire|net@1|||1800|pin@7||-15.25|8|pin@6||-8.5|8
Awire|net@2|||2700|gnd@0||-8.5|-12.5|M5|s|-8.5|-10.75
Awire|net@3|||1800|pin@5||-26.25|-8.75|pin@1||-18.25|-8.75
Awire|net@4|||900|pin@2||-13|4.5|pin@0||-13|-3.75
Awire|net@5|||900|M2|g|-18.25|4.5|pin@1||-18.25|-8.75
Awire|net@6|||2700|pin@7||-15.25|8|pwr@0||-15.25|10.25
Awire|net@7|||0|M4|g|-11.5|-3.75|pin@0||-13|-3.75
Awire|net@8|||900|pin@6||-8.5|8|M3|d|-8.5|6.5
Awire|net@9|||2700|M5|d|-8.5|-6.75|M4|s|-8.5|-5.75
Awire|net@10|||1800|pin@1||-18.25|-8.75|M5|g|-11.5|-8.75
Awire|net@11|||1800|pin@8||-8.5|1.5|pin@4||-3.25|1.5
Awire|net@12|||0|pin@0||-13|-3.75|pin@3||-26|-3.75
Awire|net@13|||2700|M2|d|-15.25|6.5|pin@7||-15.25|8
Awire|net@14|||2700|pin@8||-8.5|1.5|M3|s|-8.5|2.5
Awire|net@15|||1800|pin@9||-15.25|1.5|pin@8||-8.5|1.5
Awire|net@16|||900|M2|s|-15.25|2.5|pin@9||-15.25|1.5
Awire|net@17|||0|M3|g|-11.5|4.5|pin@2||-13|4.5
EA||D5G2;|pin@3||U
EB||D5G2;|pin@5||U
EOut||D5G2;|pin@4||U
X

# Cell NOR;1{ic}
CNOR;1{ic}||artwork|1181792352031|1181855611281|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NCircle|art@3||-1.5|1|6|6|RRR||ART_degrees()F[0.0,3.1415927]
NOpened-Polygon|art@4||-2.25|1|2|6|||trace()V[1/-3,-1/-3,-1/3,1/3]
Nschematic:Bus_Pin|pin@0||-5.25|2||||
Nschematic:Wire_Pin|pin@1||-3.25|2||||
Nschematic:Bus_Pin|pin@2||-5.25|0||||
Nschematic:Wire_Pin|pin@3||-3.25|0||||
Nschematic:Bus_Pin|pin@4||1.5|1||||
Nschematic:Wire_Pin|pin@5||3.5|1||||
Ngeneric:Invisible-Pin|pin@7||-1.25|1.25|||||ART_message(D5G1;)SNOR
Aschematic:wire|net@0|||0|pin@1||-3.25|2|pin@0||-5.25|2
Aschematic:wire|net@1|||0|pin@3||-3.25|0|pin@2||-5.25|0
Aschematic:wire|net@2|||0|pin@5||3.5|1|pin@4||1.5|1
EA||D5G2;X-0.5;|pin@0||U
EB||D5G2;X-0.5;|pin@2||U
EOut||D5G2;X2.25;|pin@4||U
X

# Cell NOR;1{sch}
CNOR;1{sch}||schematic|1181791733125|1208959298734|
NTransistor|M2|D5G1;X1;Y-3;|-10|5.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M3|D5G1;X1;Y-3;|-10|0.75|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D40.0|SIM_spice_model(D5G1;X-1;Y-3.25;)SP_50n
NTransistor|M5|D5G1;X1.5;Y-3.25;|-16.5|-6.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G1;X-1.25;Y-2.75;)SN_50n
NTransistor|M6|D5G1;X1.5;Y-3.25;|-10|-6.25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0|SIM_spice_model(D5G1;X-1.25;Y-2.75;)SN_50n
INOR;1{ic}|NOR@0||2.5|4.75|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-11|-12.5||||
NWire_Pin|pin@10||-14.5|-9.5||||
NWire_Pin|pin@11||-8|-9.5||||
NWire_Pin|pin@12||-11|-9.5||||
NWire_Pin|pin@13||-18.25|-6.5||||
NWire_Pin|pin@15||-18.25|0.75||||
NWire_Pin|pin@17||-12|-6.25||||
NWire_Pin|pin@18||-12|5.75||||
NWire_Pin|pin@19||-14.5|-3.25||||
NWire_Pin|pin@20||-8|-3.25||||
NWire_Pin|pin@21||-2.75|-3.25||||
NWire_Pin|pin@22||-20.25|0.75||||
NWire_Pin|pin@23||-20.5|5.75||||
NPower|pwr@0||-8|10.5||||
Awire|net@18|||2700|M2|d|-8|7.75|pwr@0||-8|10.5
Awire|net@20|||2700|pin@20||-8|-3.25|M3|s|-8|-1.25
Awire|net@21|||900|M5|s|-14.5|-8.5|pin@10||-14.5|-9.5
Awire|net@22|||1800|pin@10||-14.5|-9.5|pin@12||-11|-9.5
Awire|net@23|||2700|pin@11||-8|-9.5|M6|s|-8|-8.25
Awire|net@24|||1800|pin@12||-11|-9.5|pin@11||-8|-9.5
Awire|net@25|||2700|gnd@0||-11|-10.5|pin@12||-11|-9.5
Awire|net@26|||0|M5|g|-17.5|-6.5|pin@13||-18.25|-6.5
Awire|net@27|||0|M3|g|-11|0.75|pin@15||-18.25|0.75
Awire|net@29|||2700|pin@13||-18.25|-6.5|pin@15||-18.25|0.75
Awire|net@31|||0|M6|g|-11|-6.25|pin@17||-12|-6.25
Awire|net@32|||0|M2|g|-11|5.75|pin@18||-12|5.75
Awire|net@33|||2700|pin@17||-12|-6.25|pin@18||-12|5.75
Awire|net@34|||2700|M5|d|-14.5|-4.5|pin@19||-14.5|-3.25
Awire|net@35|||2700|M6|d|-8|-4.25|pin@20||-8|-3.25
Awire|net@36|||1800|pin@19||-14.5|-3.25|pin@20||-8|-3.25
Awire|net@37|||1800|pin@20||-8|-3.25|pin@21||-2.75|-3.25
Awire|net@38|||0|pin@15||-18.25|0.75|pin@22||-20.25|0.75
Awire|net@39|||0|pin@18||-12|5.75|pin@23||-20.5|5.75
Awire|net@40|||900|M2|s|-8|3.75|M3|d|-8|2.75
EA||D5G2;X-0.5;|pin@23||U
EB||D5G2;X-0.75;|pin@22||U
EOut||D5G2;X1.25;Y0.25;|pin@21||U
X
