$date
	Sat Feb 22 21:01:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module edgedetector_tb $end
$var wire 1 ! riseedge $end
$var wire 1 " falledge $end
$var wire 1 # anyedge $end
$var reg 1 $ clk $end
$var reg 1 % in $end
$scope module uut $end
$var wire 1 # anyedge $end
$var wire 1 $ clk $end
$var wire 1 " falledge $end
$var wire 1 % in $end
$var wire 1 ! riseedge $end
$var reg 1 & in_delayed $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5
1$
#10
1!
1#
0$
1%
#15
0!
0#
1&
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
1"
1#
0$
0%
#45
0#
0"
0&
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
