
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000062  00800100  00001e6e  00001ee2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e6e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a6  00800162  00001ed0  00001f44  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  00001f44  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000036e  00000000  00000000  00001fe4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000017a3  00000000  00000000  00002352  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000841  00000000  00000000  00003af5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001150  00000000  00000000  00004336  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002c0  00000000  00000000  00005488  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004e7  00000000  00000000  00005748  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000462  00000000  00000000  00005c2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000090  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 6c 01 	jmp	0x2d8	; 0x2d8 <__ctors_end>
       4:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
       8:	0c 94 d6 01 	jmp	0x3ac	; 0x3ac <__vector_2>
       c:	0c 94 52 02 	jmp	0x4a4	; 0x4a4 <__vector_3>
      10:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      14:	0c 94 2b 08 	jmp	0x1056	; 0x1056 <__vector_5>
      18:	0c 94 58 07 	jmp	0xeb0	; 0xeb0 <__vector_6>
      1c:	0c 94 64 07 	jmp	0xec8	; 0xec8 <__vector_7>
      20:	0c 94 77 07 	jmp	0xeee	; 0xeee <__vector_8>
      24:	0c 94 49 07 	jmp	0xe92	; 0xe92 <__vector_9>
      28:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      2c:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      30:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      34:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      38:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      3c:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      40:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      44:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      48:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      4c:	0c 94 18 04 	jmp	0x830	; 0x830 <__vector_19>
      50:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      54:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>
      58:	0c 94 89 01 	jmp	0x312	; 0x312 <__bad_interrupt>

0000005c <__c.1711>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1679>:
      78:	0a 49 6e 76 61 6c 69 64 20 4d 6f 64 65 2e 00        .Invalid Mode..

00000087 <__c.1676>:
      87:	0a 50 49 4e 45 20 3a 20 00                          .PINE : .

00000090 <__c.1674>:
      90:	0a 50 49 4e 42 20 3a 20 00                          .PINB : .

00000099 <__c.1672>:
      99:	0a 50 4f 52 54 44 3a 20 00                          .PORTD: .

000000a2 <__c.1670>:
      a2:	0a 50 4f 52 54 42 3a 20 00                          .PORTB: .

000000ab <__c.1668>:
      ab:	0a 20 20 20 20 20 20 20 37 36 35 34 33 32 31 30     .       76543210
	...

000000bc <__c.1663>:
      bc:	0a 57 68 61 74 20 28 5b 54 5d 65 73 74 2f 5b 46     .What ([T]est/[F
      cc:	5d 6f 6c 6c 6f 77 29 3a 20 00                       ]ollow): .

000000d6 <__c.1649>:
      d6:	0a 3a 20 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00     .: Init: Done...

000000e6 <__c.1626>:
      e6:	0a 5b 64 65 62 75 67 5d 20 50 42 3f 20 52 65 6c     .[debug] PB? Rel
      f6:	65 61 73 65 64 00                                   eased.

000000fc <__c.1624>:
      fc:	0a 5b 64 65 62 75 67 5d 20 50 42 36 20 50 72 65     .[debug] PB6 Pre
     10c:	73 73 65 64 00                                      ssed.

00000111 <__c.1622>:
     111:	0a 5b 64 65 62 75 67 5d 20 50 42 34 20 50 72 65     .[debug] PB4 Pre
     121:	73 73 65 64 00                                      ssed.

00000126 <__c.1620>:
     126:	50 52 45 53 53 45 44 00                             PRESSED.

0000012e <__c.1618>:
     12e:	0a 5b 64 65 62 75 67 5d 20 44 4f 57 4e 20 00        .[debug] DOWN .

0000013d <__c.1616>:
     13d:	0a 5b 64 65 62 75 67 5d 20 50 42 37 20 50 72 65     .[debug] PB7 Pre
     14d:	73 73 65 64 00                                      ssed.

00000152 <__c.1599>:
     152:	0a 5b 64 65 62 75 67 5d 20 50 45 3f 20 52 65 6c     .[debug] PE? Rel
     162:	65 61 73 65 64 00                                   eased.

00000168 <__c.1597>:
     168:	0a 5b 64 65 62 75 67 5d 20 50 45 33 20 50 72 65     .[debug] PE3 Pre
     178:	73 73 65 64 00                                      ssed.

0000017d <__c.1595>:
     17d:	0a 5b 64 65 62 75 67 5d 20 50 45 32 20 50 72 65     .[debug] PE2 Pre
     18d:	73 73 65 64 00                                      ssed.

00000192 <__c.1813>:
     192:	09 5b 64 6f 6e 65 5d 00                             .[done].

0000019a <__c.1811>:
     19a:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
     1aa:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

000001b8 <__c.1809>:
     1b8:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

000001c3 <__c.1798>:
     1c3:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     1d3:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     1e3:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     1f3:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     203:	6c 65 64 00                                         led.

00000207 <__c.1749>:
     207:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     217:	53 45 54 53 3a 20 00                                SETS: .

0000021e <__c.1737>:
     21e:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     22e:	44 43 3a 20 00                                      DC: .

00000233 <__c.1731>:
     233:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     243:	44 43 3a 20 00                                      DC: .

00000248 <__c.1545>:
     248:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     258:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

00000263 <__c.1635>:
     263:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     273:	64 6f 6e 65 5d 00                                   done].

00000279 <__c.1633>:
     279:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     289:	74 61 72 74 2e 00                                   tart..

0000028f <__c.1564>:
     28f:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000297 <__c.1557>:
     297:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     2a7:	69 6d 65 72 31 00                                   imer1.

000002ad <__c.1512>:
     2ad:	09 5b 64 6f 6e 65 5d 00                             .[done].

000002b5 <__c.1504>:
     2b5:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     2c5:	69 6d 65 72 32 00                                   imer2.

000002cb <__c.1957>:
     2cb:	63 64 69 6e 6f 70 73 75 78 58 5b 00 00              cdinopsuxX[..

000002d8 <__ctors_end>:
     2d8:	11 24       	eor	r1, r1
     2da:	1f be       	out	0x3f, r1	; 63
     2dc:	cf ef       	ldi	r28, 0xFF	; 255
     2de:	d4 e0       	ldi	r29, 0x04	; 4
     2e0:	de bf       	out	0x3e, r29	; 62
     2e2:	cd bf       	out	0x3d, r28	; 61

000002e4 <__do_copy_data>:
     2e4:	11 e0       	ldi	r17, 0x01	; 1
     2e6:	a0 e0       	ldi	r26, 0x00	; 0
     2e8:	b1 e0       	ldi	r27, 0x01	; 1
     2ea:	ee e6       	ldi	r30, 0x6E	; 110
     2ec:	fe e1       	ldi	r31, 0x1E	; 30
     2ee:	02 c0       	rjmp	.+4      	; 0x2f4 <.do_copy_data_start>

000002f0 <.do_copy_data_loop>:
     2f0:	05 90       	lpm	r0, Z+
     2f2:	0d 92       	st	X+, r0

000002f4 <.do_copy_data_start>:
     2f4:	a2 36       	cpi	r26, 0x62	; 98
     2f6:	b1 07       	cpc	r27, r17
     2f8:	d9 f7       	brne	.-10     	; 0x2f0 <.do_copy_data_loop>

000002fa <__do_clear_bss>:
     2fa:	12 e0       	ldi	r17, 0x02	; 2
     2fc:	a2 e6       	ldi	r26, 0x62	; 98
     2fe:	b1 e0       	ldi	r27, 0x01	; 1
     300:	01 c0       	rjmp	.+2      	; 0x304 <.do_clear_bss_start>

00000302 <.do_clear_bss_loop>:
     302:	1d 92       	st	X+, r1

00000304 <.do_clear_bss_start>:
     304:	a8 30       	cpi	r26, 0x08	; 8
     306:	b1 07       	cpc	r27, r17
     308:	e1 f7       	brne	.-8      	; 0x302 <.do_clear_bss_loop>
     30a:	0e 94 db 02 	call	0x5b6	; 0x5b6 <main>
     30e:	0c 94 35 0f 	jmp	0x1e6a	; 0x1e6a <_exit>

00000312 <__bad_interrupt>:
     312:	0c 94 ac 01 	jmp	0x358	; 0x358 <__vector_default>

00000316 <clock_init>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/pgmspace.h>

void clock_init(void) {
     316:	80 e0       	ldi	r24, 0x00	; 0
     318:	90 e0       	ldi	r25, 0x00	; 0
     31a:	20 e8       	ldi	r18, 0x80	; 128
     31c:	0f b6       	in	r0, 0x3f	; 63
     31e:	f8 94       	cli
     320:	20 93 61 00 	sts	0x0061, r18
     324:	80 93 61 00 	sts	0x0061, r24
     328:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     32a:	08 95       	ret

0000032c <joy_init>:

void joy_init(void) {
     32c:	84 b1       	in	r24, 0x04	; 4
     32e:	8f 72       	andi	r24, 0x2F	; 47
     330:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     332:	8d b1       	in	r24, 0x0d	; 13
     334:	83 7f       	andi	r24, 0xF3	; 243
     336:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     338:	85 b1       	in	r24, 0x05	; 5
     33a:	80 6d       	ori	r24, 0xD0	; 208
     33c:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     33e:	8e b1       	in	r24, 0x0e	; 14
     340:	8c 60       	ori	r24, 0x0C	; 12
     342:	8e b9       	out	0x0e, r24	; 14
	//LEFT	= PINX&(1<<Z)
	//RIGHT = PINX&(1<<Z)
	//UP	= PINX&(1<<Z) = reset
	//IN	= PINX&(1<<Z) = reset
	
}
     344:	08 95       	ret

00000346 <pcint_init>:
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
}

void pcint_init(void) {
     346:	80 ec       	ldi	r24, 0xC0	; 192
     348:	8d bb       	out	0x1d, r24	; 29
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     34a:	80 ed       	ldi	r24, 0xD0	; 208
     34c:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     350:	8c e0       	ldi	r24, 0x0C	; 12
     352:	80 93 6b 00 	sts	0x006B, r24
}
     356:	08 95       	ret

00000358 <__vector_default>:
			printf_P(PSTR("\nInvalid Mode."));
		}
	}	
} 
		
ISR(BADISR_vect) {
     358:	1f 92       	push	r1
     35a:	0f 92       	push	r0
     35c:	0f b6       	in	r0, 0x3f	; 63
     35e:	0f 92       	push	r0
     360:	11 24       	eor	r1, r1
     362:	2f 93       	push	r18
     364:	3f 93       	push	r19
     366:	4f 93       	push	r20
     368:	5f 93       	push	r21
     36a:	6f 93       	push	r22
     36c:	7f 93       	push	r23
     36e:	8f 93       	push	r24
     370:	9f 93       	push	r25
     372:	af 93       	push	r26
     374:	bf 93       	push	r27
     376:	ef 93       	push	r30
     378:	ff 93       	push	r31
	printf_P(PSTR("\n\nInvalid Interupt Enabled\n"));
     37a:	8c e5       	ldi	r24, 0x5C	; 92
     37c:	90 e0       	ldi	r25, 0x00	; 0
     37e:	9f 93       	push	r25
     380:	8f 93       	push	r24
     382:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     386:	0f 90       	pop	r0
     388:	0f 90       	pop	r0
}
     38a:	ff 91       	pop	r31
     38c:	ef 91       	pop	r30
     38e:	bf 91       	pop	r27
     390:	af 91       	pop	r26
     392:	9f 91       	pop	r25
     394:	8f 91       	pop	r24
     396:	7f 91       	pop	r23
     398:	6f 91       	pop	r22
     39a:	5f 91       	pop	r21
     39c:	4f 91       	pop	r20
     39e:	3f 91       	pop	r19
     3a0:	2f 91       	pop	r18
     3a2:	0f 90       	pop	r0
     3a4:	0f be       	out	0x3f, r0	; 63
     3a6:	0f 90       	pop	r0
     3a8:	1f 90       	pop	r1
     3aa:	18 95       	reti

000003ac <__vector_2>:
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}

ISR(PCINT0_vect) {
     3ac:	1f 92       	push	r1
     3ae:	0f 92       	push	r0
     3b0:	0f b6       	in	r0, 0x3f	; 63
     3b2:	0f 92       	push	r0
     3b4:	11 24       	eor	r1, r1
     3b6:	2f 93       	push	r18
     3b8:	3f 93       	push	r19
     3ba:	4f 93       	push	r20
     3bc:	5f 93       	push	r21
     3be:	6f 93       	push	r22
     3c0:	7f 93       	push	r23
     3c2:	8f 93       	push	r24
     3c4:	9f 93       	push	r25
     3c6:	af 93       	push	r26
     3c8:	bf 93       	push	r27
     3ca:	ef 93       	push	r30
     3cc:	ff 93       	push	r31
	//PE2,3
	if (PINE&((1<<2)|(1<<3))) {
     3ce:	8c b1       	in	r24, 0x0c	; 12
     3d0:	8c 70       	andi	r24, 0x0C	; 12
     3d2:	79 f0       	breq	.+30     	; 0x3f2 <__vector_2+0x46>
		if (PINE&(1<<2))
     3d4:	62 9b       	sbis	0x0c, 2	; 12
     3d6:	08 c0       	rjmp	.+16     	; 0x3e8 <__vector_2+0x3c>
			printf_P(PSTR("\n[debug] PE2 Pressed"));
     3d8:	8d e7       	ldi	r24, 0x7D	; 125
     3da:	91 e0       	ldi	r25, 0x01	; 1
     3dc:	9f 93       	push	r25
     3de:	8f 93       	push	r24
     3e0:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     3e4:	0f 90       	pop	r0
     3e6:	0f 90       	pop	r0
		if (PINE&(1<<3))
     3e8:	63 9b       	sbis	0x0c, 3	; 12
     3ea:	0b c0       	rjmp	.+22     	; 0x402 <__vector_2+0x56>
			printf_P(PSTR("\n[debug] PE3 Pressed"));
     3ec:	88 e6       	ldi	r24, 0x68	; 104
     3ee:	91 e0       	ldi	r25, 0x01	; 1
     3f0:	02 c0       	rjmp	.+4      	; 0x3f6 <__vector_2+0x4a>
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
     3f2:	82 e5       	ldi	r24, 0x52	; 82
     3f4:	91 e0       	ldi	r25, 0x01	; 1
     3f6:	9f 93       	push	r25
     3f8:	8f 93       	push	r24
     3fa:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     3fe:	0f 90       	pop	r0
     400:	0f 90       	pop	r0
}
     402:	ff 91       	pop	r31
     404:	ef 91       	pop	r30
     406:	bf 91       	pop	r27
     408:	af 91       	pop	r26
     40a:	9f 91       	pop	r25
     40c:	8f 91       	pop	r24
     40e:	7f 91       	pop	r23
     410:	6f 91       	pop	r22
     412:	5f 91       	pop	r21
     414:	4f 91       	pop	r20
     416:	3f 91       	pop	r19
     418:	2f 91       	pop	r18
     41a:	0f 90       	pop	r0
     41c:	0f be       	out	0x3f, r0	; 63
     41e:	0f 90       	pop	r0
     420:	1f 90       	pop	r1
     422:	18 95       	reti

00000424 <init>:
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
}

void init(void) {
     424:	f8 94       	cli
	cli();
	power_lcd_disable();
     426:	e4 e6       	ldi	r30, 0x64	; 100
     428:	f0 e0       	ldi	r31, 0x00	; 0
     42a:	80 81       	ld	r24, Z
     42c:	80 61       	ori	r24, 0x10	; 16
     42e:	80 83       	st	Z, r24
	power_spi_disable();
     430:	80 81       	ld	r24, Z
     432:	84 60       	ori	r24, 0x04	; 4
     434:	80 83       	st	Z, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     436:	80 e0       	ldi	r24, 0x00	; 0
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	20 e8       	ldi	r18, 0x80	; 128
     43c:	0f b6       	in	r0, 0x3f	; 63
     43e:	f8 94       	cli
     440:	20 93 61 00 	sts	0x0061, r18
     444:	80 93 61 00 	sts	0x0061, r24
     448:	0f be       	out	0x3f, r0	; 63

void pcint_init(void) {
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     44a:	80 ec       	ldi	r24, 0xC0	; 192
     44c:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     44e:	80 ed       	ldi	r24, 0xD0	; 208
     450:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     454:	8c e0       	ldi	r24, 0x0C	; 12
     456:	80 93 6b 00 	sts	0x006B, r24
	cli();
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	pcint_init();
	usart_init();
     45a:	0e 94 20 07 	call	0xe40	; 0xe40 <usart_init>
	//OSCAL set by the bootloader.
}

void joy_init(void) {
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
     45e:	84 b1       	in	r24, 0x04	; 4
     460:	8f 72       	andi	r24, 0x2F	; 47
     462:	84 b9       	out	0x04, r24	; 4
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     464:	8d b1       	in	r24, 0x0d	; 13
     466:	83 7f       	andi	r24, 0xF3	; 243
     468:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     46a:	85 b1       	in	r24, 0x05	; 5
     46c:	80 6d       	ori	r24, 0xD0	; 208
     46e:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     470:	8e b1       	in	r24, 0x0e	; 14
     472:	8c 60       	ori	r24, 0x0C	; 12
     474:	8e b9       	out	0x0e, r24	; 14
	power_spi_disable();
	clock_init();
	pcint_init();
	usart_init();
	joy_init();
	adc_init();
     476:	0e 94 67 04 	call	0x8ce	; 0x8ce <adc_init>
	timers_init();
     47a:	0e 94 16 08 	call	0x102c	; 0x102c <timers_init>
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
     47e:	8a b1       	in	r24, 0x0a	; 10
     480:	8a 6a       	ori	r24, 0xAA	; 170
     482:	8a b9       	out	0x0a, r24	; 10
	motor_mode_L(MOTOR_L_FWD);
     484:	81 e0       	ldi	r24, 0x01	; 1
     486:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <motor_mode_L>
	motor_mode_R(MOTOR_R_FWD);
     48a:	81 e0       	ldi	r24, 0x01	; 1
     48c:	0e 94 bb 08 	call	0x1176	; 0x1176 <motor_mode_R>
	sei(); //We use interupts, so enable them.
     490:	78 94       	sei
	printf_P(PSTR("\n: Init: Done\n\n"));
     492:	86 ed       	ldi	r24, 0xD6	; 214
     494:	90 e0       	ldi	r25, 0x00	; 0
     496:	9f 93       	push	r25
     498:	8f 93       	push	r24
     49a:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     49e:	0f 90       	pop	r0
     4a0:	0f 90       	pop	r0
}
     4a2:	08 95       	ret

000004a4 <__vector_3>:
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
}

ISR(PCINT1_vect) {
     4a4:	1f 92       	push	r1
     4a6:	0f 92       	push	r0
     4a8:	0f b6       	in	r0, 0x3f	; 63
     4aa:	0f 92       	push	r0
     4ac:	11 24       	eor	r1, r1
     4ae:	2f 93       	push	r18
     4b0:	3f 93       	push	r19
     4b2:	4f 93       	push	r20
     4b4:	5f 93       	push	r21
     4b6:	6f 93       	push	r22
     4b8:	7f 93       	push	r23
     4ba:	8f 93       	push	r24
     4bc:	9f 93       	push	r25
     4be:	af 93       	push	r26
     4c0:	bf 93       	push	r27
     4c2:	ef 93       	push	r30
     4c4:	ff 93       	push	r31
	//PB7,4,6

	if (PINB&((1<<7)|(1<<6)|(1<<4))) {
     4c6:	83 b1       	in	r24, 0x03	; 3
     4c8:	80 7d       	andi	r24, 0xD0	; 208
     4ca:	89 f1       	breq	.+98     	; 0x52e <__stack+0x2f>
		if (PINB&(1<<7)) {
     4cc:	1f 9b       	sbis	0x03, 7	; 3
     4ce:	20 c0       	rjmp	.+64     	; 0x510 <__stack+0x11>
			printf_P(PSTR("\n[debug] PB7 Pressed"));
     4d0:	8d e3       	ldi	r24, 0x3D	; 61
     4d2:	91 e0       	ldi	r25, 0x01	; 1
     4d4:	9f 93       	push	r25
     4d6:	8f 93       	push	r24
     4d8:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
			printf_P(PSTR("\n[debug] DOWN "));
     4dc:	8e e2       	ldi	r24, 0x2E	; 46
     4de:	91 e0       	ldi	r25, 0x01	; 1
     4e0:	9f 93       	push	r25
     4e2:	8f 93       	push	r24
     4e4:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
			printf_P(PSTR("PRESSED"));
     4e8:	86 e2       	ldi	r24, 0x26	; 38
     4ea:	91 e0       	ldi	r25, 0x01	; 1
     4ec:	9f 93       	push	r25
     4ee:	8f 93       	push	r24
     4f0:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
			adc_calibrate_update();
     4f4:	0e 94 de 04 	call	0x9bc	; 0x9bc <adc_calibrate_update>
			print_adc_calibration();
     4f8:	0e 94 75 05 	call	0xaea	; 0xaea <print_adc_calibration>
			print_adc_values();
     4fc:	0e 94 c0 05 	call	0xb80	; 0xb80 <print_adc_values>
     500:	8d b7       	in	r24, 0x3d	; 61
     502:	9e b7       	in	r25, 0x3e	; 62
     504:	06 96       	adiw	r24, 0x06	; 6
     506:	0f b6       	in	r0, 0x3f	; 63
     508:	f8 94       	cli
     50a:	9e bf       	out	0x3e, r25	; 62
     50c:	0f be       	out	0x3f, r0	; 63
     50e:	8d bf       	out	0x3d, r24	; 61
		}
		if (PINB&(1<<4))
     510:	1c 9b       	sbis	0x03, 4	; 3
     512:	08 c0       	rjmp	.+16     	; 0x524 <__stack+0x25>
			printf_P(PSTR("\n[debug] PB4 Pressed"));
     514:	81 e1       	ldi	r24, 0x11	; 17
     516:	91 e0       	ldi	r25, 0x01	; 1
     518:	9f 93       	push	r25
     51a:	8f 93       	push	r24
     51c:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     520:	0f 90       	pop	r0
     522:	0f 90       	pop	r0
		if (PINB&(1<<6))
     524:	1e 9b       	sbis	0x03, 6	; 3
     526:	0b c0       	rjmp	.+22     	; 0x53e <__stack+0x3f>
			printf_P(PSTR("\n[debug] PB6 Pressed"));
     528:	8c ef       	ldi	r24, 0xFC	; 252
     52a:	90 e0       	ldi	r25, 0x00	; 0
     52c:	02 c0       	rjmp	.+4      	; 0x532 <__stack+0x33>
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
     52e:	86 ee       	ldi	r24, 0xE6	; 230
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	9f 93       	push	r25
     534:	8f 93       	push	r24
     536:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     53a:	0f 90       	pop	r0
     53c:	0f 90       	pop	r0
}
     53e:	ff 91       	pop	r31
     540:	ef 91       	pop	r30
     542:	bf 91       	pop	r27
     544:	af 91       	pop	r26
     546:	9f 91       	pop	r25
     548:	8f 91       	pop	r24
     54a:	7f 91       	pop	r23
     54c:	6f 91       	pop	r22
     54e:	5f 91       	pop	r21
     550:	4f 91       	pop	r20
     552:	3f 91       	pop	r19
     554:	2f 91       	pop	r18
     556:	0f 90       	pop	r0
     558:	0f be       	out	0x3f, r0	; 63
     55a:	0f 90       	pop	r0
     55c:	1f 90       	pop	r1
     55e:	18 95       	reti

00000560 <print_bin>:
	//UP	= PINX&(1<<Z) = reset
	//IN	= PINX&(1<<Z) = reset
	
}

void  print_bin(uint8_t inp) {
     560:	ef 92       	push	r14
     562:	ff 92       	push	r15
     564:	0f 93       	push	r16
     566:	1f 93       	push	r17
     568:	cf 93       	push	r28
     56a:	df 93       	push	r29
     56c:	c7 e0       	ldi	r28, 0x07	; 7
     56e:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
     570:	91 e0       	ldi	r25, 0x01	; 1
     572:	e9 2e       	mov	r14, r25
     574:	f1 2c       	mov	r15, r1
     576:	08 2f       	mov	r16, r24
     578:	10 e0       	ldi	r17, 0x00	; 0
     57a:	c7 01       	movw	r24, r14
     57c:	0c 2e       	mov	r0, r28
     57e:	02 c0       	rjmp	.+4      	; 0x584 <print_bin+0x24>
     580:	88 0f       	add	r24, r24
     582:	99 1f       	adc	r25, r25
     584:	0a 94       	dec	r0
     586:	e2 f7       	brpl	.-8      	; 0x580 <print_bin+0x20>
     588:	80 23       	and	r24, r16
     58a:	91 23       	and	r25, r17
     58c:	0c 2e       	mov	r0, r28
     58e:	02 c0       	rjmp	.+4      	; 0x594 <print_bin+0x34>
     590:	95 95       	asr	r25
     592:	87 95       	ror	r24
     594:	0a 94       	dec	r0
     596:	e2 f7       	brpl	.-8      	; 0x590 <print_bin+0x30>
     598:	c0 96       	adiw	r24, 0x30	; 48
     59a:	0e 94 48 09 	call	0x1290	; 0x1290 <putchar>
     59e:	21 97       	sbiw	r28, 0x01	; 1
	//IN	= PINX&(1<<Z) = reset
	
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     5a0:	8f ef       	ldi	r24, 0xFF	; 255
     5a2:	cf 3f       	cpi	r28, 0xFF	; 255
     5a4:	d8 07       	cpc	r29, r24
     5a6:	49 f7       	brne	.-46     	; 0x57a <print_bin+0x1a>
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}
     5a8:	df 91       	pop	r29
     5aa:	cf 91       	pop	r28
     5ac:	1f 91       	pop	r17
     5ae:	0f 91       	pop	r16
     5b0:	ff 90       	pop	r15
     5b2:	ef 90       	pop	r14
     5b4:	08 95       	ret

000005b6 <main>:
	motor_mode_R(MOTOR_R_FWD);
	sei(); //We use interupts, so enable them.
	printf_P(PSTR("\n: Init: Done\n\n"));
}

int main(void) {
     5b6:	6f 92       	push	r6
     5b8:	7f 92       	push	r7
     5ba:	8f 92       	push	r8
     5bc:	9f 92       	push	r9
     5be:	af 92       	push	r10
     5c0:	bf 92       	push	r11
     5c2:	cf 92       	push	r12
     5c4:	df 92       	push	r13
     5c6:	ef 92       	push	r14
     5c8:	ff 92       	push	r15
     5ca:	0f 93       	push	r16
     5cc:	1f 93       	push	r17
     5ce:	df 93       	push	r29
     5d0:	cf 93       	push	r28
     5d2:	0f 92       	push	r0
     5d4:	cd b7       	in	r28, 0x3d	; 61
     5d6:	de b7       	in	r29, 0x3e	; 62
	init();
     5d8:	0e 94 12 02 	call	0x424	; 0x424 <init>
	set_motor_L(0);
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	0e 94 72 08 	call	0x10e4	; 0x10e4 <set_motor_L>
	set_motor_R(0);
     5e4:	80 e0       	ldi	r24, 0x00	; 0
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	0e 94 79 08 	call	0x10f2	; 0x10f2 <set_motor_R>
		
	char input;
	for(;;) {
		printf_P(PSTR("\nWhat ([T]est/[F]ollow): "));
     5ec:	0c eb       	ldi	r16, 0xBC	; 188
     5ee:	a0 2e       	mov	r10, r16
     5f0:	00 e0       	ldi	r16, 0x00	; 0
     5f2:	b0 2e       	mov	r11, r16
		scanf("%c",&input);
     5f4:	6e 01       	movw	r12, r28
     5f6:	08 94       	sec
     5f8:	c1 1c       	adc	r12, r1
     5fa:	d1 1c       	adc	r13, r1
     5fc:	10 e0       	ldi	r17, 0x00	; 0
     5fe:	e1 2e       	mov	r14, r17
     600:	11 e0       	ldi	r17, 0x01	; 1
     602:	f1 2e       	mov	r15, r17
				printf_P(PSTR("\nPINE : "));print_bin(PINE);
				_delay_ms(700);
			}
		}
		else {
			printf_P(PSTR("\nInvalid Mode."));
     604:	08 e7       	ldi	r16, 0x78	; 120
     606:	10 e0       	ldi	r17, 0x00	; 0
	set_motor_L(0);
	set_motor_R(0);
		
	char input;
	for(;;) {
		printf_P(PSTR("\nWhat ([T]est/[F]ollow): "));
     608:	bf 92       	push	r11
     60a:	af 92       	push	r10
     60c:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
		scanf("%c",&input);
     610:	df 92       	push	r13
     612:	cf 92       	push	r12
     614:	ff 92       	push	r15
     616:	ef 92       	push	r14
     618:	0e 94 4f 09 	call	0x129e	; 0x129e <scanf>
		if (input=='F') {
     61c:	89 81       	ldd	r24, Y+1	; 0x01
     61e:	2d b7       	in	r18, 0x3d	; 61
     620:	3e b7       	in	r19, 0x3e	; 62
     622:	2a 5f       	subi	r18, 0xFA	; 250
     624:	3f 4f       	sbci	r19, 0xFF	; 255
     626:	0f b6       	in	r0, 0x3f	; 63
     628:	f8 94       	cli
     62a:	3e bf       	out	0x3e, r19	; 62
     62c:	0f be       	out	0x3f, r0	; 63
     62e:	2d bf       	out	0x3d, r18	; 61
     630:	86 34       	cpi	r24, 0x46	; 70
     632:	09 f0       	breq	.+2      	; 0x636 <main+0x80>
     634:	62 c0       	rjmp	.+196    	; 0x6fa <main+0x144>
			for (;;) {
				uint16_t c_speed [2] = {get_motor_L(),get_motor_R()};
				printf("\nML: %X",c_speed[0]);
     636:	b3 e0       	ldi	r27, 0x03	; 3
     638:	8b 2e       	mov	r8, r27
     63a:	b1 e0       	ldi	r27, 0x01	; 1
     63c:	9b 2e       	mov	r9, r27
				printf("\nMR: %X",c_speed[1]);
     63e:	ab e0       	ldi	r26, 0x0B	; 11
     640:	aa 2e       	mov	r10, r26
     642:	a1 e0       	ldi	r26, 0x01	; 1
     644:	ba 2e       	mov	r11, r26
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     646:	f8 ec       	ldi	r31, 0xC8	; 200
     648:	cf 2e       	mov	r12, r31
     64a:	d1 2c       	mov	r13, r1
	for(;;) {
		printf_P(PSTR("\nWhat ([T]est/[F]ollow): "));
		scanf("%c",&input);
		if (input=='F') {
			for (;;) {
				uint16_t c_speed [2] = {get_motor_L(),get_motor_R()};
     64c:	0e 94 62 08 	call	0x10c4	; 0x10c4 <get_motor_L>
     650:	8c 01       	movw	r16, r24
     652:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <get_motor_R>
     656:	7c 01       	movw	r14, r24
				printf("\nML: %X",c_speed[0]);
     658:	1f 93       	push	r17
     65a:	0f 93       	push	r16
     65c:	9f 92       	push	r9
     65e:	8f 92       	push	r8
     660:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
				printf("\nMR: %X",c_speed[1]);
     664:	ff 92       	push	r15
     666:	ef 92       	push	r14
     668:	bf 92       	push	r11
     66a:	af 92       	push	r10
     66c:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
				print_adc_values();
     670:	0e 94 c0 05 	call	0xb80	; 0xb80 <print_adc_values>
		
				uint16_t adc_val_mixed [2] = {	adc_get_val(0) + adc_get_val(1) * LF_ADC_MIX_WIEGHT,	\
     674:	80 e0       	ldi	r24, 0x00	; 0
     676:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <adc_get_val>
     67a:	8c 01       	movw	r16, r24
     67c:	81 e0       	ldi	r24, 0x01	; 1
     67e:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <adc_get_val>
     682:	7c 01       	movw	r14, r24
     684:	ee 0c       	add	r14, r14
     686:	ff 1c       	adc	r15, r15
     688:	ee 0c       	add	r14, r14
     68a:	ff 1c       	adc	r15, r15
     68c:	e8 0e       	add	r14, r24
     68e:	f9 1e       	adc	r15, r25
     690:	e0 0e       	add	r14, r16
     692:	f1 1e       	adc	r15, r17
     694:	83 e0       	ldi	r24, 0x03	; 3
     696:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <adc_get_val>
     69a:	8c 01       	movw	r16, r24
     69c:	82 e0       	ldi	r24, 0x02	; 2
     69e:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <adc_get_val>
     6a2:	9c 01       	movw	r18, r24
     6a4:	22 0f       	add	r18, r18
     6a6:	33 1f       	adc	r19, r19
     6a8:	22 0f       	add	r18, r18
     6aa:	33 1f       	adc	r19, r19
     6ac:	28 0f       	add	r18, r24
     6ae:	39 1f       	adc	r19, r25
     6b0:	20 0f       	add	r18, r16
     6b2:	31 1f       	adc	r19, r17
												adc_get_val(3) + adc_get_val(2) * LF_ADC_MIX_WIEGHT	};

				if (adc_val_mixed[0]>adc_val_mixed[1])
     6b4:	8d b7       	in	r24, 0x3d	; 61
     6b6:	9e b7       	in	r25, 0x3e	; 62
     6b8:	08 96       	adiw	r24, 0x08	; 8
     6ba:	0f b6       	in	r0, 0x3f	; 63
     6bc:	f8 94       	cli
     6be:	9e bf       	out	0x3e, r25	; 62
     6c0:	0f be       	out	0x3f, r0	; 63
     6c2:	8d bf       	out	0x3d, r24	; 61
     6c4:	2e 15       	cp	r18, r14
     6c6:	3f 05       	cpc	r19, r15
     6c8:	28 f4       	brcc	.+10     	; 0x6d4 <main+0x11e>
					lf_turn_left_inc(LF_INC);
     6ca:	84 e6       	ldi	r24, 0x64	; 100
     6cc:	90 e0       	ldi	r25, 0x00	; 0
     6ce:	0e 94 80 08 	call	0x1100	; 0x1100 <lf_turn_left_inc>
     6d2:	0a c0       	rjmp	.+20     	; 0x6e8 <main+0x132>
				else if (adc_val_mixed[1]>adc_val_mixed[0])
     6d4:	e2 16       	cp	r14, r18
     6d6:	f3 06       	cpc	r15, r19
     6d8:	28 f4       	brcc	.+10     	; 0x6e4 <main+0x12e>
					lf_turn_right_inc(LF_INC);
     6da:	84 e6       	ldi	r24, 0x64	; 100
     6dc:	90 e0       	ldi	r25, 0x00	; 0
     6de:	0e 94 95 08 	call	0x112a	; 0x112a <lf_turn_right_inc>
     6e2:	02 c0       	rjmp	.+4      	; 0x6e8 <main+0x132>
				else
					lf_full_speed();
     6e4:	0e 94 aa 08 	call	0x1154	; 0x1154 <lf_full_speed>
     6e8:	88 e5       	ldi	r24, 0x58	; 88
     6ea:	9b e1       	ldi	r25, 0x1B	; 27
     6ec:	f6 01       	movw	r30, r12
     6ee:	31 97       	sbiw	r30, 0x01	; 1
     6f0:	f1 f7       	brne	.-4      	; 0x6ee <main+0x138>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     6f2:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     6f4:	09 f4       	brne	.+2      	; 0x6f8 <main+0x142>
     6f6:	aa cf       	rjmp	.-172    	; 0x64c <main+0x96>
     6f8:	f9 cf       	rjmp	.-14     	; 0x6ec <main+0x136>

				_delay_ms(700);
			}
		}
		else if(input=='T') {
     6fa:	84 35       	cpi	r24, 0x54	; 84
     6fc:	09 f0       	breq	.+2      	; 0x700 <main+0x14a>
     6fe:	4d c0       	rjmp	.+154    	; 0x79a <main+0x1e4>
			motor_mode_L(MOTOR_L_FWD);
     700:	81 e0       	ldi	r24, 0x01	; 1
     702:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <motor_mode_L>
			motor_mode_R(MOTOR_R_FWD);	
     706:	81 e0       	ldi	r24, 0x01	; 1
     708:	0e 94 bb 08 	call	0x1176	; 0x1176 <motor_mode_R>
			for(;;) {
			
				printf_P(PSTR("\n       76543210"));
     70c:	6b ea       	ldi	r22, 0xAB	; 171
     70e:	66 2e       	mov	r6, r22
     710:	60 e0       	ldi	r22, 0x00	; 0
     712:	76 2e       	mov	r7, r22
				printf_P(PSTR("\nPORTB: "));print_bin(PORTB);
     714:	52 ea       	ldi	r21, 0xA2	; 162
     716:	85 2e       	mov	r8, r21
     718:	50 e0       	ldi	r21, 0x00	; 0
     71a:	95 2e       	mov	r9, r21
				printf_P(PSTR("\nPORTD: "));print_bin(PORTD);
     71c:	49 e9       	ldi	r20, 0x99	; 153
     71e:	a4 2e       	mov	r10, r20
     720:	40 e0       	ldi	r20, 0x00	; 0
     722:	b4 2e       	mov	r11, r20
				printf_P(PSTR("\nPINB : "));print_bin(PINB);
     724:	30 e9       	ldi	r19, 0x90	; 144
     726:	c3 2e       	mov	r12, r19
     728:	30 e0       	ldi	r19, 0x00	; 0
     72a:	d3 2e       	mov	r13, r19
				printf_P(PSTR("\nPINE : "));print_bin(PINE);
     72c:	27 e8       	ldi	r18, 0x87	; 135
     72e:	e2 2e       	mov	r14, r18
     730:	20 e0       	ldi	r18, 0x00	; 0
     732:	f2 2e       	mov	r15, r18
     734:	08 ec       	ldi	r16, 0xC8	; 200
     736:	10 e0       	ldi	r17, 0x00	; 0
		else if(input=='T') {
			motor_mode_L(MOTOR_L_FWD);
			motor_mode_R(MOTOR_R_FWD);	
			for(;;) {
			
				printf_P(PSTR("\n       76543210"));
     738:	7f 92       	push	r7
     73a:	6f 92       	push	r6
     73c:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
				printf_P(PSTR("\nPORTB: "));print_bin(PORTB);
     740:	9f 92       	push	r9
     742:	8f 92       	push	r8
     744:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     748:	85 b1       	in	r24, 0x05	; 5
     74a:	0e 94 b0 02 	call	0x560	; 0x560 <print_bin>
				printf_P(PSTR("\nPORTD: "));print_bin(PORTD);
     74e:	bf 92       	push	r11
     750:	af 92       	push	r10
     752:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     756:	8b b1       	in	r24, 0x0b	; 11
     758:	0e 94 b0 02 	call	0x560	; 0x560 <print_bin>
				printf_P(PSTR("\nPINB : "));print_bin(PINB);
     75c:	df 92       	push	r13
     75e:	cf 92       	push	r12
     760:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     764:	83 b1       	in	r24, 0x03	; 3
     766:	0e 94 b0 02 	call	0x560	; 0x560 <print_bin>
				printf_P(PSTR("\nPINE : "));print_bin(PINE);
     76a:	ff 92       	push	r15
     76c:	ef 92       	push	r14
     76e:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     772:	8c b1       	in	r24, 0x0c	; 12
     774:	0e 94 b0 02 	call	0x560	; 0x560 <print_bin>
     778:	88 e5       	ldi	r24, 0x58	; 88
     77a:	9b e1       	ldi	r25, 0x1B	; 27
     77c:	2d b7       	in	r18, 0x3d	; 61
     77e:	3e b7       	in	r19, 0x3e	; 62
     780:	26 5f       	subi	r18, 0xF6	; 246
     782:	3f 4f       	sbci	r19, 0xFF	; 255
     784:	0f b6       	in	r0, 0x3f	; 63
     786:	f8 94       	cli
     788:	3e bf       	out	0x3e, r19	; 62
     78a:	0f be       	out	0x3f, r0	; 63
     78c:	2d bf       	out	0x3d, r18	; 61
     78e:	f8 01       	movw	r30, r16
     790:	31 97       	sbiw	r30, 0x01	; 1
     792:	f1 f7       	brne	.-4      	; 0x790 <main+0x1da>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     794:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     796:	d9 f7       	brne	.-10     	; 0x78e <main+0x1d8>
     798:	cf cf       	rjmp	.-98     	; 0x738 <main+0x182>
				_delay_ms(700);
			}
		}
		else {
			printf_P(PSTR("\nInvalid Mode."));
     79a:	1f 93       	push	r17
     79c:	0f 93       	push	r16
     79e:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     7a2:	0f 90       	pop	r0
     7a4:	0f 90       	pop	r0
     7a6:	30 cf       	rjmp	.-416    	; 0x608 <main+0x52>

000007a8 <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     7a8:	fc 01       	movw	r30, r24
     7aa:	76 2f       	mov	r23, r22
     7ac:	50 e0       	ldi	r21, 0x00	; 0
     7ae:	40 e0       	ldi	r20, 0x00	; 0
     7b0:	0b c0       	rjmp	.+22     	; 0x7c8 <max+0x20>
	uint8_t tmpi=sz,tmpv=0;
	for(uint8_t c=0;c<sz;++c)
		if (val[c]>tmpv) {
     7b2:	20 81       	ld	r18, Z
     7b4:	31 81       	ldd	r19, Z+1	; 0x01
     7b6:	85 2f       	mov	r24, r21
     7b8:	90 e0       	ldi	r25, 0x00	; 0
     7ba:	82 17       	cp	r24, r18
     7bc:	93 07       	cpc	r25, r19
     7be:	10 f4       	brcc	.+4      	; 0x7c4 <max+0x1c>
			tmpi=c;
			tmpv=val[c];
     7c0:	52 2f       	mov	r21, r18
     7c2:	74 2f       	mov	r23, r20
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
	uint8_t tmpi=sz,tmpv=0;
	for(uint8_t c=0;c<sz;++c)
     7c4:	4f 5f       	subi	r20, 0xFF	; 255
     7c6:	32 96       	adiw	r30, 0x02	; 2
     7c8:	46 17       	cp	r20, r22
     7ca:	98 f3       	brcs	.-26     	; 0x7b2 <max+0xa>
		if (val[c]>tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     7cc:	87 2f       	mov	r24, r23
     7ce:	08 95       	ret

000007d0 <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     7d0:	e8 2f       	mov	r30, r24
     7d2:	f0 e0       	ldi	r31, 0x00	; 0
     7d4:	ee 0f       	add	r30, r30
     7d6:	ff 1f       	adc	r31, r31
     7d8:	df 01       	movw	r26, r30
     7da:	af 50       	subi	r26, 0x0F	; 15
     7dc:	be 4f       	sbci	r27, 0xFE	; 254
     7de:	e7 51       	subi	r30, 0x17	; 23
     7e0:	fe 4f       	sbci	r31, 0xFE	; 254
     7e2:	20 81       	ld	r18, Z
     7e4:	31 81       	ldd	r19, Z+1	; 0x01
     7e6:	8d 91       	ld	r24, X+
     7e8:	9c 91       	ld	r25, X
     7ea:	28 1b       	sub	r18, r24
     7ec:	39 0b       	sbc	r19, r25
	return adc_val[ch]-adc_offset[ch];
}
     7ee:	c9 01       	movw	r24, r18
     7f0:	08 95       	ret

000007f2 <adc_calibrate_clear>:

void adc_calibrate_store() {
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}

void adc_calibrate_clear() {
     7f2:	10 92 f2 01 	sts	0x01F2, r1
     7f6:	10 92 f1 01 	sts	0x01F1, r1
     7fa:	10 92 f4 01 	sts	0x01F4, r1
     7fe:	10 92 f3 01 	sts	0x01F3, r1
     802:	10 92 f6 01 	sts	0x01F6, r1
     806:	10 92 f5 01 	sts	0x01F5, r1
     80a:	10 92 f8 01 	sts	0x01F8, r1
     80e:	10 92 f7 01 	sts	0x01F7, r1
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
     812:	10 92 62 01 	sts	0x0162, r1
}
     816:	08 95       	ret

00000818 <adc_set_channel>:
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
}

void adc_set_channel(uint8_t channel) {
     818:	ac e7       	ldi	r26, 0x7C	; 124
     81a:	b0 e0       	ldi	r27, 0x00	; 0
     81c:	9c 91       	ld	r25, X
     81e:	e1 e2       	ldi	r30, 0x21	; 33
     820:	f1 e0       	ldi	r31, 0x01	; 1
     822:	e8 0f       	add	r30, r24
     824:	f1 1d       	adc	r31, r1
     826:	90 7e       	andi	r25, 0xE0	; 224
     828:	80 81       	ld	r24, Z
     82a:	98 2b       	or	r25, r24
     82c:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     82e:	08 95       	ret

00000830 <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     830:	1f 92       	push	r1
     832:	0f 92       	push	r0
     834:	0f b6       	in	r0, 0x3f	; 63
     836:	0f 92       	push	r0
     838:	11 24       	eor	r1, r1
     83a:	2f 93       	push	r18
     83c:	3f 93       	push	r19
     83e:	4f 93       	push	r20
     840:	8f 93       	push	r24
     842:	9f 93       	push	r25
     844:	af 93       	push	r26
     846:	bf 93       	push	r27
     848:	ef 93       	push	r30
     84a:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     84c:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     850:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     854:	20 91 f9 01 	lds	r18, 0x01F9
     858:	22 23       	and	r18, r18
     85a:	11 f4       	brne	.+4      	; 0x860 <__vector_19+0x30>
     85c:	e3 e0       	ldi	r30, 0x03	; 3
     85e:	02 c0       	rjmp	.+4      	; 0x864 <__vector_19+0x34>
	else		real_channel = curr_ch-1;
     860:	e2 2f       	mov	r30, r18
     862:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     864:	f0 e0       	ldi	r31, 0x00	; 0
     866:	ee 0f       	add	r30, r30
     868:	ff 1f       	adc	r31, r31
     86a:	df 01       	movw	r26, r30
     86c:	a7 51       	subi	r26, 0x17	; 23
     86e:	be 4f       	sbci	r27, 0xFE	; 254
     870:	93 2f       	mov	r25, r19
     872:	80 e0       	ldi	r24, 0x00	; 0
     874:	84 0f       	add	r24, r20
     876:	91 1d       	adc	r25, r1
     878:	8d 93       	st	X+, r24
     87a:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     87c:	e6 50       	subi	r30, 0x06	; 6
     87e:	fe 4f       	sbci	r31, 0xFE	; 254
     880:	80 81       	ld	r24, Z
     882:	91 81       	ldd	r25, Z+1	; 0x01
     884:	01 96       	adiw	r24, 0x01	; 1
     886:	91 83       	std	Z+1, r25	; 0x01
     888:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     88a:	82 2f       	mov	r24, r18
     88c:	8f 5f       	subi	r24, 0xFF	; 255
     88e:	80 93 f9 01 	sts	0x01F9, r24
     892:	84 30       	cpi	r24, 0x04	; 4
     894:	10 f0       	brcs	.+4      	; 0x89a <__vector_19+0x6a>
     896:	10 92 f9 01 	sts	0x01F9, r1

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     89a:	80 91 7c 00 	lds	r24, 0x007C
     89e:	e0 91 f9 01 	lds	r30, 0x01F9
     8a2:	f0 e0       	ldi	r31, 0x00	; 0
     8a4:	ef 5d       	subi	r30, 0xDF	; 223
     8a6:	fe 4f       	sbci	r31, 0xFE	; 254
     8a8:	80 7e       	andi	r24, 0xE0	; 224
     8aa:	90 81       	ld	r25, Z
     8ac:	89 2b       	or	r24, r25
     8ae:	80 93 7c 00 	sts	0x007C, r24
	
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
}
     8b2:	ff 91       	pop	r31
     8b4:	ef 91       	pop	r30
     8b6:	bf 91       	pop	r27
     8b8:	af 91       	pop	r26
     8ba:	9f 91       	pop	r25
     8bc:	8f 91       	pop	r24
     8be:	4f 91       	pop	r20
     8c0:	3f 91       	pop	r19
     8c2:	2f 91       	pop	r18
     8c4:	0f 90       	pop	r0
     8c6:	0f be       	out	0x3f, r0	; 63
     8c8:	0f 90       	pop	r0
     8ca:	1f 90       	pop	r1
     8cc:	18 95       	reti

000008ce <adc_init>:
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
}

void adc_init() {
     8ce:	ef 92       	push	r14
     8d0:	ff 92       	push	r15
     8d2:	0f 93       	push	r16
     8d4:	1f 93       	push	r17
	printf_P(PSTR("\nadc: init"));
     8d6:	88 eb       	ldi	r24, 0xB8	; 184
     8d8:	91 e0       	ldi	r25, 0x01	; 1
     8da:	9f 93       	push	r25
     8dc:	8f 93       	push	r24
     8de:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>

	power_adc_enable();
     8e2:	e4 e6       	ldi	r30, 0x64	; 100
     8e4:	f0 e0       	ldi	r31, 0x00	; 0
     8e6:	80 81       	ld	r24, Z
     8e8:	8e 7f       	andi	r24, 0xFE	; 254
     8ea:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     8ec:	0c e7       	ldi	r16, 0x7C	; 124
     8ee:	10 e0       	ldi	r17, 0x00	; 0
     8f0:	f8 01       	movw	r30, r16
     8f2:	80 81       	ld	r24, Z
     8f4:	80 64       	ori	r24, 0x40	; 64
     8f6:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     8f8:	80 81       	ld	r24, Z
     8fa:	8f 77       	andi	r24, 0x7F	; 127
     8fc:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     8fe:	2a e7       	ldi	r18, 0x7A	; 122
     900:	e2 2e       	mov	r14, r18
     902:	f1 2c       	mov	r15, r1
     904:	f7 01       	movw	r30, r14
     906:	80 81       	ld	r24, Z
     908:	88 6a       	ori	r24, 0xA8	; 168
     90a:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     90c:	80 81       	ld	r24, Z
     90e:	88 7f       	andi	r24, 0xF8	; 248
     910:	86 60       	ori	r24, 0x06	; 6
     912:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     914:	eb e7       	ldi	r30, 0x7B	; 123
     916:	f0 e0       	ldi	r31, 0x00	; 0
     918:	80 81       	ld	r24, Z
     91a:	80 68       	ori	r24, 0x80	; 128
     91c:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     91e:	80 81       	ld	r24, Z
     920:	88 7f       	andi	r24, 0xF8	; 248
     922:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     924:	ee e7       	ldi	r30, 0x7E	; 126
     926:	f0 e0       	ldi	r31, 0x00	; 0
     928:	80 81       	ld	r24, Z
     92a:	80 6f       	ori	r24, 0xF0	; 240
     92c:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     92e:	83 b7       	in	r24, 0x33	; 51
     930:	81 7f       	andi	r24, 0xF1	; 241
     932:	82 60       	ori	r24, 0x02	; 2
     934:	83 bf       	out	0x33, r24	; 51
	printf_P(PSTR("\nadc: init: setup convertions"));
     936:	8a e9       	ldi	r24, 0x9A	; 154
     938:	91 e0       	ldi	r25, 0x01	; 1
     93a:	9f 93       	push	r25
     93c:	8f 93       	push	r24
     93e:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
	adc_set_channel(curr_ch);
     942:	20 91 f9 01 	lds	r18, 0x01F9

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     946:	f8 01       	movw	r30, r16
     948:	80 81       	ld	r24, Z
     94a:	a1 e2       	ldi	r26, 0x21	; 33
     94c:	b1 e0       	ldi	r27, 0x01	; 1
     94e:	fd 01       	movw	r30, r26
     950:	e2 0f       	add	r30, r18
     952:	f1 1d       	adc	r31, r1
     954:	80 7e       	andi	r24, 0xE0	; 224
     956:	90 81       	ld	r25, Z
     958:	89 2b       	or	r24, r25
     95a:	f8 01       	movw	r30, r16
     95c:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
	printf_P(PSTR("\nadc: init: setup convertions"));
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     95e:	f7 01       	movw	r30, r14
     960:	80 81       	ld	r24, Z
     962:	80 64       	ori	r24, 0x40	; 64
     964:	80 83       	st	Z, r24
     966:	80 e0       	ldi	r24, 0x00	; 0
     968:	90 e0       	ldi	r25, 0x00	; 0
     96a:	01 97       	sbiw	r24, 0x01	; 1
     96c:	f1 f7       	brne	.-4      	; 0x96a <adc_init+0x9c>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     96e:	2f 5f       	subi	r18, 0xFF	; 255
     970:	20 93 f9 01 	sts	0x01F9, r18

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     974:	f8 01       	movw	r30, r16
     976:	80 81       	ld	r24, Z
     978:	a2 0f       	add	r26, r18
     97a:	b1 1d       	adc	r27, r1
     97c:	80 7e       	andi	r24, 0xE0	; 224
     97e:	9c 91       	ld	r25, X
     980:	89 2b       	or	r24, r25
     982:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
     984:	82 e9       	ldi	r24, 0x92	; 146
     986:	91 e0       	ldi	r25, 0x01	; 1
     988:	9f 93       	push	r25
     98a:	8f 93       	push	r24
     98c:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     990:	8d b7       	in	r24, 0x3d	; 61
     992:	9e b7       	in	r25, 0x3e	; 62
     994:	06 96       	adiw	r24, 0x06	; 6
     996:	0f b6       	in	r0, 0x3f	; 63
     998:	f8 94       	cli
     99a:	9e bf       	out	0x3e, r25	; 62
     99c:	0f be       	out	0x3f, r0	; 63
     99e:	8d bf       	out	0x3d, r24	; 61
}
     9a0:	1f 91       	pop	r17
     9a2:	0f 91       	pop	r16
     9a4:	ff 90       	pop	r15
     9a6:	ef 90       	pop	r14
     9a8:	08 95       	ret

000009aa <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     9aa:	83 ec       	ldi	r24, 0xC3	; 195
     9ac:	91 e0       	ldi	r25, 0x01	; 1
     9ae:	9f 93       	push	r25
     9b0:	8f 93       	push	r24
     9b2:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     9b6:	0f 90       	pop	r0
     9b8:	0f 90       	pop	r0
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     9ba:	08 95       	ret

000009bc <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]-adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     9bc:	cf 92       	push	r12
     9be:	df 92       	push	r13
     9c0:	ef 92       	push	r14
     9c2:	ff 92       	push	r15
     9c4:	0f 93       	push	r16
     9c6:	1f 93       	push	r17
     9c8:	df 93       	push	r29
     9ca:	cf 93       	push	r28
     9cc:	cd b7       	in	r28, 0x3d	; 61
     9ce:	de b7       	in	r29, 0x3e	; 62
     9d0:	60 97       	sbiw	r28, 0x10	; 16
     9d2:	0f b6       	in	r0, 0x3f	; 63
     9d4:	f8 94       	cli
     9d6:	de bf       	out	0x3e, r29	; 62
     9d8:	0f be       	out	0x3f, r0	; 63
     9da:	cd bf       	out	0x3d, r28	; 61
	uint16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,channel_amt);
     9dc:	80 91 e9 01 	lds	r24, 0x01E9
     9e0:	90 91 ea 01 	lds	r25, 0x01EA
     9e4:	a0 91 eb 01 	lds	r26, 0x01EB
     9e8:	b0 91 ec 01 	lds	r27, 0x01EC
     9ec:	89 87       	std	Y+9, r24	; 0x09
     9ee:	9a 87       	std	Y+10, r25	; 0x0a
     9f0:	ab 87       	std	Y+11, r26	; 0x0b
     9f2:	bc 87       	std	Y+12, r27	; 0x0c
     9f4:	de 01       	movw	r26, r28
     9f6:	19 96       	adiw	r26, 0x09	; 9
     9f8:	40 e0       	ldi	r20, 0x00	; 0
     9fa:	50 e0       	ldi	r21, 0x00	; 0
     9fc:	e4 e0       	ldi	r30, 0x04	; 4
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
	uint8_t tmpi=sz,tmpv=0;
	for(uint8_t c=0;c<sz;++c)
		if (val[c]>tmpv) {
     9fe:	2d 91       	ld	r18, X+
     a00:	3c 91       	ld	r19, X
     a02:	11 97       	sbiw	r26, 0x01	; 1
     a04:	85 2f       	mov	r24, r21
     a06:	90 e0       	ldi	r25, 0x00	; 0
     a08:	82 17       	cp	r24, r18
     a0a:	93 07       	cpc	r25, r19
     a0c:	10 f4       	brcc	.+4      	; 0xa12 <adc_calibrate_update+0x56>
			tmpi=c;
			tmpv=val[c];
     a0e:	52 2f       	mov	r21, r18
     a10:	e4 2f       	mov	r30, r20
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
	uint8_t tmpi=sz,tmpv=0;
	for(uint8_t c=0;c<sz;++c)
     a12:	4f 5f       	subi	r20, 0xFF	; 255
     a14:	12 96       	adiw	r26, 0x02	; 2
     a16:	44 30       	cpi	r20, 0x04	; 4
     a18:	91 f7       	brne	.-28     	; 0x9fe <adc_calibrate_update+0x42>
	
	
	uint8_t i = max(adc_val_cpy,channel_amt);
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     a1a:	f0 e0       	ldi	r31, 0x00	; 0
     a1c:	ee 0f       	add	r30, r30
     a1e:	ff 1f       	adc	r31, r31
     a20:	ce 01       	movw	r24, r28
     a22:	01 96       	adiw	r24, 0x01	; 1
     a24:	e8 0f       	add	r30, r24
     a26:	f9 1f       	adc	r31, r25
     a28:	40 85       	ldd	r20, Z+8	; 0x08
     a2a:	51 85       	ldd	r21, Z+9	; 0x09
     a2c:	20 e0       	ldi	r18, 0x00	; 0
     a2e:	30 e0       	ldi	r19, 0x00	; 0
     a30:	8c 01       	movw	r16, r24
     a32:	be 01       	movw	r22, r28
     a34:	67 5f       	subi	r22, 0xF7	; 247
     a36:	7f 4f       	sbci	r23, 0xFF	; 255
     a38:	d8 01       	movw	r26, r16
     a3a:	a2 0f       	add	r26, r18
     a3c:	b3 1f       	adc	r27, r19
     a3e:	fb 01       	movw	r30, r22
     a40:	e2 0f       	add	r30, r18
     a42:	f3 1f       	adc	r31, r19
     a44:	80 81       	ld	r24, Z
     a46:	91 81       	ldd	r25, Z+1	; 0x01
     a48:	fa 01       	movw	r30, r20
     a4a:	e8 1b       	sub	r30, r24
     a4c:	f9 0b       	sbc	r31, r25
     a4e:	ed 93       	st	X+, r30
     a50:	fc 93       	st	X, r31
     a52:	2e 5f       	subi	r18, 0xFE	; 254
     a54:	3f 4f       	sbci	r19, 0xFF	; 255
	
	
	
	uint8_t i = max(adc_val_cpy,channel_amt);
	
	for(uint8_t c=0;c<channel_amt;++c) {
     a56:	28 30       	cpi	r18, 0x08	; 8
     a58:	31 05       	cpc	r19, r1
     a5a:	71 f7       	brne	.-36     	; 0xa38 <adc_calibrate_update+0x7c>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     a5c:	80 91 62 01 	lds	r24, 0x0162
     a60:	88 23       	and	r24, r24
     a62:	69 f4       	brne	.+26     	; 0xa7e <adc_calibrate_update+0xc2>
		memcpy(adc_offset,offsets,channel_amt);
     a64:	89 81       	ldd	r24, Y+1	; 0x01
     a66:	9a 81       	ldd	r25, Y+2	; 0x02
     a68:	ab 81       	ldd	r26, Y+3	; 0x03
     a6a:	bc 81       	ldd	r27, Y+4	; 0x04
     a6c:	80 93 f1 01 	sts	0x01F1, r24
     a70:	90 93 f2 01 	sts	0x01F2, r25
     a74:	a0 93 f3 01 	sts	0x01F3, r26
     a78:	b0 93 f4 01 	sts	0x01F4, r27
     a7c:	22 c0       	rjmp	.+68     	; 0xac2 <adc_calibrate_update+0x106>
     a7e:	e1 ef       	ldi	r30, 0xF1	; 241
     a80:	f1 e0       	ldi	r31, 0x01	; 1
     a82:	78 01       	movw	r14, r16
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     a84:	08 2f       	mov	r16, r24
     a86:	10 e0       	ldi	r17, 0x00	; 0
     a88:	68 01       	movw	r12, r16
     a8a:	08 94       	sec
     a8c:	c1 1c       	adc	r12, r1
     a8e:	d1 1c       	adc	r13, r1
     a90:	80 81       	ld	r24, Z
     a92:	91 81       	ldd	r25, Z+1	; 0x01
     a94:	9c 01       	movw	r18, r24
     a96:	02 9f       	mul	r16, r18
     a98:	c0 01       	movw	r24, r0
     a9a:	03 9f       	mul	r16, r19
     a9c:	90 0d       	add	r25, r0
     a9e:	12 9f       	mul	r17, r18
     aa0:	90 0d       	add	r25, r0
     aa2:	11 24       	eor	r1, r1
     aa4:	d7 01       	movw	r26, r14
     aa6:	2d 91       	ld	r18, X+
     aa8:	3d 91       	ld	r19, X+
     aaa:	7d 01       	movw	r14, r26
     aac:	82 0f       	add	r24, r18
     aae:	93 1f       	adc	r25, r19
     ab0:	b6 01       	movw	r22, r12
     ab2:	0e 94 df 0e 	call	0x1dbe	; 0x1dbe <__udivmodhi4>
     ab6:	61 93       	st	Z+, r22
     ab8:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,channel_amt);
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     aba:	b1 e0       	ldi	r27, 0x01	; 1
     abc:	e9 3f       	cpi	r30, 0xF9	; 249
     abe:	fb 07       	cpc	r31, r27
     ac0:	39 f7       	brne	.-50     	; 0xa90 <adc_calibrate_update+0xd4>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     ac2:	80 91 62 01 	lds	r24, 0x0162
     ac6:	8f 5f       	subi	r24, 0xFF	; 255
     ac8:	80 93 62 01 	sts	0x0162, r24
}
     acc:	60 96       	adiw	r28, 0x10	; 16
     ace:	0f b6       	in	r0, 0x3f	; 63
     ad0:	f8 94       	cli
     ad2:	de bf       	out	0x3e, r29	; 62
     ad4:	0f be       	out	0x3f, r0	; 63
     ad6:	cd bf       	out	0x3d, r28	; 61
     ad8:	cf 91       	pop	r28
     ada:	df 91       	pop	r29
     adc:	1f 91       	pop	r17
     ade:	0f 91       	pop	r16
     ae0:	ff 90       	pop	r15
     ae2:	ef 90       	pop	r14
     ae4:	df 90       	pop	r13
     ae6:	cf 90       	pop	r12
     ae8:	08 95       	ret

00000aea <print_adc_calibration>:
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     aea:	0f 93       	push	r16
     aec:	1f 93       	push	r17
	printf_P(PSTR("\n[debug] ADC OFFSETS: "));
     aee:	87 e0       	ldi	r24, 0x07	; 7
     af0:	92 e0       	ldi	r25, 0x02	; 2
     af2:	9f 93       	push	r25
     af4:	8f 93       	push	r24
     af6:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
     afa:	80 91 f1 01 	lds	r24, 0x01F1
     afe:	90 91 f2 01 	lds	r25, 0x01F2
     b02:	9f 93       	push	r25
     b04:	8f 93       	push	r24
     b06:	1f 92       	push	r1
     b08:	1f 92       	push	r1
     b0a:	03 e1       	ldi	r16, 0x13	; 19
     b0c:	11 e0       	ldi	r17, 0x01	; 1
     b0e:	1f 93       	push	r17
     b10:	0f 93       	push	r16
     b12:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
     b16:	80 91 f3 01 	lds	r24, 0x01F3
     b1a:	90 91 f4 01 	lds	r25, 0x01F4
     b1e:	9f 93       	push	r25
     b20:	8f 93       	push	r24
     b22:	81 e0       	ldi	r24, 0x01	; 1
     b24:	90 e0       	ldi	r25, 0x00	; 0
     b26:	9f 93       	push	r25
     b28:	8f 93       	push	r24
     b2a:	1f 93       	push	r17
     b2c:	0f 93       	push	r16
     b2e:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
     b32:	80 91 f5 01 	lds	r24, 0x01F5
     b36:	90 91 f6 01 	lds	r25, 0x01F6
     b3a:	9f 93       	push	r25
     b3c:	8f 93       	push	r24
     b3e:	82 e0       	ldi	r24, 0x02	; 2
     b40:	90 e0       	ldi	r25, 0x00	; 0
     b42:	9f 93       	push	r25
     b44:	8f 93       	push	r24
     b46:	1f 93       	push	r17
     b48:	0f 93       	push	r16
     b4a:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
     b4e:	80 91 f7 01 	lds	r24, 0x01F7
     b52:	90 91 f8 01 	lds	r25, 0x01F8
     b56:	9f 93       	push	r25
     b58:	8f 93       	push	r24
     b5a:	83 e0       	ldi	r24, 0x03	; 3
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	9f 93       	push	r25
     b60:	8f 93       	push	r24
     b62:	1f 93       	push	r17
     b64:	0f 93       	push	r16
     b66:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
     b6a:	8d b7       	in	r24, 0x3d	; 61
     b6c:	9e b7       	in	r25, 0x3e	; 62
     b6e:	4a 96       	adiw	r24, 0x1a	; 26
     b70:	0f b6       	in	r0, 0x3f	; 63
     b72:	f8 94       	cli
     b74:	9e bf       	out	0x3e, r25	; 62
     b76:	0f be       	out	0x3f, r0	; 63
     b78:	8d bf       	out	0x3d, r24	; 61
}
     b7a:	1f 91       	pop	r17
     b7c:	0f 91       	pop	r16
     b7e:	08 95       	ret

00000b80 <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     b80:	cf 92       	push	r12
     b82:	df 92       	push	r13
     b84:	ef 92       	push	r14
     b86:	ff 92       	push	r15
     b88:	0f 93       	push	r16
     b8a:	1f 93       	push	r17
     b8c:	cf 93       	push	r28
     b8e:	df 93       	push	r29
	printf_P(PSTR("\n[debug]   RAW ADC: "));
     b90:	83 e3       	ldi	r24, 0x33	; 51
     b92:	92 e0       	ldi	r25, 0x02	; 2
     b94:	9f 93       	push	r25
     b96:	8f 93       	push	r24
     b98:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
     b9c:	80 91 e9 01 	lds	r24, 0x01E9
     ba0:	90 91 ea 01 	lds	r25, 0x01EA
     ba4:	9f 93       	push	r25
     ba6:	8f 93       	push	r24
     ba8:	1f 92       	push	r1
     baa:	1f 92       	push	r1
     bac:	03 e1       	ldi	r16, 0x13	; 19
     bae:	11 e0       	ldi	r17, 0x01	; 1
     bb0:	1f 93       	push	r17
     bb2:	0f 93       	push	r16
     bb4:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
     bb8:	80 91 eb 01 	lds	r24, 0x01EB
     bbc:	90 91 ec 01 	lds	r25, 0x01EC
     bc0:	9f 93       	push	r25
     bc2:	8f 93       	push	r24
     bc4:	81 e0       	ldi	r24, 0x01	; 1
     bc6:	90 e0       	ldi	r25, 0x00	; 0
     bc8:	9f 93       	push	r25
     bca:	8f 93       	push	r24
     bcc:	1f 93       	push	r17
     bce:	0f 93       	push	r16
     bd0:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
     bd4:	80 91 ed 01 	lds	r24, 0x01ED
     bd8:	90 91 ee 01 	lds	r25, 0x01EE
     bdc:	9f 93       	push	r25
     bde:	8f 93       	push	r24
     be0:	82 e0       	ldi	r24, 0x02	; 2
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	9f 93       	push	r25
     be6:	8f 93       	push	r24
     be8:	1f 93       	push	r17
     bea:	0f 93       	push	r16
     bec:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
     bf0:	80 91 ef 01 	lds	r24, 0x01EF
     bf4:	90 91 f0 01 	lds	r25, 0x01F0
     bf8:	9f 93       	push	r25
     bfa:	8f 93       	push	r24
     bfc:	83 e0       	ldi	r24, 0x03	; 3
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	9f 93       	push	r25
     c02:	8f 93       	push	r24
     c04:	1f 93       	push	r17
     c06:	0f 93       	push	r16
     c08:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
     c0c:	8e e1       	ldi	r24, 0x1E	; 30
     c0e:	92 e0       	ldi	r25, 0x02	; 2
     c10:	9f 93       	push	r25
     c12:	8f 93       	push	r24
     c14:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     c18:	59 ee       	ldi	r21, 0xE9	; 233
     c1a:	c5 2e       	mov	r12, r21
     c1c:	51 e0       	ldi	r21, 0x01	; 1
     c1e:	d5 2e       	mov	r13, r21
     c20:	41 ef       	ldi	r20, 0xF1	; 241
     c22:	e4 2e       	mov	r14, r20
     c24:	41 e0       	ldi	r20, 0x01	; 1
     c26:	f4 2e       	mov	r15, r20
     c28:	c0 e0       	ldi	r28, 0x00	; 0
     c2a:	d0 e0       	ldi	r29, 0x00	; 0
     c2c:	8d b7       	in	r24, 0x3d	; 61
     c2e:	9e b7       	in	r25, 0x3e	; 62
     c30:	4c 96       	adiw	r24, 0x1c	; 28
     c32:	0f b6       	in	r0, 0x3f	; 63
     c34:	f8 94       	cli
     c36:	9e bf       	out	0x3e, r25	; 62
     c38:	0f be       	out	0x3f, r0	; 63
     c3a:	8d bf       	out	0x3d, r24	; 61
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
     c3c:	f6 01       	movw	r30, r12
     c3e:	81 91       	ld	r24, Z+
     c40:	91 91       	ld	r25, Z+
     c42:	6f 01       	movw	r12, r30
     c44:	f7 01       	movw	r30, r14
     c46:	21 91       	ld	r18, Z+
     c48:	31 91       	ld	r19, Z+
     c4a:	7f 01       	movw	r14, r30
     c4c:	82 1b       	sub	r24, r18
     c4e:	93 0b       	sbc	r25, r19
     c50:	9f 93       	push	r25
     c52:	8f 93       	push	r24
     c54:	df 93       	push	r29
     c56:	cf 93       	push	r28
     c58:	1f 93       	push	r17
     c5a:	0f 93       	push	r16
     c5c:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
     c60:	21 96       	adiw	r28, 0x01	; 1
	printf_P(PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     c62:	8d b7       	in	r24, 0x3d	; 61
     c64:	9e b7       	in	r25, 0x3e	; 62
     c66:	06 96       	adiw	r24, 0x06	; 6
     c68:	0f b6       	in	r0, 0x3f	; 63
     c6a:	f8 94       	cli
     c6c:	9e bf       	out	0x3e, r25	; 62
     c6e:	0f be       	out	0x3f, r0	; 63
     c70:	8d bf       	out	0x3d, r24	; 61
     c72:	c4 30       	cpi	r28, 0x04	; 4
     c74:	d1 05       	cpc	r29, r1
     c76:	11 f7       	brne	.-60     	; 0xc3c <print_adc_values+0xbc>
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}
     c78:	df 91       	pop	r29
     c7a:	cf 91       	pop	r28
     c7c:	1f 91       	pop	r17
     c7e:	0f 91       	pop	r16
     c80:	ff 90       	pop	r15
     c82:	ef 90       	pop	r14
     c84:	df 90       	pop	r13
     c86:	cf 90       	pop	r12
     c88:	08 95       	ret

00000c8a <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     c8a:	1f 93       	push	r17
     c8c:	18 2f       	mov	r17, r24

  if (c == '\n')
     c8e:	8a 30       	cpi	r24, 0x0A	; 10
     c90:	19 f4       	brne	.+6      	; 0xc98 <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     c92:	8d e0       	ldi	r24, 0x0D	; 13
     c94:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
  loop_until_bit_is_set(UCSR0A, UDRE0);
     c98:	80 91 c0 00 	lds	r24, 0x00C0
     c9c:	85 ff       	sbrs	r24, 5
     c9e:	fc cf       	rjmp	.-8      	; 0xc98 <usart0_putchar+0xe>
  UDR0 = c;
     ca0:	10 93 c6 00 	sts	0x00C6, r17
  return 0;
}
     ca4:	80 e0       	ldi	r24, 0x00	; 0
     ca6:	90 e0       	ldi	r25, 0x00	; 0
     ca8:	1f 91       	pop	r17
     caa:	08 95       	ret

00000cac <usart0_getchar>:
static int usart0_putchar(char c, FILE *stream);
int usart0_getchar(FILE *stream);

static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

int usart0_getchar(FILE *stream) {
     cac:	ef 92       	push	r14
     cae:	ff 92       	push	r15
     cb0:	0f 93       	push	r16
     cb2:	1f 93       	push	r17
     cb4:	cf 93       	push	r28
     cb6:	df 93       	push	r29
     cb8:	7c 01       	movw	r14, r24
	uint8_t c;
	char *cp, *cp2;
	static char b[RX_BUFSIZE];
	static char *rxp;

	if (rxp == 0) {
     cba:	80 91 63 01 	lds	r24, 0x0163
     cbe:	90 91 64 01 	lds	r25, 0x0164
     cc2:	89 2b       	or	r24, r25
     cc4:	09 f0       	breq	.+2      	; 0xcc8 <usart0_getchar+0x1c>
     cc6:	a0 c0       	rjmp	.+320    	; 0xe08 <usart0_getchar+0x15c>
     cc8:	05 e6       	ldi	r16, 0x65	; 101
     cca:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     ccc:	80 91 c0 00 	lds	r24, 0x00C0
     cd0:	87 ff       	sbrs	r24, 7
     cd2:	fc cf       	rjmp	.-8      	; 0xccc <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     cd4:	80 91 c0 00 	lds	r24, 0x00C0
     cd8:	84 ff       	sbrs	r24, 4
     cda:	03 c0       	rjmp	.+6      	; 0xce2 <usart0_getchar+0x36>
     cdc:	2e ef       	ldi	r18, 0xFE	; 254
     cde:	3f ef       	ldi	r19, 0xFF	; 255
     ce0:	a7 c0       	rjmp	.+334    	; 0xe30 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     ce2:	80 91 c0 00 	lds	r24, 0x00C0
     ce6:	83 fd       	sbrc	r24, 3
     ce8:	a1 c0       	rjmp	.+322    	; 0xe2c <usart0_getchar+0x180>
			c = UDR0;
     cea:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     cee:	9d 30       	cpi	r25, 0x0D	; 13
     cf0:	11 f0       	breq	.+4      	; 0xcf6 <usart0_getchar+0x4a>
			if (c == '\n') {
     cf2:	9a 30       	cpi	r25, 0x0A	; 10
     cf4:	69 f4       	brne	.+26     	; 0xd10 <usart0_getchar+0x64>
				*cp = c;
     cf6:	8a e0       	ldi	r24, 0x0A	; 10
     cf8:	f8 01       	movw	r30, r16
     cfa:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     cfc:	b7 01       	movw	r22, r14
     cfe:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
				rxp = b;
     d02:	85 e6       	ldi	r24, 0x65	; 101
     d04:	91 e0       	ldi	r25, 0x01	; 1
     d06:	90 93 64 01 	sts	0x0164, r25
     d0a:	80 93 63 01 	sts	0x0163, r24
     d0e:	7c c0       	rjmp	.+248    	; 0xe08 <usart0_getchar+0x15c>
				break;
			}
			else if (c == '\t') 	c = ' ';
     d10:	99 30       	cpi	r25, 0x09	; 9
     d12:	09 f4       	brne	.+2      	; 0xd16 <usart0_getchar+0x6a>
     d14:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     d16:	89 2f       	mov	r24, r25
     d18:	80 52       	subi	r24, 0x20	; 32
     d1a:	8f 35       	cpi	r24, 0x5F	; 95
     d1c:	10 f0       	brcs	.+4      	; 0xd22 <usart0_getchar+0x76>
     d1e:	90 3a       	cpi	r25, 0xA0	; 160
     d20:	78 f0       	brcs	.+30     	; 0xd40 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     d22:	f1 e0       	ldi	r31, 0x01	; 1
     d24:	03 3e       	cpi	r16, 0xE3	; 227
     d26:	1f 07       	cpc	r17, r31
     d28:	19 f4       	brne	.+6      	; 0xd30 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     d2a:	b7 01       	movw	r22, r14
     d2c:	87 e0       	ldi	r24, 0x07	; 7
     d2e:	05 c0       	rjmp	.+10     	; 0xd3a <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     d30:	f8 01       	movw	r30, r16
     d32:	91 93       	st	Z+, r25
     d34:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     d36:	b7 01       	movw	r22, r14
     d38:	89 2f       	mov	r24, r25
     d3a:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
     d3e:	c6 cf       	rjmp	.-116    	; 0xccc <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     d40:	92 31       	cpi	r25, 0x12	; 18
     d42:	39 f1       	breq	.+78     	; 0xd92 <usart0_getchar+0xe6>
     d44:	93 31       	cpi	r25, 0x13	; 19
     d46:	38 f4       	brcc	.+14     	; 0xd56 <usart0_getchar+0xaa>
     d48:	93 30       	cpi	r25, 0x03	; 3
     d4a:	09 f4       	brne	.+2      	; 0xd4e <usart0_getchar+0xa2>
     d4c:	6f c0       	rjmp	.+222    	; 0xe2c <usart0_getchar+0x180>
     d4e:	98 30       	cpi	r25, 0x08	; 8
     d50:	09 f0       	breq	.+2      	; 0xd54 <usart0_getchar+0xa8>
     d52:	bc cf       	rjmp	.-136    	; 0xccc <usart0_getchar+0x20>
     d54:	09 c0       	rjmp	.+18     	; 0xd68 <usart0_getchar+0xbc>
     d56:	97 31       	cpi	r25, 0x17	; 23
     d58:	09 f4       	brne	.+2      	; 0xd5c <usart0_getchar+0xb0>
     d5a:	4b c0       	rjmp	.+150    	; 0xdf2 <usart0_getchar+0x146>
     d5c:	9f 37       	cpi	r25, 0x7F	; 127
     d5e:	21 f0       	breq	.+8      	; 0xd68 <usart0_getchar+0xbc>
     d60:	95 31       	cpi	r25, 0x15	; 21
     d62:	09 f0       	breq	.+2      	; 0xd66 <usart0_getchar+0xba>
     d64:	b3 cf       	rjmp	.-154    	; 0xccc <usart0_getchar+0x20>
     d66:	32 c0       	rjmp	.+100    	; 0xdcc <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     d68:	f1 e0       	ldi	r31, 0x01	; 1
     d6a:	05 36       	cpi	r16, 0x65	; 101
     d6c:	1f 07       	cpc	r17, r31
     d6e:	09 f0       	breq	.+2      	; 0xd72 <usart0_getchar+0xc6>
     d70:	08 f4       	brcc	.+2      	; 0xd74 <usart0_getchar+0xc8>
     d72:	ac cf       	rjmp	.-168    	; 0xccc <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     d74:	b7 01       	movw	r22, r14
     d76:	88 e0       	ldi	r24, 0x08	; 8
     d78:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
					usart0_putchar(' ', stream);
     d7c:	b7 01       	movw	r22, r14
     d7e:	80 e2       	ldi	r24, 0x20	; 32
     d80:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
					usart0_putchar('\b', stream);
     d84:	b7 01       	movw	r22, r14
     d86:	88 e0       	ldi	r24, 0x08	; 8
     d88:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
					cp--;
     d8c:	01 50       	subi	r16, 0x01	; 1
     d8e:	10 40       	sbci	r17, 0x00	; 0
     d90:	9d cf       	rjmp	.-198    	; 0xccc <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     d92:	b7 01       	movw	r22, r14
     d94:	8d e0       	ldi	r24, 0x0D	; 13
     d96:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
     d9a:	c5 e6       	ldi	r28, 0x65	; 101
     d9c:	d1 e0       	ldi	r29, 0x01	; 1
     d9e:	04 c0       	rjmp	.+8      	; 0xda8 <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     da0:	b7 01       	movw	r22, r14
     da2:	89 91       	ld	r24, Y+
     da4:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     da8:	c0 17       	cp	r28, r16
     daa:	d1 07       	cpc	r29, r17
     dac:	c8 f3       	brcs	.-14     	; 0xda0 <usart0_getchar+0xf4>
     dae:	8e cf       	rjmp	.-228    	; 0xccc <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     db0:	b7 01       	movw	r22, r14
     db2:	88 e0       	ldi	r24, 0x08	; 8
     db4:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
					usart0_putchar(' ', stream);
     db8:	b7 01       	movw	r22, r14
     dba:	80 e2       	ldi	r24, 0x20	; 32
     dbc:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
					usart0_putchar('\b', stream);
     dc0:	b7 01       	movw	r22, r14
     dc2:	88 e0       	ldi	r24, 0x08	; 8
     dc4:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
					cp--;
     dc8:	01 50       	subi	r16, 0x01	; 1
     dca:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     dcc:	81 e0       	ldi	r24, 0x01	; 1
     dce:	05 36       	cpi	r16, 0x65	; 101
     dd0:	18 07       	cpc	r17, r24
     dd2:	09 f0       	breq	.+2      	; 0xdd6 <usart0_getchar+0x12a>
     dd4:	68 f7       	brcc	.-38     	; 0xdb0 <usart0_getchar+0x104>
     dd6:	7a cf       	rjmp	.-268    	; 0xccc <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     dd8:	b7 01       	movw	r22, r14
     dda:	88 e0       	ldi	r24, 0x08	; 8
     ddc:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
					usart0_putchar(' ', stream);
     de0:	b7 01       	movw	r22, r14
     de2:	80 e2       	ldi	r24, 0x20	; 32
     de4:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
					usart0_putchar('\b', stream);
     de8:	b7 01       	movw	r22, r14
     dea:	88 e0       	ldi	r24, 0x08	; 8
     dec:	0e 94 45 06 	call	0xc8a	; 0xc8a <usart0_putchar>
     df0:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     df2:	e1 e0       	ldi	r30, 0x01	; 1
     df4:	05 36       	cpi	r16, 0x65	; 101
     df6:	1e 07       	cpc	r17, r30
     df8:	09 f0       	breq	.+2      	; 0xdfc <usart0_getchar+0x150>
     dfa:	08 f4       	brcc	.+2      	; 0xdfe <usart0_getchar+0x152>
     dfc:	67 cf       	rjmp	.-306    	; 0xccc <usart0_getchar+0x20>
     dfe:	e8 01       	movw	r28, r16
     e00:	8a 91       	ld	r24, -Y
     e02:	80 32       	cpi	r24, 0x20	; 32
     e04:	49 f7       	brne	.-46     	; 0xdd8 <usart0_getchar+0x12c>
     e06:	62 cf       	rjmp	.-316    	; 0xccc <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     e08:	e0 91 63 01 	lds	r30, 0x0163
     e0c:	f0 91 64 01 	lds	r31, 0x0164
     e10:	81 91       	ld	r24, Z+
     e12:	f0 93 64 01 	sts	0x0164, r31
     e16:	e0 93 63 01 	sts	0x0163, r30
	if (c == '\n')	rxp = 0;
     e1a:	8a 30       	cpi	r24, 0x0A	; 10
     e1c:	21 f4       	brne	.+8      	; 0xe26 <usart0_getchar+0x17a>
     e1e:	10 92 64 01 	sts	0x0164, r1
     e22:	10 92 63 01 	sts	0x0163, r1
	return c;
     e26:	28 2f       	mov	r18, r24
     e28:	30 e0       	ldi	r19, 0x00	; 0
     e2a:	02 c0       	rjmp	.+4      	; 0xe30 <usart0_getchar+0x184>
     e2c:	2f ef       	ldi	r18, 0xFF	; 255
     e2e:	3f ef       	ldi	r19, 0xFF	; 255
}
     e30:	c9 01       	movw	r24, r18
     e32:	df 91       	pop	r29
     e34:	cf 91       	pop	r28
     e36:	1f 91       	pop	r17
     e38:	0f 91       	pop	r16
     e3a:	ff 90       	pop	r15
     e3c:	ef 90       	pop	r14
     e3e:	08 95       	ret

00000e40 <usart_init>:

ISR(USART0_TX_vect) {
}
*/

void usart_init(void) {
     e40:	e4 e6       	ldi	r30, 0x64	; 100
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	80 81       	ld	r24, Z
     e46:	8d 7f       	andi	r24, 0xFD	; 253
     e48:	80 83       	st	Z, r24
	power_usart0_enable();

	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     e4a:	89 e1       	ldi	r24, 0x19	; 25
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	90 93 c5 00 	sts	0x00C5, r25
     e52:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     e56:	e0 ec       	ldi	r30, 0xC0	; 192
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	8d 7f       	andi	r24, 0xFD	; 253
     e5e:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     e60:	88 e1       	ldi	r24, 0x18	; 24
     e62:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0)|(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     e66:	86 e0       	ldi	r24, 0x06	; 6
     e68:	80 93 c2 00 	sts	0x00C2, r24
	
	stdout=stdin=&usart0_stdio;
     e6c:	85 e2       	ldi	r24, 0x25	; 37
     e6e:	91 e0       	ldi	r25, 0x01	; 1
     e70:	90 93 03 02 	sts	0x0203, r25
     e74:	80 93 02 02 	sts	0x0202, r24
     e78:	90 93 05 02 	sts	0x0205, r25
     e7c:	80 93 04 02 	sts	0x0204, r24
	printf_P(PSTR("\nusart: init usart0\t[done]"));
     e80:	88 e4       	ldi	r24, 0x48	; 72
     e82:	92 e0       	ldi	r25, 0x02	; 2
     e84:	9f 93       	push	r25
     e86:	8f 93       	push	r24
     e88:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     e8c:	0f 90       	pop	r0
     e8e:	0f 90       	pop	r0
}
     e90:	08 95       	ret

00000e92 <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     e92:	1f 92       	push	r1
     e94:	0f 92       	push	r0
     e96:	0f b6       	in	r0, 0x3f	; 63
     e98:	0f 92       	push	r0
     e9a:	11 24       	eor	r1, r1
     e9c:	8f 93       	push	r24
	timer_2_dir=UP;
     e9e:	81 e0       	ldi	r24, 0x01	; 1
     ea0:	80 93 e6 01 	sts	0x01E6, r24
}
     ea4:	8f 91       	pop	r24
     ea6:	0f 90       	pop	r0
     ea8:	0f be       	out	0x3f, r0	; 63
     eaa:	0f 90       	pop	r0
     eac:	1f 90       	pop	r1
     eae:	18 95       	reti

00000eb0 <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     eb0:	1f 92       	push	r1
     eb2:	0f 92       	push	r0
     eb4:	0f b6       	in	r0, 0x3f	; 63
     eb6:	0f 92       	push	r0
     eb8:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     eba:	10 92 e6 01 	sts	0x01E6, r1
}
     ebe:	0f 90       	pop	r0
     ec0:	0f be       	out	0x3f, r0	; 63
     ec2:	0f 90       	pop	r0
     ec4:	1f 90       	pop	r1
     ec6:	18 95       	reti

00000ec8 <__vector_7>:

/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     ec8:	1f 92       	push	r1
     eca:	0f 92       	push	r0
     ecc:	0f b6       	in	r0, 0x3f	; 63
     ece:	0f 92       	push	r0
     ed0:	11 24       	eor	r1, r1
     ed2:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     ed4:	80 91 e6 01 	lds	r24, 0x01E6
     ed8:	88 23       	and	r24, r24
     eda:	11 f4       	brne	.+4      	; 0xee0 <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     edc:	2a 98       	cbi	0x05, 2	; 5
     ede:	01 c0       	rjmp	.+2      	; 0xee2 <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     ee0:	2a 9a       	sbi	0x05, 2	; 5
		
}
     ee2:	8f 91       	pop	r24
     ee4:	0f 90       	pop	r0
     ee6:	0f be       	out	0x3f, r0	; 63
     ee8:	0f 90       	pop	r0
     eea:	1f 90       	pop	r1
     eec:	18 95       	reti

00000eee <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     eee:	1f 92       	push	r1
     ef0:	0f 92       	push	r0
     ef2:	0f b6       	in	r0, 0x3f	; 63
     ef4:	0f 92       	push	r0
     ef6:	11 24       	eor	r1, r1
     ef8:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     efa:	80 91 e6 01 	lds	r24, 0x01E6
     efe:	88 23       	and	r24, r24
     f00:	11 f4       	brne	.+4      	; 0xf06 <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     f02:	2b 98       	cbi	0x05, 3	; 5
     f04:	01 c0       	rjmp	.+2      	; 0xf08 <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     f06:	2b 9a       	sbi	0x05, 3	; 5
}
     f08:	8f 91       	pop	r24
     f0a:	0f 90       	pop	r0
     f0c:	0f be       	out	0x3f, r0	; 63
     f0e:	0f 90       	pop	r0
     f10:	1f 90       	pop	r1
     f12:	18 95       	reti

00000f14 <timer1_init>:
	printf("\n\tT: %ds\n",sec);
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}

void timer1_init(void) { // Runs the PWMs
     f14:	87 e9       	ldi	r24, 0x97	; 151
     f16:	92 e0       	ldi	r25, 0x02	; 2
     f18:	9f 93       	push	r25
     f1a:	8f 93       	push	r24
     f1c:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (uint8_t) (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (uint8_t) (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     f20:	e0 e8       	ldi	r30, 0x80	; 128
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	80 81       	ld	r24, Z
     f26:	8f 70       	andi	r24, 0x0F	; 15
     f28:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
     f2a:	80 81       	ld	r24, Z
     f2c:	8c 7f       	andi	r24, 0xFC	; 252
     f2e:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     f30:	e1 e8       	ldi	r30, 0x81	; 129
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	80 81       	ld	r24, Z
     f36:	80 62       	ori	r24, 0x20	; 32
     f38:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     f3a:	80 81       	ld	r24, Z
     f3c:	80 61       	ori	r24, 0x10	; 16
     f3e:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     f40:	80 81       	ld	r24, Z
     f42:	87 7f       	andi	r24, 0xF7	; 247
     f44:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B|= (uint8_t)(1<<ICNC1);
     f46:	80 81       	ld	r24, Z
     f48:	80 68       	ori	r24, 0x80	; 128
     f4a:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     f4c:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f4e:	f8 94       	cli
		ICR1=0xFFFF;
     f50:	8f ef       	ldi	r24, 0xFF	; 255
     f52:	9f ef       	ldi	r25, 0xFF	; 255
     f54:	90 93 87 00 	sts	0x0087, r25
     f58:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f5c:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     f5e:	e1 e8       	ldi	r30, 0x81	; 129
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	89 7f       	andi	r24, 0xF9	; 249
     f66:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     f68:	80 81       	ld	r24, Z
     f6a:	81 60       	ori	r24, 0x01	; 1
     f6c:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// disable the interupts (probably done by default).
	TIMSK1&= (uint8_t)~((1<<ICIE1)|(1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     f6e:	ef e6       	ldi	r30, 0x6F	; 111
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	88 7d       	andi	r24, 0xD8	; 216
     f76:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     f78:	84 b1       	in	r24, 0x04	; 4
     f7a:	8c 60       	ori	r24, 0x0C	; 12
     f7c:	84 b9       	out	0x04, r24	; 4
	
	printf_P(PSTR("\t[done]"));
     f7e:	8f e8       	ldi	r24, 0x8F	; 143
     f80:	92 e0       	ldi	r25, 0x02	; 2
     f82:	9f 93       	push	r25
     f84:	8f 93       	push	r24
     f86:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
     f8a:	0f 90       	pop	r0
     f8c:	0f 90       	pop	r0
     f8e:	0f 90       	pop	r0
     f90:	0f 90       	pop	r0
}
     f92:	08 95       	ret

00000f94 <timer2_init>:
#include <avr/interrupt.h>
#include <stdio.h>
#include <avr/pgmspace.h>


void timer2_init(void) {
     f94:	85 eb       	ldi	r24, 0xB5	; 181
     f96:	92 e0       	ldi	r25, 0x02	; 2
     f98:	9f 93       	push	r25
     f9a:	8f 93       	push	r24
     f9c:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
     fa0:	80 91 70 00 	lds	r24, 0x0070
     fa4:	8c 7f       	andi	r24, 0xFC	; 252
     fa6:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
     faa:	80 91 b6 00 	lds	r24, 0x00B6
     fae:	8f 7e       	andi	r24, 0xEF	; 239
     fb0:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
     fb4:	80 91 b6 00 	lds	r24, 0x00B6
     fb8:	88 60       	ori	r24, 0x08	; 8
     fba:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
     fbe:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
     fc2:	80 91 b0 00 	lds	r24, 0x00B0
     fc6:	8f 77       	andi	r24, 0x7F	; 127
     fc8:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
     fcc:	80 91 b0 00 	lds	r24, 0x00B0
     fd0:	87 7b       	andi	r24, 0xB7	; 183
     fd2:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
     fd6:	80 91 b0 00 	lds	r24, 0x00B0
     fda:	8f 7c       	andi	r24, 0xCF	; 207
     fdc:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
     fe0:	80 91 b0 00 	lds	r24, 0x00B0
     fe4:	85 60       	ori	r24, 0x05	; 5
     fe6:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
     fea:	80 91 b0 00 	lds	r24, 0x00B0
     fee:	8d 7f       	andi	r24, 0xFD	; 253
     ff0:	80 93 b0 00 	sts	0x00B0, r24
     ff4:	0f 90       	pop	r0
     ff6:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
     ff8:	80 91 b6 00 	lds	r24, 0x00B6
     ffc:	82 fd       	sbrc	r24, 2
     ffe:	fc cf       	rjmp	.-8      	; 0xff8 <timer2_init+0x64>
	loop_until_bit_is_clear(ASSR,OCR2UB);
    1000:	80 91 b6 00 	lds	r24, 0x00B6
    1004:	81 fd       	sbrc	r24, 1
    1006:	fc cf       	rjmp	.-8      	; 0x1000 <timer2_init+0x6c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
    1008:	80 91 b6 00 	lds	r24, 0x00B6
    100c:	80 fd       	sbrc	r24, 0
    100e:	fc cf       	rjmp	.-8      	; 0x1008 <timer2_init+0x74>
	
	// Enable overflow interrupt, disable match.
	TIMSK2|= (1<<TOIE2);
    1010:	80 91 70 00 	lds	r24, 0x0070
    1014:	81 60       	ori	r24, 0x01	; 1
    1016:	80 93 70 00 	sts	0x0070, r24
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	printf_P(PSTR("\t[done]"));
    101a:	8d ea       	ldi	r24, 0xAD	; 173
    101c:	92 e0       	ldi	r25, 0x02	; 2
    101e:	9f 93       	push	r25
    1020:	8f 93       	push	r24
    1022:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
    1026:	0f 90       	pop	r0
    1028:	0f 90       	pop	r0
}
    102a:	08 95       	ret

0000102c <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
    102c:	89 e7       	ldi	r24, 0x79	; 121
    102e:	92 e0       	ldi	r25, 0x02	; 2
    1030:	9f 93       	push	r25
    1032:	8f 93       	push	r24
    1034:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
	printf_P(PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
    1038:	0e 94 8a 07 	call	0xf14	; 0xf14 <timer1_init>
	timer2_init(); //RTC
    103c:	0e 94 ca 07 	call	0xf94	; 0xf94 <timer2_init>
	printf_P(PSTR("\ntimers: init:\t[done]"));
    1040:	83 e6       	ldi	r24, 0x63	; 99
    1042:	92 e0       	ldi	r25, 0x02	; 2
    1044:	9f 93       	push	r25
    1046:	8f 93       	push	r24
    1048:	0e 94 22 09 	call	0x1244	; 0x1244 <printf_P>
    104c:	0f 90       	pop	r0
    104e:	0f 90       	pop	r0
    1050:	0f 90       	pop	r0
    1052:	0f 90       	pop	r0
	
}
    1054:	08 95       	ret

00001056 <__vector_5>:
	printf_P(PSTR("\t[done]"));
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
    1056:	1f 92       	push	r1
    1058:	0f 92       	push	r0
    105a:	0f b6       	in	r0, 0x3f	; 63
    105c:	0f 92       	push	r0
    105e:	11 24       	eor	r1, r1
    1060:	2f 93       	push	r18
    1062:	3f 93       	push	r19
    1064:	4f 93       	push	r20
    1066:	5f 93       	push	r21
    1068:	6f 93       	push	r22
    106a:	7f 93       	push	r23
    106c:	8f 93       	push	r24
    106e:	9f 93       	push	r25
    1070:	af 93       	push	r26
    1072:	bf 93       	push	r27
    1074:	ef 93       	push	r30
    1076:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
    1078:	80 91 e4 01 	lds	r24, 0x01E4
    107c:	90 91 e5 01 	lds	r25, 0x01E5
    1080:	01 96       	adiw	r24, 0x01	; 1
    1082:	90 93 e5 01 	sts	0x01E5, r25
    1086:	80 93 e4 01 	sts	0x01E4, r24
	//1 Hz (16/16)
	printf("\n\tT: %ds\n",sec);
    108a:	9f 93       	push	r25
    108c:	8f 93       	push	r24
    108e:	83 e3       	ldi	r24, 0x33	; 51
    1090:	91 e0       	ldi	r25, 0x01	; 1
    1092:	9f 93       	push	r25
    1094:	8f 93       	push	r24
    1096:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
    109a:	0f 90       	pop	r0
    109c:	0f 90       	pop	r0
    109e:	0f 90       	pop	r0
    10a0:	0f 90       	pop	r0
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}
    10a2:	ff 91       	pop	r31
    10a4:	ef 91       	pop	r30
    10a6:	bf 91       	pop	r27
    10a8:	af 91       	pop	r26
    10aa:	9f 91       	pop	r25
    10ac:	8f 91       	pop	r24
    10ae:	7f 91       	pop	r23
    10b0:	6f 91       	pop	r22
    10b2:	5f 91       	pop	r21
    10b4:	4f 91       	pop	r20
    10b6:	3f 91       	pop	r19
    10b8:	2f 91       	pop	r18
    10ba:	0f 90       	pop	r0
    10bc:	0f be       	out	0x3f, r0	; 63
    10be:	0f 90       	pop	r0
    10c0:	1f 90       	pop	r1
    10c2:	18 95       	reti

000010c4 <get_motor_L>:
#include <stdio.h>
#include <inttypes.h>
#include <util/atomic.h>


uint16_t get_motor_L(void) {
    10c4:	f8 94       	cli
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    10c6:	20 91 88 00 	lds	r18, 0x0088
    10ca:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    10ce:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    10d0:	c9 01       	movw	r24, r18
    10d2:	08 95       	ret

000010d4 <get_motor_R>:
	}
	return temp;
}

uint16_t get_motor_R(void) {
    10d4:	f8 94       	cli
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    10d6:	20 91 8a 00 	lds	r18, 0x008A
    10da:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    10de:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    10e0:	c9 01       	movw	r24, r18
    10e2:	08 95       	ret

000010e4 <set_motor_L>:
	}
	return temp;
}

void set_motor_L(uint16_t speed) {
    10e4:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    10e6:	90 93 89 00 	sts	0x0089, r25
    10ea:	80 93 88 00 	sts	0x0088, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    10ee:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    10f0:	08 95       	ret

000010f2 <set_motor_R>:
	}
}

void set_motor_R(uint16_t speed) {
    10f2:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    10f4:	90 93 8b 00 	sts	0x008B, r25
    10f8:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    10fc:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    10fe:	08 95       	ret

00001100 <lf_turn_left_inc>:
	
}
*/

enum {LEFT,RIGHT};
void lf_turn_left_inc(uint16_t inc) {
    1100:	f8 94       	cli


uint16_t get_motor_L(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    1102:	20 91 88 00 	lds	r18, 0x0088
    1106:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    110a:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    110c:	f8 94       	cli
}

uint16_t get_motor_R(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    110e:	40 91 8a 00 	lds	r20, 0x008A
    1112:	50 91 8b 00 	lds	r21, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1116:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1118:	28 0f       	add	r18, r24
    111a:	39 1f       	adc	r19, r25
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    111c:	f8 94       	cli
	return temp;
}

void set_motor_L(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    111e:	30 93 89 00 	sts	0x0089, r19
    1122:	20 93 88 00 	sts	0x0088, r18
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1126:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1128:	08 95       	ret

0000112a <lf_turn_right_inc>:
	else
		set_motor_L(c_speed[LEFT]+inc);
	//TODO: case when ((c_speed[RIGHT]-inc) < LF_MIN_SPEED)?
		
}
void lf_turn_right_inc(uint16_t inc) {
    112a:	f8 94       	cli


uint16_t get_motor_L(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    112c:	20 91 88 00 	lds	r18, 0x0088
    1130:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1134:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1136:	f8 94       	cli
}

uint16_t get_motor_R(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    1138:	20 91 8a 00 	lds	r18, 0x008A
    113c:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1140:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1142:	28 0f       	add	r18, r24
    1144:	39 1f       	adc	r19, r25
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1146:	f8 94       	cli
	}
}

void set_motor_R(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    1148:	30 93 8b 00 	sts	0x008B, r19
    114c:	20 93 8a 00 	sts	0x008A, r18
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1150:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1152:	08 95       	ret

00001154 <lf_full_speed>:
	}
	else
		set_motor_R(c_speed[RIGHT]+inc);
	//TODO: case when ((c_speed[RIGHT]-inc) < LF_MIN_SPEED)?
}
void lf_full_speed(void) {
    1154:	f8 94       	cli
	return temp;
}

void set_motor_L(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    1156:	8f ef       	ldi	r24, 0xFF	; 255
    1158:	9f ef       	ldi	r25, 0xFF	; 255
    115a:	90 93 89 00 	sts	0x0089, r25
    115e:	80 93 88 00 	sts	0x0088, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1162:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1164:	f8 94       	cli
	}
}

void set_motor_R(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    1166:	8f ef       	ldi	r24, 0xFF	; 255
    1168:	9f ef       	ldi	r25, 0xFF	; 255
    116a:	90 93 8b 00 	sts	0x008B, r25
    116e:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1172:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1174:	08 95       	ret

00001176 <motor_mode_R>:
//		return c_mode;
	printf("motor L mode: %d\n",c_mode);
	return c_mode;
}

uint8_t motor_mode_R(uint8_t mode) {
    1176:	98 2f       	mov	r25, r24
	static uint8_t c_mode; //=0;

	if 	(mode == MOTOR_MODE_CCW ) {
    1178:	82 30       	cpi	r24, 0x02	; 2
    117a:	19 f4       	brne	.+6      	; 0x1182 <motor_mode_R+0xc>
		MOTOR_CTL_PORT&=~(1<<M_RIN1); // IN1 = L, IN2 = H
    117c:	5d 98       	cbi	0x0b, 5	; 11
		MOTOR_CTL_PORT|=(1<<M_RIN2);
    117e:	5f 9a       	sbi	0x0b, 7	; 11
    1180:	0f c0       	rjmp	.+30     	; 0x11a0 <motor_mode_R+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    1182:	81 30       	cpi	r24, 0x01	; 1
    1184:	19 f4       	brne	.+6      	; 0x118c <motor_mode_R+0x16>
		MOTOR_CTL_PORT|=(1<<M_RIN1);
    1186:	5d 9a       	sbi	0x0b, 5	; 11
		MOTOR_CTL_PORT&=~(1<<M_RIN2); // IN1 = H, IN2 = L
    1188:	5f 98       	cbi	0x0b, 7	; 11
    118a:	0a c0       	rjmp	.+20     	; 0x11a0 <motor_mode_R+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    118c:	83 30       	cpi	r24, 0x03	; 3
    118e:	19 f4       	brne	.+6      	; 0x1196 <motor_mode_R+0x20>
		MOTOR_CTL_PORT&=~((1<<M_RIN1)|(1<<M_RIN2)); // IN1 = L, IN2 = L
    1190:	8b b1       	in	r24, 0x0b	; 11
    1192:	8f 75       	andi	r24, 0x5F	; 95
    1194:	04 c0       	rjmp	.+8      	; 0x119e <motor_mode_R+0x28>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    1196:	84 30       	cpi	r24, 0x04	; 4
    1198:	29 f4       	brne	.+10     	; 0x11a4 <motor_mode_R+0x2e>
		MOTOR_CTL_PORT|=(1<<M_RIN1)|(1<<M_RIN2); // IN1 = H, IN2 = H
    119a:	8b b1       	in	r24, 0x0b	; 11
    119c:	80 6a       	ori	r24, 0xA0	; 160
    119e:	8b b9       	out	0x0b, r24	; 11
		c_mode = mode;
    11a0:	90 93 e7 01 	sts	0x01E7, r25
	}
//	if	(mode == MOTOR_MODE_GET )
//		return c_mode;
	printf("motor R mode: %d\n",c_mode);
    11a4:	80 91 e7 01 	lds	r24, 0x01E7
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	9f 93       	push	r25
    11ac:	8f 93       	push	r24
    11ae:	8d e3       	ldi	r24, 0x3D	; 61
    11b0:	91 e0       	ldi	r25, 0x01	; 1
    11b2:	9f 93       	push	r25
    11b4:	8f 93       	push	r24
    11b6:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
    11ba:	0f 90       	pop	r0
    11bc:	0f 90       	pop	r0
    11be:	0f 90       	pop	r0
    11c0:	0f 90       	pop	r0
	return c_mode;
}
    11c2:	80 91 e7 01 	lds	r24, 0x01E7
    11c6:	08 95       	ret

000011c8 <motor_mode_L>:
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
	}
}

uint8_t motor_mode_L(uint8_t mode) {
    11c8:	98 2f       	mov	r25, r24
	static uint8_t c_mode; //=0;

	if 	(mode == MOTOR_MODE_CCW ) {
    11ca:	82 30       	cpi	r24, 0x02	; 2
    11cc:	19 f4       	brne	.+6      	; 0x11d4 <motor_mode_L+0xc>
		MOTOR_CTL_PORT&=~(1<<M_LIN1); // IN1 = L, IN2 = H
    11ce:	59 98       	cbi	0x0b, 1	; 11
		MOTOR_CTL_PORT|=(1<<M_LIN2);
    11d0:	5b 9a       	sbi	0x0b, 3	; 11
    11d2:	0f c0       	rjmp	.+30     	; 0x11f2 <motor_mode_L+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    11d4:	81 30       	cpi	r24, 0x01	; 1
    11d6:	19 f4       	brne	.+6      	; 0x11de <motor_mode_L+0x16>
		MOTOR_CTL_PORT|=(1<<M_LIN1);
    11d8:	59 9a       	sbi	0x0b, 1	; 11
		MOTOR_CTL_PORT&=~(1<<M_LIN2); // IN1 = H, IN2 = L
    11da:	5b 98       	cbi	0x0b, 3	; 11
    11dc:	0a c0       	rjmp	.+20     	; 0x11f2 <motor_mode_L+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    11de:	83 30       	cpi	r24, 0x03	; 3
    11e0:	19 f4       	brne	.+6      	; 0x11e8 <motor_mode_L+0x20>
		MOTOR_CTL_PORT&=~((1<<M_LIN1)|(1<<M_LIN2)); // IN1 = L, IN2 = L
    11e2:	8b b1       	in	r24, 0x0b	; 11
    11e4:	85 7f       	andi	r24, 0xF5	; 245
    11e6:	04 c0       	rjmp	.+8      	; 0x11f0 <motor_mode_L+0x28>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    11e8:	84 30       	cpi	r24, 0x04	; 4
    11ea:	29 f4       	brne	.+10     	; 0x11f6 <motor_mode_L+0x2e>
		MOTOR_CTL_PORT|=(1<<M_LIN1)|(1<<M_LIN2); // IN1 = H, IN2 = H
    11ec:	8b b1       	in	r24, 0x0b	; 11
    11ee:	8a 60       	ori	r24, 0x0A	; 10
    11f0:	8b b9       	out	0x0b, r24	; 11
		c_mode = mode;
    11f2:	90 93 e8 01 	sts	0x01E8, r25
	}
//	if	(mode == MOTOR_MODE_GET )
//		return c_mode;
	printf("motor L mode: %d\n",c_mode);
    11f6:	80 91 e8 01 	lds	r24, 0x01E8
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	9f 93       	push	r25
    11fe:	8f 93       	push	r24
    1200:	8f e4       	ldi	r24, 0x4F	; 79
    1202:	91 e0       	ldi	r25, 0x01	; 1
    1204:	9f 93       	push	r25
    1206:	8f 93       	push	r24
    1208:	0e 94 0d 09 	call	0x121a	; 0x121a <printf>
    120c:	0f 90       	pop	r0
    120e:	0f 90       	pop	r0
    1210:	0f 90       	pop	r0
    1212:	0f 90       	pop	r0
	return c_mode;
}
    1214:	80 91 e8 01 	lds	r24, 0x01E8
    1218:	08 95       	ret

0000121a <printf>:
    121a:	a0 e0       	ldi	r26, 0x00	; 0
    121c:	b0 e0       	ldi	r27, 0x00	; 0
    121e:	e3 e1       	ldi	r30, 0x13	; 19
    1220:	f9 e0       	ldi	r31, 0x09	; 9
    1222:	0c 94 0e 0f 	jmp	0x1e1c	; 0x1e1c <__prologue_saves__+0x20>
    1226:	fe 01       	movw	r30, r28
    1228:	35 96       	adiw	r30, 0x05	; 5
    122a:	61 91       	ld	r22, Z+
    122c:	71 91       	ld	r23, Z+
    122e:	af 01       	movw	r20, r30
    1230:	80 91 04 02 	lds	r24, 0x0204
    1234:	90 91 05 02 	lds	r25, 0x0205
    1238:	0e 94 64 09 	call	0x12c8	; 0x12c8 <vfprintf>
    123c:	20 96       	adiw	r28, 0x00	; 0
    123e:	e2 e0       	ldi	r30, 0x02	; 2
    1240:	0c 94 2a 0f 	jmp	0x1e54	; 0x1e54 <__epilogue_restores__+0x20>

00001244 <printf_P>:
    1244:	a0 e0       	ldi	r26, 0x00	; 0
    1246:	b0 e0       	ldi	r27, 0x00	; 0
    1248:	e8 e2       	ldi	r30, 0x28	; 40
    124a:	f9 e0       	ldi	r31, 0x09	; 9
    124c:	0c 94 0e 0f 	jmp	0x1e1c	; 0x1e1c <__prologue_saves__+0x20>
    1250:	fe 01       	movw	r30, r28
    1252:	35 96       	adiw	r30, 0x05	; 5
    1254:	61 91       	ld	r22, Z+
    1256:	71 91       	ld	r23, Z+
    1258:	a0 91 04 02 	lds	r26, 0x0204
    125c:	b0 91 05 02 	lds	r27, 0x0205
    1260:	13 96       	adiw	r26, 0x03	; 3
    1262:	8c 91       	ld	r24, X
    1264:	13 97       	sbiw	r26, 0x03	; 3
    1266:	88 60       	ori	r24, 0x08	; 8
    1268:	13 96       	adiw	r26, 0x03	; 3
    126a:	8c 93       	st	X, r24
    126c:	af 01       	movw	r20, r30
    126e:	80 91 04 02 	lds	r24, 0x0204
    1272:	90 91 05 02 	lds	r25, 0x0205
    1276:	0e 94 64 09 	call	0x12c8	; 0x12c8 <vfprintf>
    127a:	e0 91 04 02 	lds	r30, 0x0204
    127e:	f0 91 05 02 	lds	r31, 0x0205
    1282:	23 81       	ldd	r18, Z+3	; 0x03
    1284:	27 7f       	andi	r18, 0xF7	; 247
    1286:	23 83       	std	Z+3, r18	; 0x03
    1288:	20 96       	adiw	r28, 0x00	; 0
    128a:	e2 e0       	ldi	r30, 0x02	; 2
    128c:	0c 94 2a 0f 	jmp	0x1e54	; 0x1e54 <__epilogue_restores__+0x20>

00001290 <putchar>:
    1290:	60 91 04 02 	lds	r22, 0x0204
    1294:	70 91 05 02 	lds	r23, 0x0205
    1298:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <fputc>
    129c:	08 95       	ret

0000129e <scanf>:
    129e:	a0 e0       	ldi	r26, 0x00	; 0
    12a0:	b0 e0       	ldi	r27, 0x00	; 0
    12a2:	e5 e5       	ldi	r30, 0x55	; 85
    12a4:	f9 e0       	ldi	r31, 0x09	; 9
    12a6:	0c 94 0e 0f 	jmp	0x1e1c	; 0x1e1c <__prologue_saves__+0x20>
    12aa:	fe 01       	movw	r30, r28
    12ac:	35 96       	adiw	r30, 0x05	; 5
    12ae:	61 91       	ld	r22, Z+
    12b0:	71 91       	ld	r23, Z+
    12b2:	af 01       	movw	r20, r30
    12b4:	80 91 02 02 	lds	r24, 0x0202
    12b8:	90 91 03 02 	lds	r25, 0x0203
    12bc:	0e 94 c7 0c 	call	0x198e	; 0x198e <vfscanf>
    12c0:	20 96       	adiw	r28, 0x00	; 0
    12c2:	e2 e0       	ldi	r30, 0x02	; 2
    12c4:	0c 94 2a 0f 	jmp	0x1e54	; 0x1e54 <__epilogue_restores__+0x20>

000012c8 <vfprintf>:
    12c8:	ab e0       	ldi	r26, 0x0B	; 11
    12ca:	b0 e0       	ldi	r27, 0x00	; 0
    12cc:	ea e6       	ldi	r30, 0x6A	; 106
    12ce:	f9 e0       	ldi	r31, 0x09	; 9
    12d0:	0c 94 fe 0e 	jmp	0x1dfc	; 0x1dfc <__prologue_saves__>
    12d4:	3c 01       	movw	r6, r24
    12d6:	2b 01       	movw	r4, r22
    12d8:	5a 01       	movw	r10, r20
    12da:	fc 01       	movw	r30, r24
    12dc:	17 82       	std	Z+7, r1	; 0x07
    12de:	16 82       	std	Z+6, r1	; 0x06
    12e0:	83 81       	ldd	r24, Z+3	; 0x03
    12e2:	81 fd       	sbrc	r24, 1
    12e4:	03 c0       	rjmp	.+6      	; 0x12ec <vfprintf+0x24>
    12e6:	6f ef       	ldi	r22, 0xFF	; 255
    12e8:	7f ef       	ldi	r23, 0xFF	; 255
    12ea:	c8 c1       	rjmp	.+912    	; 0x167c <vfprintf+0x3b4>
    12ec:	9a e0       	ldi	r25, 0x0A	; 10
    12ee:	89 2e       	mov	r8, r25
    12f0:	1e 01       	movw	r2, r28
    12f2:	08 94       	sec
    12f4:	21 1c       	adc	r2, r1
    12f6:	31 1c       	adc	r3, r1
    12f8:	f3 01       	movw	r30, r6
    12fa:	23 81       	ldd	r18, Z+3	; 0x03
    12fc:	f2 01       	movw	r30, r4
    12fe:	23 fd       	sbrc	r18, 3
    1300:	85 91       	lpm	r24, Z+
    1302:	23 ff       	sbrs	r18, 3
    1304:	81 91       	ld	r24, Z+
    1306:	2f 01       	movw	r4, r30
    1308:	88 23       	and	r24, r24
    130a:	09 f4       	brne	.+2      	; 0x130e <vfprintf+0x46>
    130c:	b4 c1       	rjmp	.+872    	; 0x1676 <vfprintf+0x3ae>
    130e:	85 32       	cpi	r24, 0x25	; 37
    1310:	39 f4       	brne	.+14     	; 0x1320 <vfprintf+0x58>
    1312:	23 fd       	sbrc	r18, 3
    1314:	85 91       	lpm	r24, Z+
    1316:	23 ff       	sbrs	r18, 3
    1318:	81 91       	ld	r24, Z+
    131a:	2f 01       	movw	r4, r30
    131c:	85 32       	cpi	r24, 0x25	; 37
    131e:	29 f4       	brne	.+10     	; 0x132a <vfprintf+0x62>
    1320:	b3 01       	movw	r22, r6
    1322:	90 e0       	ldi	r25, 0x00	; 0
    1324:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <fputc>
    1328:	e7 cf       	rjmp	.-50     	; 0x12f8 <vfprintf+0x30>
    132a:	98 2f       	mov	r25, r24
    132c:	dd 24       	eor	r13, r13
    132e:	cc 24       	eor	r12, r12
    1330:	99 24       	eor	r9, r9
    1332:	ff e1       	ldi	r31, 0x1F	; 31
    1334:	fd 15       	cp	r31, r13
    1336:	d0 f0       	brcs	.+52     	; 0x136c <vfprintf+0xa4>
    1338:	9b 32       	cpi	r25, 0x2B	; 43
    133a:	69 f0       	breq	.+26     	; 0x1356 <vfprintf+0x8e>
    133c:	9c 32       	cpi	r25, 0x2C	; 44
    133e:	28 f4       	brcc	.+10     	; 0x134a <vfprintf+0x82>
    1340:	90 32       	cpi	r25, 0x20	; 32
    1342:	59 f0       	breq	.+22     	; 0x135a <vfprintf+0x92>
    1344:	93 32       	cpi	r25, 0x23	; 35
    1346:	91 f4       	brne	.+36     	; 0x136c <vfprintf+0xa4>
    1348:	0e c0       	rjmp	.+28     	; 0x1366 <vfprintf+0x9e>
    134a:	9d 32       	cpi	r25, 0x2D	; 45
    134c:	49 f0       	breq	.+18     	; 0x1360 <vfprintf+0x98>
    134e:	90 33       	cpi	r25, 0x30	; 48
    1350:	69 f4       	brne	.+26     	; 0x136c <vfprintf+0xa4>
    1352:	41 e0       	ldi	r20, 0x01	; 1
    1354:	24 c0       	rjmp	.+72     	; 0x139e <vfprintf+0xd6>
    1356:	52 e0       	ldi	r21, 0x02	; 2
    1358:	d5 2a       	or	r13, r21
    135a:	84 e0       	ldi	r24, 0x04	; 4
    135c:	d8 2a       	or	r13, r24
    135e:	28 c0       	rjmp	.+80     	; 0x13b0 <vfprintf+0xe8>
    1360:	98 e0       	ldi	r25, 0x08	; 8
    1362:	d9 2a       	or	r13, r25
    1364:	25 c0       	rjmp	.+74     	; 0x13b0 <vfprintf+0xe8>
    1366:	e0 e1       	ldi	r30, 0x10	; 16
    1368:	de 2a       	or	r13, r30
    136a:	22 c0       	rjmp	.+68     	; 0x13b0 <vfprintf+0xe8>
    136c:	d7 fc       	sbrc	r13, 7
    136e:	29 c0       	rjmp	.+82     	; 0x13c2 <vfprintf+0xfa>
    1370:	89 2f       	mov	r24, r25
    1372:	80 53       	subi	r24, 0x30	; 48
    1374:	8a 30       	cpi	r24, 0x0A	; 10
    1376:	70 f4       	brcc	.+28     	; 0x1394 <vfprintf+0xcc>
    1378:	d6 fe       	sbrs	r13, 6
    137a:	05 c0       	rjmp	.+10     	; 0x1386 <vfprintf+0xbe>
    137c:	98 9c       	mul	r9, r8
    137e:	90 2c       	mov	r9, r0
    1380:	11 24       	eor	r1, r1
    1382:	98 0e       	add	r9, r24
    1384:	15 c0       	rjmp	.+42     	; 0x13b0 <vfprintf+0xe8>
    1386:	c8 9c       	mul	r12, r8
    1388:	c0 2c       	mov	r12, r0
    138a:	11 24       	eor	r1, r1
    138c:	c8 0e       	add	r12, r24
    138e:	f0 e2       	ldi	r31, 0x20	; 32
    1390:	df 2a       	or	r13, r31
    1392:	0e c0       	rjmp	.+28     	; 0x13b0 <vfprintf+0xe8>
    1394:	9e 32       	cpi	r25, 0x2E	; 46
    1396:	29 f4       	brne	.+10     	; 0x13a2 <vfprintf+0xda>
    1398:	d6 fc       	sbrc	r13, 6
    139a:	6d c1       	rjmp	.+730    	; 0x1676 <vfprintf+0x3ae>
    139c:	40 e4       	ldi	r20, 0x40	; 64
    139e:	d4 2a       	or	r13, r20
    13a0:	07 c0       	rjmp	.+14     	; 0x13b0 <vfprintf+0xe8>
    13a2:	9c 36       	cpi	r25, 0x6C	; 108
    13a4:	19 f4       	brne	.+6      	; 0x13ac <vfprintf+0xe4>
    13a6:	50 e8       	ldi	r21, 0x80	; 128
    13a8:	d5 2a       	or	r13, r21
    13aa:	02 c0       	rjmp	.+4      	; 0x13b0 <vfprintf+0xe8>
    13ac:	98 36       	cpi	r25, 0x68	; 104
    13ae:	49 f4       	brne	.+18     	; 0x13c2 <vfprintf+0xfa>
    13b0:	f2 01       	movw	r30, r4
    13b2:	23 fd       	sbrc	r18, 3
    13b4:	95 91       	lpm	r25, Z+
    13b6:	23 ff       	sbrs	r18, 3
    13b8:	91 91       	ld	r25, Z+
    13ba:	2f 01       	movw	r4, r30
    13bc:	99 23       	and	r25, r25
    13be:	09 f0       	breq	.+2      	; 0x13c2 <vfprintf+0xfa>
    13c0:	b8 cf       	rjmp	.-144    	; 0x1332 <vfprintf+0x6a>
    13c2:	89 2f       	mov	r24, r25
    13c4:	85 54       	subi	r24, 0x45	; 69
    13c6:	83 30       	cpi	r24, 0x03	; 3
    13c8:	18 f0       	brcs	.+6      	; 0x13d0 <vfprintf+0x108>
    13ca:	80 52       	subi	r24, 0x20	; 32
    13cc:	83 30       	cpi	r24, 0x03	; 3
    13ce:	38 f4       	brcc	.+14     	; 0x13de <vfprintf+0x116>
    13d0:	44 e0       	ldi	r20, 0x04	; 4
    13d2:	50 e0       	ldi	r21, 0x00	; 0
    13d4:	a4 0e       	add	r10, r20
    13d6:	b5 1e       	adc	r11, r21
    13d8:	5f e3       	ldi	r21, 0x3F	; 63
    13da:	59 83       	std	Y+1, r21	; 0x01
    13dc:	0f c0       	rjmp	.+30     	; 0x13fc <vfprintf+0x134>
    13de:	93 36       	cpi	r25, 0x63	; 99
    13e0:	31 f0       	breq	.+12     	; 0x13ee <vfprintf+0x126>
    13e2:	93 37       	cpi	r25, 0x73	; 115
    13e4:	79 f0       	breq	.+30     	; 0x1404 <vfprintf+0x13c>
    13e6:	93 35       	cpi	r25, 0x53	; 83
    13e8:	09 f0       	breq	.+2      	; 0x13ec <vfprintf+0x124>
    13ea:	56 c0       	rjmp	.+172    	; 0x1498 <vfprintf+0x1d0>
    13ec:	20 c0       	rjmp	.+64     	; 0x142e <vfprintf+0x166>
    13ee:	f5 01       	movw	r30, r10
    13f0:	80 81       	ld	r24, Z
    13f2:	89 83       	std	Y+1, r24	; 0x01
    13f4:	42 e0       	ldi	r20, 0x02	; 2
    13f6:	50 e0       	ldi	r21, 0x00	; 0
    13f8:	a4 0e       	add	r10, r20
    13fa:	b5 1e       	adc	r11, r21
    13fc:	71 01       	movw	r14, r2
    13fe:	01 e0       	ldi	r16, 0x01	; 1
    1400:	10 e0       	ldi	r17, 0x00	; 0
    1402:	12 c0       	rjmp	.+36     	; 0x1428 <vfprintf+0x160>
    1404:	f5 01       	movw	r30, r10
    1406:	e0 80       	ld	r14, Z
    1408:	f1 80       	ldd	r15, Z+1	; 0x01
    140a:	d6 fc       	sbrc	r13, 6
    140c:	03 c0       	rjmp	.+6      	; 0x1414 <vfprintf+0x14c>
    140e:	6f ef       	ldi	r22, 0xFF	; 255
    1410:	7f ef       	ldi	r23, 0xFF	; 255
    1412:	02 c0       	rjmp	.+4      	; 0x1418 <vfprintf+0x150>
    1414:	69 2d       	mov	r22, r9
    1416:	70 e0       	ldi	r23, 0x00	; 0
    1418:	42 e0       	ldi	r20, 0x02	; 2
    141a:	50 e0       	ldi	r21, 0x00	; 0
    141c:	a4 0e       	add	r10, r20
    141e:	b5 1e       	adc	r11, r21
    1420:	c7 01       	movw	r24, r14
    1422:	0e 94 ee 0d 	call	0x1bdc	; 0x1bdc <strnlen>
    1426:	8c 01       	movw	r16, r24
    1428:	5f e7       	ldi	r21, 0x7F	; 127
    142a:	d5 22       	and	r13, r21
    142c:	14 c0       	rjmp	.+40     	; 0x1456 <vfprintf+0x18e>
    142e:	f5 01       	movw	r30, r10
    1430:	e0 80       	ld	r14, Z
    1432:	f1 80       	ldd	r15, Z+1	; 0x01
    1434:	d6 fc       	sbrc	r13, 6
    1436:	03 c0       	rjmp	.+6      	; 0x143e <vfprintf+0x176>
    1438:	6f ef       	ldi	r22, 0xFF	; 255
    143a:	7f ef       	ldi	r23, 0xFF	; 255
    143c:	02 c0       	rjmp	.+4      	; 0x1442 <vfprintf+0x17a>
    143e:	69 2d       	mov	r22, r9
    1440:	70 e0       	ldi	r23, 0x00	; 0
    1442:	42 e0       	ldi	r20, 0x02	; 2
    1444:	50 e0       	ldi	r21, 0x00	; 0
    1446:	a4 0e       	add	r10, r20
    1448:	b5 1e       	adc	r11, r21
    144a:	c7 01       	movw	r24, r14
    144c:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <strnlen_P>
    1450:	8c 01       	movw	r16, r24
    1452:	50 e8       	ldi	r21, 0x80	; 128
    1454:	d5 2a       	or	r13, r21
    1456:	d3 fe       	sbrs	r13, 3
    1458:	07 c0       	rjmp	.+14     	; 0x1468 <vfprintf+0x1a0>
    145a:	1a c0       	rjmp	.+52     	; 0x1490 <vfprintf+0x1c8>
    145c:	b3 01       	movw	r22, r6
    145e:	80 e2       	ldi	r24, 0x20	; 32
    1460:	90 e0       	ldi	r25, 0x00	; 0
    1462:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <fputc>
    1466:	ca 94       	dec	r12
    1468:	8c 2d       	mov	r24, r12
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	08 17       	cp	r16, r24
    146e:	19 07       	cpc	r17, r25
    1470:	a8 f3       	brcs	.-22     	; 0x145c <vfprintf+0x194>
    1472:	0e c0       	rjmp	.+28     	; 0x1490 <vfprintf+0x1c8>
    1474:	f7 01       	movw	r30, r14
    1476:	d7 fc       	sbrc	r13, 7
    1478:	85 91       	lpm	r24, Z+
    147a:	d7 fe       	sbrs	r13, 7
    147c:	81 91       	ld	r24, Z+
    147e:	7f 01       	movw	r14, r30
    1480:	b3 01       	movw	r22, r6
    1482:	90 e0       	ldi	r25, 0x00	; 0
    1484:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <fputc>
    1488:	c1 10       	cpse	r12, r1
    148a:	ca 94       	dec	r12
    148c:	01 50       	subi	r16, 0x01	; 1
    148e:	10 40       	sbci	r17, 0x00	; 0
    1490:	01 15       	cp	r16, r1
    1492:	11 05       	cpc	r17, r1
    1494:	79 f7       	brne	.-34     	; 0x1474 <vfprintf+0x1ac>
    1496:	ec c0       	rjmp	.+472    	; 0x1670 <vfprintf+0x3a8>
    1498:	94 36       	cpi	r25, 0x64	; 100
    149a:	11 f0       	breq	.+4      	; 0x14a0 <vfprintf+0x1d8>
    149c:	99 36       	cpi	r25, 0x69	; 105
    149e:	71 f5       	brne	.+92     	; 0x14fc <vfprintf+0x234>
    14a0:	d7 fe       	sbrs	r13, 7
    14a2:	08 c0       	rjmp	.+16     	; 0x14b4 <vfprintf+0x1ec>
    14a4:	f5 01       	movw	r30, r10
    14a6:	e0 80       	ld	r14, Z
    14a8:	f1 80       	ldd	r15, Z+1	; 0x01
    14aa:	02 81       	ldd	r16, Z+2	; 0x02
    14ac:	13 81       	ldd	r17, Z+3	; 0x03
    14ae:	44 e0       	ldi	r20, 0x04	; 4
    14b0:	50 e0       	ldi	r21, 0x00	; 0
    14b2:	0a c0       	rjmp	.+20     	; 0x14c8 <vfprintf+0x200>
    14b4:	f5 01       	movw	r30, r10
    14b6:	80 81       	ld	r24, Z
    14b8:	91 81       	ldd	r25, Z+1	; 0x01
    14ba:	7c 01       	movw	r14, r24
    14bc:	00 27       	eor	r16, r16
    14be:	f7 fc       	sbrc	r15, 7
    14c0:	00 95       	com	r16
    14c2:	10 2f       	mov	r17, r16
    14c4:	42 e0       	ldi	r20, 0x02	; 2
    14c6:	50 e0       	ldi	r21, 0x00	; 0
    14c8:	a4 0e       	add	r10, r20
    14ca:	b5 1e       	adc	r11, r21
    14cc:	5f e6       	ldi	r21, 0x6F	; 111
    14ce:	d5 22       	and	r13, r21
    14d0:	17 ff       	sbrs	r17, 7
    14d2:	0a c0       	rjmp	.+20     	; 0x14e8 <vfprintf+0x220>
    14d4:	10 95       	com	r17
    14d6:	00 95       	com	r16
    14d8:	f0 94       	com	r15
    14da:	e0 94       	com	r14
    14dc:	e1 1c       	adc	r14, r1
    14de:	f1 1c       	adc	r15, r1
    14e0:	01 1d       	adc	r16, r1
    14e2:	11 1d       	adc	r17, r1
    14e4:	80 e8       	ldi	r24, 0x80	; 128
    14e6:	d8 2a       	or	r13, r24
    14e8:	2a e0       	ldi	r18, 0x0A	; 10
    14ea:	30 e0       	ldi	r19, 0x00	; 0
    14ec:	a1 01       	movw	r20, r2
    14ee:	c8 01       	movw	r24, r16
    14f0:	b7 01       	movw	r22, r14
    14f2:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__ultoa_invert>
    14f6:	f8 2e       	mov	r15, r24
    14f8:	f2 18       	sub	r15, r2
    14fa:	40 c0       	rjmp	.+128    	; 0x157c <vfprintf+0x2b4>
    14fc:	95 37       	cpi	r25, 0x75	; 117
    14fe:	29 f4       	brne	.+10     	; 0x150a <vfprintf+0x242>
    1500:	1d 2d       	mov	r17, r13
    1502:	1f 7e       	andi	r17, 0xEF	; 239
    1504:	2a e0       	ldi	r18, 0x0A	; 10
    1506:	30 e0       	ldi	r19, 0x00	; 0
    1508:	1d c0       	rjmp	.+58     	; 0x1544 <vfprintf+0x27c>
    150a:	1d 2d       	mov	r17, r13
    150c:	19 7f       	andi	r17, 0xF9	; 249
    150e:	9f 36       	cpi	r25, 0x6F	; 111
    1510:	61 f0       	breq	.+24     	; 0x152a <vfprintf+0x262>
    1512:	90 37       	cpi	r25, 0x70	; 112
    1514:	20 f4       	brcc	.+8      	; 0x151e <vfprintf+0x256>
    1516:	98 35       	cpi	r25, 0x58	; 88
    1518:	09 f0       	breq	.+2      	; 0x151c <vfprintf+0x254>
    151a:	ad c0       	rjmp	.+346    	; 0x1676 <vfprintf+0x3ae>
    151c:	0f c0       	rjmp	.+30     	; 0x153c <vfprintf+0x274>
    151e:	90 37       	cpi	r25, 0x70	; 112
    1520:	39 f0       	breq	.+14     	; 0x1530 <vfprintf+0x268>
    1522:	98 37       	cpi	r25, 0x78	; 120
    1524:	09 f0       	breq	.+2      	; 0x1528 <vfprintf+0x260>
    1526:	a7 c0       	rjmp	.+334    	; 0x1676 <vfprintf+0x3ae>
    1528:	04 c0       	rjmp	.+8      	; 0x1532 <vfprintf+0x26a>
    152a:	28 e0       	ldi	r18, 0x08	; 8
    152c:	30 e0       	ldi	r19, 0x00	; 0
    152e:	0a c0       	rjmp	.+20     	; 0x1544 <vfprintf+0x27c>
    1530:	10 61       	ori	r17, 0x10	; 16
    1532:	14 fd       	sbrc	r17, 4
    1534:	14 60       	ori	r17, 0x04	; 4
    1536:	20 e1       	ldi	r18, 0x10	; 16
    1538:	30 e0       	ldi	r19, 0x00	; 0
    153a:	04 c0       	rjmp	.+8      	; 0x1544 <vfprintf+0x27c>
    153c:	14 fd       	sbrc	r17, 4
    153e:	16 60       	ori	r17, 0x06	; 6
    1540:	20 e1       	ldi	r18, 0x10	; 16
    1542:	32 e0       	ldi	r19, 0x02	; 2
    1544:	17 ff       	sbrs	r17, 7
    1546:	08 c0       	rjmp	.+16     	; 0x1558 <vfprintf+0x290>
    1548:	f5 01       	movw	r30, r10
    154a:	60 81       	ld	r22, Z
    154c:	71 81       	ldd	r23, Z+1	; 0x01
    154e:	82 81       	ldd	r24, Z+2	; 0x02
    1550:	93 81       	ldd	r25, Z+3	; 0x03
    1552:	44 e0       	ldi	r20, 0x04	; 4
    1554:	50 e0       	ldi	r21, 0x00	; 0
    1556:	08 c0       	rjmp	.+16     	; 0x1568 <vfprintf+0x2a0>
    1558:	f5 01       	movw	r30, r10
    155a:	80 81       	ld	r24, Z
    155c:	91 81       	ldd	r25, Z+1	; 0x01
    155e:	bc 01       	movw	r22, r24
    1560:	80 e0       	ldi	r24, 0x00	; 0
    1562:	90 e0       	ldi	r25, 0x00	; 0
    1564:	42 e0       	ldi	r20, 0x02	; 2
    1566:	50 e0       	ldi	r21, 0x00	; 0
    1568:	a4 0e       	add	r10, r20
    156a:	b5 1e       	adc	r11, r21
    156c:	a1 01       	movw	r20, r2
    156e:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__ultoa_invert>
    1572:	f8 2e       	mov	r15, r24
    1574:	f2 18       	sub	r15, r2
    1576:	8f e7       	ldi	r24, 0x7F	; 127
    1578:	d8 2e       	mov	r13, r24
    157a:	d1 22       	and	r13, r17
    157c:	d6 fe       	sbrs	r13, 6
    157e:	0b c0       	rjmp	.+22     	; 0x1596 <vfprintf+0x2ce>
    1580:	5e ef       	ldi	r21, 0xFE	; 254
    1582:	d5 22       	and	r13, r21
    1584:	f9 14       	cp	r15, r9
    1586:	38 f4       	brcc	.+14     	; 0x1596 <vfprintf+0x2ce>
    1588:	d4 fe       	sbrs	r13, 4
    158a:	07 c0       	rjmp	.+14     	; 0x159a <vfprintf+0x2d2>
    158c:	d2 fc       	sbrc	r13, 2
    158e:	05 c0       	rjmp	.+10     	; 0x159a <vfprintf+0x2d2>
    1590:	8f ee       	ldi	r24, 0xEF	; 239
    1592:	d8 22       	and	r13, r24
    1594:	02 c0       	rjmp	.+4      	; 0x159a <vfprintf+0x2d2>
    1596:	1f 2d       	mov	r17, r15
    1598:	01 c0       	rjmp	.+2      	; 0x159c <vfprintf+0x2d4>
    159a:	19 2d       	mov	r17, r9
    159c:	d4 fe       	sbrs	r13, 4
    159e:	0d c0       	rjmp	.+26     	; 0x15ba <vfprintf+0x2f2>
    15a0:	fe 01       	movw	r30, r28
    15a2:	ef 0d       	add	r30, r15
    15a4:	f1 1d       	adc	r31, r1
    15a6:	80 81       	ld	r24, Z
    15a8:	80 33       	cpi	r24, 0x30	; 48
    15aa:	19 f4       	brne	.+6      	; 0x15b2 <vfprintf+0x2ea>
    15ac:	99 ee       	ldi	r25, 0xE9	; 233
    15ae:	d9 22       	and	r13, r25
    15b0:	08 c0       	rjmp	.+16     	; 0x15c2 <vfprintf+0x2fa>
    15b2:	1f 5f       	subi	r17, 0xFF	; 255
    15b4:	d2 fe       	sbrs	r13, 2
    15b6:	05 c0       	rjmp	.+10     	; 0x15c2 <vfprintf+0x2fa>
    15b8:	03 c0       	rjmp	.+6      	; 0x15c0 <vfprintf+0x2f8>
    15ba:	8d 2d       	mov	r24, r13
    15bc:	86 78       	andi	r24, 0x86	; 134
    15be:	09 f0       	breq	.+2      	; 0x15c2 <vfprintf+0x2fa>
    15c0:	1f 5f       	subi	r17, 0xFF	; 255
    15c2:	0d 2d       	mov	r16, r13
    15c4:	d3 fc       	sbrc	r13, 3
    15c6:	14 c0       	rjmp	.+40     	; 0x15f0 <vfprintf+0x328>
    15c8:	d0 fe       	sbrs	r13, 0
    15ca:	0f c0       	rjmp	.+30     	; 0x15ea <vfprintf+0x322>
    15cc:	1c 15       	cp	r17, r12
    15ce:	10 f0       	brcs	.+4      	; 0x15d4 <vfprintf+0x30c>
    15d0:	9f 2c       	mov	r9, r15
    15d2:	0b c0       	rjmp	.+22     	; 0x15ea <vfprintf+0x322>
    15d4:	9f 2c       	mov	r9, r15
    15d6:	9c 0c       	add	r9, r12
    15d8:	91 1a       	sub	r9, r17
    15da:	1c 2d       	mov	r17, r12
    15dc:	06 c0       	rjmp	.+12     	; 0x15ea <vfprintf+0x322>
    15de:	b3 01       	movw	r22, r6
    15e0:	80 e2       	ldi	r24, 0x20	; 32
    15e2:	90 e0       	ldi	r25, 0x00	; 0
    15e4:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <fputc>
    15e8:	1f 5f       	subi	r17, 0xFF	; 255
    15ea:	1c 15       	cp	r17, r12
    15ec:	c0 f3       	brcs	.-16     	; 0x15de <vfprintf+0x316>
    15ee:	04 c0       	rjmp	.+8      	; 0x15f8 <vfprintf+0x330>
    15f0:	1c 15       	cp	r17, r12
    15f2:	10 f4       	brcc	.+4      	; 0x15f8 <vfprintf+0x330>
    15f4:	c1 1a       	sub	r12, r17
    15f6:	01 c0       	rjmp	.+2      	; 0x15fa <vfprintf+0x332>
    15f8:	cc 24       	eor	r12, r12
    15fa:	04 ff       	sbrs	r16, 4
    15fc:	10 c0       	rjmp	.+32     	; 0x161e <vfprintf+0x356>
    15fe:	b3 01       	movw	r22, r6
    1600:	80 e3       	ldi	r24, 0x30	; 48
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <fputc>
    1608:	02 ff       	sbrs	r16, 2
    160a:	1e c0       	rjmp	.+60     	; 0x1648 <vfprintf+0x380>
    160c:	01 fd       	sbrc	r16, 1
    160e:	03 c0       	rjmp	.+6      	; 0x1616 <vfprintf+0x34e>
    1610:	88 e7       	ldi	r24, 0x78	; 120
    1612:	90 e0       	ldi	r25, 0x00	; 0
    1614:	02 c0       	rjmp	.+4      	; 0x161a <vfprintf+0x352>
    1616:	88 e5       	ldi	r24, 0x58	; 88
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	b3 01       	movw	r22, r6
    161c:	0c c0       	rjmp	.+24     	; 0x1636 <vfprintf+0x36e>
    161e:	80 2f       	mov	r24, r16
    1620:	86 78       	andi	r24, 0x86	; 134
    1622:	91 f0       	breq	.+36     	; 0x1648 <vfprintf+0x380>
    1624:	01 ff       	sbrs	r16, 1
    1626:	02 c0       	rjmp	.+4      	; 0x162c <vfprintf+0x364>
    1628:	8b e2       	ldi	r24, 0x2B	; 43
    162a:	01 c0       	rjmp	.+2      	; 0x162e <vfprintf+0x366>
    162c:	80 e2       	ldi	r24, 0x20	; 32
    162e:	d7 fc       	sbrc	r13, 7
    1630:	8d e2       	ldi	r24, 0x2D	; 45
    1632:	b3 01       	movw	r22, r6
    1634:	90 e0       	ldi	r25, 0x00	; 0
    1636:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <fputc>
    163a:	06 c0       	rjmp	.+12     	; 0x1648 <vfprintf+0x380>
    163c:	b3 01       	movw	r22, r6
    163e:	80 e3       	ldi	r24, 0x30	; 48
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <fputc>
    1646:	9a 94       	dec	r9
    1648:	f9 14       	cp	r15, r9
    164a:	c0 f3       	brcs	.-16     	; 0x163c <vfprintf+0x374>
    164c:	fa 94       	dec	r15
    164e:	f1 01       	movw	r30, r2
    1650:	ef 0d       	add	r30, r15
    1652:	f1 1d       	adc	r31, r1
    1654:	b3 01       	movw	r22, r6
    1656:	80 81       	ld	r24, Z
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <fputc>
    165e:	ff 20       	and	r15, r15
    1660:	a9 f7       	brne	.-22     	; 0x164c <vfprintf+0x384>
    1662:	06 c0       	rjmp	.+12     	; 0x1670 <vfprintf+0x3a8>
    1664:	b3 01       	movw	r22, r6
    1666:	80 e2       	ldi	r24, 0x20	; 32
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <fputc>
    166e:	ca 94       	dec	r12
    1670:	cc 20       	and	r12, r12
    1672:	c1 f7       	brne	.-16     	; 0x1664 <vfprintf+0x39c>
    1674:	41 ce       	rjmp	.-894    	; 0x12f8 <vfprintf+0x30>
    1676:	f3 01       	movw	r30, r6
    1678:	66 81       	ldd	r22, Z+6	; 0x06
    167a:	77 81       	ldd	r23, Z+7	; 0x07
    167c:	cb 01       	movw	r24, r22
    167e:	2b 96       	adiw	r28, 0x0b	; 11
    1680:	e2 e1       	ldi	r30, 0x12	; 18
    1682:	0c 94 1a 0f 	jmp	0x1e34	; 0x1e34 <__epilogue_restores__>

00001686 <putval>:
    1686:	fc 01       	movw	r30, r24
    1688:	20 fd       	sbrc	r18, 0
    168a:	08 c0       	rjmp	.+16     	; 0x169c <putval+0x16>
    168c:	23 fd       	sbrc	r18, 3
    168e:	05 c0       	rjmp	.+10     	; 0x169a <putval+0x14>
    1690:	22 ff       	sbrs	r18, 2
    1692:	02 c0       	rjmp	.+4      	; 0x1698 <putval+0x12>
    1694:	73 83       	std	Z+3, r23	; 0x03
    1696:	62 83       	std	Z+2, r22	; 0x02
    1698:	51 83       	std	Z+1, r21	; 0x01
    169a:	40 83       	st	Z, r20
    169c:	08 95       	ret

0000169e <mulacc>:
    169e:	ef 92       	push	r14
    16a0:	ff 92       	push	r15
    16a2:	0f 93       	push	r16
    16a4:	1f 93       	push	r17
    16a6:	44 ff       	sbrs	r20, 4
    16a8:	02 c0       	rjmp	.+4      	; 0x16ae <mulacc+0x10>
    16aa:	33 e0       	ldi	r19, 0x03	; 3
    16ac:	11 c0       	rjmp	.+34     	; 0x16d0 <mulacc+0x32>
    16ae:	46 ff       	sbrs	r20, 6
    16b0:	02 c0       	rjmp	.+4      	; 0x16b6 <mulacc+0x18>
    16b2:	34 e0       	ldi	r19, 0x04	; 4
    16b4:	0d c0       	rjmp	.+26     	; 0x16d0 <mulacc+0x32>
    16b6:	db 01       	movw	r26, r22
    16b8:	fc 01       	movw	r30, r24
    16ba:	aa 0f       	add	r26, r26
    16bc:	bb 1f       	adc	r27, r27
    16be:	ee 1f       	adc	r30, r30
    16c0:	ff 1f       	adc	r31, r31
    16c2:	10 94       	com	r1
    16c4:	d1 f7       	brne	.-12     	; 0x16ba <mulacc+0x1c>
    16c6:	6a 0f       	add	r22, r26
    16c8:	7b 1f       	adc	r23, r27
    16ca:	8e 1f       	adc	r24, r30
    16cc:	9f 1f       	adc	r25, r31
    16ce:	31 e0       	ldi	r19, 0x01	; 1
    16d0:	66 0f       	add	r22, r22
    16d2:	77 1f       	adc	r23, r23
    16d4:	88 1f       	adc	r24, r24
    16d6:	99 1f       	adc	r25, r25
    16d8:	31 50       	subi	r19, 0x01	; 1
    16da:	d1 f7       	brne	.-12     	; 0x16d0 <mulacc+0x32>
    16dc:	7b 01       	movw	r14, r22
    16de:	8c 01       	movw	r16, r24
    16e0:	e2 0e       	add	r14, r18
    16e2:	f1 1c       	adc	r15, r1
    16e4:	01 1d       	adc	r16, r1
    16e6:	11 1d       	adc	r17, r1
    16e8:	a8 01       	movw	r20, r16
    16ea:	97 01       	movw	r18, r14
    16ec:	b7 01       	movw	r22, r14
    16ee:	ca 01       	movw	r24, r20
    16f0:	1f 91       	pop	r17
    16f2:	0f 91       	pop	r16
    16f4:	ff 90       	pop	r15
    16f6:	ef 90       	pop	r14
    16f8:	08 95       	ret

000016fa <skip_spaces>:
    16fa:	0f 93       	push	r16
    16fc:	1f 93       	push	r17
    16fe:	cf 93       	push	r28
    1700:	df 93       	push	r29
    1702:	8c 01       	movw	r16, r24
    1704:	c8 01       	movw	r24, r16
    1706:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fgetc>
    170a:	ec 01       	movw	r28, r24
    170c:	97 fd       	sbrc	r25, 7
    170e:	08 c0       	rjmp	.+16     	; 0x1720 <skip_spaces+0x26>
    1710:	0e 94 f3 0e 	call	0x1de6	; 0x1de6 <isspace>
    1714:	89 2b       	or	r24, r25
    1716:	b1 f7       	brne	.-20     	; 0x1704 <skip_spaces+0xa>
    1718:	b8 01       	movw	r22, r16
    171a:	ce 01       	movw	r24, r28
    171c:	0e 94 67 0e 	call	0x1cce	; 0x1cce <ungetc>
    1720:	ce 01       	movw	r24, r28
    1722:	df 91       	pop	r29
    1724:	cf 91       	pop	r28
    1726:	1f 91       	pop	r17
    1728:	0f 91       	pop	r16
    172a:	08 95       	ret

0000172c <conv_int>:
    172c:	a0 e0       	ldi	r26, 0x00	; 0
    172e:	b0 e0       	ldi	r27, 0x00	; 0
    1730:	ec e9       	ldi	r30, 0x9C	; 156
    1732:	fb e0       	ldi	r31, 0x0B	; 11
    1734:	0c 94 06 0f 	jmp	0x1e0c	; 0x1e0c <__prologue_saves__+0x10>
    1738:	ec 01       	movw	r28, r24
    173a:	c6 2e       	mov	r12, r22
    173c:	5a 01       	movw	r10, r20
    173e:	12 2f       	mov	r17, r18
    1740:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fgetc>
    1744:	ac 01       	movw	r20, r24
    1746:	8b 32       	cpi	r24, 0x2B	; 43
    1748:	19 f0       	breq	.+6      	; 0x1750 <conv_int+0x24>
    174a:	8d 32       	cpi	r24, 0x2D	; 45
    174c:	51 f4       	brne	.+20     	; 0x1762 <conv_int+0x36>
    174e:	10 68       	ori	r17, 0x80	; 128
    1750:	ca 94       	dec	r12
    1752:	09 f4       	brne	.+2      	; 0x1756 <conv_int+0x2a>
    1754:	6d c0       	rjmp	.+218    	; 0x1830 <conv_int+0x104>
    1756:	ce 01       	movw	r24, r28
    1758:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fgetc>
    175c:	ac 01       	movw	r20, r24
    175e:	97 fd       	sbrc	r25, 7
    1760:	67 c0       	rjmp	.+206    	; 0x1830 <conv_int+0x104>
    1762:	6d ef       	ldi	r22, 0xFD	; 253
    1764:	d6 2e       	mov	r13, r22
    1766:	d1 22       	and	r13, r17
    1768:	8d 2d       	mov	r24, r13
    176a:	80 73       	andi	r24, 0x30	; 48
    176c:	01 f5       	brne	.+64     	; 0x17ae <conv_int+0x82>
    176e:	40 33       	cpi	r20, 0x30	; 48
    1770:	f1 f4       	brne	.+60     	; 0x17ae <conv_int+0x82>
    1772:	ca 94       	dec	r12
    1774:	09 f4       	brne	.+2      	; 0x1778 <conv_int+0x4c>
    1776:	47 c0       	rjmp	.+142    	; 0x1806 <conv_int+0xda>
    1778:	ce 01       	movw	r24, r28
    177a:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fgetc>
    177e:	ac 01       	movw	r20, r24
    1780:	97 fd       	sbrc	r25, 7
    1782:	41 c0       	rjmp	.+130    	; 0x1806 <conv_int+0xda>
    1784:	82 e0       	ldi	r24, 0x02	; 2
    1786:	d8 2a       	or	r13, r24
    1788:	48 37       	cpi	r20, 0x78	; 120
    178a:	11 f0       	breq	.+4      	; 0x1790 <conv_int+0x64>
    178c:	48 35       	cpi	r20, 0x58	; 88
    178e:	59 f4       	brne	.+22     	; 0x17a6 <conv_int+0x7a>
    1790:	80 e4       	ldi	r24, 0x40	; 64
    1792:	d8 2a       	or	r13, r24
    1794:	ca 94       	dec	r12
    1796:	b9 f1       	breq	.+110    	; 0x1806 <conv_int+0xda>
    1798:	ce 01       	movw	r24, r28
    179a:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fgetc>
    179e:	ac 01       	movw	r20, r24
    17a0:	99 23       	and	r25, r25
    17a2:	2c f4       	brge	.+10     	; 0x17ae <conv_int+0x82>
    17a4:	30 c0       	rjmp	.+96     	; 0x1806 <conv_int+0xda>
    17a6:	d6 fc       	sbrc	r13, 6
    17a8:	02 c0       	rjmp	.+4      	; 0x17ae <conv_int+0x82>
    17aa:	80 e1       	ldi	r24, 0x10	; 16
    17ac:	d8 2a       	or	r13, r24
    17ae:	ee 24       	eor	r14, r14
    17b0:	ff 24       	eor	r15, r15
    17b2:	87 01       	movw	r16, r14
    17b4:	24 2f       	mov	r18, r20
    17b6:	20 53       	subi	r18, 0x30	; 48
    17b8:	28 30       	cpi	r18, 0x08	; 8
    17ba:	88 f0       	brcs	.+34     	; 0x17de <conv_int+0xb2>
    17bc:	d4 fc       	sbrc	r13, 4
    17be:	09 c0       	rjmp	.+18     	; 0x17d2 <conv_int+0xa6>
    17c0:	2a 30       	cpi	r18, 0x0A	; 10
    17c2:	68 f0       	brcs	.+26     	; 0x17de <conv_int+0xb2>
    17c4:	d6 fe       	sbrs	r13, 6
    17c6:	05 c0       	rjmp	.+10     	; 0x17d2 <conv_int+0xa6>
    17c8:	2f 7d       	andi	r18, 0xDF	; 223
    17ca:	82 2f       	mov	r24, r18
    17cc:	81 51       	subi	r24, 0x11	; 17
    17ce:	86 30       	cpi	r24, 0x06	; 6
    17d0:	28 f0       	brcs	.+10     	; 0x17dc <conv_int+0xb0>
    17d2:	be 01       	movw	r22, r28
    17d4:	ca 01       	movw	r24, r20
    17d6:	0e 94 67 0e 	call	0x1cce	; 0x1cce <ungetc>
    17da:	12 c0       	rjmp	.+36     	; 0x1800 <conv_int+0xd4>
    17dc:	27 50       	subi	r18, 0x07	; 7
    17de:	4d 2d       	mov	r20, r13
    17e0:	c8 01       	movw	r24, r16
    17e2:	b7 01       	movw	r22, r14
    17e4:	0e 94 4f 0b 	call	0x169e	; 0x169e <mulacc>
    17e8:	7b 01       	movw	r14, r22
    17ea:	8c 01       	movw	r16, r24
    17ec:	82 e0       	ldi	r24, 0x02	; 2
    17ee:	d8 2a       	or	r13, r24
    17f0:	ca 94       	dec	r12
    17f2:	61 f0       	breq	.+24     	; 0x180c <conv_int+0xe0>
    17f4:	ce 01       	movw	r24, r28
    17f6:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fgetc>
    17fa:	ac 01       	movw	r20, r24
    17fc:	97 ff       	sbrs	r25, 7
    17fe:	da cf       	rjmp	.-76     	; 0x17b4 <conv_int+0x88>
    1800:	d1 fc       	sbrc	r13, 1
    1802:	04 c0       	rjmp	.+8      	; 0x180c <conv_int+0xe0>
    1804:	15 c0       	rjmp	.+42     	; 0x1830 <conv_int+0x104>
    1806:	ee 24       	eor	r14, r14
    1808:	ff 24       	eor	r15, r15
    180a:	87 01       	movw	r16, r14
    180c:	d7 fe       	sbrs	r13, 7
    180e:	08 c0       	rjmp	.+16     	; 0x1820 <conv_int+0xf4>
    1810:	10 95       	com	r17
    1812:	00 95       	com	r16
    1814:	f0 94       	com	r15
    1816:	e0 94       	com	r14
    1818:	e1 1c       	adc	r14, r1
    181a:	f1 1c       	adc	r15, r1
    181c:	01 1d       	adc	r16, r1
    181e:	11 1d       	adc	r17, r1
    1820:	2d 2d       	mov	r18, r13
    1822:	b8 01       	movw	r22, r16
    1824:	a7 01       	movw	r20, r14
    1826:	c5 01       	movw	r24, r10
    1828:	0e 94 43 0b 	call	0x1686	; 0x1686 <putval>
    182c:	81 e0       	ldi	r24, 0x01	; 1
    182e:	01 c0       	rjmp	.+2      	; 0x1832 <conv_int+0x106>
    1830:	80 e0       	ldi	r24, 0x00	; 0
    1832:	cd b7       	in	r28, 0x3d	; 61
    1834:	de b7       	in	r29, 0x3e	; 62
    1836:	ea e0       	ldi	r30, 0x0A	; 10
    1838:	0c 94 22 0f 	jmp	0x1e44	; 0x1e44 <__epilogue_restores__+0x10>

0000183c <conv_brk>:
    183c:	a0 e2       	ldi	r26, 0x20	; 32
    183e:	b0 e0       	ldi	r27, 0x00	; 0
    1840:	e4 e2       	ldi	r30, 0x24	; 36
    1842:	fc e0       	ldi	r31, 0x0C	; 12
    1844:	0c 94 02 0f 	jmp	0x1e04	; 0x1e04 <__prologue_saves__+0x8>
    1848:	6c 01       	movw	r12, r24
    184a:	a6 2e       	mov	r10, r22
    184c:	8a 01       	movw	r16, r20
    184e:	79 01       	movw	r14, r18
    1850:	fe 01       	movw	r30, r28
    1852:	31 96       	adiw	r30, 0x01	; 1
    1854:	80 e2       	ldi	r24, 0x20	; 32
    1856:	df 01       	movw	r26, r30
    1858:	1d 92       	st	X+, r1
    185a:	8a 95       	dec	r24
    185c:	e9 f7       	brne	.-6      	; 0x1858 <conv_brk+0x1c>
    185e:	70 e0       	ldi	r23, 0x00	; 0
    1860:	30 e0       	ldi	r19, 0x00	; 0
    1862:	60 e0       	ldi	r22, 0x00	; 0
    1864:	40 e0       	ldi	r20, 0x00	; 0
    1866:	50 e0       	ldi	r21, 0x00	; 0
    1868:	4f 01       	movw	r8, r30
    186a:	a1 e0       	ldi	r26, 0x01	; 1
    186c:	b0 e0       	ldi	r27, 0x00	; 0
    186e:	f6 01       	movw	r30, r12
    1870:	83 81       	ldd	r24, Z+3	; 0x03
    1872:	f7 01       	movw	r30, r14
    1874:	83 fd       	sbrc	r24, 3
    1876:	25 91       	lpm	r18, Z+
    1878:	83 ff       	sbrs	r24, 3
    187a:	21 91       	ld	r18, Z+
    187c:	7f 01       	movw	r14, r30
    187e:	22 23       	and	r18, r18
    1880:	09 f4       	brne	.+2      	; 0x1884 <conv_brk+0x48>
    1882:	7e c0       	rjmp	.+252    	; 0x1980 <conv_brk+0x144>
    1884:	2e 35       	cpi	r18, 0x5E	; 94
    1886:	19 f4       	brne	.+6      	; 0x188e <conv_brk+0x52>
    1888:	41 15       	cp	r20, r1
    188a:	51 05       	cpc	r21, r1
    188c:	69 f1       	breq	.+90     	; 0x18e8 <conv_brk+0xac>
    188e:	87 2f       	mov	r24, r23
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	84 17       	cp	r24, r20
    1894:	95 07       	cpc	r25, r21
    1896:	44 f4       	brge	.+16     	; 0x18a8 <conv_brk+0x6c>
    1898:	2d 35       	cpi	r18, 0x5D	; 93
    189a:	51 f1       	breq	.+84     	; 0x18f0 <conv_brk+0xb4>
    189c:	2d 32       	cpi	r18, 0x2D	; 45
    189e:	21 f4       	brne	.+8      	; 0x18a8 <conv_brk+0x6c>
    18a0:	33 23       	and	r19, r19
    18a2:	29 f4       	brne	.+10     	; 0x18ae <conv_brk+0x72>
    18a4:	31 e0       	ldi	r19, 0x01	; 1
    18a6:	21 c0       	rjmp	.+66     	; 0x18ea <conv_brk+0xae>
    18a8:	33 23       	and	r19, r19
    18aa:	09 f4       	brne	.+2      	; 0x18ae <conv_brk+0x72>
    18ac:	62 2f       	mov	r22, r18
    18ae:	32 2f       	mov	r19, r18
    18b0:	83 2f       	mov	r24, r19
    18b2:	86 95       	lsr	r24
    18b4:	86 95       	lsr	r24
    18b6:	86 95       	lsr	r24
    18b8:	f4 01       	movw	r30, r8
    18ba:	e8 0f       	add	r30, r24
    18bc:	f1 1d       	adc	r31, r1
    18be:	83 2f       	mov	r24, r19
    18c0:	87 70       	andi	r24, 0x07	; 7
    18c2:	3d 01       	movw	r6, r26
    18c4:	02 c0       	rjmp	.+4      	; 0x18ca <conv_brk+0x8e>
    18c6:	66 0c       	add	r6, r6
    18c8:	77 1c       	adc	r7, r7
    18ca:	8a 95       	dec	r24
    18cc:	e2 f7       	brpl	.-8      	; 0x18c6 <conv_brk+0x8a>
    18ce:	20 81       	ld	r18, Z
    18d0:	26 29       	or	r18, r6
    18d2:	20 83       	st	Z, r18
    18d4:	36 17       	cp	r19, r22
    18d6:	11 f4       	brne	.+4      	; 0x18dc <conv_brk+0xa0>
    18d8:	30 e0       	ldi	r19, 0x00	; 0
    18da:	07 c0       	rjmp	.+14     	; 0x18ea <conv_brk+0xae>
    18dc:	36 17       	cp	r19, r22
    18de:	10 f4       	brcc	.+4      	; 0x18e4 <conv_brk+0xa8>
    18e0:	3f 5f       	subi	r19, 0xFF	; 255
    18e2:	e6 cf       	rjmp	.-52     	; 0x18b0 <conv_brk+0x74>
    18e4:	31 50       	subi	r19, 0x01	; 1
    18e6:	e4 cf       	rjmp	.-56     	; 0x18b0 <conv_brk+0x74>
    18e8:	71 e0       	ldi	r23, 0x01	; 1
    18ea:	4f 5f       	subi	r20, 0xFF	; 255
    18ec:	5f 4f       	sbci	r21, 0xFF	; 255
    18ee:	bf cf       	rjmp	.-130    	; 0x186e <conv_brk+0x32>
    18f0:	33 23       	and	r19, r19
    18f2:	19 f0       	breq	.+6      	; 0x18fa <conv_brk+0xbe>
    18f4:	8e 81       	ldd	r24, Y+6	; 0x06
    18f6:	80 62       	ori	r24, 0x20	; 32
    18f8:	8e 83       	std	Y+6, r24	; 0x06
    18fa:	77 23       	and	r23, r23
    18fc:	59 f0       	breq	.+22     	; 0x1914 <conv_brk+0xd8>
    18fe:	fe 01       	movw	r30, r28
    1900:	31 96       	adiw	r30, 0x01	; 1
    1902:	9e 01       	movw	r18, r28
    1904:	2f 5d       	subi	r18, 0xDF	; 223
    1906:	3f 4f       	sbci	r19, 0xFF	; 255
    1908:	80 81       	ld	r24, Z
    190a:	80 95       	com	r24
    190c:	81 93       	st	Z+, r24
    190e:	e2 17       	cp	r30, r18
    1910:	f3 07       	cpc	r31, r19
    1912:	d1 f7       	brne	.-12     	; 0x1908 <conv_brk+0xcc>
    1914:	bb 24       	eor	r11, r11
    1916:	b3 94       	inc	r11
    1918:	4e 01       	movw	r8, r28
    191a:	08 94       	sec
    191c:	81 1c       	adc	r8, r1
    191e:	91 1c       	adc	r9, r1
    1920:	c6 01       	movw	r24, r12
    1922:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fgetc>
    1926:	ac 01       	movw	r20, r24
    1928:	97 fd       	sbrc	r25, 7
    192a:	22 c0       	rjmp	.+68     	; 0x1970 <conv_brk+0x134>
    192c:	86 95       	lsr	r24
    192e:	86 95       	lsr	r24
    1930:	86 95       	lsr	r24
    1932:	f4 01       	movw	r30, r8
    1934:	e8 0f       	add	r30, r24
    1936:	f1 1d       	adc	r31, r1
    1938:	80 81       	ld	r24, Z
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	9a 01       	movw	r18, r20
    193e:	27 70       	andi	r18, 0x07	; 7
    1940:	30 70       	andi	r19, 0x00	; 0
    1942:	02 c0       	rjmp	.+4      	; 0x1948 <conv_brk+0x10c>
    1944:	95 95       	asr	r25
    1946:	87 95       	ror	r24
    1948:	2a 95       	dec	r18
    194a:	e2 f7       	brpl	.-8      	; 0x1944 <conv_brk+0x108>
    194c:	80 fd       	sbrc	r24, 0
    194e:	05 c0       	rjmp	.+10     	; 0x195a <conv_brk+0x11e>
    1950:	b6 01       	movw	r22, r12
    1952:	ca 01       	movw	r24, r20
    1954:	0e 94 67 0e 	call	0x1cce	; 0x1cce <ungetc>
    1958:	0b c0       	rjmp	.+22     	; 0x1970 <conv_brk+0x134>
    195a:	01 15       	cp	r16, r1
    195c:	11 05       	cpc	r17, r1
    195e:	19 f0       	breq	.+6      	; 0x1966 <conv_brk+0x12a>
    1960:	d8 01       	movw	r26, r16
    1962:	4d 93       	st	X+, r20
    1964:	8d 01       	movw	r16, r26
    1966:	aa 94       	dec	r10
    1968:	bb 24       	eor	r11, r11
    196a:	aa 20       	and	r10, r10
    196c:	c9 f6       	brne	.-78     	; 0x1920 <conv_brk+0xe4>
    196e:	02 c0       	rjmp	.+4      	; 0x1974 <conv_brk+0x138>
    1970:	bb 20       	and	r11, r11
    1972:	31 f4       	brne	.+12     	; 0x1980 <conv_brk+0x144>
    1974:	01 15       	cp	r16, r1
    1976:	11 05       	cpc	r17, r1
    1978:	29 f0       	breq	.+10     	; 0x1984 <conv_brk+0x148>
    197a:	f8 01       	movw	r30, r16
    197c:	10 82       	st	Z, r1
    197e:	02 c0       	rjmp	.+4      	; 0x1984 <conv_brk+0x148>
    1980:	ee 24       	eor	r14, r14
    1982:	ff 24       	eor	r15, r15
    1984:	c7 01       	movw	r24, r14
    1986:	a0 96       	adiw	r28, 0x20	; 32
    1988:	ee e0       	ldi	r30, 0x0E	; 14
    198a:	0c 94 1e 0f 	jmp	0x1e3c	; 0x1e3c <__epilogue_restores__+0x8>

0000198e <vfscanf>:
    198e:	a0 e0       	ldi	r26, 0x00	; 0
    1990:	b0 e0       	ldi	r27, 0x00	; 0
    1992:	ed ec       	ldi	r30, 0xCD	; 205
    1994:	fc e0       	ldi	r31, 0x0C	; 12
    1996:	0c 94 02 0f 	jmp	0x1e04	; 0x1e04 <__prologue_saves__+0x8>
    199a:	5c 01       	movw	r10, r24
    199c:	6b 01       	movw	r12, r22
    199e:	3a 01       	movw	r6, r20
    19a0:	fc 01       	movw	r30, r24
    19a2:	17 82       	std	Z+7, r1	; 0x07
    19a4:	16 82       	std	Z+6, r1	; 0x06
    19a6:	88 24       	eor	r8, r8
    19a8:	ea c0       	rjmp	.+468    	; 0x1b7e <vfscanf+0x1f0>
    19aa:	81 2f       	mov	r24, r17
    19ac:	90 e0       	ldi	r25, 0x00	; 0
    19ae:	0e 94 f3 0e 	call	0x1de6	; 0x1de6 <isspace>
    19b2:	89 2b       	or	r24, r25
    19b4:	21 f0       	breq	.+8      	; 0x19be <vfscanf+0x30>
    19b6:	c5 01       	movw	r24, r10
    19b8:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <skip_spaces>
    19bc:	e0 c0       	rjmp	.+448    	; 0x1b7e <vfscanf+0x1f0>
    19be:	15 32       	cpi	r17, 0x25	; 37
    19c0:	49 f4       	brne	.+18     	; 0x19d4 <vfscanf+0x46>
    19c2:	f6 01       	movw	r30, r12
    19c4:	f3 fc       	sbrc	r15, 3
    19c6:	65 91       	lpm	r22, Z+
    19c8:	f3 fe       	sbrs	r15, 3
    19ca:	61 91       	ld	r22, Z+
    19cc:	6f 01       	movw	r12, r30
    19ce:	65 32       	cpi	r22, 0x25	; 37
    19d0:	69 f4       	brne	.+26     	; 0x19ec <vfscanf+0x5e>
    19d2:	15 e2       	ldi	r17, 0x25	; 37
    19d4:	c5 01       	movw	r24, r10
    19d6:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fgetc>
    19da:	97 fd       	sbrc	r25, 7
    19dc:	dc c0       	rjmp	.+440    	; 0x1b96 <vfscanf+0x208>
    19de:	18 17       	cp	r17, r24
    19e0:	09 f4       	brne	.+2      	; 0x19e4 <vfscanf+0x56>
    19e2:	cd c0       	rjmp	.+410    	; 0x1b7e <vfscanf+0x1f0>
    19e4:	b5 01       	movw	r22, r10
    19e6:	0e 94 67 0e 	call	0x1cce	; 0x1cce <ungetc>
    19ea:	da c0       	rjmp	.+436    	; 0x1ba0 <vfscanf+0x212>
    19ec:	6a 32       	cpi	r22, 0x2A	; 42
    19ee:	19 f0       	breq	.+6      	; 0x19f6 <vfscanf+0x68>
    19f0:	16 2f       	mov	r17, r22
    19f2:	00 e0       	ldi	r16, 0x00	; 0
    19f4:	06 c0       	rjmp	.+12     	; 0x1a02 <vfscanf+0x74>
    19f6:	f3 fc       	sbrc	r15, 3
    19f8:	15 91       	lpm	r17, Z+
    19fa:	f3 fe       	sbrs	r15, 3
    19fc:	11 91       	ld	r17, Z+
    19fe:	6f 01       	movw	r12, r30
    1a00:	01 e0       	ldi	r16, 0x01	; 1
    1a02:	99 24       	eor	r9, r9
    1a04:	0f c0       	rjmp	.+30     	; 0x1a24 <vfscanf+0x96>
    1a06:	02 60       	ori	r16, 0x02	; 2
    1a08:	69 2d       	mov	r22, r9
    1a0a:	70 e0       	ldi	r23, 0x00	; 0
    1a0c:	80 e0       	ldi	r24, 0x00	; 0
    1a0e:	90 e0       	ldi	r25, 0x00	; 0
    1a10:	40 e2       	ldi	r20, 0x20	; 32
    1a12:	0e 94 4f 0b 	call	0x169e	; 0x169e <mulacc>
    1a16:	96 2e       	mov	r9, r22
    1a18:	f6 01       	movw	r30, r12
    1a1a:	f3 fc       	sbrc	r15, 3
    1a1c:	15 91       	lpm	r17, Z+
    1a1e:	f3 fe       	sbrs	r15, 3
    1a20:	11 91       	ld	r17, Z+
    1a22:	6f 01       	movw	r12, r30
    1a24:	21 2f       	mov	r18, r17
    1a26:	20 53       	subi	r18, 0x30	; 48
    1a28:	2a 30       	cpi	r18, 0x0A	; 10
    1a2a:	68 f3       	brcs	.-38     	; 0x1a06 <vfscanf+0x78>
    1a2c:	01 fd       	sbrc	r16, 1
    1a2e:	03 c0       	rjmp	.+6      	; 0x1a36 <vfscanf+0xa8>
    1a30:	99 24       	eor	r9, r9
    1a32:	9a 94       	dec	r9
    1a34:	03 c0       	rjmp	.+6      	; 0x1a3c <vfscanf+0xae>
    1a36:	99 20       	and	r9, r9
    1a38:	09 f4       	brne	.+2      	; 0x1a3c <vfscanf+0xae>
    1a3a:	b2 c0       	rjmp	.+356    	; 0x1ba0 <vfscanf+0x212>
    1a3c:	18 36       	cpi	r17, 0x68	; 104
    1a3e:	21 f0       	breq	.+8      	; 0x1a48 <vfscanf+0xba>
    1a40:	1c 36       	cpi	r17, 0x6C	; 108
    1a42:	99 f4       	brne	.+38     	; 0x1a6a <vfscanf+0xdc>
    1a44:	f6 01       	movw	r30, r12
    1a46:	0b c0       	rjmp	.+22     	; 0x1a5e <vfscanf+0xd0>
    1a48:	f6 01       	movw	r30, r12
    1a4a:	f3 fc       	sbrc	r15, 3
    1a4c:	65 91       	lpm	r22, Z+
    1a4e:	f3 fe       	sbrs	r15, 3
    1a50:	61 91       	ld	r22, Z+
    1a52:	68 36       	cpi	r22, 0x68	; 104
    1a54:	19 f0       	breq	.+6      	; 0x1a5c <vfscanf+0xce>
    1a56:	6f 01       	movw	r12, r30
    1a58:	16 2f       	mov	r17, r22
    1a5a:	07 c0       	rjmp	.+14     	; 0x1a6a <vfscanf+0xdc>
    1a5c:	08 60       	ori	r16, 0x08	; 8
    1a5e:	04 60       	ori	r16, 0x04	; 4
    1a60:	f3 fc       	sbrc	r15, 3
    1a62:	15 91       	lpm	r17, Z+
    1a64:	f3 fe       	sbrs	r15, 3
    1a66:	11 91       	ld	r17, Z+
    1a68:	6f 01       	movw	r12, r30
    1a6a:	11 23       	and	r17, r17
    1a6c:	09 f4       	brne	.+2      	; 0x1a70 <vfscanf+0xe2>
    1a6e:	98 c0       	rjmp	.+304    	; 0x1ba0 <vfscanf+0x212>
    1a70:	61 2f       	mov	r22, r17
    1a72:	70 e0       	ldi	r23, 0x00	; 0
    1a74:	8b ec       	ldi	r24, 0xCB	; 203
    1a76:	92 e0       	ldi	r25, 0x02	; 2
    1a78:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <strchr_P>
    1a7c:	89 2b       	or	r24, r25
    1a7e:	09 f4       	brne	.+2      	; 0x1a82 <vfscanf+0xf4>
    1a80:	8f c0       	rjmp	.+286    	; 0x1ba0 <vfscanf+0x212>
    1a82:	80 2f       	mov	r24, r16
    1a84:	00 ff       	sbrs	r16, 0
    1a86:	03 c0       	rjmp	.+6      	; 0x1a8e <vfscanf+0x100>
    1a88:	ee 24       	eor	r14, r14
    1a8a:	ff 24       	eor	r15, r15
    1a8c:	07 c0       	rjmp	.+14     	; 0x1a9c <vfscanf+0x10e>
    1a8e:	f3 01       	movw	r30, r6
    1a90:	e0 80       	ld	r14, Z
    1a92:	f1 80       	ldd	r15, Z+1	; 0x01
    1a94:	22 e0       	ldi	r18, 0x02	; 2
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	62 0e       	add	r6, r18
    1a9a:	73 1e       	adc	r7, r19
    1a9c:	1e 36       	cpi	r17, 0x6E	; 110
    1a9e:	51 f4       	brne	.+20     	; 0x1ab4 <vfscanf+0x126>
    1aa0:	f5 01       	movw	r30, r10
    1aa2:	46 81       	ldd	r20, Z+6	; 0x06
    1aa4:	57 81       	ldd	r21, Z+7	; 0x07
    1aa6:	60 e0       	ldi	r22, 0x00	; 0
    1aa8:	70 e0       	ldi	r23, 0x00	; 0
    1aaa:	20 2f       	mov	r18, r16
    1aac:	c7 01       	movw	r24, r14
    1aae:	0e 94 43 0b 	call	0x1686	; 0x1686 <putval>
    1ab2:	65 c0       	rjmp	.+202    	; 0x1b7e <vfscanf+0x1f0>
    1ab4:	13 36       	cpi	r17, 0x63	; 99
    1ab6:	91 f4       	brne	.+36     	; 0x1adc <vfscanf+0x14e>
    1ab8:	81 fd       	sbrc	r24, 1
    1aba:	02 c0       	rjmp	.+4      	; 0x1ac0 <vfscanf+0x132>
    1abc:	99 24       	eor	r9, r9
    1abe:	93 94       	inc	r9
    1ac0:	c5 01       	movw	r24, r10
    1ac2:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fgetc>
    1ac6:	97 fd       	sbrc	r25, 7
    1ac8:	66 c0       	rjmp	.+204    	; 0x1b96 <vfscanf+0x208>
    1aca:	e1 14       	cp	r14, r1
    1acc:	f1 04       	cpc	r15, r1
    1ace:	19 f0       	breq	.+6      	; 0x1ad6 <vfscanf+0x148>
    1ad0:	f7 01       	movw	r30, r14
    1ad2:	81 93       	st	Z+, r24
    1ad4:	7f 01       	movw	r14, r30
    1ad6:	9a 94       	dec	r9
    1ad8:	99 f7       	brne	.-26     	; 0x1ac0 <vfscanf+0x132>
    1ada:	4f c0       	rjmp	.+158    	; 0x1b7a <vfscanf+0x1ec>
    1adc:	1b 35       	cpi	r17, 0x5B	; 91
    1ade:	59 f4       	brne	.+22     	; 0x1af6 <vfscanf+0x168>
    1ae0:	96 01       	movw	r18, r12
    1ae2:	a7 01       	movw	r20, r14
    1ae4:	69 2d       	mov	r22, r9
    1ae6:	c5 01       	movw	r24, r10
    1ae8:	0e 94 1e 0c 	call	0x183c	; 0x183c <conv_brk>
    1aec:	6c 01       	movw	r12, r24
    1aee:	00 97       	sbiw	r24, 0x00	; 0
    1af0:	09 f0       	breq	.+2      	; 0x1af4 <vfscanf+0x166>
    1af2:	43 c0       	rjmp	.+134    	; 0x1b7a <vfscanf+0x1ec>
    1af4:	3d c0       	rjmp	.+122    	; 0x1b70 <vfscanf+0x1e2>
    1af6:	c5 01       	movw	r24, r10
    1af8:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <skip_spaces>
    1afc:	97 fd       	sbrc	r25, 7
    1afe:	4b c0       	rjmp	.+150    	; 0x1b96 <vfscanf+0x208>
    1b00:	1f 36       	cpi	r17, 0x6F	; 111
    1b02:	59 f1       	breq	.+86     	; 0x1b5a <vfscanf+0x1cc>
    1b04:	10 37       	cpi	r17, 0x70	; 112
    1b06:	28 f4       	brcc	.+10     	; 0x1b12 <vfscanf+0x184>
    1b08:	14 36       	cpi	r17, 0x64	; 100
    1b0a:	29 f1       	breq	.+74     	; 0x1b56 <vfscanf+0x1c8>
    1b0c:	19 36       	cpi	r17, 0x69	; 105
    1b0e:	39 f5       	brne	.+78     	; 0x1b5e <vfscanf+0x1d0>
    1b10:	27 c0       	rjmp	.+78     	; 0x1b60 <vfscanf+0x1d2>
    1b12:	13 37       	cpi	r17, 0x73	; 115
    1b14:	19 f0       	breq	.+6      	; 0x1b1c <vfscanf+0x18e>
    1b16:	15 37       	cpi	r17, 0x75	; 117
    1b18:	11 f5       	brne	.+68     	; 0x1b5e <vfscanf+0x1d0>
    1b1a:	1d c0       	rjmp	.+58     	; 0x1b56 <vfscanf+0x1c8>
    1b1c:	c5 01       	movw	r24, r10
    1b1e:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fgetc>
    1b22:	ec 01       	movw	r28, r24
    1b24:	97 fd       	sbrc	r25, 7
    1b26:	11 c0       	rjmp	.+34     	; 0x1b4a <vfscanf+0x1bc>
    1b28:	0e 94 f3 0e 	call	0x1de6	; 0x1de6 <isspace>
    1b2c:	89 2b       	or	r24, r25
    1b2e:	29 f0       	breq	.+10     	; 0x1b3a <vfscanf+0x1ac>
    1b30:	b5 01       	movw	r22, r10
    1b32:	ce 01       	movw	r24, r28
    1b34:	0e 94 67 0e 	call	0x1cce	; 0x1cce <ungetc>
    1b38:	08 c0       	rjmp	.+16     	; 0x1b4a <vfscanf+0x1bc>
    1b3a:	e1 14       	cp	r14, r1
    1b3c:	f1 04       	cpc	r15, r1
    1b3e:	19 f0       	breq	.+6      	; 0x1b46 <vfscanf+0x1b8>
    1b40:	f7 01       	movw	r30, r14
    1b42:	c1 93       	st	Z+, r28
    1b44:	7f 01       	movw	r14, r30
    1b46:	9a 94       	dec	r9
    1b48:	49 f7       	brne	.-46     	; 0x1b1c <vfscanf+0x18e>
    1b4a:	e1 14       	cp	r14, r1
    1b4c:	f1 04       	cpc	r15, r1
    1b4e:	a9 f0       	breq	.+42     	; 0x1b7a <vfscanf+0x1ec>
    1b50:	f7 01       	movw	r30, r14
    1b52:	10 82       	st	Z, r1
    1b54:	12 c0       	rjmp	.+36     	; 0x1b7a <vfscanf+0x1ec>
    1b56:	00 62       	ori	r16, 0x20	; 32
    1b58:	03 c0       	rjmp	.+6      	; 0x1b60 <vfscanf+0x1d2>
    1b5a:	00 61       	ori	r16, 0x10	; 16
    1b5c:	01 c0       	rjmp	.+2      	; 0x1b60 <vfscanf+0x1d2>
    1b5e:	00 64       	ori	r16, 0x40	; 64
    1b60:	20 2f       	mov	r18, r16
    1b62:	a7 01       	movw	r20, r14
    1b64:	69 2d       	mov	r22, r9
    1b66:	c5 01       	movw	r24, r10
    1b68:	0e 94 96 0b 	call	0x172c	; 0x172c <conv_int>
    1b6c:	88 23       	and	r24, r24
    1b6e:	29 f4       	brne	.+10     	; 0x1b7a <vfscanf+0x1ec>
    1b70:	f5 01       	movw	r30, r10
    1b72:	83 81       	ldd	r24, Z+3	; 0x03
    1b74:	80 73       	andi	r24, 0x30	; 48
    1b76:	79 f4       	brne	.+30     	; 0x1b96 <vfscanf+0x208>
    1b78:	13 c0       	rjmp	.+38     	; 0x1ba0 <vfscanf+0x212>
    1b7a:	00 ff       	sbrs	r16, 0
    1b7c:	83 94       	inc	r8
    1b7e:	f5 01       	movw	r30, r10
    1b80:	f3 80       	ldd	r15, Z+3	; 0x03
    1b82:	f6 01       	movw	r30, r12
    1b84:	f3 fc       	sbrc	r15, 3
    1b86:	15 91       	lpm	r17, Z+
    1b88:	f3 fe       	sbrs	r15, 3
    1b8a:	11 91       	ld	r17, Z+
    1b8c:	6f 01       	movw	r12, r30
    1b8e:	11 23       	and	r17, r17
    1b90:	09 f0       	breq	.+2      	; 0x1b94 <vfscanf+0x206>
    1b92:	0b cf       	rjmp	.-490    	; 0x19aa <vfscanf+0x1c>
    1b94:	05 c0       	rjmp	.+10     	; 0x1ba0 <vfscanf+0x212>
    1b96:	88 20       	and	r8, r8
    1b98:	19 f4       	brne	.+6      	; 0x1ba0 <vfscanf+0x212>
    1b9a:	2f ef       	ldi	r18, 0xFF	; 255
    1b9c:	3f ef       	ldi	r19, 0xFF	; 255
    1b9e:	02 c0       	rjmp	.+4      	; 0x1ba4 <vfscanf+0x216>
    1ba0:	28 2d       	mov	r18, r8
    1ba2:	30 e0       	ldi	r19, 0x00	; 0
    1ba4:	c9 01       	movw	r24, r18
    1ba6:	cd b7       	in	r28, 0x3d	; 61
    1ba8:	de b7       	in	r29, 0x3e	; 62
    1baa:	ee e0       	ldi	r30, 0x0E	; 14
    1bac:	0c 94 1e 0f 	jmp	0x1e3c	; 0x1e3c <__epilogue_restores__+0x8>

00001bb0 <strchr_P>:
    1bb0:	fc 01       	movw	r30, r24
    1bb2:	05 90       	lpm	r0, Z+
    1bb4:	06 16       	cp	r0, r22
    1bb6:	21 f0       	breq	.+8      	; 0x1bc0 <strchr_P+0x10>
    1bb8:	00 20       	and	r0, r0
    1bba:	d9 f7       	brne	.-10     	; 0x1bb2 <strchr_P+0x2>
    1bbc:	c0 01       	movw	r24, r0
    1bbe:	08 95       	ret
    1bc0:	31 97       	sbiw	r30, 0x01	; 1
    1bc2:	cf 01       	movw	r24, r30
    1bc4:	08 95       	ret

00001bc6 <strnlen_P>:
    1bc6:	fc 01       	movw	r30, r24
    1bc8:	05 90       	lpm	r0, Z+
    1bca:	61 50       	subi	r22, 0x01	; 1
    1bcc:	70 40       	sbci	r23, 0x00	; 0
    1bce:	01 10       	cpse	r0, r1
    1bd0:	d8 f7       	brcc	.-10     	; 0x1bc8 <strnlen_P+0x2>
    1bd2:	80 95       	com	r24
    1bd4:	90 95       	com	r25
    1bd6:	8e 0f       	add	r24, r30
    1bd8:	9f 1f       	adc	r25, r31
    1bda:	08 95       	ret

00001bdc <strnlen>:
    1bdc:	fc 01       	movw	r30, r24
    1bde:	61 50       	subi	r22, 0x01	; 1
    1be0:	70 40       	sbci	r23, 0x00	; 0
    1be2:	01 90       	ld	r0, Z+
    1be4:	01 10       	cpse	r0, r1
    1be6:	d8 f7       	brcc	.-10     	; 0x1bde <strnlen+0x2>
    1be8:	80 95       	com	r24
    1bea:	90 95       	com	r25
    1bec:	8e 0f       	add	r24, r30
    1bee:	9f 1f       	adc	r25, r31
    1bf0:	08 95       	ret

00001bf2 <fgetc>:
    1bf2:	cf 93       	push	r28
    1bf4:	df 93       	push	r29
    1bf6:	ec 01       	movw	r28, r24
    1bf8:	4b 81       	ldd	r20, Y+3	; 0x03
    1bfa:	40 ff       	sbrs	r20, 0
    1bfc:	1a c0       	rjmp	.+52     	; 0x1c32 <fgetc+0x40>
    1bfe:	46 ff       	sbrs	r20, 6
    1c00:	0a c0       	rjmp	.+20     	; 0x1c16 <fgetc+0x24>
    1c02:	4f 7b       	andi	r20, 0xBF	; 191
    1c04:	4b 83       	std	Y+3, r20	; 0x03
    1c06:	8e 81       	ldd	r24, Y+6	; 0x06
    1c08:	9f 81       	ldd	r25, Y+7	; 0x07
    1c0a:	01 96       	adiw	r24, 0x01	; 1
    1c0c:	9f 83       	std	Y+7, r25	; 0x07
    1c0e:	8e 83       	std	Y+6, r24	; 0x06
    1c10:	8a 81       	ldd	r24, Y+2	; 0x02
    1c12:	28 2f       	mov	r18, r24
    1c14:	2b c0       	rjmp	.+86     	; 0x1c6c <fgetc+0x7a>
    1c16:	42 ff       	sbrs	r20, 2
    1c18:	13 c0       	rjmp	.+38     	; 0x1c40 <fgetc+0x4e>
    1c1a:	e8 81       	ld	r30, Y
    1c1c:	f9 81       	ldd	r31, Y+1	; 0x01
    1c1e:	80 81       	ld	r24, Z
    1c20:	28 2f       	mov	r18, r24
    1c22:	33 27       	eor	r19, r19
    1c24:	27 fd       	sbrc	r18, 7
    1c26:	30 95       	com	r19
    1c28:	21 15       	cp	r18, r1
    1c2a:	31 05       	cpc	r19, r1
    1c2c:	29 f4       	brne	.+10     	; 0x1c38 <fgetc+0x46>
    1c2e:	40 62       	ori	r20, 0x20	; 32
    1c30:	4b 83       	std	Y+3, r20	; 0x03
    1c32:	2f ef       	ldi	r18, 0xFF	; 255
    1c34:	3f ef       	ldi	r19, 0xFF	; 255
    1c36:	1b c0       	rjmp	.+54     	; 0x1c6e <fgetc+0x7c>
    1c38:	31 96       	adiw	r30, 0x01	; 1
    1c3a:	f9 83       	std	Y+1, r31	; 0x01
    1c3c:	e8 83       	st	Y, r30
    1c3e:	11 c0       	rjmp	.+34     	; 0x1c62 <fgetc+0x70>
    1c40:	ea 85       	ldd	r30, Y+10	; 0x0a
    1c42:	fb 85       	ldd	r31, Y+11	; 0x0b
    1c44:	ce 01       	movw	r24, r28
    1c46:	09 95       	icall
    1c48:	9c 01       	movw	r18, r24
    1c4a:	97 ff       	sbrs	r25, 7
    1c4c:	0a c0       	rjmp	.+20     	; 0x1c62 <fgetc+0x70>
    1c4e:	9b 81       	ldd	r25, Y+3	; 0x03
    1c50:	2f 5f       	subi	r18, 0xFF	; 255
    1c52:	3f 4f       	sbci	r19, 0xFF	; 255
    1c54:	11 f0       	breq	.+4      	; 0x1c5a <fgetc+0x68>
    1c56:	80 e2       	ldi	r24, 0x20	; 32
    1c58:	01 c0       	rjmp	.+2      	; 0x1c5c <fgetc+0x6a>
    1c5a:	80 e1       	ldi	r24, 0x10	; 16
    1c5c:	89 2b       	or	r24, r25
    1c5e:	8b 83       	std	Y+3, r24	; 0x03
    1c60:	e8 cf       	rjmp	.-48     	; 0x1c32 <fgetc+0x40>
    1c62:	8e 81       	ldd	r24, Y+6	; 0x06
    1c64:	9f 81       	ldd	r25, Y+7	; 0x07
    1c66:	01 96       	adiw	r24, 0x01	; 1
    1c68:	9f 83       	std	Y+7, r25	; 0x07
    1c6a:	8e 83       	std	Y+6, r24	; 0x06
    1c6c:	30 e0       	ldi	r19, 0x00	; 0
    1c6e:	c9 01       	movw	r24, r18
    1c70:	df 91       	pop	r29
    1c72:	cf 91       	pop	r28
    1c74:	08 95       	ret

00001c76 <fputc>:
    1c76:	0f 93       	push	r16
    1c78:	1f 93       	push	r17
    1c7a:	cf 93       	push	r28
    1c7c:	df 93       	push	r29
    1c7e:	8c 01       	movw	r16, r24
    1c80:	eb 01       	movw	r28, r22
    1c82:	8b 81       	ldd	r24, Y+3	; 0x03
    1c84:	81 ff       	sbrs	r24, 1
    1c86:	1b c0       	rjmp	.+54     	; 0x1cbe <fputc+0x48>
    1c88:	82 ff       	sbrs	r24, 2
    1c8a:	0d c0       	rjmp	.+26     	; 0x1ca6 <fputc+0x30>
    1c8c:	2e 81       	ldd	r18, Y+6	; 0x06
    1c8e:	3f 81       	ldd	r19, Y+7	; 0x07
    1c90:	8c 81       	ldd	r24, Y+4	; 0x04
    1c92:	9d 81       	ldd	r25, Y+5	; 0x05
    1c94:	28 17       	cp	r18, r24
    1c96:	39 07       	cpc	r19, r25
    1c98:	64 f4       	brge	.+24     	; 0x1cb2 <fputc+0x3c>
    1c9a:	e8 81       	ld	r30, Y
    1c9c:	f9 81       	ldd	r31, Y+1	; 0x01
    1c9e:	01 93       	st	Z+, r16
    1ca0:	f9 83       	std	Y+1, r31	; 0x01
    1ca2:	e8 83       	st	Y, r30
    1ca4:	06 c0       	rjmp	.+12     	; 0x1cb2 <fputc+0x3c>
    1ca6:	e8 85       	ldd	r30, Y+8	; 0x08
    1ca8:	f9 85       	ldd	r31, Y+9	; 0x09
    1caa:	80 2f       	mov	r24, r16
    1cac:	09 95       	icall
    1cae:	89 2b       	or	r24, r25
    1cb0:	31 f4       	brne	.+12     	; 0x1cbe <fputc+0x48>
    1cb2:	8e 81       	ldd	r24, Y+6	; 0x06
    1cb4:	9f 81       	ldd	r25, Y+7	; 0x07
    1cb6:	01 96       	adiw	r24, 0x01	; 1
    1cb8:	9f 83       	std	Y+7, r25	; 0x07
    1cba:	8e 83       	std	Y+6, r24	; 0x06
    1cbc:	02 c0       	rjmp	.+4      	; 0x1cc2 <fputc+0x4c>
    1cbe:	0f ef       	ldi	r16, 0xFF	; 255
    1cc0:	1f ef       	ldi	r17, 0xFF	; 255
    1cc2:	c8 01       	movw	r24, r16
    1cc4:	df 91       	pop	r29
    1cc6:	cf 91       	pop	r28
    1cc8:	1f 91       	pop	r17
    1cca:	0f 91       	pop	r16
    1ccc:	08 95       	ret

00001cce <ungetc>:
    1cce:	9c 01       	movw	r18, r24
    1cd0:	fb 01       	movw	r30, r22
    1cd2:	83 81       	ldd	r24, Z+3	; 0x03
    1cd4:	80 ff       	sbrs	r24, 0
    1cd6:	11 c0       	rjmp	.+34     	; 0x1cfa <ungetc+0x2c>
    1cd8:	86 fd       	sbrc	r24, 6
    1cda:	0f c0       	rjmp	.+30     	; 0x1cfa <ungetc+0x2c>
    1cdc:	9f ef       	ldi	r25, 0xFF	; 255
    1cde:	2f 3f       	cpi	r18, 0xFF	; 255
    1ce0:	39 07       	cpc	r19, r25
    1ce2:	59 f0       	breq	.+22     	; 0x1cfa <ungetc+0x2c>
    1ce4:	22 83       	std	Z+2, r18	; 0x02
    1ce6:	80 64       	ori	r24, 0x40	; 64
    1ce8:	8f 7d       	andi	r24, 0xDF	; 223
    1cea:	83 83       	std	Z+3, r24	; 0x03
    1cec:	86 81       	ldd	r24, Z+6	; 0x06
    1cee:	97 81       	ldd	r25, Z+7	; 0x07
    1cf0:	01 97       	sbiw	r24, 0x01	; 1
    1cf2:	97 83       	std	Z+7, r25	; 0x07
    1cf4:	86 83       	std	Z+6, r24	; 0x06
    1cf6:	30 e0       	ldi	r19, 0x00	; 0
    1cf8:	02 c0       	rjmp	.+4      	; 0x1cfe <ungetc+0x30>
    1cfa:	2f ef       	ldi	r18, 0xFF	; 255
    1cfc:	3f ef       	ldi	r19, 0xFF	; 255
    1cfe:	c9 01       	movw	r24, r18
    1d00:	08 95       	ret

00001d02 <__ultoa_invert>:
    1d02:	fa 01       	movw	r30, r20
    1d04:	aa 27       	eor	r26, r26
    1d06:	28 30       	cpi	r18, 0x08	; 8
    1d08:	51 f1       	breq	.+84     	; 0x1d5e <__ultoa_invert+0x5c>
    1d0a:	20 31       	cpi	r18, 0x10	; 16
    1d0c:	81 f1       	breq	.+96     	; 0x1d6e <__ultoa_invert+0x6c>
    1d0e:	e8 94       	clt
    1d10:	6f 93       	push	r22
    1d12:	6e 7f       	andi	r22, 0xFE	; 254
    1d14:	6e 5f       	subi	r22, 0xFE	; 254
    1d16:	7f 4f       	sbci	r23, 0xFF	; 255
    1d18:	8f 4f       	sbci	r24, 0xFF	; 255
    1d1a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d1c:	af 4f       	sbci	r26, 0xFF	; 255
    1d1e:	b1 e0       	ldi	r27, 0x01	; 1
    1d20:	3e d0       	rcall	.+124    	; 0x1d9e <__ultoa_invert+0x9c>
    1d22:	b4 e0       	ldi	r27, 0x04	; 4
    1d24:	3c d0       	rcall	.+120    	; 0x1d9e <__ultoa_invert+0x9c>
    1d26:	67 0f       	add	r22, r23
    1d28:	78 1f       	adc	r23, r24
    1d2a:	89 1f       	adc	r24, r25
    1d2c:	9a 1f       	adc	r25, r26
    1d2e:	a1 1d       	adc	r26, r1
    1d30:	68 0f       	add	r22, r24
    1d32:	79 1f       	adc	r23, r25
    1d34:	8a 1f       	adc	r24, r26
    1d36:	91 1d       	adc	r25, r1
    1d38:	a1 1d       	adc	r26, r1
    1d3a:	6a 0f       	add	r22, r26
    1d3c:	71 1d       	adc	r23, r1
    1d3e:	81 1d       	adc	r24, r1
    1d40:	91 1d       	adc	r25, r1
    1d42:	a1 1d       	adc	r26, r1
    1d44:	20 d0       	rcall	.+64     	; 0x1d86 <__ultoa_invert+0x84>
    1d46:	09 f4       	brne	.+2      	; 0x1d4a <__ultoa_invert+0x48>
    1d48:	68 94       	set
    1d4a:	3f 91       	pop	r19
    1d4c:	2a e0       	ldi	r18, 0x0A	; 10
    1d4e:	26 9f       	mul	r18, r22
    1d50:	11 24       	eor	r1, r1
    1d52:	30 19       	sub	r19, r0
    1d54:	30 5d       	subi	r19, 0xD0	; 208
    1d56:	31 93       	st	Z+, r19
    1d58:	de f6       	brtc	.-74     	; 0x1d10 <__ultoa_invert+0xe>
    1d5a:	cf 01       	movw	r24, r30
    1d5c:	08 95       	ret
    1d5e:	46 2f       	mov	r20, r22
    1d60:	47 70       	andi	r20, 0x07	; 7
    1d62:	40 5d       	subi	r20, 0xD0	; 208
    1d64:	41 93       	st	Z+, r20
    1d66:	b3 e0       	ldi	r27, 0x03	; 3
    1d68:	0f d0       	rcall	.+30     	; 0x1d88 <__ultoa_invert+0x86>
    1d6a:	c9 f7       	brne	.-14     	; 0x1d5e <__ultoa_invert+0x5c>
    1d6c:	f6 cf       	rjmp	.-20     	; 0x1d5a <__ultoa_invert+0x58>
    1d6e:	46 2f       	mov	r20, r22
    1d70:	4f 70       	andi	r20, 0x0F	; 15
    1d72:	40 5d       	subi	r20, 0xD0	; 208
    1d74:	4a 33       	cpi	r20, 0x3A	; 58
    1d76:	18 f0       	brcs	.+6      	; 0x1d7e <__ultoa_invert+0x7c>
    1d78:	49 5d       	subi	r20, 0xD9	; 217
    1d7a:	31 fd       	sbrc	r19, 1
    1d7c:	40 52       	subi	r20, 0x20	; 32
    1d7e:	41 93       	st	Z+, r20
    1d80:	02 d0       	rcall	.+4      	; 0x1d86 <__ultoa_invert+0x84>
    1d82:	a9 f7       	brne	.-22     	; 0x1d6e <__ultoa_invert+0x6c>
    1d84:	ea cf       	rjmp	.-44     	; 0x1d5a <__ultoa_invert+0x58>
    1d86:	b4 e0       	ldi	r27, 0x04	; 4
    1d88:	a6 95       	lsr	r26
    1d8a:	97 95       	ror	r25
    1d8c:	87 95       	ror	r24
    1d8e:	77 95       	ror	r23
    1d90:	67 95       	ror	r22
    1d92:	ba 95       	dec	r27
    1d94:	c9 f7       	brne	.-14     	; 0x1d88 <__ultoa_invert+0x86>
    1d96:	00 97       	sbiw	r24, 0x00	; 0
    1d98:	61 05       	cpc	r22, r1
    1d9a:	71 05       	cpc	r23, r1
    1d9c:	08 95       	ret
    1d9e:	9b 01       	movw	r18, r22
    1da0:	ac 01       	movw	r20, r24
    1da2:	0a 2e       	mov	r0, r26
    1da4:	06 94       	lsr	r0
    1da6:	57 95       	ror	r21
    1da8:	47 95       	ror	r20
    1daa:	37 95       	ror	r19
    1dac:	27 95       	ror	r18
    1dae:	ba 95       	dec	r27
    1db0:	c9 f7       	brne	.-14     	; 0x1da4 <__ultoa_invert+0xa2>
    1db2:	62 0f       	add	r22, r18
    1db4:	73 1f       	adc	r23, r19
    1db6:	84 1f       	adc	r24, r20
    1db8:	95 1f       	adc	r25, r21
    1dba:	a0 1d       	adc	r26, r0
    1dbc:	08 95       	ret

00001dbe <__udivmodhi4>:
    1dbe:	aa 1b       	sub	r26, r26
    1dc0:	bb 1b       	sub	r27, r27
    1dc2:	51 e1       	ldi	r21, 0x11	; 17
    1dc4:	07 c0       	rjmp	.+14     	; 0x1dd4 <__udivmodhi4_ep>

00001dc6 <__udivmodhi4_loop>:
    1dc6:	aa 1f       	adc	r26, r26
    1dc8:	bb 1f       	adc	r27, r27
    1dca:	a6 17       	cp	r26, r22
    1dcc:	b7 07       	cpc	r27, r23
    1dce:	10 f0       	brcs	.+4      	; 0x1dd4 <__udivmodhi4_ep>
    1dd0:	a6 1b       	sub	r26, r22
    1dd2:	b7 0b       	sbc	r27, r23

00001dd4 <__udivmodhi4_ep>:
    1dd4:	88 1f       	adc	r24, r24
    1dd6:	99 1f       	adc	r25, r25
    1dd8:	5a 95       	dec	r21
    1dda:	a9 f7       	brne	.-22     	; 0x1dc6 <__udivmodhi4_loop>
    1ddc:	80 95       	com	r24
    1dde:	90 95       	com	r25
    1de0:	bc 01       	movw	r22, r24
    1de2:	cd 01       	movw	r24, r26
    1de4:	08 95       	ret

00001de6 <isspace>:
    1de6:	91 11       	cpse	r25, r1
    1de8:	06 c0       	rjmp	.+12     	; 0x1df6 <__ctype_isfalse>
    1dea:	80 32       	cpi	r24, 0x20	; 32
    1dec:	19 f0       	breq	.+6      	; 0x1df4 <isspace+0xe>
    1dee:	89 50       	subi	r24, 0x09	; 9
    1df0:	85 50       	subi	r24, 0x05	; 5
    1df2:	d0 f7       	brcc	.-12     	; 0x1de8 <isspace+0x2>
    1df4:	08 95       	ret

00001df6 <__ctype_isfalse>:
    1df6:	99 27       	eor	r25, r25
    1df8:	88 27       	eor	r24, r24

00001dfa <__ctype_istrue>:
    1dfa:	08 95       	ret

00001dfc <__prologue_saves__>:
    1dfc:	2f 92       	push	r2
    1dfe:	3f 92       	push	r3
    1e00:	4f 92       	push	r4
    1e02:	5f 92       	push	r5
    1e04:	6f 92       	push	r6
    1e06:	7f 92       	push	r7
    1e08:	8f 92       	push	r8
    1e0a:	9f 92       	push	r9
    1e0c:	af 92       	push	r10
    1e0e:	bf 92       	push	r11
    1e10:	cf 92       	push	r12
    1e12:	df 92       	push	r13
    1e14:	ef 92       	push	r14
    1e16:	ff 92       	push	r15
    1e18:	0f 93       	push	r16
    1e1a:	1f 93       	push	r17
    1e1c:	cf 93       	push	r28
    1e1e:	df 93       	push	r29
    1e20:	cd b7       	in	r28, 0x3d	; 61
    1e22:	de b7       	in	r29, 0x3e	; 62
    1e24:	ca 1b       	sub	r28, r26
    1e26:	db 0b       	sbc	r29, r27
    1e28:	0f b6       	in	r0, 0x3f	; 63
    1e2a:	f8 94       	cli
    1e2c:	de bf       	out	0x3e, r29	; 62
    1e2e:	0f be       	out	0x3f, r0	; 63
    1e30:	cd bf       	out	0x3d, r28	; 61
    1e32:	09 94       	ijmp

00001e34 <__epilogue_restores__>:
    1e34:	2a 88       	ldd	r2, Y+18	; 0x12
    1e36:	39 88       	ldd	r3, Y+17	; 0x11
    1e38:	48 88       	ldd	r4, Y+16	; 0x10
    1e3a:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e3c:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e3e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e40:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e42:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e44:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e46:	b9 84       	ldd	r11, Y+9	; 0x09
    1e48:	c8 84       	ldd	r12, Y+8	; 0x08
    1e4a:	df 80       	ldd	r13, Y+7	; 0x07
    1e4c:	ee 80       	ldd	r14, Y+6	; 0x06
    1e4e:	fd 80       	ldd	r15, Y+5	; 0x05
    1e50:	0c 81       	ldd	r16, Y+4	; 0x04
    1e52:	1b 81       	ldd	r17, Y+3	; 0x03
    1e54:	aa 81       	ldd	r26, Y+2	; 0x02
    1e56:	b9 81       	ldd	r27, Y+1	; 0x01
    1e58:	ce 0f       	add	r28, r30
    1e5a:	d1 1d       	adc	r29, r1
    1e5c:	0f b6       	in	r0, 0x3f	; 63
    1e5e:	f8 94       	cli
    1e60:	de bf       	out	0x3e, r29	; 62
    1e62:	0f be       	out	0x3f, r0	; 63
    1e64:	cd bf       	out	0x3d, r28	; 61
    1e66:	ed 01       	movw	r28, r26
    1e68:	08 95       	ret

00001e6a <_exit>:
    1e6a:	f8 94       	cli

00001e6c <__stop_program>:
    1e6c:	ff cf       	rjmp	.-2      	; 0x1e6c <__stop_program>
