Info: Starting: Create simulation model
Info: qsys-generate C:\illusense\a10_prototype\tsb\ip\rtl\fft_1k.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\illusense\a10_prototype\tsb\ip\rtl\fft_1k --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading rtl/fft_1k.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fft_1k.fft_ii_0: Radix-2 digit reverse implied
Info: fft_1k: "Transforming system: fft_1k"
Info: fft_1k: Running transform generation_view_transform
Info: fft_1k: Running transform generation_view_transform took 0.001s
Info: fft_ii_0: Running transform generation_view_transform
Info: fft_ii_0: Running transform generation_view_transform took 0.000s
Info: fft_1k: Running transform merlin_avalon_transform
Info: fft_1k: Running transform merlin_avalon_transform took 0.042s
Info: fft_1k: "Naming system components in system: fft_1k"
Info: fft_1k: "Processing generation queue"
Info: fft_1k: "Generating: fft_1k"
Info: fft_1k: "Generating: fft_1k_altera_fft_ii_181_ozmhwxi"
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twr2.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twi3.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twi4.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twr3.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twi1.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twr4.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twr1.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twi2.hex
Info: fft_1k: Done "fft_1k" with 2 modules, 138 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\illusense\a10_prototype\tsb\ip\rtl\fft_1k\fft_1k.spd --output-directory=C:/illusense/a10_prototype/tsb/ip/rtl/fft_1k/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\illusense\a10_prototype\tsb\ip\rtl\fft_1k\fft_1k.spd --output-directory=C:/illusense/a10_prototype/tsb/ip/rtl/fft_1k/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/illusense/a10_prototype/tsb/ip/rtl/fft_1k/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/illusense/a10_prototype/tsb/ip/rtl/fft_1k/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/illusense/a10_prototype/tsb/ip/rtl/fft_1k/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/illusense/a10_prototype/tsb/ip/rtl/fft_1k/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/illusense/a10_prototype/tsb/ip/rtl/fft_1k/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\illusense\a10_prototype\tsb\ip\rtl\fft_1k.qsys --block-symbol-file --output-directory=C:\illusense\a10_prototype\tsb\ip\rtl\fft_1k --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading rtl/fft_1k.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fft_1k.fft_ii_0: Radix-2 digit reverse implied
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\illusense\a10_prototype\tsb\ip\rtl\fft_1k.qsys --synthesis=VERILOG --output-directory=C:\illusense\a10_prototype\tsb\ip\rtl\fft_1k --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading rtl/fft_1k.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fft_1k.fft_ii_0: Radix-2 digit reverse implied
Info: fft_1k: "Transforming system: fft_1k"
Info: fft_1k: Running transform generation_view_transform
Info: fft_1k: Running transform generation_view_transform took 0.000s
Info: fft_ii_0: Running transform generation_view_transform
Info: fft_ii_0: Running transform generation_view_transform took 0.000s
Info: fft_1k: Running transform merlin_avalon_transform
Info: fft_1k: Running transform merlin_avalon_transform took 0.007s
Info: fft_1k: "Naming system components in system: fft_1k"
Info: fft_1k: "Processing generation queue"
Info: fft_1k: "Generating: fft_1k"
Info: fft_1k: "Generating: fft_1k_altera_fft_ii_181_ozmhwxi"
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twr2.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twi3.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twi4.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twr3.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twi1.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twr4.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twr1.hex
Info: fft_ii_0: --- add file: fft_1k_altera_fft_ii_181_ozmhwxi_opt_twi2.hex
Info: fft_1k: Done "fft_1k" with 2 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
