Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May 15 07:01:44 2025
| Host         : acclnode01 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+---------+--------+------------+-----------+-------+
|          Site Type         |   Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+---------+--------+------------+-----------+-------+
| CLB LUTs                   |  688703 | 107629 |          0 |   1303680 | 52.83 |
|   LUT as Logic             |  524862 | 101652 |          0 |   1303680 | 40.26 |
|   LUT as Memory            |  163841 |   5977 |          0 |    600960 | 27.26 |
|     LUT as Distributed RAM |   47872 |   4564 |            |           |       |
|     LUT as Shift Register  |  115969 |   1413 |            |           |       |
| CLB Registers              | 1082809 | 136086 |          0 |   2607360 | 41.53 |
|   Register as Flip Flop    | 1082805 | 136082 |          0 |   2607360 | 41.53 |
|   Register as Latch        |       0 |      0 |          0 |   2607360 |  0.00 |
|   Register as AND/OR       |       4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |   18943 |    946 |          0 |    162960 | 11.62 |
| F7 Muxes                   |    3758 |   1683 |          0 |    651840 |  0.58 |
| F8 Muxes                   |     452 |    446 |          0 |    325920 |  0.14 |
| F9 Muxes                   |       0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+---------+--------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+---------+--------------+-------------+--------------+
|  Total  | Clock Enable | Synchronous | Asynchronous |
+---------+--------------+-------------+--------------+
| 4       |            _ |           - |            - |
| 0       |            _ |           - |          Set |
| 0       |            _ |           - |        Reset |
| 0       |            _ |         Set |            - |
| 0       |            _ |       Reset |            - |
| 0       |          Yes |           - |            - |
| 398     |          Yes |           - |          Set |
| 3614    |          Yes |           - |        Reset |
| 9641    |          Yes |         Set |            - |
| 1069152 |          Yes |       Reset |            - |
+---------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+---------+--------+------------+-----------+-------+
|                  Site Type                 |   Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+---------+--------+------------+-----------+-------+
| CLB                                        |  146536 |      0 |          0 |    162960 | 89.92 |
|   CLBL                                     |   76877 |      0 |            |           |       |
|   CLBM                                     |   69659 |      0 |            |           |       |
| LUT as Logic                               |  524862 | 101652 |          0 |   1303680 | 40.26 |
|   using O5 output only                     |    5355 |        |            |           |       |
|   using O6 output only                     |  340508 |        |            |           |       |
|   using O5 and O6                          |  178999 |        |            |           |       |
| LUT as Memory                              |  163841 |   5977 |          0 |    600960 | 27.26 |
|   LUT as Distributed RAM                   |   47872 |   4564 |            |           |       |
|     using O5 output only                   |       0 |        |            |           |       |
|     using O6 output only                   |     642 |        |            |           |       |
|     using O5 and O6                        |   47230 |        |            |           |       |
|   LUT as Shift Register                    |  115969 |   1413 |            |           |       |
|     using O5 output only                   |       0 |        |            |           |       |
|     using O6 output only                   |   72758 |        |            |           |       |
|     using O5 and O6                        |   43211 |        |            |           |       |
| CLB Registers                              | 1082809 |      0 |          0 |   2607360 | 41.53 |
|   Register driven from within the CLB      |  440284 |        |            |           |       |
|   Register driven from outside the CLB     |  642525 |        |            |           |       |
|     LUT in front of the register is unused |  436809 |        |            |           |       |
|     LUT in front of the register is used   |  205716 |        |            |           |       |
| Unique Control Sets                        |   14340 |        |          0 |    325920 |  4.40 |
+--------------------------------------------+---------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 363.5 |     0 |          0 |      2016 | 18.03 |
|   RAMB36/FIFO*    |   359 |   193 |          0 |      2016 | 17.81 |
|     RAMB36E2 only |   359 |       |            |           |       |
|   RAMB18          |     9 |     5 |          0 |      4032 |  0.22 |
|     RAMB18E2 only |     9 |       |            |           |       |
| URAM              |     0 |     0 |          0 |       960 |  0.00 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 6868 |     4 |          0 |      9024 | 76.11 |
|   DSP48E2 only | 6868 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       624 |  2.56 |
| HPIOB_M          |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |       288 |  2.78 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    2 |     2 |          0 |        48 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   75 |    32 |          0 |      1008 |  7.44 |
|   BUFGCE             |   48 |     5 |          0 |       288 | 16.67 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   22 |    22 |          0 |       576 |  3.82 |
|   BUFGCTRL*          |    2 |     2 |          0 |        96 |  2.08 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        24 | 66.67 |
| GTYE4_COMMON         |    4 |     4 |          0 |         6 | 66.67 |
| HBM_REF_CLK          |    1 |     1 |          0 |         2 | 50.00 |
| HBM_SNGLBLI_INTF_APB |    1 |     1 |          0 |        32 |  3.13 |
| HBM_SNGLBLI_INTF_AXI |   16 |    16 |          0 |        32 | 50.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        12 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |  0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 | 25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+---------+---------------------+
|       Ref Name       |   Used  | Functional Category |
+----------------------+---------+---------------------+
| FDRE                 | 1069152 |            Register |
| LUT3                 |  201716 |                 CLB |
| LUT6                 |  171002 |                 CLB |
| LUT4                 |  138809 |                 CLB |
| LUT5                 |  103512 |                 CLB |
| SRL16E               |   87060 |                 CLB |
| RAMD32               |   82470 |                 CLB |
| LUT2                 |   82373 |                 CLB |
| SRLC32E              |   72106 |                 CLB |
| CARRY8               |   18943 |                 CLB |
| RAMS32               |   12064 |                 CLB |
| FDSE                 |    9641 |            Register |
| DSP48E2              |    6868 |          Arithmetic |
| LUT1                 |    6449 |                 CLB |
| MUXF7                |    3758 |                 CLB |
| FDCE                 |    3614 |            Register |
| RAMD64E              |     528 |                 CLB |
| MUXF8                |     452 |                 CLB |
| FDPE                 |     398 |            Register |
| RAMB36E2             |     359 |            BLOCKRAM |
| BUFGCE               |      48 |               Clock |
| RAMS64E              |      40 |                 CLB |
| BUFG_GT              |      22 |               Clock |
| BUFG_GT_SYNC         |      17 |               Clock |
| HBM_SNGLBLI_INTF_AXI |      16 |            Advanced |
| GTYE4_CHANNEL        |      16 |            Advanced |
| SRLC16E              |      14 |                 CLB |
| RAMB18E2             |       9 |            BLOCKRAM |
| IBUFCTRL             |       8 |              Others |
| OBUF                 |       7 |                 I/O |
| INBUF                |       7 |                 I/O |
| GTYE4_COMMON         |       4 |            Advanced |
| AND2B1L              |       4 |              Others |
| MMCME4_ADV           |       3 |               Clock |
| BUFGCTRL             |       2 |               Clock |
| STARTUPE3            |       1 |       Configuration |
| PLLE4_ADV            |       1 |               Clock |
| PCIE4CE4             |       1 |            Advanced |
| ICAPE3               |       1 |       Configuration |
| IBUFDS_GTE4          |       1 |                 I/O |
| HBM_SNGLBLI_INTF_APB |       1 |            Advanced |
| HBM_REF_CLK          |       1 |            Advanced |
| DIFFINBUF            |       1 |                 I/O |
| BUFGCE_DIV           |       1 |               Clock |
| BSCANE2              |       1 |       Configuration |
+----------------------+---------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------------------------+------+
|                      Ref Name                      | Used |
+----------------------------------------------------+------+
| xsdbm                                              |    1 |
| ulp_xbar_3                                         |    1 |
| ulp_xbar_2                                         |    1 |
| ulp_xbar_1                                         |    1 |
| ulp_xbar_0                                         |    1 |
| ulp_ulp_ucs_0                                      |    1 |
| ulp_ulp_cmp_0                                      |    1 |
| ulp_s00_regslice_17                                |    1 |
| ulp_s00_regslice_16                                |    1 |
| ulp_s00_regslice_15                                |    1 |
| ulp_regslice_control_userpf_2                      |    1 |
| ulp_regslice_control_userpf_1                      |    1 |
| ulp_regslice_control_userpf_0                      |    1 |
| ulp_proc_sys_reset_kernel_slr2_0                   |    1 |
| ulp_proc_sys_reset_kernel_slr1_0                   |    1 |
| ulp_proc_sys_reset_kernel_slr0_0                   |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0                     |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0                     |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0                     |    1 |
| ulp_m02_regslice_0                                 |    1 |
| ulp_m01_regslice_5                                 |    1 |
| ulp_m01_regslice_4                                 |    1 |
| ulp_m01_regslice_3                                 |    1 |
| ulp_m00_regslice_5                                 |    1 |
| ulp_m00_regslice_4                                 |    1 |
| ulp_m00_regslice_3                                 |    1 |
| ulp_kernel_outerloop_0_3_0                         |    1 |
| ulp_kernel_outerloop_0_2_0                         |    1 |
| ulp_kernel_outerloop_0_1_0                         |    1 |
| ulp_ii_level0_wire_0                               |    1 |
| ulp_hmss_0_0                                       |    1 |
| ulp_datamover_outerloop_0_1_0                      |    1 |
| ulp_buffer_kernel_outerloop_0_3_arg4_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_3_arg3_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_3_arg2_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_3_arg1_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_2_arg4_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_2_arg3_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_2_arg2_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_2_arg1_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_1_arg4_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_1_arg3_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_1_arg2_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_1_arg1_axis_out_0    |    1 |
| ulp_buffer_datamover_outerloop_0_1_arg3_axis_out_0 |    1 |
| ulp_buffer_datamover_outerloop_0_1_arg2_axis_out_0 |    1 |
| ulp_buffer_datamover_outerloop_0_1_arg1_axis_out_0 |    1 |
| ulp_buffer_datamover_outerloop_0_1_arg0_axis_out_0 |    1 |
| ulp_axi_vip_data_0                                 |    1 |
| ulp_axi_vip_ctrl_userpf_2                          |    1 |
| ulp_axi_vip_ctrl_userpf_1                          |    1 |
| ulp_axi_vip_ctrl_userpf_0                          |    1 |
| ulp_axi_gpio_null_2                                |    1 |
| ulp_axi_gpio_null_1                                |    1 |
| ulp_axi_gpio_null_0                                |    1 |
| ulp_auto_cc_6                                      |    1 |
| ulp_auto_cc_5                                      |    1 |
| ulp_auto_cc_4                                      |    1 |
| ulp_auto_cc_3                                      |    1 |
| ulp_auto_cc_2                                      |    1 |
| ulp_auto_cc_1                                      |    1 |
| ulp_auto_cc_0                                      |    1 |
| ulp                                                |    1 |
| level0_ii_level0_pipe_0                            |    1 |
| blp_wrapper                                        |    1 |
| bd_85ad_vip_S05_0                                  |    1 |
| bd_85ad_vip_S04_0                                  |    1 |
| bd_85ad_vip_S03_0                                  |    1 |
| bd_85ad_vip_S02_0                                  |    1 |
| bd_85ad_vip_S01_0                                  |    1 |
| bd_85ad_vip_S00_0                                  |    1 |
| bd_85ad_slice5_4_0                                 |    1 |
| bd_85ad_slice4_3_0                                 |    1 |
| bd_85ad_slice3_2_0                                 |    1 |
| bd_85ad_slice2_1_0                                 |    1 |
| bd_85ad_slice1_0_0                                 |    1 |
| bd_85ad_slice0_5_0                                 |    1 |
| bd_85ad_interconnect5_4_0                          |    1 |
| bd_85ad_interconnect4_3_0                          |    1 |
| bd_85ad_interconnect3_2_0                          |    1 |
| bd_85ad_interconnect2_1_0                          |    1 |
| bd_85ad_interconnect1_0_0                          |    1 |
| bd_85ad_interconnect0_5_0                          |    1 |
| bd_85ad_init_reduce_0                              |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0                      |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0                      |    1 |
| bd_85ad_hbm_inst_0                                 |    1 |
| bd_85ad_axi_apb_bridge_inst_0                      |    1 |
| bd_7cf0_bsip_0                                     |    1 |
| bd_7cf0_bs_switch_1_0                              |    1 |
| bd_7cf0_axi_jtag_0                                 |    1 |
| bd_58f6_xsdbm_0                                    |    1 |
| bd_58f6_lut_buffer_0                               |    1 |
| bd_22c0_xbar_1                                     |    1 |
| bd_22c0_xbar_0                                     |    1 |
| bd_22c0_psreset_kernel_01_0                        |    1 |
| bd_22c0_psreset_kernel_00_0                        |    1 |
| bd_22c0_psreset_hbm_0                              |    1 |
| bd_22c0_psreset_aclk_freerun_0                     |    1 |
| bd_22c0_gpio_ucs_control_status_0                  |    1 |
| bd_22c0_gpio_gapping_demand_0                      |    1 |
| bd_22c0_gapping_demand_update_0                    |    1 |
| bd_22c0_gapping_demand_toggle_0                    |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0         |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0         |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0               |    1 |
| bd_22c0_frequency_counter_aclk_0                   |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0               |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0          |    1 |
| bd_22c0_fanout_aresetn_hbm_0                       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0               |    1 |
| bd_22c0_clock_throttling_avg_0                     |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0          |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0          |    1 |
| bd_22c0_clock_shutdown_latch_0                     |    1 |
| bd_22c0_clkwiz_hbm_0                               |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0                    |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0                    |    1 |
| bd_22c0_clk_hbm_adapt_0                            |    1 |
| bd_22c0_build_info_0                               |    1 |
| bd_22c0_auto_cc_0                                  |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0                |    1 |
| bd_22c0_aclk_kernel_01_adapt_0                     |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0                |    1 |
| bd_22c0_aclk_kernel_00_adapt_0                     |    1 |
| bd_097b_user_debug_hub_0                           |    1 |
| bd_097b_user_debug_bridge_0                        |    1 |
| bd_097b_build_info_0                               |    1 |
+----------------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  7253 |       |     23040 | 31.48 |
|   SLR1 -> SLR2                   |  3651 |       |           | 15.85 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  3602 |       |           | 15.63 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    | 12209 |       |     23040 | 52.99 |
|   SLR0 -> SLR1                   |  6445 |       |           | 27.97 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  5764 |       |           | 25.02 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 19462 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 3443 |  159 |
| SLR1      | 3541 |    0 | 5605 |
| SLR0      |  110 | 6335 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  49156 |  50695 |  46685 |  89.44 |  93.88 |  86.45 |
|   CLBL                     |  25508 |  26804 |  24565 |  87.12 |  91.54 |  83.90 |
|   CLBM                     |  23648 |  23891 |  22120 |  92.09 |  96.65 |  89.48 |
| CLB LUTs                   | 220991 | 260487 | 207225 |  50.26 |  60.30 |  47.97 |
|   LUT as Logic             | 166004 | 203722 | 155136 |  37.76 |  47.16 |  35.91 |
|     using O5 output only   |   2125 |   1909 |   1321 |   0.48 |   0.44 |   0.31 |
|     using O6 output only   | 106612 | 135997 |  97899 |  24.25 |  31.48 |  22.66 |
|     using O5 and O6        |  57267 |  65816 |  55916 |  13.02 |  15.24 |  12.94 |
|   LUT as Memory            |  54987 |  56765 |  52089 |  26.77 |  28.70 |  26.34 |
|     LUT as Distributed RAM |  16114 |  17322 |  14436 |   7.84 |   8.76 |   7.30 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    256 |    386 |      0 |   0.12 |   0.20 |   0.00 |
|       using O5 and O6      |  15858 |  16936 |  14436 |   7.72 |   8.56 |   7.30 |
|     LUT as Shift Register  |  38873 |  39443 |  37653 |  18.92 |  19.94 |  19.04 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  24049 |  25202 |  23507 |  11.71 |  12.74 |  11.89 |
|       using O5 and O6      |  14824 |  14241 |  14146 |   7.22 |   7.20 |   7.15 |
| CLB Registers              | 360317 | 395966 | 326526 |  40.97 |  45.83 |  37.79 |
| CARRY8                     |   6251 |   6733 |   5959 |  11.37 |  12.47 |  11.04 |
| F7 Muxes                   |   1238 |   2068 |    452 |   0.56 |   0.96 |   0.21 |
| F8 Muxes                   |    132 |    320 |      0 |   0.12 |   0.30 |   0.00 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |   65.5 |    248 |     50 |   9.75 |  36.90 |   7.44 |
|   RAMB36/FIFO              |     64 |    245 |     50 |   9.52 |  36.46 |   7.44 |
|   RAMB18                   |      3 |      6 |      0 |   0.22 |   0.45 |   0.00 |
| URAM                       |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   2288 |   2288 |   2292 |  79.44 |  74.48 |  74.61 |
| Unique Control Sets        |   4614 |   6306 |   3490 |   4.20 |   5.84 |   3.23 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


