# Pipelined_MIPS_Project
5 stages Pipelined MIPS using Verilog programming
