
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3791452
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.074 ; gain = 241.801 ; free physical = 126424 ; free virtual = 229640
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.417; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.156; parent = 3039.078; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.043 ; gain = 348.770 ; free physical = 126323 ; free virtual = 229540
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.417; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.125; parent = 3146.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3163.855 ; gain = 366.582 ; free physical = 126323 ; free virtual = 229540
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.417; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4136.938; parent = 3163.859; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3163.855 ; gain = 366.582 ; free physical = 126323 ; free virtual = 229540
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.417; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4136.938; parent = 3163.859; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3163.855 ; gain = 0.000 ; free physical = 126327 ; free virtual = 229544
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.574 ; gain = 0.000 ; free physical = 126365 ; free virtual = 229582
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3330.574 ; gain = 0.000 ; free physical = 126365 ; free virtual = 229582
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3330.574 ; gain = 533.301 ; free physical = 126441 ; free virtual = 229658
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.318; parent = 2389.159; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4271.641; parent = 3298.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3330.574 ; gain = 533.301 ; free physical = 126441 ; free virtual = 229658
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.318; parent = 2389.159; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4271.641; parent = 3298.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3330.574 ; gain = 533.301 ; free physical = 126441 ; free virtual = 229658
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.318; parent = 2389.159; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4271.641; parent = 3298.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3330.574 ; gain = 533.301 ; free physical = 126418 ; free virtual = 229636
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.318; parent = 2389.159; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4271.641; parent = 3298.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 224   
+---Registers : 
	               19 Bit    Registers := 224   
	               11 Bit    Registers := 230   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3330.574 ; gain = 533.301 ; free physical = 126614 ; free virtual = 229850
Synthesis current peak Physical Memory [PSS] (MB): peak = 2682.436; parent = 2428.308; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4271.641; parent = 3298.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3715.809 ; gain = 918.535 ; free physical = 126106 ; free virtual = 229341
Synthesis current peak Physical Memory [PSS] (MB): peak = 3253.053; parent = 2998.925; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.891; parent = 3715.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3749.379 ; gain = 952.105 ; free physical = 126068 ; free virtual = 229304
Synthesis current peak Physical Memory [PSS] (MB): peak = 3281.166; parent = 3027.038; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4722.461; parent = 3749.383; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 4061.801 ; gain = 1264.527 ; free physical = 125764 ; free virtual = 229000
Synthesis current peak Physical Memory [PSS] (MB): peak = 3296.955; parent = 3042.827; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5034.883; parent = 4061.805; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 4061.801 ; gain = 1264.527 ; free physical = 125801 ; free virtual = 229036
Synthesis current peak Physical Memory [PSS] (MB): peak = 3298.557; parent = 3044.429; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5034.883; parent = 4061.805; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 4061.801 ; gain = 1264.527 ; free physical = 125801 ; free virtual = 229036
Synthesis current peak Physical Memory [PSS] (MB): peak = 3298.666; parent = 3044.538; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5034.883; parent = 4061.805; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 4061.801 ; gain = 1264.527 ; free physical = 125810 ; free virtual = 229045
Synthesis current peak Physical Memory [PSS] (MB): peak = 3300.631; parent = 3046.503; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5034.883; parent = 4061.805; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 4061.801 ; gain = 1264.527 ; free physical = 125810 ; free virtual = 229046
Synthesis current peak Physical Memory [PSS] (MB): peak = 3300.693; parent = 3046.565; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5034.883; parent = 4061.805; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 4061.801 ; gain = 1264.527 ; free physical = 125801 ; free virtual = 229037
Synthesis current peak Physical Memory [PSS] (MB): peak = 3301.701; parent = 3047.573; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5034.883; parent = 4061.805; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 4061.801 ; gain = 1264.527 ; free physical = 125801 ; free virtual = 229037
Synthesis current peak Physical Memory [PSS] (MB): peak = 3301.701; parent = 3047.573; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5034.883; parent = 4061.805; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[7][10] | 6      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1805|
|3     |LUT2   |  7642|
|4     |LUT4   |  2250|
|5     |LUT5   |   450|
|6     |LUT6   |  7200|
|7     |SRL16E |    12|
|8     |FDRE   |  5405|
|9     |IBUF   |  4503|
|10    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 4061.801 ; gain = 1264.527 ; free physical = 125801 ; free virtual = 229037
Synthesis current peak Physical Memory [PSS] (MB): peak = 3301.701; parent = 3047.573; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5034.883; parent = 4061.805; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 4061.801 ; gain = 1097.809 ; free physical = 125830 ; free virtual = 229065
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 4061.809 ; gain = 1264.527 ; free physical = 125830 ; free virtual = 229065
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4061.809 ; gain = 0.000 ; free physical = 125976 ; free virtual = 229211
INFO: [Netlist 29-17] Analyzing 6309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4085.812 ; gain = 0.000 ; free physical = 126003 ; free virtual = 229239
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4504 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4503 instances

Synth Design complete, checksum: ac6fbd26
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 4085.812 ; gain = 2381.328 ; free physical = 126227 ; free virtual = 229462
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4647.004 ; gain = 561.191 ; free physical = 125712 ; free virtual = 228948
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 22:18:51 2025...
