Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr 15 19:19:19 2018
| Host         : DESKTOP-T0RIVM4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file reg_v1_control_sets_placed.rpt
| Design       : reg_v1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+---------------+------------------+------------------+----------------+
|  Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+---------------+------------------+------------------+----------------+
|  ck_IBUF_BUFG | r0[1]_i_1_n_0 |                  |                1 |              2 |
|  ck_IBUF_BUFG | r2[1]_i_1_n_0 |                  |                2 |              2 |
|  ck_IBUF_BUFG | r3[1]_i_1_n_0 |                  |                1 |              2 |
|  ck_IBUF_BUFG | r1[1]_i_1_n_0 |                  |                1 |              2 |
+---------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     4 |
+--------+-----------------------+


