0.7
2020.2
Apr 18 2022
16:05:34
C:/FPGA/projects/pdmfft/src/design/Control_TD.vhd,1663475100,vhdl,,,,control_td,,,,,,,,
C:/FPGA/projects/pdmfft/src/design/DFTBD_RAM.vhd,1663479718,vhdl,,,,dftbd_ram,,,,,,,,
C:/FPGA/projects/pdmfft/src/design/DSP_TD.vhd,1663475100,vhdl,,,,dsp_td,,,,,,,,
C:/FPGA/projects/pdmfft/src/design/STATE_MACHINE.vhd,1663475100,vhdl,,,,,,,,,,,,
C:/FPGA/projects/pdmfft/src/design/Twiddle_factors.vhd,1663479759,vhdl,,,,twiddle_factors,,,,,,,,
C:/FPGA/projects/pdmfft/src/design/data_types.vhd,1663475100,vhdl,C:/FPGA/projects/pdmfft/src/sim/fpga_top_tb.vhd,,,data_types,,,,,,,,
C:/FPGA/projects/pdmfft/src/design/fpga_top.vhd,1663479878,vhdl,,,,fpga_top,,,,,,,,
C:/FPGA/projects/pdmfft/src/design/shift_reg_input.vhd,1663475100,vhdl,,,,shift_reg_input,,,,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_i1/sim/bd_ram_i1.v,1663476987,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_r8/sim/bd_ram_r8.v,,bd_ram_i1,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_i2/sim/bd_ram_i2.v,1663477030,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_i1/sim/bd_ram_i1.v,,bd_ram_i2,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_i3/sim/bd_ram_i3.v,1663477063,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_i2/sim/bd_ram_i2.v,,bd_ram_i3,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_i4/sim/bd_ram_i4.v,1663477110,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_i3/sim/bd_ram_i3.v,,bd_ram_i4,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_i5/sim/bd_ram_i5.v,1663477155,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_i4/sim/bd_ram_i4.v,,bd_ram_i5,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_i6/sim/bd_ram_i6.v,1663477191,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_i5/sim/bd_ram_i5.v,,bd_ram_i6,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_i7/sim/bd_ram_i7.v,1663477224,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_i6/sim/bd_ram_i6.v,,bd_ram_i7,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_i8/sim/bd_ram_i8.v,1663477260,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_i7/sim/bd_ram_i7.v,,bd_ram_i8,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_r1/sim/bd_ram_r1.v,1663476597,verilog,,C:/FPGA/projects/pdmfft/src/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,bd_ram_r1,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_r2/sim/bd_ram_r2.v,1663476637,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_r1/sim/bd_ram_r1.v,,bd_ram_r2,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_r3/sim/bd_ram_r3.v,1663476683,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_r2/sim/bd_ram_r2.v,,bd_ram_r3,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_r4/sim/bd_ram_r4.v,1663476778,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_r3/sim/bd_ram_r3.v,,bd_ram_r4,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_r5/sim/bd_ram_r5.v,1663478626,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_r4/sim/bd_ram_r4.v,,bd_ram_r5,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_r6/sim/bd_ram_r6.v,1663476860,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_r5/sim/bd_ram_r5.v,,bd_ram_r6,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_r7/sim/bd_ram_r7.v,1663476900,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_r6/sim/bd_ram_r6.v,,bd_ram_r7,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/bd_ram_r8/sim/bd_ram_r8.v,1663476944,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_r7/sim/bd_ram_r7.v,,bd_ram_r8,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/clk_wiz_0/clk_wiz_0.v,1663477650,verilog,,,,clk_wiz_0,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1663477650,verilog,,C:/FPGA/projects/pdmfft/src/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/dsp_macro_0/sim/dsp_macro_0.vhd,1663478029,vhdl,,,,dsp_macro_0,,,,,,,,
C:/FPGA/projects/pdmfft/src/ip/tw_ram_cos/sim/tw_ram_cos.v,1663477334,verilog,,C:/FPGA/projects/pdmfft/src/ip/bd_ram_i8/sim/bd_ram_i8.v,,tw_ram_cos,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/ip/tw_ram_sin/sim/tw_ram_sin.v,1663477371,verilog,,C:/FPGA/projects/pdmfft/src/ip/tw_ram_cos/sim/tw_ram_cos.v,,tw_ram_sin,,,../../../../../src/ip/clk_wiz_0,,,,,
C:/FPGA/projects/pdmfft/src/sim/fpga_top_tb.vhd,1663480296,vhdl,,,,fpga_top_tb,,,,,,,,
C:/FPGA/projects/pdmfft/vivado_project/pdfmfft.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
