#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Oct 18 17:40:59 2020
# Process ID: 5164
# Current directory: D:/Projects/Xilinx/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3688 D:\Projects\Xilinx\CPU\CPU.xpr
# Log file: D:/Projects/Xilinx/CPU/vivado.log
# Journal file: D:/Projects/Xilinx/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Xilinx/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Programok/Xilinx_Vitis/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.016 ; gain = 0.000
launch_simulation -simset [get_filesets integration_tests ]
Command: launch_simulation -simset integration_tests
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'integration_tests'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Programok/Xilinx_Vitis/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_and_bram' in fileset 'integration_tests'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'integration_tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xvhdl --incr --relax -prj tb_pc_and_bram_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Programok/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_and_bram_behav -key {Behavioral:integration_tests:Functional:tb_pc_and_bram} -tclbatch {tb_pc_and_bram.tcl} -protoinst "protoinst_files/pc.protoinst" -protoinst "protoinst_files/reg_file.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/pc.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/reg_file.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/reg_file.protoinst for the following reason(s):
There are no instances of module "reg_file" in the design.

Time resolution is 1 ps
source tb_pc_and_bram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_and_bram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.016 ; gain = 0.000
add_force {/tb_pc_and_bram/CLK_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 us
relaunch_sim
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'integration_tests'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Programok/Xilinx_Vitis/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_and_bram' in fileset 'integration_tests'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'integration_tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xvhdl --incr --relax -prj tb_pc_and_bram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Programok/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture pc_c_counter_binary_0_0_arch of entity xil_defaultlib.pc_c_counter_binary_0_0 [pc_c_counter_binary_0_0_default]
Compiling architecture structure of entity xil_defaultlib.pc [pc_default]
Compiling architecture structure of entity xil_defaultlib.pc_wrapper [pc_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_wrapper [bram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.d_flip_flop [d_flip_flop_default]
Compiling architecture behavioral of entity xil_defaultlib.one_bit_register [one_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.a_register [a_register_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_and_bram
Built simulation snapshot tb_pc_and_bram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/pc.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/reg_file.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/reg_file.protoinst for the following reason(s):
There are no instances of module "reg_file" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1225.902 ; gain = 0.000
add_force {/tb_pc_and_bram/CLK_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 1 us
relaunch_sim
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'integration_tests'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Programok/Xilinx_Vitis/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_and_bram' in fileset 'integration_tests'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'integration_tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xvhdl --incr --relax -prj tb_pc_and_bram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Programok/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture pc_c_counter_binary_0_0_arch of entity xil_defaultlib.pc_c_counter_binary_0_0 [pc_c_counter_binary_0_0_default]
Compiling architecture structure of entity xil_defaultlib.pc [pc_default]
Compiling architecture structure of entity xil_defaultlib.pc_wrapper [pc_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_wrapper [bram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.d_flip_flop [d_flip_flop_default]
Compiling architecture behavioral of entity xil_defaultlib.one_bit_register [one_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.a_register [a_register_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_and_bram
Built simulation snapshot tb_pc_and_bram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/pc.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/reg_file.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/reg_file.protoinst for the following reason(s):
There are no instances of module "reg_file" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1225.902 ; gain = 0.000
add_force {/tb_pc_and_bram/CLK_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 1 us
relaunch_sim
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'integration_tests'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Programok/Xilinx_Vitis/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_and_bram' in fileset 'integration_tests'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'integration_tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xvhdl --incr --relax -prj tb_pc_and_bram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Programok/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture pc_c_counter_binary_0_0_arch of entity xil_defaultlib.pc_c_counter_binary_0_0 [pc_c_counter_binary_0_0_default]
Compiling architecture structure of entity xil_defaultlib.pc [pc_default]
Compiling architecture structure of entity xil_defaultlib.pc_wrapper [pc_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_wrapper [bram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.d_flip_flop [d_flip_flop_default]
Compiling architecture behavioral of entity xil_defaultlib.one_bit_register [one_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.a_register [a_register_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_and_bram
Built simulation snapshot tb_pc_and_bram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/pc.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/reg_file.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/reg_file.protoinst for the following reason(s):
There are no instances of module "reg_file" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1225.902 ; gain = 0.000
add_force {/tb_pc_and_bram/CLK_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 1 us
ERROR: Index 13 out of bound 0 to 12
Time: 1265 ns  Iteration: 5  Process: /tb_pc_and_bram/dut2/line__80
  File: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd

HDL Line: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:83
relaunch_sim
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'integration_tests'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Programok/Xilinx_Vitis/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_and_bram' in fileset 'integration_tests'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'integration_tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xvhdl --incr --relax -prj tb_pc_and_bram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Programok/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture pc_c_counter_binary_0_0_arch of entity xil_defaultlib.pc_c_counter_binary_0_0 [pc_c_counter_binary_0_0_default]
Compiling architecture structure of entity xil_defaultlib.pc [pc_default]
Compiling architecture structure of entity xil_defaultlib.pc_wrapper [pc_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_wrapper [bram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.d_flip_flop [d_flip_flop_default]
Compiling architecture behavioral of entity xil_defaultlib.one_bit_register [one_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.a_register [a_register_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_and_bram
Built simulation snapshot tb_pc_and_bram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/pc.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/reg_file.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/reg_file.protoinst for the following reason(s):
There are no instances of module "reg_file" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1225.902 ; gain = 0.000
add_force {/tb_pc_and_bram/CLK_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 1 us
ERROR: Index 13 out of bound 0 to 12
Time: 1245 ns  Iteration: 5  Process: /tb_pc_and_bram/dut2/line__80
  File: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd

HDL Line: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:83
relaunch_sim
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'integration_tests'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Programok/Xilinx_Vitis/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_and_bram' in fileset 'integration_tests'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'integration_tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xvhdl --incr --relax -prj tb_pc_and_bram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Programok/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture pc_c_counter_binary_0_0_arch of entity xil_defaultlib.pc_c_counter_binary_0_0 [pc_c_counter_binary_0_0_default]
Compiling architecture structure of entity xil_defaultlib.pc [pc_default]
Compiling architecture structure of entity xil_defaultlib.pc_wrapper [pc_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_wrapper [bram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.d_flip_flop [d_flip_flop_default]
Compiling architecture behavioral of entity xil_defaultlib.one_bit_register [one_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.a_register [a_register_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_and_bram
Built simulation snapshot tb_pc_and_bram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/pc.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/reg_file.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/reg_file.protoinst for the following reason(s):
There are no instances of module "reg_file" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1225.902 ; gain = 0.000
add_force {/tb_pc_and_bram/CLK_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 1 us
ERROR: Index 13 out of bound 0 to 12
Time: 1255 ns  Iteration: 5  Process: /tb_pc_and_bram/dut2/line__80
  File: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd

HDL Line: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:83
relaunch_sim
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'integration_tests'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Programok/Xilinx_Vitis/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_and_bram' in fileset 'integration_tests'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'integration_tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xvhdl --incr --relax -prj tb_pc_and_bram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Programok/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture pc_c_counter_binary_0_0_arch of entity xil_defaultlib.pc_c_counter_binary_0_0 [pc_c_counter_binary_0_0_default]
Compiling architecture structure of entity xil_defaultlib.pc [pc_default]
Compiling architecture structure of entity xil_defaultlib.pc_wrapper [pc_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_wrapper [bram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.d_flip_flop [d_flip_flop_default]
Compiling architecture behavioral of entity xil_defaultlib.one_bit_register [one_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.a_register [a_register_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_and_bram
Built simulation snapshot tb_pc_and_bram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/pc.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/reg_file.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/reg_file.protoinst for the following reason(s):
There are no instances of module "reg_file" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1225.902 ; gain = 0.000
add_force {/tb_pc_and_bram/CLK_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 1 us
ERROR: Index 13 out of bound 0 to 12
Time: 1245 ns  Iteration: 5  Process: /tb_pc_and_bram/dut2/line__81
  File: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd

HDL Line: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:84
add_bp {D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd} 96
relaunch_sim
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'integration_tests'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Programok/Xilinx_Vitis/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_and_bram' in fileset 'integration_tests'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'integration_tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xvhdl --incr --relax -prj tb_pc_and_bram_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset integration_tests -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/integration_tests/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Programok/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L secureip -L xpm --snapshot tb_pc_and_bram_behav xil_defaultlib.tb_pc_and_bram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/pc.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/reg_file.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/reg_file.protoinst for the following reason(s):
There are no instances of module "reg_file" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1225.902 ; gain = 0.000
add_force {/tb_pc_and_bram/CLK_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 1 us
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" Line 96
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" Line 97
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" Line 98
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" Line 99
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" Line 100
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd" Line 45
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd" Line 46
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd" Line 57
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd" Line 45
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd" Line 46
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd" Line 57
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd" Line 45
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd" Line 46
step
Stopped at time : 1015 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd" Line 57
run all
Stopped at time : 1025 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" Line 96
run all
Stopped at time : 1035 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd" Line 96
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 18 19:35:51 2020...
