// Seed: 3666043768
module module_0 (
    id_1,
    id_2#(
        .id_3(1 & 1),
        .id_4(1)
    ),
    id_5
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = -1;
  initial if (1);
endmodule
module module_1 (
    input tri1 id_0
);
  logic id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd48
) (
    input supply0 id_0[id_1 : 1 'b0 <<  1],
    input supply0 _id_1,
    input supply1 id_2[1 : -1],
    input wire id_3,
    input supply0 id_4,
    input wire id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    output wor id_9,
    output wire id_10,
    output uwire id_11
);
  logic [(  { "" }  <->  -1  ) : -1] id_13;
  xor primCall (id_9, id_4, id_2, id_3, id_5, id_6, id_0, id_13, id_7);
  assign id_13 = id_0;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
