NewProject(C:\work\ringbuf\pcores\test_v1_00_a\devl\projnav\test.npl)
SetProperty(Top-Level Module Type, HDL)
SetProperty(Synthesis Tool, XST (VHDL/Verilog))
SetProperty(Simulator, ModelSim)
SetPreference(PathType, Absolute)
AddLibrary(test_v1_00_a, C:\work\ringbuf\/pcores, TRUE)
AddSource(C:\work\ringbuf\/pcores/test_v1_00_a/hdl/verilog/test.v, Verilog Design File)
MoveToLibrary(C:\work\ringbuf\/pcores/test_v1_00_a/hdl/verilog/test.v, test_v1_00_a)
CloseProject()
