package ru.inforion.lab403.kopycat.cores.x86.hardware.systemdc.decoders

import ru.inforion.lab403.kopycat.cores.base.enums.Datatype
import ru.inforion.lab403.kopycat.cores.base.exceptions.GeneralException
import ru.inforion.lab403.kopycat.cores.x86.enums.x86GPR
import ru.inforion.lab403.kopycat.cores.x86.hardware.systemdc.Prefixes
import ru.inforion.lab403.kopycat.cores.x86.hardware.x86OperandStream
import ru.inforion.lab403.kopycat.cores.x86.instructions.AX86Instruction
import ru.inforion.lab403.kopycat.cores.x86.instructions.cpu.system.Outsw
import ru.inforion.lab403.kopycat.cores.x86.operands.x86Displacement
import ru.inforion.lab403.kopycat.cores.x86.operands.x86Register
import ru.inforion.lab403.kopycat.cores.x86.operands.x86Register.GPRDW.esi
import ru.inforion.lab403.kopycat.cores.x86.operands.x86Register.GPRW.si
import ru.inforion.lab403.kopycat.cores.x86.operands.x86Register.SSR.ds
import ru.inforion.lab403.kopycat.modules.cores.x86Core

/**
 * Created by v.davydov on 29.06.17.
 */
class OutswDC(dev: x86Core) : ADecoder<AX86Instruction>(dev) {
    override fun decode(s: x86OperandStream, prefs: Prefixes): AX86Instruction {
        val opcode = s.last
        val reg = if (prefs.is16BitAddressMode) si else esi
        val ops = when (opcode) {
            0x6F -> {
                val dst = x86Register.gpr(Datatype.WORD, x86GPR.EDX.id)
                val src = x86Displacement(Datatype.WORD, reg, ssr = ds)
                arrayOf(dst, src)
            }
            else -> throw GeneralException("Incorrect opcode in decoder")
        }
        return Outsw(core, s.data, prefs, *ops)
    }
}