core/types_and_interfaces/cva5_config.sv
core/types_and_interfaces/riscv_types.sv
core/types_and_interfaces/csr_types.sv
core/types_and_interfaces/cva5_types.sv
core/types_and_interfaces/opcodes.sv

l2_arbiter/l2_config_and_types.sv
l2_arbiter/l2_interfaces.sv
l2_arbiter/l2_external_interfaces.sv
local_memory/local_memory_interface.sv
local_memory/local_mem.sv

core/types_and_interfaces/internal_interfaces.sv
core/types_and_interfaces/external_interfaces.sv

core/common_components/lutram_1w_1r.sv
core/common_components/lutram_1w_mr.sv
core/common_components/dual_port_bram.sv
core/common_components/set_clr_reg_with_rst.sv
core/common_components/one_hot_to_integer.sv
core/common_components/cycler.sv
core/common_components/lfsr.sv
core/common_components/cva5_fifo.sv
core/common_components/priority_encoder.sv
core/common_components/toggle_memory.sv
core/common_components/toggle_memory_set.sv

core/common_components/vendor_support/intel/intel_byte_enable_ram.sv
core/common_components/vendor_support/xilinx/xilinx_byte_enable_ram.sv
core/common_components/byte_en_bram.sv

core/execution_units/csr_unit.sv
core/execution_units/gc_unit.sv

core/execution_units/branch_comparator.sv
core/execution_units/branch_unit.sv

core/execution_units/barrel_shifter.sv
core/execution_units/alu_unit.sv

core/memory_sub_units/local_mem_sub_unit.sv
core/memory_sub_units/axi_master.sv
core/memory_sub_units/avalon_master.sv
core/memory_sub_units/wishbone_master.sv

core/execution_units/load_store_unit/dcache_tag_banks.sv
core/execution_units/load_store_unit/amo_alu.sv
core/execution_units/load_store_unit/dcache.sv
core/execution_units/load_store_unit/addr_hash.sv
core/execution_units/load_store_unit/store_queue.sv
core/execution_units/load_store_unit/load_store_queue.sv
core/execution_units/load_store_unit/load_store_unit.sv

core/execution_units/mul_unit.sv

core/execution_units/custom_unit.sv

core/common_components/clz.sv
core/execution_units/div_core.sv
core/execution_units/div_unit.sv

core/fetch_stage/ras.sv
core/fetch_stage/branch_predictor.sv
core/fetch_stage/icache_tag_banks.sv
core/fetch_stage/icache.sv
core/fetch_stage/fetch.sv

core/instruction_metadata_and_id_management.sv

core/tlb_lut_ram.sv
core/mmu.sv

core/decode_and_issue.sv

core/register_free_list.sv
core/renamer.sv
core/register_file.sv

core/writeback.sv

core/l1_arbiter.sv

l2_arbiter/l2_fifo.sv
l2_arbiter/l2_reservation_logic.sv
l2_arbiter/l2_round_robin.sv
l2_arbiter/l2_arbiter.sv
l2_arbiter/axi_to_arb.sv

core/cva5.sv