INFO-FLOW: Workspace C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1 opened at Fri Apr 09 14:19:09 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Command       ap_part_info done; 0.319 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.422 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.624 sec.
Execute   set_part xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling main.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       is_encrypted main.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "main.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E main.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp
Command       clang done; 1.135 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.501 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp"  -o "C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:32:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
Command       clang done; 1.263 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.468 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.463 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command       ap_eval done; 0.444 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.out.log 2> C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.543 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/xilinx-legacy-rewriter.main.pp.0.cpp.out.log 2> C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/xilinx-legacy-rewriter.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.296 sec.
Command       tidy_31 done; 0.847 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.901 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.bc
Command       clang done; 1.284 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/main.g.bc -hls-opt -except-internalize mlp_dance3 -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.823 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.242 ; gain = 791.195
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.pp.bc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.514 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mlp_dance3 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.g.0.bc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.221 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.g.1.bc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:153) automatically.
Command         transform done; 0.311 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.g.1.bc to C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.o.1.bc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate.2' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate.2' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate.2' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate.2' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3_pos' (main.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_2.a_int' (main.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_2.b_int' (main.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int' (main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int' (main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3_pos' (main.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:153) automatically.
Command         transform done; 5.135 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.65 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.o.2.bc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:44:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:44:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate.2' to 'calculate.2' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate.1' to 'calculate.1.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.2' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:60:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:66:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_4' (main.cpp:71:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:75:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:79:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:83:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:87:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_4' (main.cpp:91:5)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0_pos' (main.cpp:98:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1_pos' (main.cpp:104:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2_pos' (main.cpp:110:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3_pos' (main.cpp:116:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0_pos' (main.cpp:120:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1_pos' (main.cpp:124:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2_pos' (main.cpp:128:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:145:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:153:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:158:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:163:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:168:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_4' (main.cpp:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:194:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:199:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:204:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:209:5)
Command         transform done; 2.825 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.741 sec.
Command     elaborate done; 18.069 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
Execute       ap_set_top_model mlp_dance3 
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.2' to 'calculate_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
Execute       get_model_list mlp_dance3 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mlp_dance3 
Execute       preproc_iomode -model calculate.2 
Execute       preproc_iomode -model calculate.1.1 
Execute       preproc_iomode -model calculate 
Execute       preproc_iomode -model calculate.1 
Execute       preproc_iomode -model calculate.1.2 
Execute       get_model_list mlp_dance3 -filter all-wo-channel 
INFO-FLOW: Model list for configure: calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3
INFO-FLOW: Configuring Module : calculate.1.2 ...
Execute       set_default_model calculate.1.2 
Execute       apply_spec_resource_limit calculate.1.2 
INFO-FLOW: Configuring Module : calculate.1 ...
Execute       set_default_model calculate.1 
Execute       apply_spec_resource_limit calculate.1 
INFO-FLOW: Configuring Module : calculate ...
Execute       set_default_model calculate 
Execute       apply_spec_resource_limit calculate 
INFO-FLOW: Configuring Module : calculate.1.1 ...
Execute       set_default_model calculate.1.1 
Execute       apply_spec_resource_limit calculate.1.1 
INFO-FLOW: Configuring Module : calculate.2 ...
Execute       set_default_model calculate.2 
Execute       apply_spec_resource_limit calculate.2 
INFO-FLOW: Configuring Module : mlp_dance3 ...
Execute       set_default_model mlp_dance3 
Execute       apply_spec_resource_limit mlp_dance3 
INFO-FLOW: Model list for preprocess: calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3
INFO-FLOW: Preprocessing Module: calculate.1.2 ...
Execute       set_default_model calculate.1.2 
Execute       cdfg_preprocess -model calculate.1.2 
Execute       rtl_gen_preprocess calculate.1.2 
INFO-FLOW: Preprocessing Module: calculate.1 ...
Execute       set_default_model calculate.1 
Execute       cdfg_preprocess -model calculate.1 
Execute       rtl_gen_preprocess calculate.1 
INFO-FLOW: Preprocessing Module: calculate ...
Execute       set_default_model calculate 
Execute       cdfg_preprocess -model calculate 
Execute       rtl_gen_preprocess calculate 
INFO-FLOW: Preprocessing Module: calculate.1.1 ...
Execute       set_default_model calculate.1.1 
Execute       cdfg_preprocess -model calculate.1.1 
Execute       rtl_gen_preprocess calculate.1.1 
INFO-FLOW: Preprocessing Module: calculate.2 ...
Execute       set_default_model calculate.2 
Execute       cdfg_preprocess -model calculate.2 
Execute       rtl_gen_preprocess calculate.2 
INFO-FLOW: Preprocessing Module: mlp_dance3 ...
Execute       set_default_model mlp_dance3 
Execute       cdfg_preprocess -model mlp_dance3 
Execute       rtl_gen_preprocess mlp_dance3 
INFO-FLOW: Model list for synthesis: calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calculate.1.2 
Execute       schedule -model calculate.1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_129', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.2 sec.
INFO: [HLS 200-111]  Elapsed time: 21.633 seconds; current allocated memory: 164.132 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.verbose.sched.rpt 
Command       syn_report done; 1.04 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.sched.adb -f 
Command       db_write done; 0.546 sec.
INFO-FLOW: Finish scheduling calculate.1.2.
Execute       set_default_model calculate.1.2 
Execute       bind -model calculate.1.2 
BIND OPTION: model=calculate.1.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.317 sec.
INFO: [HLS 200-111]  Elapsed time: 1.936 seconds; current allocated memory: 170.271 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.verbose.bind.rpt 
Command       syn_report done; 1.119 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.bind.adb -f 
Command       db_write done; 0.507 sec.
INFO-FLOW: Finish binding calculate.1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calculate.1 
Execute       schedule -model calculate.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.408 sec.
INFO: [HLS 200-111]  Elapsed time: 2.078 seconds; current allocated memory: 171.651 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.verbose.sched.rpt 
Command       syn_report done; 0.268 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.sched.adb -f 
Command       db_write done; 0.121 sec.
INFO-FLOW: Finish scheduling calculate.1.
Execute       set_default_model calculate.1 
Execute       bind -model calculate.1 
BIND OPTION: model=calculate.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 172.950 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.verbose.bind.rpt 
Command       syn_report done; 0.281 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding calculate.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calculate 
Execute       schedule -model calculate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.412 sec.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 174.163 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.verbose.sched.rpt 
Command       syn_report done; 0.3 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.sched.adb -f 
Command       db_write done; 0.122 sec.
INFO-FLOW: Finish scheduling calculate.
Execute       set_default_model calculate 
Execute       bind -model calculate 
BIND OPTION: model=calculate
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 175.462 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.verbose.bind.rpt 
Command       syn_report done; 0.28 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.bind.adb -f 
Command       db_write done; 0.158 sec.
INFO-FLOW: Finish binding calculate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calculate.1.1 
Execute       schedule -model calculate.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_191', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.191 sec.
INFO: [HLS 200-111]  Elapsed time: 2.682 seconds; current allocated memory: 179.718 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.verbose.sched.rpt 
Command       syn_report done; 1.049 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.sched.adb -f 
Command       db_write done; 0.448 sec.
INFO-FLOW: Finish scheduling calculate.1.1.
Execute       set_default_model calculate.1.1 
Execute       bind -model calculate.1.1 
BIND OPTION: model=calculate.1.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.319 sec.
INFO: [HLS 200-111]  Elapsed time: 1.858 seconds; current allocated memory: 185.834 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.verbose.bind.rpt 
Command       syn_report done; 1.179 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.bind.adb -f 
Command       db_write done; 0.743 sec.
INFO-FLOW: Finish binding calculate.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calculate.2 
Execute       schedule -model calculate.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.2 sec.
INFO: [HLS 200-111]  Elapsed time: 4.181 seconds; current allocated memory: 190.262 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.verbose.sched.rpt 
Command       syn_report done; 1.059 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.sched.adb -f 
Command       db_write done; 0.457 sec.
INFO-FLOW: Finish scheduling calculate.2.
Execute       set_default_model calculate.2 
Execute       bind -model calculate.2 
BIND OPTION: model=calculate.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.323 sec.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 196.393 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.verbose.bind.rpt 
Command       syn_report done; 1.114 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.bind.adb -f 
Command       db_write done; 0.521 sec.
INFO-FLOW: Finish binding calculate.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mlp_dance3 
Execute       schedule -model mlp_dance3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 142.
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 525.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.271 sec.
INFO: [HLS 200-111]  Elapsed time: 3.978 seconds; current allocated memory: 206.890 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.verbose.sched.rpt 
Command       syn_report done; 4.128 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.sched.adb -f 
Command       db_write done; 1.006 sec.
INFO-FLOW: Finish scheduling mlp_dance3.
Execute       set_default_model mlp_dance3 
Execute       bind -model mlp_dance3 
BIND OPTION: model=mlp_dance3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.638 sec.
INFO: [HLS 200-111]  Elapsed time: 10.843 seconds; current allocated memory: 284.190 MB.
Execute       syn_report -verbosereport -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.verbose.bind.rpt 
Command       syn_report done; 2.203 sec.
Execute       db_write -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.bind.adb -f 
Command       db_write done; 1.168 sec.
INFO-FLOW: Finish binding mlp_dance3.
Execute       get_model_list mlp_dance3 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess calculate.1.2 
Execute       rtl_gen_preprocess calculate.1 
Execute       rtl_gen_preprocess calculate 
Execute       rtl_gen_preprocess calculate.1.1 
Execute       rtl_gen_preprocess calculate.2 
Execute       rtl_gen_preprocess mlp_dance3 
INFO-FLOW: Model list for RTL generation: calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calculate.1.2 -vendor xilinx -mg_file C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_2'.
Command       create_rtl_model done; 0.398 sec.
INFO: [HLS 200-111]  Elapsed time: 3.87 seconds; current allocated memory: 292.100 MB.
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute       gen_rtl calculate.1.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/systemc/calculate_1_2 -synmodules calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3 
Command       gen_rtl done; 0.441 sec.
Execute       gen_rtl calculate.1.2 -style xilinx -f -lang vhdl -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/vhdl/calculate_1_2 
Execute       gen_rtl calculate.1.2 -style xilinx -f -lang vlog -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/verilog/calculate_1_2 
Execute       syn_report -csynth -model calculate.1.2 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/calculate_1_2_csynth.rpt 
Command       syn_report done; 0.216 sec.
Execute       syn_report -rtlxml -model calculate.1.2 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/calculate_1_2_csynth.xml 
Command       syn_report done; 0.106 sec.
Execute       syn_report -verbosereport -model calculate.1.2 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.verbose.rpt 
Command       syn_report done; 1.213 sec.
Execute       db_write -model calculate.1.2 -f -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.adb 
Command       db_write done; 0.791 sec.
Execute       gen_tb_info calculate.1.2 -p C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calculate.1 -vendor xilinx -mg_file C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 5.544 seconds; current allocated memory: 307.152 MB.
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute       gen_rtl calculate.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/systemc/calculate_1 -synmodules calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3 
Execute       gen_rtl calculate.1 -style xilinx -f -lang vhdl -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/vhdl/calculate_1 
Execute       gen_rtl calculate.1 -style xilinx -f -lang vlog -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/verilog/calculate_1 
Execute       syn_report -csynth -model calculate.1 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/calculate_1_csynth.rpt 
Execute       syn_report -rtlxml -model calculate.1 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/calculate_1_csynth.xml 
Execute       syn_report -verbosereport -model calculate.1 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.verbose.rpt 
Command       syn_report done; 0.317 sec.
Execute       db_write -model calculate.1 -f -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.adb 
Command       db_write done; 0.261 sec.
Execute       gen_tb_info calculate.1 -p C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calculate -vendor xilinx -mg_file C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.634 seconds; current allocated memory: 312.361 MB.
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute       gen_rtl calculate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/systemc/calculate -synmodules calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3 
Execute       gen_rtl calculate -style xilinx -f -lang vhdl -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/vhdl/calculate 
Execute       gen_rtl calculate -style xilinx -f -lang vlog -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/verilog/calculate 
Execute       syn_report -csynth -model calculate -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/calculate_csynth.rpt 
Execute       syn_report -rtlxml -model calculate -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/calculate_csynth.xml 
Execute       syn_report -verbosereport -model calculate -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.verbose.rpt 
Command       syn_report done; 0.329 sec.
Execute       db_write -model calculate -f -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.adb 
Command       db_write done; 0.27 sec.
Execute       gen_tb_info calculate -p C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calculate.1.1 -vendor xilinx -mg_file C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
Command       create_rtl_model done; 0.445 sec.
INFO: [HLS 200-111]  Elapsed time: 1.983 seconds; current allocated memory: 323.346 MB.
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute       gen_rtl calculate.1.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/systemc/calculate_1_1 -synmodules calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3 
Command       gen_rtl done; 0.15 sec.
Execute       gen_rtl calculate.1.1 -style xilinx -f -lang vhdl -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/vhdl/calculate_1_1 
Execute       gen_rtl calculate.1.1 -style xilinx -f -lang vlog -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/verilog/calculate_1_1 
Execute       syn_report -csynth -model calculate.1.1 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/calculate_1_1_csynth.rpt 
Command       syn_report done; 0.217 sec.
Execute       syn_report -rtlxml -model calculate.1.1 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/calculate_1_1_csynth.xml 
Command       syn_report done; 0.107 sec.
Execute       syn_report -verbosereport -model calculate.1.1 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.verbose.rpt 
Command       syn_report done; 1.196 sec.
Execute       db_write -model calculate.1.1 -f -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.adb 
Command       db_write done; 1.188 sec.
Execute       gen_tb_info calculate.1.1 -p C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calculate.2 -vendor xilinx -mg_file C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_2'.
Command       create_rtl_model done; 0.373 sec.
INFO: [HLS 200-111]  Elapsed time: 5.957 seconds; current allocated memory: 343.028 MB.
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute       gen_rtl calculate.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/systemc/calculate_2 -synmodules calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3 
Command       gen_rtl done; 0.138 sec.
Execute       gen_rtl calculate.2 -style xilinx -f -lang vhdl -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/vhdl/calculate_2 
Execute       gen_rtl calculate.2 -style xilinx -f -lang vlog -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/verilog/calculate_2 
Execute       syn_report -csynth -model calculate.2 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/calculate_2_csynth.rpt 
Command       syn_report done; 0.214 sec.
Execute       syn_report -rtlxml -model calculate.2 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/calculate_2_csynth.xml 
Command       syn_report done; 0.104 sec.
Execute       syn_report -verbosereport -model calculate.2 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.verbose.rpt 
Command       syn_report done; 1.259 sec.
Execute       db_write -model calculate.2 -f -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.adb 
Command       db_write done; 0.885 sec.
Execute       gen_tb_info calculate.2 -p C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mlp_dance3 -vendor xilinx -mg_file C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_4' to 'mlp_dance3_weighthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0_pos' to 'mlp_dance3_weightibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1_pos' to 'mlp_dance3_weightjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2_pos' to 'mlp_dance3_weightkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3_pos' to 'mlp_dance3_weightlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_0_pos' to 'mlp_dance3_bias_0mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_1_pos' to 'mlp_dance3_bias_1ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_2_pos' to 'mlp_dance3_bias_2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
Command       create_rtl_model done; 2.016 sec.
INFO: [HLS 200-111]  Elapsed time: 7.35 seconds; current allocated memory: 377.162 MB.
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute       gen_rtl mlp_dance3 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/systemc/mlp_dance3 -synmodules calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3 
Command       gen_rtl done; 0.465 sec.
Execute       gen_rtl mlp_dance3 -istop -style xilinx -f -lang vhdl -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/vhdl/mlp_dance3 
Command       gen_rtl done; 0.374 sec.
Execute       gen_rtl mlp_dance3 -istop -style xilinx -f -lang vlog -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/verilog/mlp_dance3 
Command       gen_rtl done; 0.66 sec.
Execute       syn_report -csynth -model mlp_dance3 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/mlp_dance3_csynth.rpt 
Command       syn_report done; 0.118 sec.
Execute       syn_report -rtlxml -model mlp_dance3 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/syn/report/mlp_dance3_csynth.xml 
Execute       syn_report -verbosereport -model mlp_dance3 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.verbose.rpt 
Command       syn_report done; 2.199 sec.
Execute       db_write -model mlp_dance3 -f -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.adb 
Command       db_write done; 1.497 sec.
Execute       gen_tb_info mlp_dance3 -p C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3 
Execute       export_constraint_db -f -tool general -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.constraint.tcl 
Execute       syn_report -designview -model mlp_dance3 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.design.xml 
Command       syn_report done; 0.868 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model mlp_dance3 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mlp_dance3 -o C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks mlp_dance3 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain mlp_dance3 
INFO-FLOW: Model list for RTL component generation: calculate.1.2 calculate.1 calculate calculate.1.1 calculate.2 mlp_dance3
INFO-FLOW: Handling components in module [calculate_1_2] ... 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.compgen.tcl 
INFO-FLOW: Found component mlp_dance3_fadd_3bkb.
INFO-FLOW: Append model mlp_dance3_fadd_3bkb
INFO-FLOW: Found component mlp_dance3_fmul_3cud.
INFO-FLOW: Append model mlp_dance3_fmul_3cud
INFO-FLOW: Handling components in module [calculate_1] ... 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.compgen.tcl 
INFO-FLOW: Handling components in module [calculate] ... 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.compgen.tcl 
INFO-FLOW: Handling components in module [calculate_1_1] ... 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.compgen.tcl 
INFO-FLOW: Handling components in module [calculate_2] ... 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.compgen.tcl 
INFO-FLOW: Handling components in module [mlp_dance3] ... 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.compgen.tcl 
INFO-FLOW: Found component mlp_dance3_fcmp_3pcA.
INFO-FLOW: Append model mlp_dance3_fcmp_3pcA
INFO-FLOW: Found component mlp_dance3_mux_32qcK.
INFO-FLOW: Append model mlp_dance3_mux_32qcK
INFO-FLOW: Found component mlp_dance3_input.
INFO-FLOW: Append model mlp_dance3_input
INFO-FLOW: Found component mlp_dance3_weightdEe.
INFO-FLOW: Append model mlp_dance3_weightdEe
INFO-FLOW: Found component mlp_dance3_weighthbi.
INFO-FLOW: Append model mlp_dance3_weighthbi
INFO-FLOW: Found component mlp_dance3_bias_0.
INFO-FLOW: Append model mlp_dance3_bias_0
INFO-FLOW: Found component mlp_dance3_bias_4.
INFO-FLOW: Append model mlp_dance3_bias_4
INFO-FLOW: Found component mlp_dance3_weightibs.
INFO-FLOW: Append model mlp_dance3_weightibs
INFO-FLOW: Found component mlp_dance3_weightjbC.
INFO-FLOW: Append model mlp_dance3_weightjbC
INFO-FLOW: Found component mlp_dance3_weightlbW.
INFO-FLOW: Append model mlp_dance3_weightlbW
INFO-FLOW: Found component mlp_dance3_bias_0mb6.
INFO-FLOW: Append model mlp_dance3_bias_0mb6
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model calculate_1_2
INFO-FLOW: Append model calculate_1
INFO-FLOW: Append model calculate
INFO-FLOW: Append model calculate_1_1
INFO-FLOW: Append model calculate_2
INFO-FLOW: Append model mlp_dance3
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mlp_dance3_fadd_3bkb mlp_dance3_fmul_3cud mlp_dance3_fcmp_3pcA mlp_dance3_mux_32qcK mlp_dance3_input mlp_dance3_weightdEe mlp_dance3_weighthbi mlp_dance3_bias_0 mlp_dance3_bias_4 mlp_dance3_weightibs mlp_dance3_weightjbC mlp_dance3_weightlbW mlp_dance3_bias_0mb6 regslice_core calculate_1_2 calculate_1 calculate calculate_1_1 calculate_2 mlp_dance3
INFO-FLOW: To file: write model mlp_dance3_fadd_3bkb
INFO-FLOW: To file: write model mlp_dance3_fmul_3cud
INFO-FLOW: To file: write model mlp_dance3_fcmp_3pcA
INFO-FLOW: To file: write model mlp_dance3_mux_32qcK
INFO-FLOW: To file: write model mlp_dance3_input
INFO-FLOW: To file: write model mlp_dance3_weightdEe
INFO-FLOW: To file: write model mlp_dance3_weighthbi
INFO-FLOW: To file: write model mlp_dance3_bias_0
INFO-FLOW: To file: write model mlp_dance3_bias_4
INFO-FLOW: To file: write model mlp_dance3_weightibs
INFO-FLOW: To file: write model mlp_dance3_weightjbC
INFO-FLOW: To file: write model mlp_dance3_weightlbW
INFO-FLOW: To file: write model mlp_dance3_bias_0mb6
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model calculate_1_2
INFO-FLOW: To file: write model calculate_1
INFO-FLOW: To file: write model calculate
INFO-FLOW: To file: write model calculate_1_1
INFO-FLOW: To file: write model calculate_2
INFO-FLOW: To file: write model mlp_dance3
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model mlp_dance3 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       ap_source done; 0.116 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.128 sec.
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighthbi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_4_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightibs_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightjbC_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightlbW_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0mb6_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.404 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.117 sec.
Command       ap_source done; 0.117 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=mlp_dance3 xml_exists=0
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.compgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.constraint.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=20 #gSsdmPorts=8
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.compgen.dataonly.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.constraint.tcl 
Execute       sc_get_clocks mlp_dance3 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/impl/misc/mlp_dance3_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/impl/misc/mlp_dance3_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/impl/misc/mlp_dance3_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.tbgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.tbgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.tbgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.tbgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.tbgen.tcl 
Execute       source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:30 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
Command     autosyn done; 71.001 sec.
Command   csynth_design done; 89.087 sec.
Command ap_source done; 89.843 sec.
Execute cleanup_all 
Command cleanup_all done; 0.111 sec.
INFO-FLOW: Workspace C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1 opened at Fri Apr 09 14:21:05 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Command       ap_part_info done; 0.315 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.415 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.592 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.118 sec.
Command     ap_source done; 0.118 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=mlp_dance3 xml_exists=1
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_2.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_1_1.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/calculate_2.compgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.compgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.constraint.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=mlp_dance3
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=mlp_dance3
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.constraint.tcl 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/mlp_dance3.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.117 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype/solution1/impl/ip/pack.bat
Command   export_design done; 17.896 sec.
Command ap_source done; 18.493 sec.
Execute cleanup_all 
