{"vcs1":{"timestamp_begin":1731696127.448828690, "rt":4.45, "ut":0.35, "st":0.23}}
{"vcselab":{"timestamp_begin":1731696131.971433720, "rt":1.24, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1731696133.290346724, "rt":0.32, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731696126.819547620}
{"VCS_COMP_START_TIME": 1731696126.819547620}
{"VCS_COMP_END_TIME": 1731696135.217510441}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333640}}
{"stitch_vcselab": {"peak_mem": 231568}}
