#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 30 21:12:15 2022
# Process ID: 13832
# Current directory: D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6260 D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.xpr
# Log file: D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/vivado.log
# Journal file: D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/axidma_axiuart/axidma_axiuart/imports/uart_rx.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/axidma_axiuart/axidma_axiuart/imports/uart_tx.v] -no_script -reset -force -quiet
remove_files  {D:/Alinx/Alinx7010/Self_learning/axidma_axiuart/axidma_axiuart/imports/uart_rx.v D:/Alinx/Alinx7010/Self_learning/axidma_axiuart/axidma_axiuart/imports/uart_tx.v}
open_bd_design {D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.c_include_mm2s {1} CONFIG.c_include_mm2s_dre {1}] [get_bd_cells axi_dma_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_0
endgroup
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axis_switch_0/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_switch_0/S00_AXIS]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins axis_switch_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_switch_0/aresetn] [get_bd_pins rst_ps7_0_100M_1/peripheral_aresetn]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" intc_ip "/axi_smc" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
regenerate_bd_layout
validate_bd_design
save_bd_design
generate_target all [get_files  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all system_xlconcat_0_0] }
catch { config_ip_cache -export [get_ips -all system_axis_switch_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 20 {system_processing_system7_0_0_synth_1 system_xlconcat_0_0_synth_1 system_axi_dma_0_0_synth_1 system_axi_smc_0_synth_1 system_axis_switch_0_0_synth_1 system_auto_pc_0_synth_1}
export_simulation -of_objects [get_files D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/system.bd] -directory D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.ip_user_files/sim_scripts -ip_user_files_dir D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.ip_user_files -ipstatic_source_dir D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.cache/compile_simlib/modelsim} {questa=D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.cache/compile_simlib/questa} {riviera=D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.cache/compile_simlib/riviera} {activehdl=D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/system.bd] -top
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/impl_1/system_top.sysdef D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf

launch_sdk -workspace D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk -hwspec D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf
file copy -force D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/impl_1/system_top.sysdef D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf

launch_sdk -workspace D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk -hwspec D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf
