{
 "awd_id": "9410172",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "RIA: High Performance Disk Drive Channels",
 "cfda_num": "47.070",
 "org_code": "05010800",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "John Cozzens",
 "awd_eff_date": "1994-11-15",
 "awd_exp_date": "1997-10-31",
 "tot_intn_awd_amt": 90000.0,
 "awd_amount": 90000.0,
 "awd_min_amd_letter_date": "1994-11-25",
 "awd_max_amd_letter_date": "1994-11-25",
 "awd_abstract_narration": "This research is examining techniques for reducing the hardware  complexity for Decision Feedback Equalization (DFE) and Multi-level  Decision Feedback Equalization (MDFE) in hard disk drives.  Both  digital and analog circuit approaches are being investigated.  The  first part of this work concerns the testing of a digital  realization of DFE in an 0.8 mm process.  The projected operating  speed of this IC is about 100 MHz. Enhancements to the digital  circuitry will give improved strategies for optimal phase  detection, gain  detection and dc offset detection.    The second part of this work concerns the investigation of an  analog implementation of MDFE.  A simple architecture for MDFE,  which includes both the phase and the gain detectors, is being  studied for its robustness using actual playback waveforms.  From  this investigation, the circuits needed for  the transversal filters comprising MDFE will be obtained.  A  mixture of switched-capacitor and current-mode circuit techniques  will be examined.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "John",
   "pi_last_name": "Kenney",
   "pi_mid_init": "G",
   "pi_sufx_name": "",
   "pi_full_name": "John G Kenney",
   "pi_email_addr": "Kenney@ece.orst.edu",
   "nsf_id": "000097421",
   "pi_start_date": "1994-11-25",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Oregon State University",
  "inst_street_address": "1500 SW JEFFERSON AVE",
  "inst_street_address_2": "",
  "inst_city_name": "CORVALLIS",
  "inst_state_code": "OR",
  "inst_state_name": "Oregon",
  "inst_phone_num": "5417374933",
  "inst_zip_code": "973318655",
  "inst_country_name": "United States",
  "cong_dist_code": "04",
  "st_cong_dist_code": "OR04",
  "org_lgl_bus_name": "OREGON STATE UNIVERSITY",
  "org_prnt_uei_num": "",
  "org_uei_num": "MZ4DYXE1SL98"
 },
 "perf_inst": {
  "perf_inst_name": "Oregon State University",
  "perf_str_addr": "1500 SW JEFFERSON AVE",
  "perf_city_name": "CORVALLIS",
  "perf_st_code": "OR",
  "perf_st_name": "Oregon",
  "perf_zip_code": "973318655",
  "perf_ctry_code": "US",
  "perf_cong_dist": "04",
  "perf_st_cong_dist": "OR04",
  "perf_ctry_name": "",
  "perf_ctry_flag": "1"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "472000",
   "pgm_ele_name": "SIGNAL PROCESSING SYS PROGRAM"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9215",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING SYSTEMS"
  },
  {
   "pgm_ref_code": "HPCC",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING & COMM"
  }
 ],
 "app_fund": [
  {
   "app_code": "0195",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0195",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1995,
   "fund_oblg_amt": 90000.0
  }
 ],
 "por": null
}