// Seed: 3353395069
module module_0 (
    output uwire id_0,
    input wand id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    output wand id_6,
    output supply1 id_7,
    input wand id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri id_11
);
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    output supply1 id_10,
    input tri1 id_11
    , id_37,
    input supply1 id_12,
    input uwire id_13,
    input wire id_14,
    input uwire id_15,
    output uwire id_16,
    input wor id_17,
    input uwire id_18,
    input tri0 id_19,
    input tri0 id_20,
    output tri0 id_21,
    input supply1 id_22,
    input wor id_23,
    input wand id_24,
    input tri0 id_25,
    output uwire id_26,
    input wor id_27,
    input uwire id_28,
    input supply0 id_29,
    output uwire id_30,
    output wor id_31,
    input tri0 id_32,
    input tri1 id_33,
    output logic id_34,
    output wor id_35
);
  tri1 id_38;
  wire id_39;
  always id_34 <= id_38 & 1;
  module_0(
      id_35, id_3, id_35, id_17, id_3, id_13, id_10, id_10, id_23, id_24, id_18, id_16
  );
endmodule
