#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Aug  9 10:44:34 2022
# Process ID: 17428
# Current directory: C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6364 C:\Users\erosc\Desktop\Vivado\MS2XS_01.xpr\MS2XS_01\MS2XS_01.ipdefs\ntru_ip_repo_0\ms2xs_mult11bit_v1_0_project\ms2xs_mult11bit_v1_0_project\ms2xs_mult11bit_v1_0_project.xpr
# Log file: C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/vivado.log
# Journal file: C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/SEL_AXI_IN_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.000 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AU_COMP11x11
INFO: [VRFC 10-311] analyzing module AU_11x11
INFO: [VRFC 10-311] analyzing module SUMADOR_2NUM_11bit
INFO: [VRFC 10-311] analyzing module SUMADOR_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_mult11bit_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ms2xs_mult11bit_v1_0' does not have a parameter named D_WIDTH [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_h_w' [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v:141]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v:80]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'CW' is out of bounds [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(N=11,D_WIDTH=32)
Compiling module xil_defaultlib.axis_out(N=11,D_WIDTH=32,S_COUNT...
Compiling module xil_defaultlib.control(N=11,q=2047)
Compiling module xil_defaultlib.mem_h(N=11,q=2047)
Compiling module xil_defaultlib.mems_h(N=11,q=2047)
Compiling module xil_defaultlib.mem_r(N=11,q=2047)
Compiling module xil_defaultlib.mem_e(N=11,q=2047)
Compiling module xil_defaultlib.mems_e(N=11,q=2047)
Compiling module xil_defaultlib.mems(N=11,q=2047,M=1)
Compiling module xil_defaultlib.SUMADOR_3bit
Compiling module xil_defaultlib.SUMADOR_2NUM_11bit_default
Compiling module xil_defaultlib.AU_11x11
Compiling module xil_defaultlib.AU_COMP11x11
Compiling module xil_defaultlib.aus(N=11,q=2047)
Compiling module xil_defaultlib.ms2xs(q=2047)
Compiling module xil_defaultlib.ms2xs_mult11bit_v1_0(M=1,N=11,q=...
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/ms2xs_ip_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/ms2xs_ip_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Aug  9 10:57:47 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Aug  9 10:57:47 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1106.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ms2xs_ip_tb_behav -key {Behavioral:sim_1:Functional:ms2xs_ip_tb} -tclbatch {ms2xs_ip_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ms2xs_ip_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ms2xs_ip_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1106.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.000 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AU_COMP11x11
INFO: [VRFC 10-311] analyzing module AU_11x11
INFO: [VRFC 10-311] analyzing module SUMADOR_2NUM_11bit
INFO: [VRFC 10-311] analyzing module SUMADOR_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_mult11bit_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ms2xs_mult11bit_v1_0' does not have a parameter named D_WIDTH [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_h_w' [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v:141]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v:80]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'CW' is out of bounds [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(N=11,D_WIDTH=32)
Compiling module xil_defaultlib.axis_out(N=11,D_WIDTH=32,S_COUNT...
Compiling module xil_defaultlib.control(N=11,q=2047)
Compiling module xil_defaultlib.mem_h(N=11,q=2047)
Compiling module xil_defaultlib.mems_h(N=11,q=2047)
Compiling module xil_defaultlib.mem_r(N=11,q=2047)
Compiling module xil_defaultlib.mem_e(N=11,q=2047)
Compiling module xil_defaultlib.mems_e(N=11,q=2047)
Compiling module xil_defaultlib.mems(N=11,q=2047,M=1)
Compiling module xil_defaultlib.SUMADOR_3bit
Compiling module xil_defaultlib.SUMADOR_2NUM_11bit_default
Compiling module xil_defaultlib.AU_11x11
Compiling module xil_defaultlib.AU_COMP11x11
Compiling module xil_defaultlib.aus(N=11,q=2047)
Compiling module xil_defaultlib.ms2xs(q=2047)
Compiling module xil_defaultlib.ms2xs_mult11bit_v1_0(M=1,N=11,q=...
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ms2xs_ip_tb_behav -key {Behavioral:sim_1:Functional:ms2xs_ip_tb} -tclbatch {ms2xs_ip_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ms2xs_ip_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ms2xs_ip_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AU_COMP11x11
INFO: [VRFC 10-311] analyzing module AU_11x11
INFO: [VRFC 10-311] analyzing module SUMADOR_2NUM_11bit
INFO: [VRFC 10-311] analyzing module SUMADOR_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_mult11bit_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ms2xs_mult11bit_v1_0' does not have a parameter named D_WIDTH [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_h_w' [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v:141]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v:80]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'CW' is out of bounds [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(N=11,D_WIDTH=32)
Compiling module xil_defaultlib.axis_out(N=11,D_WIDTH=32,S_COUNT...
Compiling module xil_defaultlib.control(N=11,q=2047)
Compiling module xil_defaultlib.mem_h(N=11,q=2047)
Compiling module xil_defaultlib.mems_h(N=11,q=2047)
Compiling module xil_defaultlib.mem_r(N=11,q=2047)
Compiling module xil_defaultlib.mem_e(N=11,q=2047)
Compiling module xil_defaultlib.mems_e(N=11,q=2047)
Compiling module xil_defaultlib.mems(N=11,q=2047,M=1)
Compiling module xil_defaultlib.SUMADOR_3bit
Compiling module xil_defaultlib.SUMADOR_2NUM_11bit_default
Compiling module xil_defaultlib.AU_11x11
Compiling module xil_defaultlib.AU_COMP11x11
Compiling module xil_defaultlib.aus(N=11,q=2047)
Compiling module xil_defaultlib.ms2xs(q=2047)
Compiling module xil_defaultlib.ms2xs_mult11bit_v1_0(M=1,N=11,q=...
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AU_COMP11x11
INFO: [VRFC 10-311] analyzing module AU_11x11
INFO: [VRFC 10-311] analyzing module SUMADOR_2NUM_11bit
INFO: [VRFC 10-311] analyzing module SUMADOR_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_mult11bit_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ms2xs_mult11bit_v1_0' does not have a parameter named D_WIDTH [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_h_w' [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v:141]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v:80]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'CW' is out of bounds [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(N=11,D_WIDTH=32)
Compiling module xil_defaultlib.axis_out(N=11,D_WIDTH=32,S_COUNT...
Compiling module xil_defaultlib.control(N=11,q=2047)
Compiling module xil_defaultlib.mem_h(N=11,q=2047)
Compiling module xil_defaultlib.mems_h(N=11,q=2047)
Compiling module xil_defaultlib.mem_r(N=11,q=2047)
Compiling module xil_defaultlib.mem_e(N=11,q=2047)
Compiling module xil_defaultlib.mems_e(N=11,q=2047)
Compiling module xil_defaultlib.mems(N=11,q=2047,M=1)
Compiling module xil_defaultlib.SUMADOR_3bit
Compiling module xil_defaultlib.SUMADOR_2NUM_11bit_default
Compiling module xil_defaultlib.AU_11x11
Compiling module xil_defaultlib.AU_COMP11x11
Compiling module xil_defaultlib.aus(N=11,q=2047)
Compiling module xil_defaultlib.ms2xs(q=2047)
Compiling module xil_defaultlib.ms2xs_mult11bit_v1_0(M=1,N=11,q=...
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.000 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AU_COMP11x11
INFO: [VRFC 10-311] analyzing module AU_11x11
INFO: [VRFC 10-311] analyzing module SUMADOR_2NUM_11bit
INFO: [VRFC 10-311] analyzing module SUMADOR_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_mult11bit_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ms2xs_mult11bit_v1_0' does not have a parameter named D_WIDTH [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_h_w' [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v:141]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v:80]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'CW' is out of bounds [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(N=11,D_WIDTH=32)
Compiling module xil_defaultlib.axis_out(N=11,D_WIDTH=32,S_COUNT...
Compiling module xil_defaultlib.control(N=11,q=2047)
Compiling module xil_defaultlib.mem_h(N=11,q=2047)
Compiling module xil_defaultlib.mems_h(N=11,q=2047)
Compiling module xil_defaultlib.mem_r(N=11,q=2047)
Compiling module xil_defaultlib.mem_e(N=11,q=2047)
Compiling module xil_defaultlib.mems_e(N=11,q=2047)
Compiling module xil_defaultlib.mems(N=11,q=2047,M=1)
Compiling module xil_defaultlib.SUMADOR_3bit
Compiling module xil_defaultlib.SUMADOR_2NUM_11bit_default
Compiling module xil_defaultlib.AU_11x11
Compiling module xil_defaultlib.AU_COMP11x11
Compiling module xil_defaultlib.aus(N=11,q=2047)
Compiling module xil_defaultlib.ms2xs(q=2047)
Compiling module xil_defaultlib.ms2xs_mult11bit_v1_0(M=1,N=11,q=...
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AU_COMP11x11
INFO: [VRFC 10-311] analyzing module AU_11x11
INFO: [VRFC 10-311] analyzing module SUMADOR_2NUM_11bit
INFO: [VRFC 10-311] analyzing module SUMADOR_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_mult11bit_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ms2xs_mult11bit_v1_0' does not have a parameter named D_WIDTH [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_h_w' [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v:141]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v:80]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'CW' is out of bounds [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(N=11,D_WIDTH=32)
Compiling module xil_defaultlib.axis_out(N=11,D_WIDTH=32,S_COUNT...
Compiling module xil_defaultlib.control(N=11,q=2047)
Compiling module xil_defaultlib.mem_h(N=11,q=2047)
Compiling module xil_defaultlib.mems_h(N=11,q=2047)
Compiling module xil_defaultlib.mem_r(N=11,q=2047)
Compiling module xil_defaultlib.mem_e(N=11,q=2047)
Compiling module xil_defaultlib.mems_e(N=11,q=2047)
Compiling module xil_defaultlib.mems(N=11,q=2047,M=1)
Compiling module xil_defaultlib.SUMADOR_3bit
Compiling module xil_defaultlib.SUMADOR_2NUM_11bit_default
Compiling module xil_defaultlib.AU_11x11
Compiling module xil_defaultlib.AU_COMP11x11
Compiling module xil_defaultlib.aus(N=11,q=2047)
Compiling module xil_defaultlib.ms2xs(q=2047)
Compiling module xil_defaultlib.ms2xs_mult11bit_v1_0(M=1,N=11,q=...
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.000 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AU_COMP11x11
INFO: [VRFC 10-311] analyzing module AU_11x11
INFO: [VRFC 10-311] analyzing module SUMADOR_2NUM_11bit
INFO: [VRFC 10-311] analyzing module SUMADOR_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_mult11bit_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ms2xs_mult11bit_v1_0' does not have a parameter named D_WIDTH [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_h_w' [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v:141]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v:80]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'CW' is out of bounds [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(N=11,D_WIDTH=32)
Compiling module xil_defaultlib.axis_out(N=11,D_WIDTH=32,S_COUNT...
Compiling module xil_defaultlib.control(N=11,q=2047)
Compiling module xil_defaultlib.mem_h(N=11,q=2047)
Compiling module xil_defaultlib.mems_h(N=11,q=2047)
Compiling module xil_defaultlib.mem_r(N=11,q=2047)
Compiling module xil_defaultlib.mem_e(N=11,q=2047)
Compiling module xil_defaultlib.mems_e(N=11,q=2047)
Compiling module xil_defaultlib.mems(N=11,q=2047,M=1)
Compiling module xil_defaultlib.SUMADOR_3bit
Compiling module xil_defaultlib.SUMADOR_2NUM_11bit_default
Compiling module xil_defaultlib.AU_11x11
Compiling module xil_defaultlib.AU_COMP11x11
Compiling module xil_defaultlib.aus(N=11,q=2047)
Compiling module xil_defaultlib.ms2xs(q=2047)
Compiling module xil_defaultlib.ms2xs_mult11bit_v1_0(M=1,N=11,q=...
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.000 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AU_COMP11x11
INFO: [VRFC 10-311] analyzing module AU_11x11
INFO: [VRFC 10-311] analyzing module SUMADOR_2NUM_11bit
INFO: [VRFC 10-311] analyzing module SUMADOR_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_mult11bit_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ms2xs_mult11bit_v1_0' does not have a parameter named D_WIDTH [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_h_w' [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v:141]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v:80]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'CW' is out of bounds [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(N=11,D_WIDTH=32)
Compiling module xil_defaultlib.axis_out(N=11,D_WIDTH=32,S_COUNT...
Compiling module xil_defaultlib.control(N=11,q=2047)
Compiling module xil_defaultlib.mem_h(N=11,q=2047)
Compiling module xil_defaultlib.mems_h(N=11,q=2047)
Compiling module xil_defaultlib.mem_r(N=11,q=2047)
Compiling module xil_defaultlib.mem_e(N=11,q=2047)
Compiling module xil_defaultlib.mems_e(N=11,q=2047)
Compiling module xil_defaultlib.mems(N=11,q=2047,M=1)
Compiling module xil_defaultlib.SUMADOR_3bit
Compiling module xil_defaultlib.SUMADOR_2NUM_11bit_default
Compiling module xil_defaultlib.AU_11x11
Compiling module xil_defaultlib.AU_COMP11x11
Compiling module xil_defaultlib.aus(N=11,q=2047)
Compiling module xil_defaultlib.ms2xs(q=2047)
Compiling module xil_defaultlib.ms2xs_mult11bit_v1_0(M=1,N=11,q=...
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1106.000 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AU_COMP11x11
INFO: [VRFC 10-311] analyzing module AU_11x11
INFO: [VRFC 10-311] analyzing module SUMADOR_2NUM_11bit
INFO: [VRFC 10-311] analyzing module SUMADOR_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_mult11bit_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 12c4313bf4bb4b4abbf5d3848cd1b6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ms2xs_mult11bit_v1_0' does not have a parameter named D_WIDTH [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_h_w' [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v:141]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v:80]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'CW' is out of bounds [C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(N=11,D_WIDTH=32)
Compiling module xil_defaultlib.axis_out(N=11,D_WIDTH=32,S_COUNT...
Compiling module xil_defaultlib.control(N=11,q=2047)
Compiling module xil_defaultlib.mem_h(N=11,q=2047)
Compiling module xil_defaultlib.mems_h(N=11,q=2047)
Compiling module xil_defaultlib.mem_r(N=11,q=2047)
Compiling module xil_defaultlib.mem_e(N=11,q=2047)
Compiling module xil_defaultlib.mems_e(N=11,q=2047)
Compiling module xil_defaultlib.mems(N=11,q=2047,M=1)
Compiling module xil_defaultlib.SUMADOR_3bit
Compiling module xil_defaultlib.SUMADOR_2NUM_11bit_default
Compiling module xil_defaultlib.AU_11x11
Compiling module xil_defaultlib.AU_COMP11x11
Compiling module xil_defaultlib.aus(N=11,q=2047)
Compiling module xil_defaultlib.ms2xs(q=2047)
Compiling module xil_defaultlib.ms2xs_mult11bit_v1_0(M=1,N=11,q=...
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1106.000 ; gain = 0.000
run 10 us
run 10 us
run 10 us
ipx::open_ipxact_file C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AU_11x11.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/AUs.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/hdl/ms2xs_mult11bit_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/component.xml' ignored by IP packager.
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0'
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  9 11:51:00 2022...
