Analysis & Synthesis report for CPU
Tue Jul 07 00:19:12 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for instructions_mem:inst|altsyncram:altsyncram_component|altsyncram_r991:auto_generated
 12. Source assignments for CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_0881:auto_generated
 13. Source assignments for CU_mp:inst3|pc_micro:inst|lpm_counter:lpm_counter_component
 14. Source assignments for pc:inst1|lpm_counter:lpm_counter_component
 15. Source assignments for registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_38u1:auto_generated
 16. Source assignments for registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_38u1:auto_generated
 17. Source assignments for registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated
 18. Source assignments for registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated
 19. Source assignments for registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated
 20. Source assignments for registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated
 21. Source assignments for registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated
 22. Source assignments for registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated
 23. Source assignments for main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated
 24. Source assignments for main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated
 25. Source assignments for main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated
 26. Source assignments for main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated
 27. Parameter Settings for User Entity Instance: instructions_mem:inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component
 29. Parameter Settings for User Entity Instance: CU_mp:inst3|one_const:inst4|lpm_constant:lpm_constant_component
 30. Parameter Settings for User Entity Instance: CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: CU_mp:inst3|pc_micro:inst|lpm_counter:lpm_counter_component
 32. Parameter Settings for User Entity Instance: CU_mp:inst3|one_const:inst3|lpm_constant:lpm_constant_component
 33. Parameter Settings for User Entity Instance: pc:inst1|lpm_counter:lpm_counter_component
 34. Parameter Settings for User Entity Instance: ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component
 35. Parameter Settings for User Entity Instance: ALU:inst13|not_gate:inst8|lpm_inv:lpm_inv_component
 36. Parameter Settings for User Entity Instance: ALU:inst13|xor_gate:inst6|lpm_xor:lpm_xor_component
 37. Parameter Settings for User Entity Instance: ALU:inst13|shift_left:inst22|lpm_clshift:lpm_clshift_component
 38. Parameter Settings for User Entity Instance: ALU:inst13|shift_right:inst23|lpm_clshift:lpm_clshift_component
 39. Parameter Settings for User Entity Instance: ALU:inst13|rotate_left:inst25|lpm_clshift:lpm_clshift_component
 40. Parameter Settings for User Entity Instance: ALU:inst13|rotate_right:inst26|lpm_clshift:lpm_clshift_component
 41. Parameter Settings for User Entity Instance: ALU:inst13|adder:inst19|lpm_add_sub:lpm_add_sub_component
 42. Parameter Settings for User Entity Instance: ALU:inst13|subtractor:inst20|lpm_add_sub:lpm_add_sub_component
 43. Parameter Settings for User Entity Instance: ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component
 44. Parameter Settings for User Entity Instance: ALU:inst13|div:inst2|lpm_divide:lpm_divide_component
 45. Parameter Settings for User Entity Instance: ALU:inst13|mux21_gate:max|lpm_mux:lpm_mux_component
 46. Parameter Settings for User Entity Instance: ALU:inst13|comp:inst3|lpm_compare:lpm_compare_component
 47. Parameter Settings for User Entity Instance: ALU:inst13|mux21_gate:min|lpm_mux:lpm_mux_component
 48. Parameter Settings for User Entity Instance: ALU:inst13|not_gate:inst4|lpm_inv:lpm_inv_component
 49. Parameter Settings for User Entity Instance: ALU:inst13|not_gate:inst7|lpm_inv:lpm_inv_component
 50. Parameter Settings for User Entity Instance: ALU:inst13|and_gate:inst5|lpm_and:lpm_and_component
 51. Parameter Settings for User Entity Instance: registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component
 52. Parameter Settings for User Entity Instance: registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component
 53. Parameter Settings for User Entity Instance: registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component
 54. Parameter Settings for User Entity Instance: registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component
 55. Parameter Settings for User Entity Instance: registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component
 56. Parameter Settings for User Entity Instance: mux21_gate:inst8|lpm_mux:lpm_mux_component
 57. Parameter Settings for User Entity Instance: main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: main_mem:inst2|mux21_8bit:inst12|lpm_mux:lpm_mux_component
 62. Parameter Settings for User Entity Instance: mux21_5bit:inst6|lpm_mux:lpm_mux_component
 63. altsyncram Parameter Settings by Entity Instance
 64. lpm_mult Parameter Settings by Entity Instance
 65. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Successful - Tue Jul 07 00:19:12 2020   ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                 ; CPU                                     ;
; Top-level Entity Name         ; CPU                                     ;
; Family                        ; Stratix II                              ;
; Logic utilization             ; N/A                                     ;
;     Combinational ALUTs       ; 1,916                                   ;
;     Dedicated logic registers ; 12                                      ;
; Total registers               ; 12                                      ;
; Total pins                    ; 157                                     ;
; Total virtual pins            ; 0                                       ;
; Total block memory bits       ; 4,416                                   ;
; DSP block 9-bit elements      ; 2                                       ;
; Total PLLs                    ; 0                                       ;
; Total DLLs                    ; 0                                       ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                          ; CPU                ; CPU                ;
; Family name                                                    ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
; CPU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; F:/dev/CR_CPU/CPU.bdf                                                ;
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; F:/dev/CR_CPU/ALU.bdf                                                ;
; pc.v                             ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/pc.v                                                   ;
; mux21_5bit.v                     ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/mux21_5bit.v                                           ;
; regs_8bit.v                      ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/regs_8bit.v                                            ;
; registers_mem.bdf                ; yes             ; User Block Diagram/Schematic File  ; F:/dev/CR_CPU/registers_mem.bdf                                      ;
; mux21_8bit.v                     ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/mux21_8bit.v                                           ;
; regs2_8bit.v                     ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/regs2_8bit.v                                           ;
; regs3_8bit.v                     ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/regs3_8bit.v                                           ;
; regs4_8bit.v                     ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/regs4_8bit.v                                           ;
; main_mem1_8bit.v                 ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/main_mem1_8bit.v                                       ;
; main_mem.bdf                     ; yes             ; User Block Diagram/Schematic File  ; F:/dev/CR_CPU/main_mem.bdf                                           ;
; main_mem2_8bit.v                 ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/main_mem2_8bit.v                                       ;
; main_mem3_8bit.v                 ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/main_mem3_8bit.v                                       ;
; main_mem4_8bit.v                 ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/main_mem4_8bit.v                                       ;
; CU_mp.bdf                        ; yes             ; User Block Diagram/Schematic File  ; F:/dev/CR_CPU/CU_mp.bdf                                              ;
; pc_micro.v                       ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/pc_micro.v                                             ;
; micro_mem.v                      ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/micro_mem.v                                            ;
; cu_buf.v                         ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/cu_buf.v                                               ;
; one_const.v                      ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/one_const.v                                            ;
; instructions_mem.v               ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/instructions_mem.v                                     ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_r991.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/altsyncram_r991.tdf                                 ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf          ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.tdf        ;
; db/altsyncram_0881.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/altsyncram_0881.tdf                                 ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; db/cntr_4oj.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/cntr_4oj.tdf                                        ;
; db/cntr_0oj.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/cntr_0oj.tdf                                        ;
; mux_gate.v                       ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/mux_gate.v                                             ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf             ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/muxlut.inc              ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc            ;
; db/mux_2rc.tdf                   ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/mux_2rc.tdf                                         ;
; not_gate.v                       ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/not_gate.v                                             ;
; lpm_inv.tdf                      ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_inv.tdf             ;
; xor_gate.v                       ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/xor_gate.v                                             ;
; lpm_xor.tdf                      ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_xor.tdf             ;
; shift_left.v                     ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/shift_left.v                                           ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf         ;
; db/lpm_clshift_nrd.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/lpm_clshift_nrd.tdf                                 ;
; shift_right.v                    ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/shift_right.v                                          ;
; db/lpm_clshift_oqe.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/lpm_clshift_oqe.tdf                                 ;
; rotate_left.v                    ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/rotate_left.v                                          ;
; db/lpm_clshift_iib.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/lpm_clshift_iib.tdf                                 ;
; rotate_right.v                   ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/rotate_right.v                                         ;
; db/lpm_clshift_jhc.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/lpm_clshift_jhc.tdf                                 ;
; adder.v                          ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/adder.v                                                ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; db/add_sub_7ri.tdf               ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/add_sub_7ri.tdf                                     ;
; subtractor.v                     ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/subtractor.v                                           ;
; db/add_sub_8si.tdf               ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/add_sub_8si.tdf                                     ;
; mult.v                           ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/mult.v                                                 ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/multcore.inc            ;
; db/mult_55n.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/mult_55n.tdf                                        ;
; div.v                            ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/div.v                                                  ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_divide.tdf          ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/abs_divider.inc         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/sign_div_unsign.inc     ;
; db/lpm_divide_67s.tdf            ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/lpm_divide_67s.tdf                                  ;
; db/sign_div_unsign_39h.tdf       ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/sign_div_unsign_39h.tdf                             ;
; db/alt_u_div_m6f.tdf             ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/alt_u_div_m6f.tdf                                   ;
; mux21_gate.v                     ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/mux21_gate.v                                           ;
; db/mux_bpc.tdf                   ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/mux_bpc.tdf                                         ;
; comp.v                           ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/comp.v                                                 ;
; lpm_compare.tdf                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.tdf         ;
; comptree.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/comptree.inc            ;
; db/cmpr_0gg.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/cmpr_0gg.tdf                                        ;
; and_gate.v                       ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/and_gate.v                                             ;
; lpm_and.tdf                      ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_and.tdf             ;
; alt3pram.tdf                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt3pram.tdf            ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altdpram.tdf            ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/others/maxplus2/memmodes.inc          ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/a_hdffe.inc             ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_le_rden_reg.inc     ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.inc          ;
; db/altsyncram_38u1.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/altsyncram_38u1.tdf                                 ;
; db/mux_unc.tdf                   ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/mux_unc.tdf                                         ;
; db/altsyncram_4up1.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/altsyncram_4up1.tdf                                 ;
; db/altsyncram_k7o1.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/altsyncram_k7o1.tdf                                 ;
; db/mux_rnc.tdf                   ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/mux_rnc.tdf                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                               ;
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                      ; Usage                                                                                                                                                     ;
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated ALUTs Used                          ; 1916                                                                                                                                                      ;
; Dedicated logic registers                     ; 12                                                                                                                                                        ;
;                                               ;                                                                                                                                                           ;
; Estimated ALUTs Unavailable                   ; 114                                                                                                                                                       ;
;                                               ;                                                                                                                                                           ;
; Total combinational functions                 ; 1916                                                                                                                                                      ;
; Combinational ALUT usage by number of inputs  ;                                                                                                                                                           ;
;     -- 7 input functions                      ; 5                                                                                                                                                         ;
;     -- 6 input functions                      ; 169                                                                                                                                                       ;
;     -- 5 input functions                      ; 396                                                                                                                                                       ;
;     -- 4 input functions                      ; 687                                                                                                                                                       ;
;     -- <=3 input functions                    ; 659                                                                                                                                                       ;
;                                               ;                                                                                                                                                           ;
; Combinational ALUTs by mode                   ;                                                                                                                                                           ;
;     -- normal mode                            ; 1156                                                                                                                                                      ;
;     -- extended LUT mode                      ; 5                                                                                                                                                         ;
;     -- arithmetic mode                        ; 723                                                                                                                                                       ;
;     -- shared arithmetic mode                 ; 32                                                                                                                                                        ;
;                                               ;                                                                                                                                                           ;
; Estimated ALUT/register pairs used            ; 1916                                                                                                                                                      ;
;                                               ;                                                                                                                                                           ;
; Total registers                               ; 12                                                                                                                                                        ;
;     -- Dedicated logic registers              ; 12                                                                                                                                                        ;
;     -- I/O registers                          ; 0                                                                                                                                                         ;
;                                               ;                                                                                                                                                           ;
; Estimated ALMs:  partially or completely used ; 959                                                                                                                                                       ;
;                                               ;                                                                                                                                                           ;
; I/O pins                                      ; 157                                                                                                                                                       ;
; Total block memory bits                       ; 4416                                                                                                                                                      ;
; DSP block 9-bit elements                      ; 2                                                                                                                                                         ;
; Maximum fan-out node                          ; registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated|q_b[7] ;
; Maximum fan-out                               ; 449                                                                                                                                                       ;
; Total fan-out                                 ; 9370                                                                                                                                                      ;
; Average fan-out                               ; 4.22                                                                                                                                                      ;
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU                                               ; 1916 (1)          ; 12 (0)       ; 4416              ; 2            ; 0       ; 1         ; 0         ; 157  ; 0            ; |CPU                                                                                                                                                    ; work         ;
;    |ALU:inst13|                                    ; 1863 (0)          ; 0 (0)        ; 0                 ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13                                                                                                                                         ; work         ;
;       |adder:inst19|                               ; 32 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|adder:inst19                                                                                                                            ; work         ;
;          |lpm_add_sub:lpm_add_sub_component|       ; 32 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|adder:inst19|lpm_add_sub:lpm_add_sub_component                                                                                          ; work         ;
;             |add_sub_7ri:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|adder:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7ri:auto_generated                                                               ; work         ;
;       |comp:inst3|                                 ; 31 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|comp:inst3                                                                                                                              ; work         ;
;          |lpm_compare:lpm_compare_component|       ; 31 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|comp:inst3|lpm_compare:lpm_compare_component                                                                                            ; work         ;
;             |cmpr_0gg:auto_generated|              ; 31 (31)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|comp:inst3|lpm_compare:lpm_compare_component|cmpr_0gg:auto_generated                                                                    ; work         ;
;       |div:inst2|                                  ; 1269 (0)          ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|div:inst2                                                                                                                               ; work         ;
;          |lpm_divide:lpm_divide_component|         ; 1269 (0)          ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|div:inst2|lpm_divide:lpm_divide_component                                                                                               ; work         ;
;             |lpm_divide_67s:auto_generated|        ; 1269 (0)          ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|div:inst2|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated                                                                 ; work         ;
;                |sign_div_unsign_39h:divider|       ; 1269 (156)        ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|div:inst2|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider                                     ; work         ;
;                   |alt_u_div_m6f:divider|          ; 1113 (1113)       ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|div:inst2|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider               ; work         ;
;       |mult:inst1|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|mult:inst1                                                                                                                              ; work         ;
;          |lpm_mult:lpm_mult_component|             ; 0 (0)             ; 0 (0)        ; 0                 ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component                                                                                                  ; work         ;
;             |mult_55n:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0                 ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component|mult_55n:auto_generated                                                                          ; work         ;
;       |mux_gate:inst|                              ; 262 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|mux_gate:inst                                                                                                                           ; work         ;
;          |lpm_mux:lpm_mux_component|               ; 262 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component                                                                                                 ; work         ;
;             |mux_2rc:auto_generated|               ; 262 (262)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component|mux_2rc:auto_generated                                                                          ; work         ;
;       |rotate_left:inst25|                         ; 29 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|rotate_left:inst25                                                                                                                      ; work         ;
;          |lpm_clshift:lpm_clshift_component|       ; 29 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|rotate_left:inst25|lpm_clshift:lpm_clshift_component                                                                                    ; work         ;
;             |lpm_clshift_iib:auto_generated|       ; 29 (29)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|rotate_left:inst25|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated                                                     ; work         ;
;       |rotate_right:inst26|                        ; 92 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|rotate_right:inst26                                                                                                                     ; work         ;
;          |lpm_clshift:lpm_clshift_component|       ; 92 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|rotate_right:inst26|lpm_clshift:lpm_clshift_component                                                                                   ; work         ;
;             |lpm_clshift_jhc:auto_generated|       ; 92 (92)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|rotate_right:inst26|lpm_clshift:lpm_clshift_component|lpm_clshift_jhc:auto_generated                                                    ; work         ;
;       |shift_left:inst22|                          ; 92 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|shift_left:inst22                                                                                                                       ; work         ;
;          |lpm_clshift:lpm_clshift_component|       ; 92 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|shift_left:inst22|lpm_clshift:lpm_clshift_component                                                                                     ; work         ;
;             |lpm_clshift_nrd:auto_generated|       ; 92 (92)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|shift_left:inst22|lpm_clshift:lpm_clshift_component|lpm_clshift_nrd:auto_generated                                                      ; work         ;
;       |shift_right:inst23|                         ; 24 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|shift_right:inst23                                                                                                                      ; work         ;
;          |lpm_clshift:lpm_clshift_component|       ; 24 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|shift_right:inst23|lpm_clshift:lpm_clshift_component                                                                                    ; work         ;
;             |lpm_clshift_oqe:auto_generated|       ; 24 (24)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|shift_right:inst23|lpm_clshift:lpm_clshift_component|lpm_clshift_oqe:auto_generated                                                     ; work         ;
;       |subtractor:inst20|                          ; 32 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|subtractor:inst20                                                                                                                       ; work         ;
;          |lpm_add_sub:lpm_add_sub_component|       ; 32 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|subtractor:inst20|lpm_add_sub:lpm_add_sub_component                                                                                     ; work         ;
;             |add_sub_8si:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst13|subtractor:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_8si:auto_generated                                                          ; work         ;
;    |CU_mp:inst3|                                   ; 8 (0)             ; 8 (0)        ; 1792              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|CU_mp:inst3                                                                                                                                        ; work         ;
;       |micro_mem:inst1|                            ; 0 (0)             ; 0 (0)        ; 1792              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|CU_mp:inst3|micro_mem:inst1                                                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 1792              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component                                                                                        ; work         ;
;             |altsyncram_0881:auto_generated|       ; 0 (0)             ; 0 (0)        ; 1792              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_0881:auto_generated                                                         ; work         ;
;       |pc_micro:inst|                              ; 8 (0)             ; 8 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|CU_mp:inst3|pc_micro:inst                                                                                                                          ; work         ;
;          |lpm_counter:lpm_counter_component|       ; 8 (0)             ; 8 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|CU_mp:inst3|pc_micro:inst|lpm_counter:lpm_counter_component                                                                                        ; work         ;
;             |cntr_4oj:auto_generated|              ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|CU_mp:inst3|pc_micro:inst|lpm_counter:lpm_counter_component|cntr_4oj:auto_generated                                                                ; work         ;
;    |instructions_mem:inst|                         ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|instructions_mem:inst                                                                                                                              ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|instructions_mem:inst|altsyncram:altsyncram_component                                                                                              ; work         ;
;          |altsyncram_r991:auto_generated|          ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|instructions_mem:inst|altsyncram:altsyncram_component|altsyncram_r991:auto_generated                                                               ; work         ;
;    |main_mem:inst2|                                ; 0 (0)             ; 0 (0)        ; 64                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2                                                                                                                                     ; work         ;
;       |main_mem1_8bit:inst|                        ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem1_8bit:inst                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component                                                                                 ; work         ;
;             |altsyncram_k7o1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated                                                  ; work         ;
;       |main_mem2_8bit:inst1|                       ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem2_8bit:inst1                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component                                                                                ; work         ;
;             |altsyncram_k7o1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated                                                 ; work         ;
;       |main_mem3_8bit:inst2|                       ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem3_8bit:inst2                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component                                                                                ; work         ;
;             |altsyncram_k7o1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated                                                 ; work         ;
;       |main_mem4_8bit:inst3|                       ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem4_8bit:inst3                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component                                                                                ; work         ;
;             |altsyncram_k7o1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 16                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated                                                 ; work         ;
;    |mux21_5bit:inst6|                              ; 5 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|mux21_5bit:inst6                                                                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|                  ; 5 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|mux21_5bit:inst6|lpm_mux:lpm_mux_component                                                                                                         ; work         ;
;          |mux_rnc:auto_generated|                  ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|mux21_5bit:inst6|lpm_mux:lpm_mux_component|mux_rnc:auto_generated                                                                                  ; work         ;
;    |mux21_gate:inst8|                              ; 24 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|mux21_gate:inst8                                                                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|                  ; 24 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|mux21_gate:inst8|lpm_mux:lpm_mux_component                                                                                                         ; work         ;
;          |mux_bpc:auto_generated|                  ; 24 (24)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|mux21_gate:inst8|lpm_mux:lpm_mux_component|mux_bpc:auto_generated                                                                                  ; work         ;
;    |pc:inst1|                                      ; 4 (0)             ; 4 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|pc:inst1                                                                                                                                           ; work         ;
;       |lpm_counter:lpm_counter_component|          ; 4 (0)             ; 4 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|pc:inst1|lpm_counter:lpm_counter_component                                                                                                         ; work         ;
;          |cntr_0oj:auto_generated|                 ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|pc:inst1|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated                                                                                 ; work         ;
;    |registers_mem:inst9|                           ; 11 (3)            ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9                                                                                                                                ; work         ;
;       |mux21_8bit:inst12|                          ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|mux21_8bit:inst12                                                                                                              ; work         ;
;          |lpm_mux:lpm_mux_component|               ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component                                                                                    ; work         ;
;             |mux_unc:auto_generated|               ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated                                                             ; work         ;
;       |regs2_8bit:inst17|                          ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs2_8bit:inst17                                                                                                              ; work         ;
;          |alt3pram:alt3pram_component|             ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component                                                                                  ; work         ;
;             |altdpram:altdpram_component1|         ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                     ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                ; work         ;
;                   |altsyncram_4up1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated ; work         ;
;             |altdpram:altdpram_component2|         ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                     ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                ; work         ;
;                   |altsyncram_4up1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated ; work         ;
;       |regs3_8bit:inst18|                          ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs3_8bit:inst18                                                                                                              ; work         ;
;          |alt3pram:alt3pram_component|             ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component                                                                                  ; work         ;
;             |altdpram:altdpram_component1|         ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                     ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                ; work         ;
;                   |altsyncram_4up1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated ; work         ;
;             |altdpram:altdpram_component2|         ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                     ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                ; work         ;
;                   |altsyncram_4up1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated ; work         ;
;       |regs4_8bit:inst19|                          ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs4_8bit:inst19                                                                                                              ; work         ;
;          |alt3pram:alt3pram_component|             ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component                                                                                  ; work         ;
;             |altdpram:altdpram_component1|         ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                     ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                ; work         ;
;                   |altsyncram_4up1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated ; work         ;
;             |altdpram:altdpram_component2|         ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                     ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                ; work         ;
;                   |altsyncram_4up1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated ; work         ;
;       |regs_8bit:inst4|                            ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs_8bit:inst4                                                                                                                ; work         ;
;          |alt3pram:alt3pram_component|             ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component                                                                                    ; work         ;
;             |altdpram:altdpram_component1|         ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                       ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                  ; work         ;
;                   |altsyncram_38u1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_38u1:auto_generated   ; work         ;
;             |altdpram:altdpram_component2|         ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                       ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                  ; work         ;
;                   |altsyncram_38u1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_38u1:auto_generated   ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------+
; CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_0881:auto_generated|ALTSYNCRAM                                                         ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560 ; micro_mem2.mif   ;
; instructions_mem:inst|altsyncram:altsyncram_component|altsyncram_r991:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; 16           ; 32           ; --           ; --           ; 512  ; instructions.mif ;
; main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None             ;
; main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None             ;
; main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None             ;
; main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None             ;
; registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None             ;
; registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None             ;
; registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None             ;
; registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None             ;
; registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None             ;
; registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None             ;
; registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_38u1:auto_generated|ALTSYNCRAM   ; M4K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; registers1.mif   ;
; registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_38u1:auto_generated|ALTSYNCRAM   ; M4K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; registers1.mif   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------+


+------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary   ;
+----------------------------------+-------------+
; Statistic                        ; Number Used ;
+----------------------------------+-------------+
; Simple Multipliers (9-bit)       ; 0           ;
; Simple Multipliers (18-bit)      ; 1           ;
; Simple Multipliers (36-bit)      ; 0           ;
; Multiply Accumulators (18-bit)   ; 0           ;
; Two-Multipliers Adders (9-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)  ; 0           ;
; Four-Multipliers Adders (9-bit)  ; 0           ;
; Four-Multipliers Adders (18-bit) ; 0           ;
; Dynamic DSP Blocks               ; 0           ;
; DSP Blocks                       ; --          ;
; DSP Block 9-bit Elements         ; 2           ;
; Signed Multipliers               ; 1           ;
; Unsigned Multipliers             ; 0           ;
; Mixed Sign Multipliers           ; 0           ;
; Variable Sign Multipliers        ; 0           ;
; Dedicated Shift Register Chains  ; 0           ;
+----------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; No         ; |CPU|registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout ;
; 20:1               ; 15 bits   ; 195 ALUTs     ; 180 ALUTs            ; 15 ALUTs               ; No         ; |CPU|ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l4_w6_n0_mux_dataout              ;
; 21:1               ; 15 bits   ; 210 ALUTs     ; 180 ALUTs            ; 30 ALUTs               ; No         ; |CPU|ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l4_w17_n0_mux_dataout             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for instructions_mem:inst|altsyncram:altsyncram_component|altsyncram_r991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_0881:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for CU_mp:inst3|pc_micro:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-----------------------------------------+
; Assignment                ; Value ; From ; To                                      ;
+---------------------------+-------+------+-----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                       ;
+---------------------------+-------+------+-----------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for pc:inst1|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+------------------------+
; Assignment                ; Value ; From ; To                     ;
+---------------------------+-------+------+------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                      ;
+---------------------------+-------+------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_38u1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_38u1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_4up1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructions_mem:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; instructions.mif     ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_r991      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; LPM_WIDTH      ; 10    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CU_mp:inst3|one_const:inst4|lpm_constant:lpm_constant_component ;
+--------------------+------------------+----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                 ;
+--------------------+------------------+----------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                       ;
; LPM_CVALUE         ; 1                ; Signed Integer                                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                              ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                              ;
+--------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 10                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; micro_mem2.mif       ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_0881      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CU_mp:inst3|pc_micro:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                    ;
; LPM_DIRECTION          ; UP          ; Untyped                                                           ;
; LPM_MODULUS            ; 0           ; Untyped                                                           ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                           ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                           ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                           ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                           ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                           ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                           ;
; CBXI_PARAMETER         ; cntr_4oj    ; Untyped                                                           ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CU_mp:inst3|one_const:inst3|lpm_constant:lpm_constant_component ;
+--------------------+------------------+----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                 ;
+--------------------+------------------+----------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                       ;
; LPM_CVALUE         ; 1                ; Signed Integer                                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                              ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                              ;
+--------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc:inst1|lpm_counter:lpm_counter_component ;
+------------------------+-------------+--------------------------------------------------+
; Parameter Name         ; Value       ; Type                                             ;
+------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 4           ; Signed Integer                                   ;
; LPM_DIRECTION          ; UP          ; Untyped                                          ;
; LPM_MODULUS            ; 0           ; Untyped                                          ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                          ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                          ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                               ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                               ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                          ;
; LABWIDE_SCLR           ; ON          ; Untyped                                          ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                          ;
; CBXI_PARAMETER         ; cntr_0oj    ; Untyped                                          ;
+------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component ;
+------------------------+------------+-----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                      ;
+------------------------+------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                            ;
; LPM_WIDTH              ; 32         ; Signed Integer                                            ;
; LPM_SIZE               ; 15         ; Signed Integer                                            ;
; LPM_WIDTHS             ; 4          ; Signed Integer                                            ;
; LPM_PIPELINE           ; 0          ; Untyped                                                   ;
; CBXI_PARAMETER         ; mux_2rc    ; Untyped                                                   ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                   ;
+------------------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|not_gate:inst8|lpm_inv:lpm_inv_component ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|xor_gate:inst6|lpm_xor:lpm_xor_component ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                          ;
; LPM_SIZE       ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|shift_left:inst22|lpm_clshift:lpm_clshift_component ;
+----------------+-----------------+--------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                     ;
+----------------+-----------------+--------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                  ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                                  ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                           ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                           ;
; CBXI_PARAMETER ; lpm_clshift_nrd ; Untyped                                                                  ;
+----------------+-----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|shift_right:inst23|lpm_clshift:lpm_clshift_component ;
+----------------+-----------------+---------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                      ;
+----------------+-----------------+---------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                   ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                                   ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                            ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                            ;
; CBXI_PARAMETER ; lpm_clshift_oqe ; Untyped                                                                   ;
+----------------+-----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|rotate_left:inst25|lpm_clshift:lpm_clshift_component ;
+----------------+-----------------+---------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                      ;
+----------------+-----------------+---------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                   ;
; LPM_SHIFTTYPE  ; ROTATE          ; Untyped                                                                   ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                            ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                            ;
; CBXI_PARAMETER ; lpm_clshift_iib ; Untyped                                                                   ;
+----------------+-----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|rotate_right:inst26|lpm_clshift:lpm_clshift_component ;
+----------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                       ;
+----------------+-----------------+----------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                    ;
; LPM_SHIFTTYPE  ; ROTATE          ; Untyped                                                                    ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                             ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                             ;
; CBXI_PARAMETER ; lpm_clshift_jhc ; Untyped                                                                    ;
+----------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|adder:inst19|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_7ri ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|subtractor:inst20|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                              ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                              ;
; STYLE                  ; FAST        ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_8si ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                       ;
+------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+----------------------------------+
; Parameter Name                                 ; Value      ; Type                             ;
+------------------------------------------------+------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16         ; Signed Integer                   ;
; LPM_WIDTHB                                     ; 16         ; Signed Integer                   ;
; LPM_WIDTHP                                     ; 32         ; Signed Integer                   ;
; LPM_WIDTHR                                     ; 0          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                          ;
; LATENCY                                        ; 0          ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                          ;
; USE_EAB                                        ; OFF        ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                          ;
; DEVICE_FAMILY                                  ; Stratix II ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_55n   ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                          ;
+------------------------------------------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|div:inst2|lpm_divide:lpm_divide_component ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                          ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_67s ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|mux21_gate:max|lpm_mux:lpm_mux_component ;
+------------------------+------------+------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                       ;
+------------------------+------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 32         ; Signed Integer                                             ;
; LPM_SIZE               ; 2          ; Signed Integer                                             ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                             ;
; LPM_PIPELINE           ; 0          ; Untyped                                                    ;
; CBXI_PARAMETER         ; mux_bpc    ; Untyped                                                    ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                    ;
+------------------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|comp:inst3|lpm_compare:lpm_compare_component ;
+------------------------+------------+----------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                           ;
+------------------------+------------+----------------------------------------------------------------+
; lpm_width              ; 32         ; Signed Integer                                                 ;
; LPM_REPRESENTATION     ; SIGNED     ; Untyped                                                        ;
; LPM_PIPELINE           ; 0          ; Untyped                                                        ;
; CHAIN_SIZE             ; 8          ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                        ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                             ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                           ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                        ;
; CBXI_PARAMETER         ; cmpr_0gg   ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                 ;
+------------------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|mux21_gate:min|lpm_mux:lpm_mux_component ;
+------------------------+------------+------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                       ;
+------------------------+------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 32         ; Signed Integer                                             ;
; LPM_SIZE               ; 2          ; Signed Integer                                             ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                             ;
; LPM_PIPELINE           ; 0          ; Untyped                                                    ;
; CBXI_PARAMETER         ; mux_bpc    ; Untyped                                                    ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                    ;
+------------------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|not_gate:inst4|lpm_inv:lpm_inv_component ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|not_gate:inst7|lpm_inv:lpm_inv_component ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst13|and_gate:inst5|lpm_and:lpm_and_component ;
+------------------------+------------+------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                       ;
+------------------------+------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 32         ; Signed Integer                                             ;
; LPM_SIZE               ; 2          ; Signed Integer                                             ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                         ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                    ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                    ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                    ;
+------------------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component ;
+------------------------+----------------+--------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                               ;
+------------------------+----------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1              ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                     ;
; WIDTH                  ; 8              ; Signed Integer                                                     ;
; WIDTHAD                ; 5              ; Signed Integer                                                     ;
; NUMWORDS               ; 32             ; Untyped                                                            ;
; LPM_FILE               ; registers1.mif ; Untyped                                                            ;
; INDATA_REG             ; INCLOCK        ; Untyped                                                            ;
; INDATA_ACLR            ; OFF            ; Untyped                                                            ;
; WRITE_REG              ; INCLOCK        ; Untyped                                                            ;
; WRITE_ACLR             ; OFF            ; Untyped                                                            ;
; RDADDRESS_REG_A        ; INCLOCK        ; Untyped                                                            ;
; RDADDRESS_ACLR_A       ; OFF            ; Untyped                                                            ;
; RDCONTROL_REG_A        ; INCLOCK        ; Untyped                                                            ;
; RDCONTROL_ACLR_A       ; OFF            ; Untyped                                                            ;
; OUTDATA_REG_A          ; OUTCLOCK       ; Untyped                                                            ;
; OUTDATA_ACLR_A         ; ON             ; Untyped                                                            ;
; RDADDRESS_REG_B        ; INCLOCK        ; Untyped                                                            ;
; RDADDRESS_ACLR_B       ; OFF            ; Untyped                                                            ;
; RDCONTROL_REG_B        ; INCLOCK        ; Untyped                                                            ;
; RDCONTROL_ACLR_B       ; OFF            ; Untyped                                                            ;
; OUTDATA_REG_B          ; OUTCLOCK       ; Untyped                                                            ;
; OUTDATA_ACLR_B         ; ON             ; Untyped                                                            ;
; USE_EAB                ; ON             ; Untyped                                                            ;
; RAM_BLOCK_TYPE         ; M4K            ; Untyped                                                            ;
; MAXIMUM_DEPTH          ; 0              ; Untyped                                                            ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                                            ;
+------------------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component ;
+------------------------+------------+------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                   ;
+------------------------+------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH              ; 8          ; Signed Integer                                                         ;
; LPM_SIZE               ; 2          ; Signed Integer                                                         ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                         ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                ;
; CBXI_PARAMETER         ; mux_unc    ; Untyped                                                                ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                ;
+------------------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component ;
+------------------------+------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                     ;
+------------------------+------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                           ;
; WIDTH                  ; 8          ; Signed Integer                                                           ;
; WIDTHAD                ; 5          ; Signed Integer                                                           ;
; NUMWORDS               ; 32         ; Untyped                                                                  ;
; LPM_FILE               ; UNUSED     ; Untyped                                                                  ;
; INDATA_REG             ; INCLOCK    ; Untyped                                                                  ;
; INDATA_ACLR            ; OFF        ; Untyped                                                                  ;
; WRITE_REG              ; INCLOCK    ; Untyped                                                                  ;
; WRITE_ACLR             ; OFF        ; Untyped                                                                  ;
; RDADDRESS_REG_A        ; INCLOCK    ; Untyped                                                                  ;
; RDADDRESS_ACLR_A       ; OFF        ; Untyped                                                                  ;
; RDCONTROL_REG_A        ; INCLOCK    ; Untyped                                                                  ;
; RDCONTROL_ACLR_A       ; OFF        ; Untyped                                                                  ;
; OUTDATA_REG_A          ; OUTCLOCK   ; Untyped                                                                  ;
; OUTDATA_ACLR_A         ; ON         ; Untyped                                                                  ;
; RDADDRESS_REG_B        ; INCLOCK    ; Untyped                                                                  ;
; RDADDRESS_ACLR_B       ; OFF        ; Untyped                                                                  ;
; RDCONTROL_REG_B        ; INCLOCK    ; Untyped                                                                  ;
; RDCONTROL_ACLR_B       ; OFF        ; Untyped                                                                  ;
; OUTDATA_REG_B          ; OUTCLOCK   ; Untyped                                                                  ;
; OUTDATA_ACLR_B         ; ON         ; Untyped                                                                  ;
; USE_EAB                ; ON         ; Untyped                                                                  ;
; RAM_BLOCK_TYPE         ; AUTO       ; Untyped                                                                  ;
; MAXIMUM_DEPTH          ; 0          ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                  ;
+------------------------+------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component ;
+------------------------+------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                     ;
+------------------------+------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                           ;
; WIDTH                  ; 8          ; Signed Integer                                                           ;
; WIDTHAD                ; 5          ; Signed Integer                                                           ;
; NUMWORDS               ; 32         ; Untyped                                                                  ;
; LPM_FILE               ; UNUSED     ; Untyped                                                                  ;
; INDATA_REG             ; INCLOCK    ; Untyped                                                                  ;
; INDATA_ACLR            ; OFF        ; Untyped                                                                  ;
; WRITE_REG              ; INCLOCK    ; Untyped                                                                  ;
; WRITE_ACLR             ; OFF        ; Untyped                                                                  ;
; RDADDRESS_REG_A        ; INCLOCK    ; Untyped                                                                  ;
; RDADDRESS_ACLR_A       ; OFF        ; Untyped                                                                  ;
; RDCONTROL_REG_A        ; INCLOCK    ; Untyped                                                                  ;
; RDCONTROL_ACLR_A       ; OFF        ; Untyped                                                                  ;
; OUTDATA_REG_A          ; OUTCLOCK   ; Untyped                                                                  ;
; OUTDATA_ACLR_A         ; ON         ; Untyped                                                                  ;
; RDADDRESS_REG_B        ; INCLOCK    ; Untyped                                                                  ;
; RDADDRESS_ACLR_B       ; OFF        ; Untyped                                                                  ;
; RDCONTROL_REG_B        ; INCLOCK    ; Untyped                                                                  ;
; RDCONTROL_ACLR_B       ; OFF        ; Untyped                                                                  ;
; OUTDATA_REG_B          ; OUTCLOCK   ; Untyped                                                                  ;
; OUTDATA_ACLR_B         ; ON         ; Untyped                                                                  ;
; USE_EAB                ; ON         ; Untyped                                                                  ;
; RAM_BLOCK_TYPE         ; AUTO       ; Untyped                                                                  ;
; MAXIMUM_DEPTH          ; 0          ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                  ;
+------------------------+------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component ;
+------------------------+------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                     ;
+------------------------+------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                           ;
; WIDTH                  ; 8          ; Signed Integer                                                           ;
; WIDTHAD                ; 5          ; Signed Integer                                                           ;
; NUMWORDS               ; 32         ; Untyped                                                                  ;
; LPM_FILE               ; UNUSED     ; Untyped                                                                  ;
; INDATA_REG             ; INCLOCK    ; Untyped                                                                  ;
; INDATA_ACLR            ; OFF        ; Untyped                                                                  ;
; WRITE_REG              ; INCLOCK    ; Untyped                                                                  ;
; WRITE_ACLR             ; OFF        ; Untyped                                                                  ;
; RDADDRESS_REG_A        ; INCLOCK    ; Untyped                                                                  ;
; RDADDRESS_ACLR_A       ; OFF        ; Untyped                                                                  ;
; RDCONTROL_REG_A        ; INCLOCK    ; Untyped                                                                  ;
; RDCONTROL_ACLR_A       ; OFF        ; Untyped                                                                  ;
; OUTDATA_REG_A          ; OUTCLOCK   ; Untyped                                                                  ;
; OUTDATA_ACLR_A         ; ON         ; Untyped                                                                  ;
; RDADDRESS_REG_B        ; INCLOCK    ; Untyped                                                                  ;
; RDADDRESS_ACLR_B       ; OFF        ; Untyped                                                                  ;
; RDCONTROL_REG_B        ; INCLOCK    ; Untyped                                                                  ;
; RDCONTROL_ACLR_B       ; OFF        ; Untyped                                                                  ;
; OUTDATA_REG_B          ; OUTCLOCK   ; Untyped                                                                  ;
; OUTDATA_ACLR_B         ; ON         ; Untyped                                                                  ;
; USE_EAB                ; ON         ; Untyped                                                                  ;
; RAM_BLOCK_TYPE         ; AUTO       ; Untyped                                                                  ;
; MAXIMUM_DEPTH          ; 0          ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                  ;
+------------------------+------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux21_gate:inst8|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------+
; Parameter Name         ; Value      ; Type                                              ;
+------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTH              ; 32         ; Signed Integer                                    ;
; LPM_SIZE               ; 2          ; Signed Integer                                    ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                    ;
; LPM_PIPELINE           ; 0          ; Untyped                                           ;
; CBXI_PARAMETER         ; mux_bpc    ; Untyped                                           ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                           ;
+------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_k7o1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_k7o1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_k7o1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_k7o1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_mem:inst2|mux21_8bit:inst12|lpm_mux:lpm_mux_component ;
+------------------------+------------+-------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                              ;
+------------------------+------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 8          ; Signed Integer                                                    ;
; LPM_SIZE               ; 2          ; Signed Integer                                                    ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                    ;
; LPM_PIPELINE           ; 0          ; Untyped                                                           ;
; CBXI_PARAMETER         ; mux_unc    ; Untyped                                                           ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                           ;
+------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux21_5bit:inst6|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------+
; Parameter Name         ; Value      ; Type                                              ;
+------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTH              ; 5          ; Signed Integer                                    ;
; LPM_SIZE               ; 2          ; Signed Integer                                    ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                    ;
; LPM_PIPELINE           ; 0          ; Untyped                                           ;
; CBXI_PARAMETER         ; mux_rnc    ; Untyped                                           ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                           ;
+------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                   ;
; Entity Instance                           ; instructions_mem:inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                            ;
+---------------------------------------+---------------------------------------------------+
; Name                                  ; Value                                             ;
+---------------------------------------+---------------------------------------------------+
; Number of entity instances            ; 1                                                 ;
; Entity Instance                       ; ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 16                                                ;
;     -- LPM_WIDTHP                     ; 32                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
+---------------------------------------+---------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Jul 07 00:18:56 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Found 1 design units, including 1 entities, in source file CPU.bdf
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file ALU.bdf
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file pc.v
    Info: Found entity 1: pc
Info: Found 1 design units, including 1 entities, in source file counter.v
    Info: Found entity 1: counter
Info: Found 1 design units, including 1 entities, in source file dec24.v
    Info: Found entity 1: dec24
Info: Found 1 design units, including 1 entities, in source file CU.bdf
    Info: Found entity 1: CU
Info: Found 1 design units, including 1 entities, in source file sequencer4.bdf
    Info: Found entity 1: sequencer4
Info: Found 1 design units, including 1 entities, in source file sign_extend_16to32.bdf
    Info: Found entity 1: sign_extend_16to32
Info: Found 1 design units, including 1 entities, in source file mux21.v
    Info: Found entity 1: mux21
Info: Found 1 design units, including 1 entities, in source file zero_const.v
    Info: Found entity 1: zero_const
Info: Found 1 design units, including 1 entities, in source file all_one_const.v
    Info: Found entity 1: all_one_const
Info: Found 1 design units, including 1 entities, in source file mux21_5bit.v
    Info: Found entity 1: mux21_5bit
Info: Found 1 design units, including 1 entities, in source file regs_8bit.v
    Info: Found entity 1: regs_8bit
Info: Found 1 design units, including 1 entities, in source file registers_mem.bdf
    Info: Found entity 1: registers_mem
Info: Found 1 design units, including 1 entities, in source file mux21_8bit.v
    Info: Found entity 1: mux21_8bit
Info: Found 1 design units, including 1 entities, in source file mux21_1bit.v
    Info: Found entity 1: mux21_1bit
Info: Found 1 design units, including 1 entities, in source file regs2_8bit.v
    Info: Found entity 1: regs2_8bit
Info: Found 1 design units, including 1 entities, in source file regs3_8bit.v
    Info: Found entity 1: regs3_8bit
Info: Found 1 design units, including 1 entities, in source file regs4_8bit.v
    Info: Found entity 1: regs4_8bit
Info: Found 1 design units, including 1 entities, in source file test_reg_mem.bdf
    Info: Found entity 1: test_reg_mem
Info: Found 1 design units, including 1 entities, in source file main_mem1_8bit.v
    Info: Found entity 1: main_mem1_8bit
Info: Found 1 design units, including 1 entities, in source file main_mem.bdf
    Info: Found entity 1: main_mem
Info: Found 1 design units, including 1 entities, in source file main_mem2_8bit.v
    Info: Found entity 1: main_mem2_8bit
Info: Found 1 design units, including 1 entities, in source file main_mem3_8bit.v
    Info: Found entity 1: main_mem3_8bit
Info: Found 1 design units, including 1 entities, in source file main_mem4_8bit.v
    Info: Found entity 1: main_mem4_8bit
Info: Found 1 design units, including 1 entities, in source file dec32.v
    Info: Found entity 1: dec32
Info: Found 1 design units, including 1 entities, in source file CU_mp.bdf
    Info: Found entity 1: CU_mp
Info: Found 1 design units, including 1 entities, in source file pc_micro.v
    Info: Found entity 1: pc_micro
Info: Found 1 design units, including 1 entities, in source file micro_mem.v
    Info: Found entity 1: micro_mem
Info: Found 1 design units, including 1 entities, in source file cu_buf.v
    Info: Found entity 1: cu_buf
Info: Found 1 design units, including 1 entities, in source file one_const.v
    Info: Found entity 1: one_const
Info: Elaborating entity "CPU" for the top level hierarchy
Warning: Pin "pc_count" is missing source
Warning: Pin "ins_mem_en" is missing source
Warning: Pin "sel_mem_data" is missing source
Warning: Pin "word" is missing source
Warning: Pin "reg_rd_en_a" is missing source
Warning: Pin "reg_rd_en_b" is missing source
Warning: Pin "reg_wr_en" is missing source
Warning: Using design file instructions_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: instructions_mem
Info: Elaborating entity "instructions_mem" for hierarchy "instructions_mem:inst"
Info: Elaborating entity "altsyncram" for hierarchy "instructions_mem:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "instructions_mem:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "instructions_mem:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "instructions.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "4"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r991.tdf
    Info: Found entity 1: altsyncram_r991
Info: Elaborating entity "altsyncram_r991" for hierarchy "instructions_mem:inst|altsyncram:altsyncram_component|altsyncram_r991:auto_generated"
Info: Elaborating entity "CU_mp" for hierarchy "CU_mp:inst3"
Info: Elaborating entity "cu_buf" for hierarchy "CU_mp:inst3|cu_buf:inst2"
Info: Elaborating entity "lpm_bustri" for hierarchy "CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component"
Info: Elaborated megafunction instantiation "CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component"
Info: Instantiated megafunction "CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_BUSTRI"
    Info: Parameter "lpm_width" = "10"
Info: Elaborating entity "one_const" for hierarchy "CU_mp:inst3|one_const:inst4"
Info: Elaborating entity "lpm_constant" for hierarchy "CU_mp:inst3|one_const:inst4|lpm_constant:lpm_constant_component"
Info: Elaborated megafunction instantiation "CU_mp:inst3|one_const:inst4|lpm_constant:lpm_constant_component"
Info: Instantiated megafunction "CU_mp:inst3|one_const:inst4|lpm_constant:lpm_constant_component" with the following parameter:
    Info: Parameter "lpm_cvalue" = "1"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "LPM_CONSTANT"
    Info: Parameter "lpm_width" = "1"
Info: Elaborating entity "micro_mem" for hierarchy "CU_mp:inst3|micro_mem:inst1"
Info: Elaborating entity "altsyncram" for hierarchy "CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "micro_mem2.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0881.tdf
    Info: Found entity 1: altsyncram_0881
Info: Elaborating entity "altsyncram_0881" for hierarchy "CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_0881:auto_generated"
Info: Elaborating entity "pc_micro" for hierarchy "CU_mp:inst3|pc_micro:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "CU_mp:inst3|pc_micro:inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "CU_mp:inst3|pc_micro:inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "CU_mp:inst3|pc_micro:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "8"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4oj.tdf
    Info: Found entity 1: cntr_4oj
Info: Elaborating entity "cntr_4oj" for hierarchy "CU_mp:inst3|pc_micro:inst|lpm_counter:lpm_counter_component|cntr_4oj:auto_generated"
Info: Elaborating entity "pc" for hierarchy "pc:inst1"
Info: Elaborating entity "lpm_counter" for hierarchy "pc:inst1|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "pc:inst1|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "pc:inst1|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "4"
Info: Found 1 design units, including 1 entities, in source file db/cntr_0oj.tdf
    Info: Found entity 1: cntr_0oj
Info: Elaborating entity "cntr_0oj" for hierarchy "pc:inst1|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated"
Info: Elaborating entity "ALU" for hierarchy "ALU:inst13"
Warning: Using design file mux_gate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mux_gate
Info: Elaborating entity "mux_gate" for hierarchy "ALU:inst13|mux_gate:inst"
Info: Elaborating entity "lpm_mux" for hierarchy "ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "15"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widths" = "4"
Info: Found 1 design units, including 1 entities, in source file db/mux_2rc.tdf
    Info: Found entity 1: mux_2rc
Info: Elaborating entity "mux_2rc" for hierarchy "ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component|mux_2rc:auto_generated"
Warning: Using design file not_gate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: not_gate
Info: Elaborating entity "not_gate" for hierarchy "ALU:inst13|not_gate:inst8"
Info: Elaborating entity "lpm_inv" for hierarchy "ALU:inst13|not_gate:inst8|lpm_inv:lpm_inv_component"
Info: Elaborated megafunction instantiation "ALU:inst13|not_gate:inst8|lpm_inv:lpm_inv_component"
Info: Instantiated megafunction "ALU:inst13|not_gate:inst8|lpm_inv:lpm_inv_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_INV"
    Info: Parameter "lpm_width" = "32"
Warning: Using design file xor_gate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: xor_gate
Info: Elaborating entity "xor_gate" for hierarchy "ALU:inst13|xor_gate:inst6"
Info: Elaborating entity "lpm_xor" for hierarchy "ALU:inst13|xor_gate:inst6|lpm_xor:lpm_xor_component"
Info: Elaborated megafunction instantiation "ALU:inst13|xor_gate:inst6|lpm_xor:lpm_xor_component"
Info: Instantiated megafunction "ALU:inst13|xor_gate:inst6|lpm_xor:lpm_xor_component" with the following parameter:
    Info: Parameter "lpm_size" = "2"
    Info: Parameter "lpm_type" = "LPM_XOR"
    Info: Parameter "lpm_width" = "32"
Warning: Using design file shift_left.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: shift_left
Info: Elaborating entity "shift_left" for hierarchy "ALU:inst13|shift_left:inst22"
Info: Elaborating entity "lpm_clshift" for hierarchy "ALU:inst13|shift_left:inst22|lpm_clshift:lpm_clshift_component"
Info: Elaborated megafunction instantiation "ALU:inst13|shift_left:inst22|lpm_clshift:lpm_clshift_component"
Info: Instantiated megafunction "ALU:inst13|shift_left:inst22|lpm_clshift:lpm_clshift_component" with the following parameter:
    Info: Parameter "lpm_shifttype" = "ARITHMETIC"
    Info: Parameter "lpm_type" = "LPM_CLSHIFT"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthdist" = "5"
Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_nrd.tdf
    Info: Found entity 1: lpm_clshift_nrd
Info: Elaborating entity "lpm_clshift_nrd" for hierarchy "ALU:inst13|shift_left:inst22|lpm_clshift:lpm_clshift_component|lpm_clshift_nrd:auto_generated"
Warning: Using design file shift_right.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: shift_right
Info: Elaborating entity "shift_right" for hierarchy "ALU:inst13|shift_right:inst23"
Info: Elaborating entity "lpm_clshift" for hierarchy "ALU:inst13|shift_right:inst23|lpm_clshift:lpm_clshift_component"
Info: Elaborated megafunction instantiation "ALU:inst13|shift_right:inst23|lpm_clshift:lpm_clshift_component"
Info: Instantiated megafunction "ALU:inst13|shift_right:inst23|lpm_clshift:lpm_clshift_component" with the following parameter:
    Info: Parameter "lpm_shifttype" = "ARITHMETIC"
    Info: Parameter "lpm_type" = "LPM_CLSHIFT"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthdist" = "5"
Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_oqe.tdf
    Info: Found entity 1: lpm_clshift_oqe
Info: Elaborating entity "lpm_clshift_oqe" for hierarchy "ALU:inst13|shift_right:inst23|lpm_clshift:lpm_clshift_component|lpm_clshift_oqe:auto_generated"
Warning: Using design file rotate_left.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rotate_left
Info: Elaborating entity "rotate_left" for hierarchy "ALU:inst13|rotate_left:inst25"
Info: Elaborating entity "lpm_clshift" for hierarchy "ALU:inst13|rotate_left:inst25|lpm_clshift:lpm_clshift_component"
Info: Elaborated megafunction instantiation "ALU:inst13|rotate_left:inst25|lpm_clshift:lpm_clshift_component"
Info: Instantiated megafunction "ALU:inst13|rotate_left:inst25|lpm_clshift:lpm_clshift_component" with the following parameter:
    Info: Parameter "lpm_shifttype" = "ROTATE"
    Info: Parameter "lpm_type" = "LPM_CLSHIFT"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthdist" = "5"
Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_iib.tdf
    Info: Found entity 1: lpm_clshift_iib
Info: Elaborating entity "lpm_clshift_iib" for hierarchy "ALU:inst13|rotate_left:inst25|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated"
Warning: Using design file rotate_right.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rotate_right
Info: Elaborating entity "rotate_right" for hierarchy "ALU:inst13|rotate_right:inst26"
Info: Elaborating entity "lpm_clshift" for hierarchy "ALU:inst13|rotate_right:inst26|lpm_clshift:lpm_clshift_component"
Info: Elaborated megafunction instantiation "ALU:inst13|rotate_right:inst26|lpm_clshift:lpm_clshift_component"
Info: Instantiated megafunction "ALU:inst13|rotate_right:inst26|lpm_clshift:lpm_clshift_component" with the following parameter:
    Info: Parameter "lpm_shifttype" = "ROTATE"
    Info: Parameter "lpm_type" = "LPM_CLSHIFT"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthdist" = "5"
Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf
    Info: Found entity 1: lpm_clshift_jhc
Info: Elaborating entity "lpm_clshift_jhc" for hierarchy "ALU:inst13|rotate_right:inst26|lpm_clshift:lpm_clshift_component|lpm_clshift_jhc:auto_generated"
Warning: Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: adder
Info: Elaborating entity "adder" for hierarchy "ALU:inst13|adder:inst19"
Info: Elaborating entity "lpm_add_sub" for hierarchy "ALU:inst13|adder:inst19|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "ALU:inst13|adder:inst19|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "ALU:inst13|adder:inst19|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "32"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ri.tdf
    Info: Found entity 1: add_sub_7ri
Info: Elaborating entity "add_sub_7ri" for hierarchy "ALU:inst13|adder:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7ri:auto_generated"
Warning: Using design file subtractor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: subtractor
Info: Elaborating entity "subtractor" for hierarchy "ALU:inst13|subtractor:inst20"
Info: Elaborating entity "lpm_add_sub" for hierarchy "ALU:inst13|subtractor:inst20|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "ALU:inst13|subtractor:inst20|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "ALU:inst13|subtractor:inst20|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "SUB"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "32"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8si.tdf
    Info: Found entity 1: add_sub_8si
Info: Elaborating entity "add_sub_8si" for hierarchy "ALU:inst13|subtractor:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_8si:auto_generated"
Warning: Using design file mult.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mult
Info: Elaborating entity "mult" for hierarchy "ALU:inst13|mult:inst1"
Info: Elaborating entity "lpm_mult" for hierarchy "ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_MULT"
    Info: Parameter "lpm_widtha" = "16"
    Info: Parameter "lpm_widthb" = "16"
    Info: Parameter "lpm_widthp" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_55n.tdf
    Info: Found entity 1: mult_55n
Info: Elaborating entity "mult_55n" for hierarchy "ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component|mult_55n:auto_generated"
Warning: Using design file div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: div
Info: Elaborating entity "div" for hierarchy "ALU:inst13|div:inst2"
Info: Elaborating entity "lpm_divide" for hierarchy "ALU:inst13|div:inst2|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "ALU:inst13|div:inst2|lpm_divide:lpm_divide_component"
Info: Instantiated megafunction "ALU:inst13|div:inst2|lpm_divide:lpm_divide_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "SIGNED"
    Info: Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "32"
    Info: Parameter "lpm_widthn" = "32"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_67s.tdf
    Info: Found entity 1: lpm_divide_67s
Info: Elaborating entity "lpm_divide_67s" for hierarchy "ALU:inst13|div:inst2|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf
    Info: Found entity 1: sign_div_unsign_39h
Info: Elaborating entity "sign_div_unsign_39h" for hierarchy "ALU:inst13|div:inst2|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m6f.tdf
    Info: Found entity 1: alt_u_div_m6f
Info: Elaborating entity "alt_u_div_m6f" for hierarchy "ALU:inst13|div:inst2|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider"
Warning: Using design file mux21_gate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mux21_gate
Info: Elaborating entity "mux21_gate" for hierarchy "ALU:inst13|mux21_gate:max"
Info: Elaborating entity "lpm_mux" for hierarchy "ALU:inst13|mux21_gate:max|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "ALU:inst13|mux21_gate:max|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "ALU:inst13|mux21_gate:max|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "2"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widths" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_bpc.tdf
    Info: Found entity 1: mux_bpc
Info: Elaborating entity "mux_bpc" for hierarchy "ALU:inst13|mux21_gate:max|lpm_mux:lpm_mux_component|mux_bpc:auto_generated"
Warning: Using design file comp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: comp
Info: Elaborating entity "comp" for hierarchy "ALU:inst13|comp:inst3"
Info: Elaborating entity "lpm_compare" for hierarchy "ALU:inst13|comp:inst3|lpm_compare:lpm_compare_component"
Info: Elaborated megafunction instantiation "ALU:inst13|comp:inst3|lpm_compare:lpm_compare_component"
Info: Instantiated megafunction "ALU:inst13|comp:inst3|lpm_compare:lpm_compare_component" with the following parameter:
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_COMPARE"
    Info: Parameter "lpm_width" = "32"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_0gg.tdf
    Info: Found entity 1: cmpr_0gg
Info: Elaborating entity "cmpr_0gg" for hierarchy "ALU:inst13|comp:inst3|lpm_compare:lpm_compare_component|cmpr_0gg:auto_generated"
Warning: Using design file and_gate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: and_gate
Info: Elaborating entity "and_gate" for hierarchy "ALU:inst13|and_gate:inst5"
Info: Elaborating entity "lpm_and" for hierarchy "ALU:inst13|and_gate:inst5|lpm_and:lpm_and_component"
Info: Elaborated megafunction instantiation "ALU:inst13|and_gate:inst5|lpm_and:lpm_and_component"
Info: Instantiated megafunction "ALU:inst13|and_gate:inst5|lpm_and:lpm_and_component" with the following parameter:
    Info: Parameter "lpm_size" = "2"
    Info: Parameter "lpm_type" = "LPM_AND"
    Info: Parameter "lpm_width" = "32"
Info: Elaborating entity "registers_mem" for hierarchy "registers_mem:inst9"
Info: Elaborating entity "regs_8bit" for hierarchy "registers_mem:inst9|regs_8bit:inst4"
Info: Elaborating entity "alt3pram" for hierarchy "registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component"
Info: Instantiated megafunction "registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_file" = "registers1.mif"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "outdata_aclr_a" = "ON"
    Info: Parameter "outdata_aclr_b" = "ON"
    Info: Parameter "outdata_reg_a" = "OUTCLOCK"
    Info: Parameter "outdata_reg_b" = "OUTCLOCK"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_reg_a" = "INCLOCK"
    Info: Parameter "rdcontrol_reg_b" = "INCLOCK"
    Info: Parameter "width" = "8"
    Info: Parameter "widthad" = "5"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "write_reg" = "INCLOCK"
Info: Elaborating entity "altdpram" for hierarchy "registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component"
Info: Elaborating entity "altsyncram" for hierarchy "registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_38u1.tdf
    Info: Found entity 1: altsyncram_38u1
Info: Elaborating entity "altsyncram_38u1" for hierarchy "registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_38u1:auto_generated"
Info: Elaborating entity "mux21_8bit" for hierarchy "registers_mem:inst9|mux21_8bit:inst12"
Info: Elaborating entity "lpm_mux" for hierarchy "registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "2"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widths" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_unc.tdf
    Info: Found entity 1: mux_unc
Info: Elaborating entity "mux_unc" for hierarchy "registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated"
Info: Elaborating entity "regs2_8bit" for hierarchy "registers_mem:inst9|regs2_8bit:inst17"
Info: Elaborating entity "alt3pram" for hierarchy "registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component"
Info: Instantiated megafunction "registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "outdata_aclr_a" = "ON"
    Info: Parameter "outdata_aclr_b" = "ON"
    Info: Parameter "outdata_reg_a" = "OUTCLOCK"
    Info: Parameter "outdata_reg_b" = "OUTCLOCK"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_reg_a" = "INCLOCK"
    Info: Parameter "rdcontrol_reg_b" = "INCLOCK"
    Info: Parameter "width" = "8"
    Info: Parameter "widthad" = "5"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "write_reg" = "INCLOCK"
Info: Elaborating entity "altdpram" for hierarchy "registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component"
Info: Elaborating entity "altsyncram" for hierarchy "registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4up1.tdf
    Info: Found entity 1: altsyncram_4up1
Info: Elaborating entity "altsyncram_4up1" for hierarchy "registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_4up1:auto_generated"
Info: Elaborating entity "regs3_8bit" for hierarchy "registers_mem:inst9|regs3_8bit:inst18"
Info: Elaborating entity "regs4_8bit" for hierarchy "registers_mem:inst9|regs4_8bit:inst19"
Info: Elaborating entity "main_mem" for hierarchy "main_mem:inst2"
Info: Elaborating entity "main_mem2_8bit" for hierarchy "main_mem:inst2|main_mem2_8bit:inst1"
Info: Elaborating entity "altsyncram" for hierarchy "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k7o1.tdf
    Info: Found entity 1: altsyncram_k7o1
Info: Elaborating entity "altsyncram_k7o1" for hierarchy "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated"
Info: Elaborating entity "main_mem3_8bit" for hierarchy "main_mem:inst2|main_mem3_8bit:inst2"
Info: Elaborating entity "main_mem4_8bit" for hierarchy "main_mem:inst2|main_mem4_8bit:inst3"
Info: Elaborating entity "main_mem1_8bit" for hierarchy "main_mem:inst2|main_mem1_8bit:inst"
Info: Elaborating entity "mux21_5bit" for hierarchy "mux21_5bit:inst6"
Info: Elaborating entity "lpm_mux" for hierarchy "mux21_5bit:inst6|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "mux21_5bit:inst6|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "mux21_5bit:inst6|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "2"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "5"
    Info: Parameter "lpm_widths" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_rnc.tdf
    Info: Found entity 1: mux_rnc
Info: Elaborating entity "mux_rnc" for hierarchy "mux21_5bit:inst6|lpm_mux:lpm_mux_component|mux_rnc:auto_generated"
Warning: Port "sel[4]" does not exist in entity definition of "mux_gate".  The port's range differs between the entity definition and its actual instantiation, "ALU:inst13|mux_gate:inst".
Warning: Port "sel[5]" does not exist in entity definition of "mux_gate".  The port's range differs between the entity definition and its actual instantiation, "ALU:inst13|mux_gate:inst".
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_0881:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_0881:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "CU_mp:inst3|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_0881:auto_generated|q_a[9]"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component|dout[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component|dout[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component|dout[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component|dout[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component|dout[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component|dout[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CU_mp:inst3|cu_buf:inst2|lpm_bustri:lpm_bustri_component|dout[0]" feeding internal logic into a wire
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc_count" is stuck at GND
    Warning (13410): Pin "ins_mem_en" is stuck at GND
    Warning (13410): Pin "sel_mem_data" is stuck at GND
    Warning (13410): Pin "word" is stuck at GND
    Warning (13410): Pin "reg_rd_en_a" is stuck at GND
    Warning (13410): Pin "reg_rd_en_b" is stuck at GND
    Warning (13410): Pin "reg_wr_en" is stuck at GND
Info: Removed 4 MSB VCC or GND address nodes from RAM block "main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM"
Info: Removed 4 MSB VCC or GND address nodes from RAM block "main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM"
Info: Removed 4 MSB VCC or GND address nodes from RAM block "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM"
Info: Removed 4 MSB VCC or GND address nodes from RAM block "main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM"
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a7" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a6" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a5" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a4" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a3" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a2" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a1" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a7" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a6" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a5" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a4" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a3" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a2" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a1" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a7" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a6" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a5" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a4" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a3" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a2" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a1" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a7" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a6" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a5" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a4" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a3" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a2" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a1" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "main_mem:inst2|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0" has a port clk0 that is stuck at VCC
Info: Implemented 2210 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 155 output pins
    Info: Implemented 1916 logic cells
    Info: Implemented 135 RAM segments
    Info: Implemented 2 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 284 megabytes
    Info: Processing ended: Tue Jul 07 00:19:12 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


