
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu2cg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2770.008 ; gain = 338.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:25]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_Diff_Clk_0_0' [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/.Xil/Vivado-12196-DESKTOP-SUFRKL5/realtime/design_1_Diff_Clk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Diff_Clk_0_0' (0#1) [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/.Xil/Vivado-12196-DESKTOP-SUFRKL5/realtime/design_1_Diff_Clk_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_UART_Tx_Rx_0_0' [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/.Xil/Vivado-12196-DESKTOP-SUFRKL5/realtime/design_1_UART_Tx_Rx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_UART_Tx_Rx_0_0' (0#1) [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/.Xil/Vivado-12196-DESKTOP-SUFRKL5/realtime/design_1_UART_Tx_Rx_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/synth/design_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/.Xil/Vivado-12196-DESKTOP-SUFRKL5/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (0#1) [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/.Xil/Vivado-12196-DESKTOP-SUFRKL5/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/.Xil/Vivado-12196-DESKTOP-SUFRKL5/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (0#1) [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/.Xil/Vivado-12196-DESKTOP-SUFRKL5/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/synth/design_1.v:56]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/synth/design_1.v:48]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'UART_Tx_Rx_0'. This will prevent further optimization [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/synth/design_1.v:39]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_i'. This will prevent further optimization [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2863.289 ; gain = 432.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2881.207 ; gain = 450.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2881.207 ; gain = 450.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_UART_Tx_Rx_0_0/design_1_UART_Tx_Rx_0_0/design_1_UART_Tx_Rx_0_0_in_context.xdc] for cell 'design_1_i/UART_Tx_Rx_0'
Finished Parsing XDC File [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_UART_Tx_Rx_0_0/design_1_UART_Tx_Rx_0_0/design_1_UART_Tx_Rx_0_0_in_context.xdc] for cell 'design_1_i/UART_Tx_Rx_0'
Parsing XDC File [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0_in_context.xdc] for cell 'design_1_i/Diff_Clk_0'
Finished Parsing XDC File [c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0_in_context.xdc] for cell 'design_1_i/Diff_Clk_0'
Parsing XDC File [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.srcs/constrs_1/new/Test.xdc]
Finished Parsing XDC File [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.srcs/constrs_1/new/Test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.srcs/constrs_1/new/Test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2916.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2916.641 ; gain = 485.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2916.641 ; gain = 485.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c_n_0. (constraint file  c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c_n_0. (constraint file  c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for c_p_0. (constraint file  c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c_p_0. (constraint file  c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.gen/sources_1/bd/design_1/ip/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0/design_1_Diff_Clk_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/UART_Tx_Rx_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Diff_Clk_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2916.641 ; gain = 485.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2916.641 ; gain = 485.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2916.641 ; gain = 485.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3403.758 ; gain = 972.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3403.887 ; gain = 972.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3413.469 ; gain = 982.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3429.246 ; gain = 998.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3429.246 ; gain = 998.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3429.246 ; gain = 998.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3429.246 ; gain = 998.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3429.246 ; gain = 998.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3429.246 ; gain = 998.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_Diff_Clk_0_0   |         1|
|2     |design_1_UART_Tx_Rx_0_0 |         1|
|3     |design_1_ila_0_0        |         1|
|4     |design_1_vio_0_0        |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |design_1_Diff_Clk_0   |     1|
|2     |design_1_UART_Tx_Rx_0 |     1|
|3     |design_1_ila_0        |     1|
|4     |design_1_vio_0        |     1|
|5     |IBUF                  |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3429.246 ; gain = 998.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 3429.246 ; gain = 962.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3429.246 ; gain = 998.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3441.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3464.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete | Checksum: d40191b0
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3464.988 ; gain = 1942.234
INFO: [Common 17-1381] The checkpoint 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 25 09:52:34 2025...
