Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/qsys_top/qsys_top_spi_slave_to_avmm_master_bridge.ip --block-symbol-file --output-directory=/home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/qsys_top/qsys_top_spi_slave_to_avmm_master_bridge --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/qsys_top/qsys_top_spi_slave_to_avmm_master_bridge.ip --synthesis=VERILOG --output-directory=/home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/qsys_top/qsys_top_spi_slave_to_avmm_master_bridge --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys_top_spi_slave_to_avmm_master_bridge: "Transforming system: qsys_top_spi_slave_to_avmm_master_bridge"
Info: qsys_top_spi_slave_to_avmm_master_bridge: "Naming system components in system: qsys_top_spi_slave_to_avmm_master_bridge"
Info: qsys_top_spi_slave_to_avmm_master_bridge: "Processing generation queue"
Info: qsys_top_spi_slave_to_avmm_master_bridge: "Generating: qsys_top_spi_slave_to_avmm_master_bridge"
Info: qsys_top_spi_slave_to_avmm_master_bridge: "Generating: SPISlaveToAvalonMasterBridge"
Info: qsys_top_spi_slave_to_avmm_master_bridge: Done "qsys_top_spi_slave_to_avmm_master_bridge" with 2 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in qsys_top_spi_slave_to_avmm_master_bridge. No files generated.
Info: Finished: Generate IP Core Documentation
