WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2780085 heartbeat IPC: 3.597 cumulative IPC: 3.597 (Simulation time: 00 hr 02 min 24 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2780086 cumulative IPC: 3.597 (Simulation time: 00 hr 02 min 24 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2780086 cumulative IPC: 3.597 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 19732452 heartbeat IPC: 0.5899 cumulative IPC: 0.5899 (Simulation time: 00 hr 06 min 35 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 16952367 cumulative IPC: 0.5899 (Simulation time: 00 hr 06 min 35 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 16952367 cumulative IPC: 0.5899 (Simulation time: 00 hr 06 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/milc_409B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5899 instructions: 10000001 cycles: 16952367
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     222670 HIT:      68489 MISS:     154181
LLC LOAD         ACCESS:     154111 HIT:          0 MISS:     154111
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      68489 HIT:      68489 MISS:          0
LLC TRANSLATION  ACCESS:         70 HIT:          0 MISS:         70
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 442 cycles
cpu0_DTLB TOTAL        ACCESS:    2275631 HIT:    2178603 MISS:      97028
cpu0_DTLB LOAD         ACCESS:    2275631 HIT:    2178603 MISS:      97028
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 21.26 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2969522 HIT:    2610004 MISS:     359518
cpu0_L1D LOAD         ACCESS:     622793 HIT:     284121 MISS:     338672
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2328767 HIT:    2308794 MISS:      19973
cpu0_L1D TRANSLATION  ACCESS:      17962 HIT:      17089 MISS:        873
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 159.4 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     228774 HIT:      74593 MISS:     154181
cpu0_L2C LOAD         ACCESS:     154111 HIT:          0 MISS:     154111
cpu0_L2C RFO          ACCESS:       2641 HIT:       2641 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      71149 HIT:      71149 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        873 HIT:        803 MISS:         70
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 463 cycles
cpu0_STLB TOTAL        ACCESS:      17927 HIT:          0 MISS:      17927
cpu0_STLB LOAD         ACCESS:      17927 HIT:          0 MISS:      17927
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      95892
  ROW_BUFFER_MISS:      58287
 AVG DBUS CONGESTED CYCLE: 3.721
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      35325
  FULL:      35337
