Command: .//simv -l sim.log +UVM_TESTNAME=apb_uart_simple_test +UVM_VERBOSITY=UVM_HIGH
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Mar 15 05:44 2021
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

(apb_subsystem_top.i_apb_subsystem.i_oc_uart0) UART INFO: Data bus width is 32. Debug Interface present.

(apb_subsystem_top.i_apb_subsystem.i_oc_uart0) UART INFO: Doesn't have baudrate output

(apb_subsystem_top.i_apb_subsystem.i_oc_uart1) UART INFO: Data bus width is 32. Debug Interface present.

(apb_subsystem_top.i_apb_subsystem.i_oc_uart1) UART INFO: Doesn't have baudrate output

UVM_INFO @ 0: reporter [RNTST] Running test apb_uart_simple_test...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(64) @ 0: uvm_test_top.ve [apb_subsystem_tb] No apb_subsystem_config, creating...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(76) @ 0: uvm_test_top.ve [apb_subsystem_tb] Printing apb subsystem config:
-------------------------------------------------------------------
Name                     Type                     Size  Value      
-------------------------------------------------------------------
apb_ss_cfg               apb_subsystem_config     -     @637       
  uart_cfg0              uart_ctrl_config         -     @638       
    apb_cfg              apb_config               -     @640       
      slave_configs      da(object)               4     -          
        [0]              apb_slave_config         -     @647       
          name           string                   4     spi0       
          is_active      uvm_active_passive_enum  1     UVM_PASSIVE
          start_address  integral                 32    'h800000   
          end_address    integral                 32    'h80ffff   
          psel_index     integral                 32    'h0        
        [1]              apb_slave_config         -     @648       
          name           string                   5     uart0      
          is_active      uvm_active_passive_enum  1     UVM_PASSIVE
          start_address  integral                 32    'h810000   
          end_address    integral                 32    'h81ffff   
          psel_index     integral                 32    'h0        
        [2]              apb_slave_config         -     @649       
          name           string                   5     gpio0      
          is_active      uvm_active_passive_enum  1     UVM_PASSIVE
          start_address  integral                 32    'h820000   
          end_address    integral                 32    'h82ffff   
          psel_index     integral                 32    'h0        
        [3]              apb_slave_config         -     @650       
          name           string                   5     uart1      
          is_active      uvm_active_passive_enum  1     UVM_PASSIVE
          start_address  integral                 32    'h880000   
          end_address    integral                 32    'h88ffff   
          psel_index     integral                 32    'h1        
      master_config      apb_master_config        -     @646       
        name             string                   6     master     
        is_active        uvm_active_passive_enum  1     UVM_PASSIVE
    uart_cfg             uart_config              -     @639       
      is_tx_active       uvm_active_passive_enum  1     UVM_ACTIVE 
      is_rx_active       uvm_active_passive_enum  1     UVM_PASSIVE
      baud_rate_gen      integral                 8     'd0        
      baud_rate_div      integral                 8     'd0        
      char_length        integral                 2     'h0        
      nbstop             integral                 1     'h0        
      parity_en          integral                 1     'h0        
      parity_mode        integral                 2     'h0        
  uart_cfg1              uart_ctrl_config         -     @641       
    apb_cfg              apb_config               -     @643       
      slave_configs      da(object)               4     -          
        [0]              apb_slave_config         -     @652       
          name           string                   4     spi0       
          is_active      uvm_active_passive_enum  1     UVM_PASSIVE
          start_address  integral                 32    'h800000   
          end_address    integral                 32    'h80ffff   
          psel_index     integral                 32    'h0        
        [1]              apb_slave_config         -     @653       
          name           string                   5     uart0      
          is_active      uvm_active_passive_enum  1     UVM_PASSIVE
          start_address  integral                 32    'h810000   
          end_address    integral                 32    'h81ffff   
          psel_index     integral                 32    'h0        
        [2]              apb_slave_config         -     @654       
          name           string                   5     gpio0      
          is_active      uvm_active_passive_enum  1     UVM_PASSIVE
          start_address  integral                 32    'h820000   
          end_address    integral                 32    'h82ffff   
          psel_index     integral                 32    'h0        
        [3]              apb_slave_config         -     @655       
          name           string                   5     uart1      
          is_active      uvm_active_passive_enum  1     UVM_PASSIVE
          start_address  integral                 32    'h880000   
          end_address    integral                 32    'h88ffff   
          psel_index     integral                 32    'h1        
      master_config      apb_master_config        -     @651       
        name             string                   6     master     
        is_active        uvm_active_passive_enum  1     UVM_PASSIVE
    uart_cfg             uart_config              -     @642       
      is_tx_active       uvm_active_passive_enum  1     UVM_ACTIVE 
      is_rx_active       uvm_active_passive_enum  1     UVM_PASSIVE
      baud_rate_gen      integral                 8     'd0        
      baud_rate_div      integral                 8     'd0        
      char_length        integral                 2     'h0        
      nbstop             integral                 1     'h0        
      parity_en          integral                 1     'h0        
      parity_mode        integral                 2     'h0        
  spi_cfg                spi_config               -     @644       
    active_passive       uvm_active_passive_enum  1     UVM_ACTIVE 
  gpio_cfg               gpio_config              -     @645       
    active_passive       uvm_active_passive_enum  1     UVM_ACTIVE 
-------------------------------------------------------------------

UVM_WARNING /tools/uvm/uvm-1.2/src/base/uvm_component.svh(3046) @ 0: uvm_test_top.ve [UVM/CFG/SET/DPR] get/set_config_* API has been deprecated. Use uvm_config_db instead.
UVM_WARNING /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(1416) @ 0: reporter [UVM/RSRC/NOREGEX] a resource with meta characters in the field name has been created "reg_model_apb.uart0_rm"
UVM_WARNING /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(1416) @ 0: reporter [UVM/RSRC/NOREGEX] a resource with meta characters in the field name has been created "reg_model_apb.uart0_rm.uart_ctrl_rf"

Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv, 32
uart_ctrl_pkg, "uart_ctrl_pkg::ua_div_latch0_c::wr_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'uart_ctrl_pkg::ua_div_latch0_c::wr_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.wr_cg 
  Design hierarchy: uart_ctrl_pkg


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv, 36
uart_ctrl_pkg, "uart_ctrl_pkg::ua_div_latch0_c::rd_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'uart_ctrl_pkg::ua_div_latch0_c::rd_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.rd_cg 
  Design hierarchy: uart_ctrl_pkg


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv, 75
uart_ctrl_pkg, "uart_ctrl_pkg::ua_div_latch1_c::wr_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'uart_ctrl_pkg::ua_div_latch1_c::wr_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.wr_cg 
  Design hierarchy: uart_ctrl_pkg


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv, 79
uart_ctrl_pkg, "uart_ctrl_pkg::ua_div_latch1_c::rd_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'uart_ctrl_pkg::ua_div_latch1_c::rd_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.rd_cg 
  Design hierarchy: uart_ctrl_pkg


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv, 125
uart_ctrl_pkg, "uart_ctrl_pkg::ua_int_id_c::rd_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'uart_ctrl_pkg::ua_int_id_c::rd_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.rd_cg 
  Design hierarchy: uart_ctrl_pkg


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv, 169
uart_ctrl_pkg, "uart_ctrl_pkg::ua_fifo_ctrl_c::wr_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'uart_ctrl_pkg::ua_fifo_ctrl_c::wr_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.wr_cg 
  Design hierarchy: uart_ctrl_pkg


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv, 227
uart_ctrl_pkg, "uart_ctrl_pkg::ua_lcr_c::wr_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'uart_ctrl_pkg::ua_lcr_c::wr_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.wr_cg 
  Design hierarchy: uart_ctrl_pkg


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv, 237
uart_ctrl_pkg, "uart_ctrl_pkg::ua_lcr_c::rd_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'uart_ctrl_pkg::ua_lcr_c::rd_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.rd_cg 
  Design hierarchy: uart_ctrl_pkg


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv, 290
uart_ctrl_pkg, "uart_ctrl_pkg::ua_ier_c::wr_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'uart_ctrl_pkg::ua_ier_c::wr_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.wr_cg 
  Design hierarchy: uart_ctrl_pkg


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv, 297
uart_ctrl_pkg, "uart_ctrl_pkg::ua_ier_c::rd_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'uart_ctrl_pkg::ua_ier_c::rd_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.rd_cg 
  Design hierarchy: uart_ctrl_pkg

UVM_WARNING /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(1416) @ 0: reporter [UVM/RSRC/NOREGEX] a resource with meta characters in the field name has been created "reg_model_apb.uart1_rm"
UVM_WARNING /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(1416) @ 0: reporter [UVM/RSRC/NOREGEX] a resource with meta characters in the field name has been created "reg_model_apb.uart1_rm.uart_ctrl_rf"
UVM_WARNING /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(1416) @ 0: reporter [UVM/RSRC/NOREGEX] a resource with meta characters in the field name has been created "reg_model_apb.spi_rf"

Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/spi_reg_model.sv, 51
apb_subsystem_top, "apb_subsystem_top::spi_ctrl_c::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'apb_subsystem_top::spi_ctrl_c::value_cg'
  
  Covergroup Instance: me.obj.value_cg 
  Design hierarchy: apb_subsystem_top


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/spi_reg_model.sv, 92
apb_subsystem_top, "apb_subsystem_top::spi_divider_c::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'apb_subsystem_top::spi_divider_c::value_cg'
  
  Covergroup Instance: me.obj.value_cg 
  Design hierarchy: apb_subsystem_top


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/spi_reg_model.sv, 127
apb_subsystem_top, "apb_subsystem_top::spi_ss_c::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'apb_subsystem_top::spi_ss_c::value_cg'
  
  Covergroup Instance: me.obj.value_cg 
  Design hierarchy: apb_subsystem_top

UVM_WARNING /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(1416) @ 0: reporter [UVM/RSRC/NOREGEX] a resource with meta characters in the field name has been created "reg_model_apb.gpio_rf"

Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/gpio_reg_model.sv, 27
apb_subsystem_top, "apb_subsystem_top::bypass_mode_c::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'apb_subsystem_top::bypass_mode_c::value_cg'
  
  Covergroup Instance: me.obj.value_cg 
  Design hierarchy: apb_subsystem_top


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/gpio_reg_model.sv, 61
apb_subsystem_top, "apb_subsystem_top::direction_mode_c::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'apb_subsystem_top::direction_mode_c::value_cg'
  
  Covergroup Instance: me.obj.value_cg 
  Design hierarchy: apb_subsystem_top


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/gpio_reg_model.sv, 95
apb_subsystem_top, "apb_subsystem_top::output_enable_c::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'apb_subsystem_top::output_enable_c::value_cg'
  
  Covergroup Instance: me.obj.value_cg 
  Design hierarchy: apb_subsystem_top


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/gpio_reg_model.sv, 129
apb_subsystem_top, "apb_subsystem_top::output_value_c::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'apb_subsystem_top::output_value_c::value_cg'
  
  Covergroup Instance: me.obj.value_cg 
  Design hierarchy: apb_subsystem_top


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/gpio_reg_model.sv, 163
apb_subsystem_top, "apb_subsystem_top::input_value_c::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'apb_subsystem_top::input_value_c::value_cg'
  
  Covergroup Instance: me.obj.value_cg 
  Design hierarchy: apb_subsystem_top


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv, 59
ahb_pkg, "ahb_pkg::ahb_master_monitor::master_transfer_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'ahb_pkg::ahb_master_monitor::master_transfer_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.master_transfer_cg 
  Design hierarchy: ahb_pkg

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(80) @ 0: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] No apb_subsystem_config creating...

Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_monitor.sv, 61
gpio_pkg, "gpio_pkg::gpio_monitor::cov_trans_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'gpio_pkg::gpio_monitor::cov_trans_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.cov_trans_cg 
  Design hierarchy: gpio_pkg


Note-[FCICIO] Instance coverage is ON
/home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_monitor.sv, 59
spi_pkg, "spi_pkg::spi_monitor::cov_trans_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'spi_pkg::spi_monitor::cov_trans_cg'
  
  Covergroup Instance: apb_subsystem_top.me.obj.cov_trans_cg 
  Design hierarchy: spi_pkg

UVM_INFO @ 0: uvm_test_top.ve.apb0 [CFGNRD]  ::: The following resources have at least one write and no reads :::
 apb_slave_cfg [/^uvm_test_top\.ve\.apb_ss_env\.apb_uart1\.monitor\..*x_scbd$/] : (class uvm_pkg::uvm_object) '{use_uvm_seeding:'h1, m_leaf_name:"slave_config", m_inst_id:652, m_inst_count:3436, __m_uvm_status_container:{ ref to class uvm_status_container}, uvm_global_copy_map:'{}, name:"spi0", is_active:UVM_PASSIVE, start_address:8388608, end_address:8454143, psel_index:0, type_name:"apb_slave_config"}   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top.ve.apb_ss_env.apb_uart1.monitor reads: 0 @ 0  writes: 1 @ 0

 apb_slave_cfg [/^uvm_test_top\.ve\.apb_ss_env\.apb_uart0\.monitor\..*x_scbd$/] : (class uvm_pkg::uvm_object) '{use_uvm_seeding:'h1, m_leaf_name:"slave_config", m_inst_id:647, m_inst_count:3438, __m_uvm_status_container:{ ref to class uvm_status_container}, uvm_global_copy_map:'{}, name:"spi0", is_active:UVM_PASSIVE, start_address:8388608, end_address:8454143, psel_index:0, type_name:"apb_slave_config"}   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top.ve.apb_ss_env.apb_uart0.monitor reads: 0 @ 0  writes: 1 @ 0

 default_sequence [/^uvm_test_top\.ve\.virtual_sequencer\.run_phase$/] : (class uvm_pkg::uvm_object_wrapper) '{type_name:"u2a_incr_payload", me:{ ref to class uvm_object_registry#(apb_subsystem_top.u2a_incr_payload,"u2a_incr_payload")}}   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top reads: 0 @ 0  writes: 1 @ 0

 gpio_ve_config [/^uvm_test_top\.ve\.gpio0$/] : (class uvm_pkg::uvm_config_object_wrapper) '{obj:{ ref to class uvm_object}, clone:'h0}   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top.ve reads: 0 @ 0  writes: 1 @ 0

 is_active [/^uvm_test_top\.ve\..*ahb0\.slave_agent$/] : (logic signed[4095:0]) 0   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top.ve reads: 0 @ 0  writes: 1 @ 0

 reg_model_apb [/^uvm_test_top\.ve\..*$/] : (class uvm_pkg::uvm_object) '{use_uvm_seeding:'h1, m_leaf_name:"reg_model_apb", m_inst_id:1006, m_inst_count:3446, __m_uvm_status_container:{ ref to class uvm_status_container}, uvm_global_copy_map:'{}, parent:null, m_roots:'{ref to class apb_ss_reg_model_c:'h1} , blks:'{ref to class uart_ctrl_reg_model_c:'h0, ref to class uart_ctrl_reg_model_c:'h8, ref to class spi_regfile:'h10, ref to class gpio_regfile:'h14} , regs:'{}, vregs:'{}, mems:'{}, maps:'{ref to class uvm_reg_map:'h1} , default_path:UVM_DEFAULT_PATH, default_hdl_path:"RTL", backdoor:null, hdl_paths_pool:{ ref to class uvm_object_string_pool#(uvm_pkg::uvm_queue#(string))}, root_hdl_paths:'{"RTL":"apb_gpio_addr_map_c"} , locked:'h1, has_cover:0, cover_on:0, fname:"", lineno:0, id:26, default_map:{ ref to class uvm_reg_map}, uart0_rm:{ ref to class uart_ctrl_reg_model_c}, uart1_rm:{ ref to class uart_ctrl_reg_model_c}, spi_rf:{ ref to class spi_regfile}, gpio_rf:{ ref to class gpio_regfile}, type_name:"apb_ss_reg_model_c"}   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top.ve reads: 0 @ 0  writes: 1 @ 0

 spi_ve_config [/^uvm_test_top\.ve\.spi0$/] : (class uvm_pkg::uvm_config_object_wrapper) '{obj:{ ref to class uvm_object}, clone:'h0}   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top.ve reads: 0 @ 0  writes: 1 @ 0

 vif [/^uvm_test_top\.ve\.apb0\.slave\[3\]\..*$/] : (virtual interface apb_if#(32,32,32)) '{pclock:'h0, preset:'h1, paddr:'hxxxxxxxx, prwd:'hx, pwdata:'hxxxxxxxx, penable:'hx, psel:'hx, prdata:'hxxxxxxxx, pslverr:'hx, pready:'hx, has_checks:'h1, has_coverage:'h1}   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top.ve.apb0.slave[3] reads: 0 @ 0  writes: 1 @ 0

 vif [/^uvm_test_top\.ve\.apb0\.slave\[2\]\..*$/] : (virtual interface apb_if#(32,32,32)) '{pclock:'h0, preset:'h1, paddr:'hxxxxxxxx, prwd:'hx, pwdata:'hxxxxxxxx, penable:'hx, psel:'hx, prdata:'hxxxxxxxx, pslverr:'hx, pready:'hx, has_checks:'h1, has_coverage:'h1}   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top.ve.apb0.slave[2] reads: 0 @ 0  writes: 1 @ 0

 vif [/^uvm_test_top\.ve\.apb0\.slave\[1\]\..*$/] : (virtual interface apb_if#(32,32,32)) '{pclock:'h0, preset:'h1, paddr:'hxxxxxxxx, prwd:'hx, pwdata:'hxxxxxxxx, penable:'hx, psel:'hx, prdata:'hxxxxxxxx, pslverr:'hx, pready:'hx, has_checks:'h1, has_coverage:'h1}   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top.ve.apb0.slave[1] reads: 0 @ 0  writes: 1 @ 0

 vif [/^uvm_test_top\.ve\.apb0\.slave\[0\]\..*$/] : (virtual interface apb_if#(32,32,32)) '{pclock:'h0, preset:'h1, paddr:'hxxxxxxxx, prwd:'hx, pwdata:'hxxxxxxxx, penable:'hx, psel:'hx, prdata:'hxxxxxxxx, pslverr:'hx, pready:'hx, has_checks:'h1, has_coverage:'h1}   
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_resource.svh(564) @ 0: reporter [UVM/RESOURCE/ACCESSOR] uvm_test_top.ve.apb0.slave[0] reads: 0 @ 0  writes: 1 @ 0

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(56) @ 0: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR] run started
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(40) @ 0: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR] print_transfers called
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(127) @ 0: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Start Running
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(127) @ 0: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Start Running
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(127) @ 0: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Start Running
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(127) @ 0: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Start Running
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(190) @ 0: uvm_test_top.ve [ENV_TOPOLOGY] APB SubSystem Virtual Sequence Testbench Topology:
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(191) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                          _____                             
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(192) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                         | AHB |                            
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(193) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                         | UVC |                            
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(194) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                          -----                             
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(195) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                            ^                               
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(196) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                            |                               
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(197) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                            v                               
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(198) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                    ____________    _________               
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(199) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                   | AHB - APB  |  | APB UVC |              
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(200) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                   |   Bridge   |  | Passive |              
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(201) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                    ------------    ---------               
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(202) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                            ^         ^                     
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(203) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                            |         |                     
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(204) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]                            v         v                     
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(205) @ 0: uvm_test_top.ve [ENV_TOPOLOGY] <--------------------------------------------------------> 
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(206) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]     ^        ^         ^         ^         ^         ^     
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(207) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]     |        |         |         |         |         |     
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(208) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]     v        v         v         v         v         v     
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(209) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]   _____    _____    ______    _______    _____    _______  
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(210) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]  | SPI |  | SMC |  | GPIO |  | UART0 |  | PCM |  | UART1 | 
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(211) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]   -----    -----    ------    -------    -----    -------  
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(212) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]     ^                  ^         ^                   ^     
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(213) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]     |                  |         |                   |     
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(214) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]     v                  v         v                   v     
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(215) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]   _____              ______    _______            _______  
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(216) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]  | SPI |            | GPIO |  | UART0 |          | UART1 | 
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(217) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]  | UVC |            | UVC  |  |  UVC  |          |  UVC  | 
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(218) @ 0: uvm_test_top.ve [ENV_TOPOLOGY]   -----              -------   -------            -------  
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv(219) @ 0: uvm_test_top.ve [apb_subsystem_tb] REGISTER MODEL:
--------------------------------------------------------------------------------------------------------
Name                            Type                   Size  Value                                      
--------------------------------------------------------------------------------------------------------
reg_model_apb                   apb_ss_reg_model_c     -     @1006                                      
  uart0_rm                      uart_ctrl_reg_model_c  -     @1009                                      
    uart_ctrl_rf                uart_ctrl_rf_c         -     @1018                                      
      ua_div_latch0             ua_div_latch0_c        -     @1026                                      
        div_val                 uvm_reg_field          ...    RW ua_div_latch0[7:0]=8'h00               
      ua_div_latch1             ua_div_latch1_c        -     @1029                                      
        div_val                 uvm_reg_field          ...    RW ua_div_latch1[7:0]=8'h00               
      ua_int_id                 ua_int_id_c            -     @1032                                      
        priority_bit            uvm_reg_field          ...    RO ua_int_id[0:0]=1'h0                    
        bit1                    uvm_reg_field          ...    RO ua_int_id[1:1]=1'h0                    
        bit2                    uvm_reg_field          ...    RO ua_int_id[2:2]=1'h0                    
        bit3                    uvm_reg_field          ...    RO ua_int_id[3:3]=1'h0                    
      ua_fifo_ctrl              ua_fifo_ctrl_c         -     @1035                                      
        rx_clear                uvm_reg_field          ...    WO ua_fifo_ctrl[1:1]=1'h0                 
        tx_clear                uvm_reg_field          ...    WO ua_fifo_ctrl[2:2]=1'h0                 
        rx_fifo_int_trig_level  uvm_reg_field          ...    WO ua_fifo_ctrl[7:6]=2'h0                 
      ua_lcr                    ua_lcr_c               -     @1038                                      
        char_lngth              uvm_reg_field          ...    RW ua_lcr[1:0]=2'h0                       
        num_stop_bits           uvm_reg_field          ...    RW ua_lcr[2:2]=1'h0                       
        p_en                    uvm_reg_field          ...    RW ua_lcr[3:3]=1'h0                       
        parity_even             uvm_reg_field          ...    RW ua_lcr[4:4]=1'h0                       
        parity_sticky           uvm_reg_field          ...    RW ua_lcr[5:5]=1'h0                       
        break_ctrl              uvm_reg_field          ...    RW ua_lcr[6:6]=1'h0                       
        div_latch_access        uvm_reg_field          ...    RW ua_lcr[7:7]=1'h0                       
      ua_ier                    ua_ier_c               -     @1041                                      
        rx_data                 uvm_reg_field          ...    RW ua_ier[0:0]=1'h0                       
        tx_data                 uvm_reg_field          ...    RW ua_ier[1:1]=1'h0                       
        rx_line_sts             uvm_reg_field          ...    RW ua_ier[2:2]=1'h0                       
        mdm_sts                 uvm_reg_field          ...    RW ua_ier[3:3]=1'h0                       
      default_map               uvm_reg_map            -     @1069                                      
        endian                                         ...   UVM_LITTLE_ENDIAN                          
        effective sequencer     ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
        ua_div_latch0           ua_div_latch0_c        ...   @1026 +'h810000                            
        ua_div_latch1           ua_div_latch1_c        ...   @1029 +'h810001                            
        ua_int_id               ua_int_id_c            ...   @1032 +'h810002                            
        ua_fifo_ctrl            ua_fifo_ctrl_c         ...   @1035 +'h810002                            
        ua_lcr                  ua_lcr_c               ...   @1038 +'h810003                            
        ua_ier                  ua_ier_c               ...   @1041 +'h810008                            
    default_map                 uvm_reg_map            -     @1017                                      
      endian                                           ...   UVM_LITTLE_ENDIAN                          
      effective sequencer       ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
      default_map               uvm_reg_map            -     @1069                                      
        endian                                         ...   UVM_LITTLE_ENDIAN                          
        effective sequencer     ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
        ua_div_latch0           ua_div_latch0_c        ...   @1026 +'h810000                            
        ua_div_latch1           ua_div_latch1_c        ...   @1029 +'h810001                            
        ua_int_id               ua_int_id_c            ...   @1032 +'h810002                            
        ua_fifo_ctrl            ua_fifo_ctrl_c         ...   @1035 +'h810002                            
        ua_lcr                  ua_lcr_c               ...   @1038 +'h810003                            
        ua_ier                  ua_ier_c               ...   @1041 +'h810008                            
  uart1_rm                      uart_ctrl_reg_model_c  -     @1070                                      
    uart_ctrl_rf                uart_ctrl_rf_c         -     @1078                                      
      ua_div_latch0             ua_div_latch0_c        -     @1086                                      
        div_val                 uvm_reg_field          ...    RW ua_div_latch0[7:0]=8'h00               
      ua_div_latch1             ua_div_latch1_c        -     @1089                                      
        div_val                 uvm_reg_field          ...    RW ua_div_latch1[7:0]=8'h00               
      ua_int_id                 ua_int_id_c            -     @1092                                      
        priority_bit            uvm_reg_field          ...    RO ua_int_id[0:0]=1'h0                    
        bit1                    uvm_reg_field          ...    RO ua_int_id[1:1]=1'h0                    
        bit2                    uvm_reg_field          ...    RO ua_int_id[2:2]=1'h0                    
        bit3                    uvm_reg_field          ...    RO ua_int_id[3:3]=1'h0                    
      ua_fifo_ctrl              ua_fifo_ctrl_c         -     @1095                                      
        rx_clear                uvm_reg_field          ...    WO ua_fifo_ctrl[1:1]=1'h0                 
        tx_clear                uvm_reg_field          ...    WO ua_fifo_ctrl[2:2]=1'h0                 
        rx_fifo_int_trig_level  uvm_reg_field          ...    WO ua_fifo_ctrl[7:6]=2'h0                 
      ua_lcr                    ua_lcr_c               -     @1098                                      
        char_lngth              uvm_reg_field          ...    RW ua_lcr[1:0]=2'h0                       
        num_stop_bits           uvm_reg_field          ...    RW ua_lcr[2:2]=1'h0                       
        p_en                    uvm_reg_field          ...    RW ua_lcr[3:3]=1'h0                       
        parity_even             uvm_reg_field          ...    RW ua_lcr[4:4]=1'h0                       
        parity_sticky           uvm_reg_field          ...    RW ua_lcr[5:5]=1'h0                       
        break_ctrl              uvm_reg_field          ...    RW ua_lcr[6:6]=1'h0                       
        div_latch_access        uvm_reg_field          ...    RW ua_lcr[7:7]=1'h0                       
      ua_ier                    ua_ier_c               -     @1101                                      
        rx_data                 uvm_reg_field          ...    RW ua_ier[0:0]=1'h0                       
        tx_data                 uvm_reg_field          ...    RW ua_ier[1:1]=1'h0                       
        rx_line_sts             uvm_reg_field          ...    RW ua_ier[2:2]=1'h0                       
        mdm_sts                 uvm_reg_field          ...    RW ua_ier[3:3]=1'h0                       
      default_map               uvm_reg_map            -     @1129                                      
        endian                                         ...   UVM_LITTLE_ENDIAN                          
        effective sequencer     ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
        ua_div_latch0           ua_div_latch0_c        ...   @1086 +'h880000                            
        ua_div_latch1           ua_div_latch1_c        ...   @1089 +'h880001                            
        ua_int_id               ua_int_id_c            ...   @1092 +'h880002                            
        ua_fifo_ctrl            ua_fifo_ctrl_c         ...   @1095 +'h880002                            
        ua_lcr                  ua_lcr_c               ...   @1098 +'h880003                            
        ua_ier                  ua_ier_c               ...   @1101 +'h880008                            
    default_map                 uvm_reg_map            -     @1077                                      
      endian                                           ...   UVM_LITTLE_ENDIAN                          
      effective sequencer       ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
      default_map               uvm_reg_map            -     @1129                                      
        endian                                         ...   UVM_LITTLE_ENDIAN                          
        effective sequencer     ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
        ua_div_latch0           ua_div_latch0_c        ...   @1086 +'h880000                            
        ua_div_latch1           ua_div_latch1_c        ...   @1089 +'h880001                            
        ua_int_id               ua_int_id_c            ...   @1092 +'h880002                            
        ua_fifo_ctrl            ua_fifo_ctrl_c         ...   @1095 +'h880002                            
        ua_lcr                  ua_lcr_c               ...   @1098 +'h880003                            
        ua_ier                  ua_ier_c               ...   @1101 +'h880008                            
  spi_rf                        spi_regfile            -     @1130                                      
    spi_ctrl                    spi_ctrl_c             -     @1138                                      
      char_len                  uvm_reg_field          ...    RW spi_ctrl[6:0]=7'h00                    
      go_bsy                    uvm_reg_field          ...    RW spi_ctrl[8:8]=1'h0                     
      rx_neg                    uvm_reg_field          ...    RW spi_ctrl[9:9]=1'h0                     
      tx_neg                    uvm_reg_field          ...    RW spi_ctrl[10:10]=1'h0                   
      lsb                       uvm_reg_field          ...    RW spi_ctrl[11:11]=1'h0                   
      ie                        uvm_reg_field          ...    RW spi_ctrl[12:12]=1'h0                   
      ass                       uvm_reg_field          ...    RW spi_ctrl[13:13]=1'h0                   
    spi_divider                 spi_divider_c          -     @1141                                      
      divider                   uvm_reg_field          ...    RW spi_divider[15:0]=16'h0000             
    spi_ss                      spi_ss_c               -     @1144                                      
      ss                        uvm_reg_field          ...    RW spi_ss[7:0]=8'h00                      
    default_map                 uvm_reg_map            -     @1158                                      
      endian                                           ...   UVM_LITTLE_ENDIAN                          
      effective sequencer       ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
      spi_ctrl                  spi_ctrl_c             ...   @1138 +'h800040                            
      spi_divider               spi_divider_c          ...   @1141 +'h800050                            
      spi_ss                    spi_ss_c               ...   @1144 +'h800060                            
  gpio_rf                       gpio_regfile           -     @1159                                      
    bypass_mode                 bypass_mode_c          -     @1167                                      
      data                      uvm_reg_field          ...    RW bypass_mode[31:0]=32'h00000000         
    direction_mode              direction_mode_c       -     @1170                                      
      data                      uvm_reg_field          ...    RW direction_mode[31:0]=32'h00000000      
    output_enable               output_enable_c        -     @1173                                      
      data                      uvm_reg_field          ...    RW output_enable[31:0]=32'h00000000       
    output_value                output_value_c         -     @1176                                      
      data                      uvm_reg_field          ...    RW output_value[31:0]=32'h00000000        
    input_value                 input_value_c          -     @1179                                      
      data                      uvm_reg_field          ...    RO input_value[31:0]=32'h00000000         
    default_map                 uvm_reg_map            -     @1191                                      
      endian                                           ...   UVM_LITTLE_ENDIAN                          
      effective sequencer       ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
      bypass_mode               bypass_mode_c          ...   @1167 +'h820000                            
      direction_mode            direction_mode_c       ...   @1170 +'h820010                            
      output_enable             output_enable_c        ...   @1173 +'h820020                            
      output_value              output_value_c         ...   @1176 +'h820030                            
      input_value               input_value_c          ...   @1179 +'h820040                            
  default_map                   uvm_reg_map            -     @1008                                      
    endian                                             ...   UVM_LITTLE_ENDIAN                          
    effective sequencer         ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
    default_map                 uvm_reg_map            -     @1017                                      
      endian                                           ...   UVM_LITTLE_ENDIAN                          
      effective sequencer       ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
      default_map               uvm_reg_map            -     @1069                                      
        endian                                         ...   UVM_LITTLE_ENDIAN                          
        effective sequencer     ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
        ua_div_latch0           ua_div_latch0_c        ...   @1026 +'h810000                            
        ua_div_latch1           ua_div_latch1_c        ...   @1029 +'h810001                            
        ua_int_id               ua_int_id_c            ...   @1032 +'h810002                            
        ua_fifo_ctrl            ua_fifo_ctrl_c         ...   @1035 +'h810002                            
        ua_lcr                  ua_lcr_c               ...   @1038 +'h810003                            
        ua_ier                  ua_ier_c               ...   @1041 +'h810008                            
    default_map                 uvm_reg_map            -     @1077                                      
      endian                                           ...   UVM_LITTLE_ENDIAN                          
      effective sequencer       ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
      default_map               uvm_reg_map            -     @1129                                      
        endian                                         ...   UVM_LITTLE_ENDIAN                          
        effective sequencer     ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
        ua_div_latch0           ua_div_latch0_c        ...   @1086 +'h880000                            
        ua_div_latch1           ua_div_latch1_c        ...   @1089 +'h880001                            
        ua_int_id               ua_int_id_c            ...   @1092 +'h880002                            
        ua_fifo_ctrl            ua_fifo_ctrl_c         ...   @1095 +'h880002                            
        ua_lcr                  ua_lcr_c               ...   @1098 +'h880003                            
        ua_ier                  ua_ier_c               ...   @1101 +'h880008                            
    default_map                 uvm_reg_map            -     @1158                                      
      endian                                           ...   UVM_LITTLE_ENDIAN                          
      effective sequencer       ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
      spi_ctrl                  spi_ctrl_c             ...   @1138 +'h800040                            
      spi_divider               spi_divider_c          ...   @1141 +'h800050                            
      spi_ss                    spi_ss_c               ...   @1144 +'h800060                            
    default_map                 uvm_reg_map            -     @1191                                      
      endian                                           ...   UVM_LITTLE_ENDIAN                          
      effective sequencer       ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
      bypass_mode               bypass_mode_c          ...   @1167 +'h820000                            
      direction_mode            direction_mode_c       ...   @1170 +'h820010                            
      output_enable             output_enable_c        ...   @1173 +'h820020                            
      output_value              output_value_c         ...   @1176 +'h820030                            
      input_value               input_value_c          ...   @1179 +'h820040                            
    default_map                 uvm_reg_map            -     @1069                                      
      endian                                           ...   UVM_LITTLE_ENDIAN                          
      effective sequencer       ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
      ua_div_latch0             ua_div_latch0_c        ...   @1026 +'h810000                            
      ua_div_latch1             ua_div_latch1_c        ...   @1029 +'h810001                            
      ua_int_id                 ua_int_id_c            ...   @1032 +'h810002                            
      ua_fifo_ctrl              ua_fifo_ctrl_c         ...   @1035 +'h810002                            
      ua_lcr                    ua_lcr_c               ...   @1038 +'h810003                            
      ua_ier                    ua_ier_c               ...   @1041 +'h810008                            
    default_map                 uvm_reg_map            -     @1129                                      
      endian                                           ...   UVM_LITTLE_ENDIAN                          
      effective sequencer       ahb_master_sequencer   ...   uvm_test_top.ve.ahb0.master_agent.sequencer
      ua_div_latch0             ua_div_latch0_c        ...   @1086 +'h880000                            
      ua_div_latch1             ua_div_latch1_c        ...   @1089 +'h880001                            
      ua_int_id                 ua_int_id_c            ...   @1092 +'h880002                            
      ua_fifo_ctrl              ua_fifo_ctrl_c         ...   @1095 +'h880002                            
      ua_lcr                    ua_lcr_c               ...   @1098 +'h880003                            
      ua_ier                    ua_ier_c               ...   @1101 +'h880008                            
--------------------------------------------------------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 0: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 0: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 0: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 0: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_vir_seq_lib.sv(67) @ 0: uvm_test_top.ve.virtual_sequencer@@u2a_incr_payload [vseq] Number of APB->UART0 Transaction =          1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_vir_seq_lib.sv(68) @ 0: uvm_test_top.ve.virtual_sequencer@@u2a_incr_payload [vseq] Number of APB->UART1 Transaction =          1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_vir_seq_lib.sv(69) @ 0: uvm_test_top.ve.virtual_sequencer@@u2a_incr_payload [vseq] Number of UART0->APB Transaction =          4
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_vir_seq_lib.sv(70) @ 0: uvm_test_top.ve.virtual_sequencer@@u2a_incr_payload [vseq] Number of UART1->APB Transaction =          4
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_vir_seq_lib.sv(71) @ 0: uvm_test_top.ve.virtual_sequencer@@u2a_incr_payload [vseq] Total Number of AHB, UART Transaction =         10
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_reg_seq_lib.sv(83) @ 0: reporter@@uart_cfg_dut_seq [uart_ctrl_config_reg_seq] UART Controller Register configuration sequence starting...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(97) @ 1000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Reset Asserted
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(97) @ 1000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Reset Asserted
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(106) @ 1000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Reset observed
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_comparer.svh(351) @ 50000: reporter [MISCMP] Miscompare for gpio_transfer.output_enable: lhs = 'h0 : rhs = 'hffff
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_comparer.svh(382) @ 50000: reporter [MISCMP] 1 Miscompare(s) for object gpio_transfer@3732 vs. gpio_transfer@3572
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_monitor.sv(121) @ 50000: uvm_test_top.ve.gpio0.agents[0].monitor [GPIO_MON] Transfer collected :
------------------------------------------------
Name              Type           Size  Value    
------------------------------------------------
gpio_transfer     gpio_transfer  -     @3732    
  transmit_delay  integral       32    'd0      
  transfer_data   integral       32    'h0      
  monitor_data    integral       32    'h0      
  output_enable   integral       32    'hffff   
  agent           string         9     agents[0]
  begin_time      time           64    50000    
------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(90) @ 1201000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Reset dropped
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(108) @ 1201000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Detected Reset Done
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 1450000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 1 Sent ...
UVM_INFO @ 1450000: reporter [RegModel] Wrote register via map reg_model_apb.uart0_rm.uart_ctrl_rf.default_map: reg_model_apb.uart0_rm.uart_ctrl_rf.ua_lcr=0x8f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 1750000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00810003[APB_WRITE]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 1850000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
-----------------------------------------------------
Name             Type                Size  Value     
-----------------------------------------------------
trans_collected  apb_transfer        -     @3845     
  addr           integral            32    'h810003  
  direction      apb_direction_enum  32    APB_WRITE 
  data           integral            32    'h8f8f8f8f
  master         string              6     master    
  slave          string              5     uart0     
  begin_time     time                64    1650000   
  end_time       time                64    1850000   
-----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(121) @ 1850000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] APB_WRITE: addr = 'h810003, data = 'h8f8f8f8f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(185) @ 1850000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] Setting Config
-----------------------------------------------------------
Name             Type                     Size  Value      
-----------------------------------------------------------
uart_cfg         uart_config              -     @639       
  is_tx_active   uvm_active_passive_enum  1     UVM_ACTIVE 
  is_rx_active   uvm_active_passive_enum  1     UVM_PASSIVE
  baud_rate_gen  integral                 8     'd0        
  baud_rate_div  integral                 8     'd0        
  char_length    integral                 2     'h3        
  nbstop         integral                 1     'h1        
  parity_en      integral                 1     'h1        
  parity_mode    integral                 2     'h0        
-----------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 1850000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810003 and data = 'h8f8f8f8f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(163) @ 1850000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] LINE_CTRL Write with addr = 'h810003 and data = 'h8f8f8f8f div_en = 1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(69) @ 1850000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.tx_scbd [SCRBD] LINE_CTRL Write with addr = 'h810003 and data = 'h8f8f8f8f div_en = 1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 1850000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810003 and data = 'h8f8f8f8f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 1850000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
-----------------------------------------------------
Name             Type                Size  Value     
-----------------------------------------------------
trans_collected  apb_transfer        -     @1511     
  addr           integral            32    'h810003  
  direction      apb_direction_enum  32    APB_WRITE 
  data           integral            32    'h8f8f8f8f
  master         string              6     master    
  slave          string              5     uart0     
  begin_time     time                64    1650000   
  end_time       time                64    1850000   
-----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 2050000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
-----------------------------------------------
Name          Type               Size  Value   
-----------------------------------------------
transfer      ahb_transfer       -     @3568   
  data        integral           32    'h8f    
  address     integral           32    'h810003
  direction   ahb_direction      1     WRITE   
  hsize       ahb_transfer_size  3     BYTE    
  burst       ahb_burst_kind     3     SINGLE  
  prot        integral           4     'hx     
  begin_time  time               64    1450000 
  end_time    time               64    2050000 
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 2050000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  WRITE to 810003 with data 8f has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(98) @ 2050000: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] Write -- calling update() with address = 'h810003, data = 'h8f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(149) @ 2050000: uvm_test_top.ve.apb_ss_env [USR_MONITOR] Write access not to Control/Sataus Registers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 2150000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 2 Sent ...
UVM_INFO @ 2150000: reporter [RegModel] Wrote register via map reg_model_apb.uart0_rm.uart_ctrl_rf.default_map: reg_model_apb.uart0_rm.uart_ctrl_rf.ua_div_latch0=0x1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 2450000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00810000[APB_WRITE]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 2550000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @3922    
  addr           integral            32    'h810000 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h1      
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    2350000  
  end_time       time                64    2550000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(121) @ 2550000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] APB_WRITE: addr = 'h810000, data = 'h1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(185) @ 2550000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] Setting Config
-----------------------------------------------------------
Name             Type                     Size  Value      
-----------------------------------------------------------
uart_cfg         uart_config              -     @639       
  is_tx_active   uvm_active_passive_enum  1     UVM_ACTIVE 
  is_rx_active   uvm_active_passive_enum  1     UVM_PASSIVE
  baud_rate_gen  integral                 8     'd1        
  baud_rate_div  integral                 8     'd0        
  char_length    integral                 2     'h3        
  nbstop         integral                 1     'h1        
  parity_en      integral                 1     'h1        
  parity_mode    integral                 2     'h0        
-----------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 2550000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 2550000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 2550000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h810000 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h1      
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    2350000  
  end_time       time                64    2550000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 2750000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
-----------------------------------------------
Name          Type               Size  Value   
-----------------------------------------------
transfer      ahb_transfer       -     @3568   
  data        integral           32    'h1     
  address     integral           32    'h810000
  direction   ahb_direction      1     WRITE   
  hsize       ahb_transfer_size  3     BYTE    
  burst       ahb_burst_kind     3     SINGLE  
  prot        integral           4     'hx     
  begin_time  time               64    2150000 
  end_time    time               64    2750000 
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 2750000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  WRITE to 810000 with data 1 has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(98) @ 2750000: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] Write -- calling update() with address = 'h810000, data = 'h1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(149) @ 2750000: uvm_test_top.ve.apb_ss_env [USR_MONITOR] Write access not to Control/Sataus Registers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 2850000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 3 Sent ...
UVM_INFO @ 2850000: reporter [RegModel] Wrote register via map reg_model_apb.uart0_rm.uart_ctrl_rf.default_map: reg_model_apb.uart0_rm.uart_ctrl_rf.ua_div_latch1=0x0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 3150000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00810001[APB_WRITE]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 3250000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @3994    
  addr           integral            32    'h810001 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h0      
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    3050000  
  end_time       time                64    3250000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(121) @ 3250000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] APB_WRITE: addr = 'h810001, data = 'h0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(185) @ 3250000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] Setting Config
-----------------------------------------------------------
Name             Type                     Size  Value      
-----------------------------------------------------------
uart_cfg         uart_config              -     @639       
  is_tx_active   uvm_active_passive_enum  1     UVM_ACTIVE 
  is_rx_active   uvm_active_passive_enum  1     UVM_PASSIVE
  baud_rate_gen  integral                 8     'd1        
  baud_rate_div  integral                 8     'd0        
  char_length    integral                 2     'h3        
  nbstop         integral                 1     'h1        
  parity_en      integral                 1     'h1        
  parity_mode    integral                 2     'h0        
-----------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 3250000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810001 and data = 'h0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 3250000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810001 and data = 'h0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 3250000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h810001 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h0      
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    3050000  
  end_time       time                64    3250000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 3450000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
-----------------------------------------------
Name          Type               Size  Value   
-----------------------------------------------
transfer      ahb_transfer       -     @3568   
  data        integral           32    'h0     
  address     integral           32    'h810001
  direction   ahb_direction      1     WRITE   
  hsize       ahb_transfer_size  3     BYTE    
  burst       ahb_burst_kind     3     SINGLE  
  prot        integral           4     'hx     
  begin_time  time               64    2850000 
  end_time    time               64    3450000 
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 3450000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  WRITE to 810001 with data 0 has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(98) @ 3450000: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] Write -- calling update() with address = 'h810001, data = 'h0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(149) @ 3450000: uvm_test_top.ve.apb_ss_env [USR_MONITOR] Write access not to Control/Sataus Registers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 3550000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 4 Sent ...
UVM_INFO @ 3550000: reporter [RegModel] Wrote register via map reg_model_apb.uart0_rm.uart_ctrl_rf.default_map: reg_model_apb.uart0_rm.uart_ctrl_rf.ua_lcr=0xf
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_reg_seq_lib.sv(96) @ 3550000: reporter@@uart_cfg_dut_seq [uart_ctrl_config_reg_seq] UART Controller Register configuration sequence completed
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_reg_seq_lib.sv(83) @ 3550000: reporter@@uart_cfg_dut_seq [uart_ctrl_config_reg_seq] UART Controller Register configuration sequence starting...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 3850000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00810003[APB_WRITE]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 3950000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @4079    
  addr           integral            32    'h810003 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'hf0f0f0f
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    3750000  
  end_time       time                64    3950000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(121) @ 3950000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] APB_WRITE: addr = 'h810003, data = 'hf0f0f0f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(185) @ 3950000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] Setting Config
-----------------------------------------------------------
Name             Type                     Size  Value      
-----------------------------------------------------------
uart_cfg         uart_config              -     @639       
  is_tx_active   uvm_active_passive_enum  1     UVM_ACTIVE 
  is_rx_active   uvm_active_passive_enum  1     UVM_PASSIVE
  baud_rate_gen  integral                 8     'd1        
  baud_rate_div  integral                 8     'd0        
  char_length    integral                 2     'h3        
  nbstop         integral                 1     'h1        
  parity_en      integral                 1     'h1        
  parity_mode    integral                 2     'h0        
-----------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 3950000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810003 and data = 'hf0f0f0f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(163) @ 3950000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] LINE_CTRL Write with addr = 'h810003 and data = 'hf0f0f0f div_en = 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(69) @ 3950000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.tx_scbd [SCRBD] LINE_CTRL Write with addr = 'h810003 and data = 'hf0f0f0f div_en = 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 3950000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810003 and data = 'hf0f0f0f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 3950000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h810003 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'hf0f0f0f
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    3750000  
  end_time       time                64    3950000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 4150000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
-----------------------------------------------
Name          Type               Size  Value   
-----------------------------------------------
transfer      ahb_transfer       -     @3568   
  data        integral           32    'hf     
  address     integral           32    'h810003
  direction   ahb_direction      1     WRITE   
  hsize       ahb_transfer_size  3     BYTE    
  burst       ahb_burst_kind     3     SINGLE  
  prot        integral           4     'hx     
  begin_time  time               64    3550000 
  end_time    time               64    4150000 
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 4150000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  WRITE to 810003 with data f has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(98) @ 4150000: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] Write -- calling update() with address = 'h810003, data = 'hf
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(149) @ 4150000: uvm_test_top.ve.apb_ss_env [USR_MONITOR] Write access not to Control/Sataus Registers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 4250000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 5 Sent ...
UVM_INFO @ 4250000: reporter [RegModel] Wrote register via map reg_model_apb.uart1_rm.uart_ctrl_rf.default_map: reg_model_apb.uart1_rm.uart_ctrl_rf.ua_lcr=0x8f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 4550000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00880003[APB_WRITE]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 4650000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
-----------------------------------------------------
Name             Type                Size  Value     
-----------------------------------------------------
trans_collected  apb_transfer        -     @4155     
  addr           integral            32    'h880003  
  direction      apb_direction_enum  32    APB_WRITE 
  data           integral            32    'h8f8f8f8f
  master         string              6     master    
  slave          string              5     uart1     
  begin_time     time                64    4450000   
  end_time       time                64    4650000   
-----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 4650000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880003 and data = 'h8f8f8f8f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(121) @ 4650000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] APB_WRITE: addr = 'h880003, data = 'h8f8f8f8f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(185) @ 4650000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] Setting Config
-----------------------------------------------------------
Name             Type                     Size  Value      
-----------------------------------------------------------
uart_cfg         uart_config              -     @642       
  is_tx_active   uvm_active_passive_enum  1     UVM_ACTIVE 
  is_rx_active   uvm_active_passive_enum  1     UVM_PASSIVE
  baud_rate_gen  integral                 8     'd0        
  baud_rate_div  integral                 8     'd0        
  char_length    integral                 2     'h3        
  nbstop         integral                 1     'h1        
  parity_en      integral                 1     'h1        
  parity_mode    integral                 2     'h0        
-----------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 4650000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880003 and data = 'h8f8f8f8f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(163) @ 4650000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] LINE_CTRL Write with addr = 'h880003 and data = 'h8f8f8f8f div_en = 1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(69) @ 4650000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.tx_scbd [SCRBD] LINE_CTRL Write with addr = 'h880003 and data = 'h8f8f8f8f div_en = 1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 4650000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
-----------------------------------------------------
Name             Type                Size  Value     
-----------------------------------------------------
trans_collected  apb_transfer        -     @1511     
  addr           integral            32    'h880003  
  direction      apb_direction_enum  32    APB_WRITE 
  data           integral            32    'h8f8f8f8f
  master         string              6     master    
  slave          string              5     uart1     
  begin_time     time                64    4450000   
  end_time       time                64    4650000   
-----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 4850000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
-----------------------------------------------
Name          Type               Size  Value   
-----------------------------------------------
transfer      ahb_transfer       -     @3568   
  data        integral           32    'h8f    
  address     integral           32    'h880003
  direction   ahb_direction      1     WRITE   
  hsize       ahb_transfer_size  3     BYTE    
  burst       ahb_burst_kind     3     SINGLE  
  prot        integral           4     'hx     
  begin_time  time               64    4250000 
  end_time    time               64    4850000 
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 4850000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  WRITE to 880003 with data 8f has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(98) @ 4850000: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] Write -- calling update() with address = 'h880003, data = 'h8f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(149) @ 4850000: uvm_test_top.ve.apb_ss_env [USR_MONITOR] Write access not to Control/Sataus Registers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 4950000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 6 Sent ...
UVM_INFO @ 4950000: reporter [RegModel] Wrote register via map reg_model_apb.uart1_rm.uart_ctrl_rf.default_map: reg_model_apb.uart1_rm.uart_ctrl_rf.ua_div_latch0=0x1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 5250000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00880000[APB_WRITE]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 5350000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @4231    
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h1      
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    5150000  
  end_time       time                64    5350000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 5350000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(121) @ 5350000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] APB_WRITE: addr = 'h880000, data = 'h1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(185) @ 5350000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] Setting Config
-----------------------------------------------------------
Name             Type                     Size  Value      
-----------------------------------------------------------
uart_cfg         uart_config              -     @642       
  is_tx_active   uvm_active_passive_enum  1     UVM_ACTIVE 
  is_rx_active   uvm_active_passive_enum  1     UVM_PASSIVE
  baud_rate_gen  integral                 8     'd1        
  baud_rate_div  integral                 8     'd0        
  char_length    integral                 2     'h3        
  nbstop         integral                 1     'h1        
  parity_en      integral                 1     'h1        
  parity_mode    integral                 2     'h0        
-----------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 5350000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 5350000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h1      
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    5150000  
  end_time       time                64    5350000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 5550000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
-----------------------------------------------
Name          Type               Size  Value   
-----------------------------------------------
transfer      ahb_transfer       -     @3568   
  data        integral           32    'h1     
  address     integral           32    'h880000
  direction   ahb_direction      1     WRITE   
  hsize       ahb_transfer_size  3     BYTE    
  burst       ahb_burst_kind     3     SINGLE  
  prot        integral           4     'hx     
  begin_time  time               64    4950000 
  end_time    time               64    5550000 
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 5550000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  WRITE to 880000 with data 1 has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(98) @ 5550000: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] Write -- calling update() with address = 'h880000, data = 'h1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(149) @ 5550000: uvm_test_top.ve.apb_ss_env [USR_MONITOR] Write access not to Control/Sataus Registers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 5650000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 7 Sent ...
UVM_INFO @ 5650000: reporter [RegModel] Wrote register via map reg_model_apb.uart1_rm.uart_ctrl_rf.default_map: reg_model_apb.uart1_rm.uart_ctrl_rf.ua_div_latch1=0x0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 5950000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00880001[APB_WRITE]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 6050000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @4303    
  addr           integral            32    'h880001 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h0      
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    5850000  
  end_time       time                64    6050000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 6050000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880001 and data = 'h0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(121) @ 6050000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] APB_WRITE: addr = 'h880001, data = 'h0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(185) @ 6050000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] Setting Config
-----------------------------------------------------------
Name             Type                     Size  Value      
-----------------------------------------------------------
uart_cfg         uart_config              -     @642       
  is_tx_active   uvm_active_passive_enum  1     UVM_ACTIVE 
  is_rx_active   uvm_active_passive_enum  1     UVM_PASSIVE
  baud_rate_gen  integral                 8     'd1        
  baud_rate_div  integral                 8     'd0        
  char_length    integral                 2     'h3        
  nbstop         integral                 1     'h1        
  parity_en      integral                 1     'h1        
  parity_mode    integral                 2     'h0        
-----------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 6050000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880001 and data = 'h0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 6050000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h880001 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h0      
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    5850000  
  end_time       time                64    6050000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 6250000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
-----------------------------------------------
Name          Type               Size  Value   
-----------------------------------------------
transfer      ahb_transfer       -     @3568   
  data        integral           32    'h0     
  address     integral           32    'h880001
  direction   ahb_direction      1     WRITE   
  hsize       ahb_transfer_size  3     BYTE    
  burst       ahb_burst_kind     3     SINGLE  
  prot        integral           4     'hx     
  begin_time  time               64    5650000 
  end_time    time               64    6250000 
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 6250000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  WRITE to 880001 with data 0 has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(98) @ 6250000: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] Write -- calling update() with address = 'h880001, data = 'h0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(149) @ 6250000: uvm_test_top.ve.apb_ss_env [USR_MONITOR] Write access not to Control/Sataus Registers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 6350000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 8 Sent ...
UVM_INFO @ 6350000: reporter [RegModel] Wrote register via map reg_model_apb.uart1_rm.uart_ctrl_rf.default_map: reg_model_apb.uart1_rm.uart_ctrl_rf.ua_lcr=0xf
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_reg_seq_lib.sv(96) @ 6350000: reporter@@uart_cfg_dut_seq [uart_ctrl_config_reg_seq] UART Controller Register configuration sequence completed
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 6650000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00880003[APB_WRITE]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 6750000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @4365    
  addr           integral            32    'h880003 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'hf0f0f0f
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    6550000  
  end_time       time                64    6750000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 6750000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880003 and data = 'hf0f0f0f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(121) @ 6750000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] APB_WRITE: addr = 'h880003, data = 'hf0f0f0f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(185) @ 6750000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] Setting Config
-----------------------------------------------------------
Name             Type                     Size  Value      
-----------------------------------------------------------
uart_cfg         uart_config              -     @642       
  is_tx_active   uvm_active_passive_enum  1     UVM_ACTIVE 
  is_rx_active   uvm_active_passive_enum  1     UVM_PASSIVE
  baud_rate_gen  integral                 8     'd1        
  baud_rate_div  integral                 8     'd0        
  char_length    integral                 2     'h3        
  nbstop         integral                 1     'h1        
  parity_en      integral                 1     'h1        
  parity_mode    integral                 2     'h0        
-----------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 6750000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880003 and data = 'hf0f0f0f
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(163) @ 6750000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] LINE_CTRL Write with addr = 'h880003 and data = 'hf0f0f0f div_en = 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(69) @ 6750000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.tx_scbd [SCRBD] LINE_CTRL Write with addr = 'h880003 and data = 'hf0f0f0f div_en = 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 6750000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h880003 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'hf0f0f0f
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    6550000  
  end_time       time                64    6750000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 6950000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
-----------------------------------------------
Name          Type               Size  Value   
-----------------------------------------------
transfer      ahb_transfer       -     @3568   
  data        integral           32    'hf     
  address     integral           32    'h880003
  direction   ahb_direction      1     WRITE   
  hsize       ahb_transfer_size  3     BYTE    
  burst       ahb_burst_kind     3     SINGLE  
  prot        integral           4     'hx     
  begin_time  time               64    6350000 
  end_time    time               64    6950000 
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 6950000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  WRITE to 880003 with data f has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(98) @ 6950000: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] Write -- calling update() with address = 'h880003, data = 'hf
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(149) @ 6950000: uvm_test_top.ve.apb_ss_env [USR_MONITOR] Write access not to Control/Sataus Registers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_seq_lib.sv(62) @ 7350000: uvm_test_top.ve.uart0.Tx.sequencer@@u2a_incr_payload.uart_seq [uart_incr_payload_seq] UART sequencer executing sequence...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_seq_lib.sv(62) @ 7350000: uvm_test_top.ve.uart1.Tx.sequencer@@u2a_incr_payload.uart_seq [uart_incr_payload_seq] UART sequencer executing sequence...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(154) @ 7350000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending TX Frame...
------------------------------------------------------------------------------------------------------------
Name                           Type        Size  Value                                                      
------------------------------------------------------------------------------------------------------------
req                            uart_frame  -     @4465                                                      
  start_bit                    integral    1     'h0                                                        
  payload                      integral    8     'h7d                                                       
  parity                       integral    1     'h1                                                        
  stop_bits                    integral    2     'h3                                                        
  error_bits                   integral    4     'h0                                                        
  parity_type                  parity_e    1     GOOD_PARITY                                                
  transmit_delay               integral    32    'd1                                                        
  begin_time                   time        64    7350000                                                    
  depth                        int         32    'd3                                                        
  parent sequence (name)       string      8     uart_seq                                                   
  parent sequence (full name)  string      59    uvm_test_top.ve.virtual_sequencer.u2a_incr_payload.uart_seq
  sequencer                    string      34    uvm_test_top.ve.uart1.Tx.sequencer                         
------------------------------------------------------------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(154) @ 7350000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending TX Frame...
------------------------------------------------------------------------------------------------------------
Name                           Type        Size  Value                                                      
------------------------------------------------------------------------------------------------------------
req                            uart_frame  -     @4459                                                      
  start_bit                    integral    1     'h0                                                        
  payload                      integral    8     'h8e                                                       
  parity                       integral    1     'h1                                                        
  stop_bits                    integral    2     'h3                                                        
  error_bits                   integral    4     'h0                                                        
  parity_type                  parity_e    1     GOOD_PARITY                                                
  transmit_delay               integral    32    'd8                                                        
  begin_time                   time        64    7350000                                                    
  depth                        int         32    'd3                                                        
  parent sequence (name)       string      8     uart_seq                                                   
  parent sequence (full name)  string      59    uvm_test_top.ve.virtual_sequencer.u2a_incr_payload.uart_seq
  sequencer                    string      34    uvm_test_top.ve.uart0.Tx.sequencer                         
------------------------------------------------------------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 7550000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 9 Sent ...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 7850000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00810000[APB_WRITE]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 7950000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
-----------------------------------------------------
Name             Type                Size  Value     
-----------------------------------------------------
trans_collected  apb_transfer        -     @4503     
  addr           integral            32    'h810000  
  direction      apb_direction_enum  32    APB_WRITE 
  data           integral            32    'h54b9ecb0
  master         string              6     master    
  slave          string              5     uart0     
  begin_time     time                64    7750000   
  end_time       time                64    7950000   
-----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(121) @ 7950000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] APB_WRITE: addr = 'h810000, data = 'h54b9ecb0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(185) @ 7950000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] Setting Config
-----------------------------------------------------------
Name             Type                     Size  Value      
-----------------------------------------------------------
uart_cfg         uart_config              -     @639       
  is_tx_active   uvm_active_passive_enum  1     UVM_ACTIVE 
  is_rx_active   uvm_active_passive_enum  1     UVM_PASSIVE
  baud_rate_gen  integral                 8     'd1        
  baud_rate_div  integral                 8     'd0        
  char_length    integral                 2     'h3        
  nbstop         integral                 1     'h1        
  parity_en      integral                 1     'h1        
  parity_mode    integral                 2     'h0        
-----------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 7950000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h54b9ecb0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(171) @ 7950000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called pushing into queue with data = 'h54b9ecb0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 7950000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h54b9ecb0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 7950000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
-----------------------------------------------------
Name             Type                Size  Value     
-----------------------------------------------------
trans_collected  apb_transfer        -     @1511     
  addr           integral            32    'h810000  
  direction      apb_direction_enum  32    APB_WRITE 
  data           integral            32    'h54b9ecb0
  master         string              6     master    
  slave          string              5     uart0     
  begin_time     time                64    7750000   
  end_time       time                64    7950000   
-----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(163) @ 7950000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver - Modem RTS or CTS asserted
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 8150000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
-------------------------------------------------
Name          Type               Size  Value     
-------------------------------------------------
transfer      ahb_transfer       -     @3568     
  data        integral           32    'h54b9ecb0
  address     integral           32    'h810000  
  direction   ahb_direction      1     WRITE     
  hsize       ahb_transfer_size  3     BYTE      
  burst       ahb_burst_kind     3     SINGLE    
  prot        integral           4     'hx       
  begin_time  time               64    7550000   
  end_time    time               64    8150000   
-------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 8150000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  WRITE to 810000 with data 54b9ecb0 has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(98) @ 8150000: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] Write -- calling update() with address = 'h810000, data = 'h54b9ecb0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(149) @ 8150000: uvm_test_top.ve.apb_ss_env [USR_MONITOR] Write access not to Control/Sataus Registers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 8250000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 10 Sent ...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 8550000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00880000[APB_WRITE]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 8650000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @4566    
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h12f773c
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    8450000  
  end_time       time                64    8650000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 8650000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h12f773c
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(121) @ 8650000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] APB_WRITE: addr = 'h880000, data = 'h12f773c
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(185) @ 8650000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] Setting Config
-----------------------------------------------------------
Name             Type                     Size  Value      
-----------------------------------------------------------
uart_cfg         uart_config              -     @642       
  is_tx_active   uvm_active_passive_enum  1     UVM_ACTIVE 
  is_rx_active   uvm_active_passive_enum  1     UVM_PASSIVE
  baud_rate_gen  integral                 8     'd1        
  baud_rate_div  integral                 8     'd0        
  char_length    integral                 2     'h3        
  nbstop         integral                 1     'h1        
  parity_en      integral                 1     'h1        
  parity_mode    integral                 2     'h0        
-----------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 8650000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h12f773c
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(171) @ 8650000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called pushing into queue with data = 'h12f773c
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 8650000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h12f773c
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    8450000  
  end_time       time                64    8650000  
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 8850000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
------------------------------------------------
Name          Type               Size  Value    
------------------------------------------------
transfer      ahb_transfer       -     @3568    
  data        integral           32    'h12f773c
  address     integral           32    'h880000 
  direction   ahb_direction      1     WRITE    
  hsize       ahb_transfer_size  3     BYTE     
  burst       ahb_burst_kind     3     SINGLE   
  prot        integral           4     'hx      
  begin_time  time               64    8250000  
  end_time    time               64    8850000  
------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 8850000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  WRITE to 880000 with data 12f773c has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(98) @ 8850000: uvm_test_top.ve.apb_ss_env [apb_subsystem_env] Write -- calling update() with address = 'h880000, data = 'h12f773c
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv(149) @ 8850000: uvm_test_top.ve.apb_ss_env [USR_MONITOR] Write access not to Control/Sataus Registers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(184) @ 9150000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] SOP detected
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(193) @ 9150000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Collecting a frame: 1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(143) @ 9550000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] sample_clk- resetting ua_brgr
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(172) @ 9551000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame SOP: 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(184) @ 9950000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] SOP detected
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(193) @ 9950000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Collecting a frame: 1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(143) @ 10350000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] sample_clk- resetting ua_brgr
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(184) @ 10750000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(193) @ 10750000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Collecting a frame: 1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(143) @ 11150000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] sample_clk- resetting ua_brgr
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 11151000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:0 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 11151000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 11951000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 12751000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:1 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 12751000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 12751000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(163) @ 13550000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver - Modem RTS or CTS asserted
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 13551000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 14351000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:2 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 14351000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 14351000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 15151000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(172) @ 15151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame SOP: 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 15951000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:3 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 15951000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 15951000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(184) @ 16350000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(193) @ 16350000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Collecting a frame: 1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(143) @ 16750000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] sample_clk- resetting ua_brgr
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 16751000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 16751000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:0 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 17551000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:4 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 17551000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 17551000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 18351000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 18351000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:1 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 18351000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 19151000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:5 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 19151000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 19151000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 19951000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 19951000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:2 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 19951000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 20751000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:6 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 20751000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 20751000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 21551000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 21551000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:3 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 21551000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 22351000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:7 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 22351000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 22351000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 23151000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 23151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:4 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 23151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(187) @ 23951000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame Parity bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 23951000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(216) @ 23951000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(218) @ 23951000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received Parity is same as calculated Parity
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(216) @ 24751000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received Parity bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(218) @ 24751000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received Parity is same as calculated Parity
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 24751000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:5 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 24751000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(194) @ 25551000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame Stop bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(216) @ 25551000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received Parity bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(218) @ 25551000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(226) @ 25551000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Received a Stop bit: 'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(215) @ 26350000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Frame **1** Sent...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(235) @ 26350000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] Collected the following Frame No:1
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @4614      
  start_bit       integral    1     'h0        
  payload         integral    8     'hb0       
  parity          integral    1     'h0        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd11       
  begin_time      time        64    9150000    
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(193) @ 26350000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] ####### PASS : uart0 RECEIVED CORRECT DATA expected = 'hb0, received = 'hb0
UVM_WARNING /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_monitor.sv(135) @ 26350000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor [CVC-DBG] Trying to pop an empty Q
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 26350000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(226) @ 26351000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Received a Stop bit: 'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 26351000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:6 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 26351000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(235) @ 27150000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] Collected the following Frame No:1
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @4659      
  start_bit       integral    1     'h0        
  payload         integral    8     'h3c       
  parity          integral    1     'h1        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd12       
  begin_time      time        64    9950000    
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(193) @ 27150000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] ####### PASS : uart1 RECEIVED CORRECT DATA expected = 'h3c, received = 'h3c
UVM_WARNING /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_monitor.sv(135) @ 27150000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor [CVC-DBG] Trying to pop an empty Q
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 27150000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 27150000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(226) @ 27151000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Stop bit: 'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(235) @ 27950000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Collected the following Frame No:1
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @4702      
  start_bit       integral    1     'h0        
  payload         integral    8     'h7d       
  parity          integral    1     'h1        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd13       
  begin_time      time        64    10750000   
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 27950000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(154) @ 27950000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending TX Frame...
------------------------------------------------------------------------------------------------------------
Name                           Type        Size  Value                                                      
------------------------------------------------------------------------------------------------------------
req                            uart_frame  -     @5517                                                      
  start_bit                    integral    1     'h0                                                        
  payload                      integral    8     'h80                                                       
  parity                       integral    1     'h0                                                        
  stop_bits                    integral    2     'h3                                                        
  error_bits                   integral    4     'h0                                                        
  parity_type                  parity_e    1     GOOD_PARITY                                                
  transmit_delay               integral    32    'd12                                                       
  begin_time                   time        64    27950000                                                   
  depth                        int         32    'd3                                                        
  parent sequence (name)       string      8     uart_seq                                                   
  parent sequence (full name)  string      59    uvm_test_top.ve.virtual_sequencer.u2a_incr_payload.uart_seq
  sequencer                    string      34    uvm_test_top.ve.uart1.Tx.sequencer                         
------------------------------------------------------------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 27951000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:7 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 27951000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(187) @ 29551000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame Parity bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 29551000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(194) @ 31151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame Stop bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(216) @ 31151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received Parity bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(218) @ 31151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(215) @ 31950000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Frame **1** Sent...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 32750000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(226) @ 32751000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Stop bit: 'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(235) @ 33550000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Collected the following Frame No:1
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @4970      
  start_bit       integral    1     'h0        
  payload         integral    8     'h8e       
  parity          integral    1     'h1        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd20       
  begin_time      time        64    16350000   
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 33550000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(154) @ 33550000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending TX Frame...
------------------------------------------------------------------------------------------------------------
Name                           Type        Size  Value                                                      
------------------------------------------------------------------------------------------------------------
req                            uart_frame  -     @5774                                                      
  start_bit                    integral    1     'h0                                                        
  payload                      integral    8     'h91                                                       
  parity                       integral    1     'h0                                                        
  stop_bits                    integral    2     'h3                                                        
  error_bits                   integral    4     'h0                                                        
  parity_type                  parity_e    1     GOOD_PARITY                                                
  transmit_delay               integral    32    'd5                                                        
  begin_time                   time        64    33550000                                                   
  depth                        int         32    'd3                                                        
  parent sequence (name)       string      8     uart_seq                                                   
  parent sequence (full name)  string      59    uvm_test_top.ve.virtual_sequencer.u2a_incr_payload.uart_seq
  sequencer                    string      34    uvm_test_top.ve.uart0.Tx.sequencer                         
------------------------------------------------------------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(163) @ 37550000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver - Modem RTS or CTS asserted
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(163) @ 37550000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver - Modem RTS or CTS asserted
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(172) @ 38351000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame SOP: 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(172) @ 39151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame SOP: 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(184) @ 39550000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(193) @ 39550000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Collecting a frame: 2
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(143) @ 39950000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] sample_clk- resetting ua_brgr
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 39951000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:0 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(184) @ 40350000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(193) @ 40350000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Collecting a frame: 2
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(143) @ 40750000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] sample_clk- resetting ua_brgr
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 40751000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:0 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 41551000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:1 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 41551000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 42351000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:1 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 42351000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 43151000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:2 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 43151000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 43951000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:2 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 43951000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 44751000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:3 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 44751000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 45551000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:3 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 45551000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 46351000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:4 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 46351000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 47151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:4 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 47151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 47951000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:5 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 47951000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 48751000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:5 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 48751000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 49551000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:6 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 49551000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 50351000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:6 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 50351000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 51151000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:7 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 51151000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 51951000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:7 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 51951000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(187) @ 52751000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 52751000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(187) @ 53551000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 53551000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(194) @ 54351000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame Stop bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(216) @ 54351000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(218) @ 54351000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(215) @ 55150000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Frame **2** Sent...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(194) @ 55151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame Stop bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(216) @ 55151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(218) @ 55151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 55950000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(215) @ 55950000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Frame **2** Sent...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(226) @ 55951000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Stop bit: 'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(235) @ 56750000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Collected the following Frame No:2
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @6069      
  start_bit       integral    1     'h0        
  payload         integral    8     'h80       
  parity          integral    1     'h0        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd15       
  begin_time      time        64    39550000   
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 56750000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 56750000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(154) @ 56750000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending TX Frame...
------------------------------------------------------------------------------------------------------------
Name                           Type        Size  Value                                                      
------------------------------------------------------------------------------------------------------------
req                            uart_frame  -     @6829                                                      
  start_bit                    integral    1     'h0                                                        
  payload                      integral    8     'h83                                                       
  parity                       integral    1     'h0                                                        
  stop_bits                    integral    2     'h3                                                        
  error_bits                   integral    4     'h0                                                        
  parity_type                  parity_e    1     GOOD_PARITY                                                
  transmit_delay               integral    32    'd15                                                       
  begin_time                   time        64    56750000                                                   
  depth                        int         32    'd3                                                        
  parent sequence (name)       string      8     uart_seq                                                   
  parent sequence (full name)  string      59    uvm_test_top.ve.virtual_sequencer.u2a_incr_payload.uart_seq
  sequencer                    string      34    uvm_test_top.ve.uart1.Tx.sequencer                         
------------------------------------------------------------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(226) @ 56751000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Stop bit: 'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(235) @ 57550000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Collected the following Frame No:2
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @6113      
  start_bit       integral    1     'h0        
  payload         integral    8     'h91       
  parity          integral    1     'h0        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd9        
  begin_time      time        64    40350000   
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 57550000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(154) @ 57550000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending TX Frame...
------------------------------------------------------------------------------------------------------------
Name                           Type        Size  Value                                                      
------------------------------------------------------------------------------------------------------------
req                            uart_frame  -     @6873                                                      
  start_bit                    integral    1     'h0                                                        
  payload                      integral    8     'h94                                                       
  parity                       integral    1     'h0                                                        
  stop_bits                    integral    2     'h3                                                        
  error_bits                   integral    4     'h0                                                        
  parity_type                  parity_e    1     GOOD_PARITY                                                
  transmit_delay               integral    32    'd16                                                       
  begin_time                   time        64    57550000                                                   
  depth                        int         32    'd3                                                        
  parent sequence (name)       string      8     uart_seq                                                   
  parent sequence (full name)  string      59    uvm_test_top.ve.virtual_sequencer.u2a_incr_payload.uart_seq
  sequencer                    string      34    uvm_test_top.ve.uart0.Tx.sequencer                         
------------------------------------------------------------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(163) @ 68750000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver - Modem RTS or CTS asserted
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(163) @ 70350000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver - Modem RTS or CTS asserted
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(172) @ 70351000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame SOP: 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(172) @ 71151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame SOP: 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(184) @ 71550000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(193) @ 71550000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Collecting a frame: 3
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(143) @ 71950000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] sample_clk- resetting ua_brgr
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 71951000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:0 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(184) @ 72350000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(193) @ 72350000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Collecting a frame: 3
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(143) @ 72750000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] sample_clk- resetting ua_brgr
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 72751000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:0 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 73551000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:1 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 73551000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 74351000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:1 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 74351000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 75151000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:2 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 75151000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 75951000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:2 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 75951000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 76751000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:3 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 76751000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 77551000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:3 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 77551000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 78351000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:4 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 78351000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 79151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:4 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 79151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 79951000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:5 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 79951000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 80751000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:5 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 80751000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 81551000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:6 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 81551000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 82351000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:6 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 82351000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 83151000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:7 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 83151000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 83951000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:7 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 83951000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(187) @ 84751000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 84751000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(187) @ 85551000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 85551000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(194) @ 86351000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame Stop bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(216) @ 86351000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(218) @ 86351000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(215) @ 87150000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Frame **3** Sent...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(194) @ 87151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame Stop bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(216) @ 87151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(218) @ 87151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 87950000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(215) @ 87950000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Frame **3** Sent...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(226) @ 87951000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Stop bit: 'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(235) @ 88750000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Collected the following Frame No:3
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @7489      
  start_bit       integral    1     'h0        
  payload         integral    8     'h83       
  parity          integral    1     'h0        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd19       
  begin_time      time        64    71550000   
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 88750000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 88750000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(154) @ 88750000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending TX Frame...
------------------------------------------------------------------------------------------------------------
Name                           Type        Size  Value                                                      
------------------------------------------------------------------------------------------------------------
req                            uart_frame  -     @8249                                                      
  start_bit                    integral    1     'h0                                                        
  payload                      integral    8     'h86                                                       
  parity                       integral    1     'h0                                                        
  stop_bits                    integral    2     'h3                                                        
  error_bits                   integral    4     'h0                                                        
  parity_type                  parity_e    1     GOOD_PARITY                                                
  transmit_delay               integral    32    'd7                                                        
  begin_time                   time        64    88750000                                                   
  depth                        int         32    'd3                                                        
  parent sequence (name)       string      8     uart_seq                                                   
  parent sequence (full name)  string      59    uvm_test_top.ve.virtual_sequencer.u2a_incr_payload.uart_seq
  sequencer                    string      34    uvm_test_top.ve.uart1.Tx.sequencer                         
------------------------------------------------------------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(226) @ 88751000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Stop bit: 'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(235) @ 89550000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Collected the following Frame No:3
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @7533      
  start_bit       integral    1     'h0        
  payload         integral    8     'h94       
  parity          integral    1     'h0        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd19       
  begin_time      time        64    72350000   
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 89550000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(154) @ 89550000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending TX Frame...
------------------------------------------------------------------------------------------------------------
Name                           Type        Size  Value                                                      
------------------------------------------------------------------------------------------------------------
req                            uart_frame  -     @8293                                                      
  start_bit                    integral    1     'h0                                                        
  payload                      integral    8     'h97                                                       
  parity                       integral    1     'h0                                                        
  stop_bits                    integral    2     'h3                                                        
  error_bits                   integral    4     'h0                                                        
  parity_type                  parity_e    1     GOOD_PARITY                                                
  transmit_delay               integral    32    'd13                                                       
  begin_time                   time        64    89550000                                                   
  depth                        int         32    'd3                                                        
  parent sequence (name)       string      8     uart_seq                                                   
  parent sequence (full name)  string      59    uvm_test_top.ve.virtual_sequencer.u2a_incr_payload.uart_seq
  sequencer                    string      34    uvm_test_top.ve.uart0.Tx.sequencer                         
------------------------------------------------------------------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(163) @ 94350000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver - Modem RTS or CTS asserted
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(172) @ 95951000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame SOP: 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(184) @ 97150000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(193) @ 97150000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Collecting a frame: 4
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(143) @ 97550000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] sample_clk- resetting ua_brgr
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 97551000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:0 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 99151000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:1 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 99151000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(163) @ 99950000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver - Modem RTS or CTS asserted
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 100751000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:2 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 100751000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(172) @ 101551000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame SOP: 0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 102351000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:3 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 102351000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(184) @ 102750000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(193) @ 102750000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Collecting a frame: 4
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(143) @ 103150000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] sample_clk- resetting ua_brgr
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 103151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:0 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 103951000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:4 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 103951000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 104751000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:1 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 104751000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 105551000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:5 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 105551000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 106351000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:2 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 106351000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 107151000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:6 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 107151000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 107951000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:3 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 107951000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 108751000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:7 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 108751000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 109551000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:4 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 109551000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(187) @ 110351000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 110351000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 111151000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:5 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 111151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(194) @ 111951000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Driver Sending Frame Stop bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(216) @ 111951000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(218) @ 111951000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(215) @ 112750000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Frame **4** Sent...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 112751000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:6 value:'b00000000
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 112751000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 113550000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(226) @ 113551000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Received a Stop bit: 'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(235) @ 114350000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] Collected the following Frame No:4
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @8649      
  start_bit       integral    1     'h0        
  payload         integral    8     'h86       
  parity          integral    1     'h0        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd11       
  begin_time      time        64    97150000   
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 114350000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(180) @ 114351000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame data bit number:7 value:'b00000001
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 114351000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(187) @ 115951000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(210) @ 115951000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Frame data bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(194) @ 117551000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Driver Sending Frame Stop bit:'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(216) @ 117551000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received Parity bit:'b0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(218) @ 117551000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(215) @ 118350000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Frame **4** Sent...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 119150000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(226) @ 119151000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Received a Stop bit: 'b1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 119350000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 11 Sent ...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_seq_lib.sv(199) @ 119350000: uvm_test_top.ve.ahb0.master_agent.sequencer@@u2a_incr_payload.rd_rx_fifo [SEQ] Read RX_FIFO_REG DATA is `x0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 119650000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00810000[APB_READ]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 119750000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @9695    
  addr           integral            32    'h810000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h8e     
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    119550000
  end_time       time                64    119750000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(127) @ 119750000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] APB_READ: addr = 'h810000, data = 'h8e
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 119750000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h8e
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 119750000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart0  expected = 'h8e, received = 'h8e
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 119750000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h8e
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 119750000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h810000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h8e     
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    119550000
  end_time       time                64    119750000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 119950000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
------------------------------------------------
Name          Type               Size  Value    
------------------------------------------------
transfer      ahb_transfer       -     @3568    
  data        integral           32    'h8e     
  address     integral           32    'h810000 
  direction   ahb_direction      1     READ     
  hsize       ahb_transfer_size  3     BYTE     
  burst       ahb_burst_kind     3     SINGLE   
  prot        integral           4     'hx      
  begin_time  time               64    119350000
  end_time    time               64    119950000
------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 119950000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  READ to 810000 with data 8e has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(235) @ 119950000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] Collected the following Frame No:4
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @8901      
  start_bit       integral    1     'h0        
  payload         integral    8     'h97       
  parity          integral    1     'h0        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd17       
  begin_time      time        64    102750000  
-----------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(173) @ 119950000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 120050000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 12 Sent ...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_seq_lib.sv(199) @ 120050000: uvm_test_top.ve.ahb0.master_agent.sequencer@@u2a_incr_payload.rd_rx_fifo [SEQ] Read RX_FIFO_REG DATA is `x0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 120350000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00810000[APB_READ]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 120450000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @9757    
  addr           integral            32    'h810000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h91     
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    120250000
  end_time       time                64    120450000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(127) @ 120450000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] APB_READ: addr = 'h810000, data = 'h91
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 120450000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h91
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 120450000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart0  expected = 'h91, received = 'h91
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 120450000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h91
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 120450000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h810000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h91     
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    120250000
  end_time       time                64    120450000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 120650000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
------------------------------------------------
Name          Type               Size  Value    
------------------------------------------------
transfer      ahb_transfer       -     @3568    
  data        integral           32    'h91     
  address     integral           32    'h810000 
  direction   ahb_direction      1     READ     
  hsize       ahb_transfer_size  3     BYTE     
  burst       ahb_burst_kind     3     SINGLE   
  prot        integral           4     'hx      
  begin_time  time               64    120050000
  end_time    time               64    120650000
------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 120650000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  READ to 810000 with data 91 has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 120750000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 13 Sent ...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_seq_lib.sv(199) @ 120750000: uvm_test_top.ve.ahb0.master_agent.sequencer@@u2a_incr_payload.rd_rx_fifo [SEQ] Read RX_FIFO_REG DATA is `x0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 121050000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00810000[APB_READ]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 121150000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @9815    
  addr           integral            32    'h810000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h94     
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    120950000
  end_time       time                64    121150000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(127) @ 121150000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] APB_READ: addr = 'h810000, data = 'h94
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 121150000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h94
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 121150000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart0  expected = 'h94, received = 'h94
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 121150000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h94
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 121150000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h810000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h94     
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    120950000
  end_time       time                64    121150000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 121350000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
------------------------------------------------
Name          Type               Size  Value    
------------------------------------------------
transfer      ahb_transfer       -     @3568    
  data        integral           32    'h94     
  address     integral           32    'h810000 
  direction   ahb_direction      1     READ     
  hsize       ahb_transfer_size  3     BYTE     
  burst       ahb_burst_kind     3     SINGLE   
  prot        integral           4     'hx      
  begin_time  time               64    120750000
  end_time    time               64    121350000
------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 121350000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  READ to 810000 with data 94 has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 121450000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 14 Sent ...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_seq_lib.sv(199) @ 121450000: uvm_test_top.ve.ahb0.master_agent.sequencer@@u2a_incr_payload.rd_rx_fifo [SEQ] Read RX_FIFO_REG DATA is `x0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 121750000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00810000[APB_READ]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 121850000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @9881    
  addr           integral            32    'h810000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h97     
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    121650000
  end_time       time                64    121850000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(127) @ 121850000: uvm_test_top.ve.apb_ss_env.apb_uart0 [uart_ctrl_env] APB_READ: addr = 'h810000, data = 'h97
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 121850000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h97
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 121850000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart0  expected = 'h97, received = 'h97
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 121850000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h810000 and data = 'h97
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 121850000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h810000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h97     
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    121650000
  end_time       time                64    121850000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 122050000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
------------------------------------------------
Name          Type               Size  Value    
------------------------------------------------
transfer      ahb_transfer       -     @3568    
  data        integral           32    'h97     
  address     integral           32    'h810000 
  direction   ahb_direction      1     READ     
  hsize       ahb_transfer_size  3     BYTE     
  burst       ahb_burst_kind     3     SINGLE   
  prot        integral           4     'hx      
  begin_time  time               64    121450000
  end_time    time               64    122050000
------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 122050000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  READ to 810000 with data 97 has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 122150000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 15 Sent ...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_seq_lib.sv(199) @ 122150000: uvm_test_top.ve.ahb0.master_agent.sequencer@@u2a_incr_payload.rd_rx_fifo [SEQ] Read RX_FIFO_REG DATA is `x0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 122450000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00880000[APB_READ]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 122550000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @9939    
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h7d     
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    122350000
  end_time       time                64    122550000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 122550000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h7d
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(127) @ 122550000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] APB_READ: addr = 'h880000, data = 'h7d
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 122550000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h7d
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 122550000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart1  expected = 'h7d, received = 'h7d
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 122550000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h7d     
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    122350000
  end_time       time                64    122550000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 122750000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
------------------------------------------------
Name          Type               Size  Value    
------------------------------------------------
transfer      ahb_transfer       -     @3568    
  data        integral           32    'h7d     
  address     integral           32    'h880000 
  direction   ahb_direction      1     READ     
  hsize       ahb_transfer_size  3     BYTE     
  burst       ahb_burst_kind     3     SINGLE   
  prot        integral           4     'hx      
  begin_time  time               64    122150000
  end_time    time               64    122750000
------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 122750000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  READ to 880000 with data 7d has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 122850000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 16 Sent ...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_seq_lib.sv(199) @ 122850000: uvm_test_top.ve.ahb0.master_agent.sequencer@@u2a_incr_payload.rd_rx_fifo [SEQ] Read RX_FIFO_REG DATA is `x0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 123150000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00880000[APB_READ]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 123250000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @9997    
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h80     
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    123050000
  end_time       time                64    123250000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 123250000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h80
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(127) @ 123250000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] APB_READ: addr = 'h880000, data = 'h80
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 123250000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h80
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 123250000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart1  expected = 'h80, received = 'h80
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 123250000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h80     
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    123050000
  end_time       time                64    123250000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 123450000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
------------------------------------------------
Name          Type               Size  Value    
------------------------------------------------
transfer      ahb_transfer       -     @3568    
  data        integral           32    'h80     
  address     integral           32    'h880000 
  direction   ahb_direction      1     READ     
  hsize       ahb_transfer_size  3     BYTE     
  burst       ahb_burst_kind     3     SINGLE   
  prot        integral           4     'hx      
  begin_time  time               64    122850000
  end_time    time               64    123450000
------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 123450000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  READ to 880000 with data 80 has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 123550000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 17 Sent ...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_seq_lib.sv(199) @ 123550000: uvm_test_top.ve.ahb0.master_agent.sequencer@@u2a_incr_payload.rd_rx_fifo [SEQ] Read RX_FIFO_REG DATA is `x0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 123850000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00880000[APB_READ]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 123950000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @10055   
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h83     
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    123750000
  end_time       time                64    123950000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 123950000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h83
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(127) @ 123950000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] APB_READ: addr = 'h880000, data = 'h83
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 123950000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h83
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 123950000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart1  expected = 'h83, received = 'h83
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 123950000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h83     
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    123750000
  end_time       time                64    123950000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 124150000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
------------------------------------------------
Name          Type               Size  Value    
------------------------------------------------
transfer      ahb_transfer       -     @3568    
  data        integral           32    'h83     
  address     integral           32    'h880000 
  direction   ahb_direction      1     READ     
  hsize       ahb_transfer_size  3     BYTE     
  burst       ahb_burst_kind     3     SINGLE   
  prot        integral           4     'hx      
  begin_time  time               64    123550000
  end_time    time               64    124150000
------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 124150000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  READ to 880000 with data 83 has ended
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(127) @ 124250000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] Item 18 Sent ...
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_seq_lib.sv(199) @ 124250000: uvm_test_top.ve.ahb0.master_agent.sequencer@@u2a_incr_payload.rd_rx_fifo [SEQ] Read RX_FIFO_REG DATA is `x0
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(129) @ 124550000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Address Phase Complete: 00880000[APB_READ]
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(145) @ 124650000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Transaction Collected:
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @10114   
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h86     
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    124450000
  end_time       time                64    124650000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 124650000: uvm_test_top.ve.apb_ss_env.apb_uart0.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h86
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(127) @ 124650000: uvm_test_top.ve.apb_ss_env.apb_uart1 [uart_ctrl_env] APB_READ: addr = 'h880000, data = 'h86
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(157) @ 124650000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.rx_scbd [SCRBD] write_apb called with addr = 'h880000 and data = 'h86
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 124650000: uvm_test_top.ve.apb_ss_env.apb_uart1.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart1  expected = 'h86, received = 'h86
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(138) @ 124650000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @1511    
  addr           integral            32    'h880000 
  direction      apb_direction_enum  32    APB_READ 
  data           integral            32    'h86     
  master         string              6     master   
  slave          string              5     uart1    
  begin_time     time                64    124450000
  end_time       time                64    124650000
----------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(132) @ 124850000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] master transfer collected :
------------------------------------------------
Name          Type               Size  Value    
------------------------------------------------
transfer      ahb_transfer       -     @3568    
  data        integral           32    'h86     
  address     integral           32    'h880000 
  direction   ahb_direction      1     READ     
  hsize       ahb_transfer_size  3     BYTE     
  burst       ahb_burst_kind     3     SINGLE   
  prot        integral           4     'hx      
  begin_time  time               64    124250000
  end_time    time               64    124850000
------------------------------------------------

UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv(49) @ 124850000: uvm_test_top.ve.ahb0.master_agent.monitor [USR_MONITOR]  READ to 880000 with data 86 has ended
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_objection.svh(1270) @ 125250000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv(133) @ 125250000: uvm_test_top.ve.ahb0.master_agent.driver [ahb_master_driver] 
Report: AHB master driver sent 18 transfers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv(172) @ 125250000: uvm_test_top.ve.ahb0.master_agent.monitor [ahb_monitor] 
Report: AHB master monitor collected 18 transfers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(153) @ 125250000: uvm_test_top.ve.apb0.bus_collector [apb_collector] Report: APB collector collected 18 transfers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(164) @ 125250000: uvm_test_top.ve.apb0.bus_monitor [apb_monitor] Report: APB monitor collected 18 transfers
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_rx_monitor.sv(99) @ 125250000: uvm_test_top.ve.uart0.Rx.monitor [uart_rx_monitor] UART Frames Collected:1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(227) @ 125250000: uvm_test_top.ve.uart0.Tx.driver [uart_tx_driver] UART Frames Sent:4
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_monitor.sv(99) @ 125250000: uvm_test_top.ve.uart0.Tx.monitor [uart_tx_monitor] UART Frames Collected:4
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_rx_monitor.sv(99) @ 125250000: uvm_test_top.ve.uart1.Rx.monitor [uart_rx_monitor] UART Frames Collected:1
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(227) @ 125250000: uvm_test_top.ve.uart1.Tx.driver [uart_tx_driver] UART Frames Sent:4
UVM_INFO /home/xiaotu/uvm_ref_flow/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_monitor.sv(99) @ 125250000: uvm_test_top.ve.uart1.Tx.monitor [uart_tx_monitor] UART Frames Collected:4
UVM_INFO /tools/uvm/uvm-1.2/src/base/uvm_report_server.svh(847) @ 125250000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  595
UVM_WARNING :    9
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[CFGNRD]     1
[CVC-DBG]     2
[ENV_TOPOLOGY]    29
[GPIO_MON]     1
[MISCMP]     2
[RNTST]     1
[RegModel]     8
[SCRBD]    56
[SEQ]     8
[TEST_DONE]     1
[USR_MONITOR]    30
[UVM/CFG/SET/DPR]     1
[UVM/RELNOTES]     1
[UVM/RESOURCE/ACCESSOR]    11
[UVM/RSRC/NOREGEX]     6
[ahb_master_driver]    21
[ahb_monitor]    19
[apb_collector]    20
[apb_monitor]    37
[apb_subsystem_env]    11
[apb_subsystem_tb]     3
[uart_ctrl_config_reg_seq]     4
[uart_ctrl_env]    28
[uart_incr_payload_seq]     2
[uart_rx_monitor]    38
[uart_tx_driver]   124
[uart_tx_monitor]   134
[vseq]     5

$finish called from file "/tools/uvm/uvm-1.2/src/base/uvm_root.svh", line 517.
$finish at simulation time            125250000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 125250000 ps
CPU Time:      0.630 seconds;       Data structure size:   1.2Mb
Mon Mar 15 05:44:33 2021
