This folder contains the implementation of and gate using cmos logic by switch level modelling
