E:\Project\AC616\test\verilog\03_ddr_test\mig_39_2\example_design\par\example_top.ngc 1452582314
E:\Project\AC616\test\verilog\03_ddr_test\mig_39_2\example_design\par/ila.ngc 1452577053
E:\Project\AC616\test\verilog\03_ddr_test\mig_39_2\example_design\par/icon.ngc 1452577090
E:\Project\AC616\test\verilog\03_ddr_test\mig_39_2\example_design\par/vio.ngc 1452577124
OK
