#\hyperref[sailMIPSzcheckCP2usable]{checkCP2usable}#();
if InBranchDelay then
   #\hyperref[sailMIPSzSignalException]{SignalException}#(ResI);
cb_val = #\hyperref[sailMIPSzreadCapReg]{readCapReg}#(cb);
let cb_ptr = #\hyperref[sailMIPSzgetCapCursor]{getCapCursor}#(cb_val);
let cb_top = #\hyperref[sailMIPSzgetCapTop]{getCapTop}#(cb_val);
let cb_base= #\hyperref[sailMIPSzgetCapBase]{getCapBase}#(cb_val);
let sentry = #\hyperref[sailMIPSzisSentryCap]{isSentryCap}#(cb_val);
if not (cb_val.tag) then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_TagViolation, cb)
else if (cb_val.sealed & not(sentry)) then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_SealViolation, cb)
else if not (cb_val.permit_execute) then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_PermitExecuteViolation, cb)
else if cb_ptr < cb_base then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_LengthViolation, cb)
else if (cb_ptr + 4) > cb_top then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_LengthViolation, cb)
else if (cb_ptr % 4) != 0 then
  #\hyperref[sailMIPSzSignalException]{SignalException}#(AdEL)
else
{
  if sentry then
     cb_val = #\hyperref[sailMIPSzunsealCap]{unsealCap}#(cb_val);
  if link then
  {
    let (success, linkCap) = #\hyperref[sailMIPSzsetCapOffset]{setCapOffset}#(PCC, PC+8);
    assert(success, "Link cap should always be representable.");
    let (success2, sealedLink) = #\hyperref[sailMIPSzsealCap]{sealCap}#(linkCap, #\hyperref[sailMIPSztozybits]{to\_bits}#(24, otype_sentry));
    assert(success2, "Sealing should always be possible with current format.");
    #\hyperref[sailMIPSzwriteCapReg]{writeCapReg}#(cd, sealedLink);
  };
  #\hyperref[sailMIPSzexecutezybranchzypcc]{execute\_branch\_pcc}#(cb_val);
};
NextInBranchDelay = 0b1;
