// Seed: 85268366
module module_0 ();
  assign module_3.id_2 = 0;
  logic id_1 = -1;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri1 id_2,
    output wire id_3,
    input tri id_4,
    input supply1 id_5,
    output wire id_6,
    input tri id_7
);
  parameter id_9 = ~1;
  assign id_0 = 1;
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  logic id_1 = -1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd93,
    parameter id_2 = 32'd63,
    parameter id_4 = 32'd95,
    parameter id_5 = 32'd41,
    parameter id_6 = 32'd90,
    parameter id_7 = 32'd90
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    _id_5,
    _id_6,
    _id_7
);
  output wire _id_7;
  inout wire _id_6;
  inout wire _id_5;
  output wire _id_4;
  input wire id_3;
  inout wire _id_2;
  module_0 modCall_1 ();
  output wire _id_1;
  logic id_8;
  struct packed {
    struct {
      logic [1 'b0 : id_4  >=  id_2] id_9;
      logic [1 : id_7] id_10;
    } [id_5  %  -1 'h0 : id_4] id_11;
  } [(  -1  )  ||  id_2  ||  id_1  !=  id_4  ||  id_7  ||  {  1  +  1  ,  id_7  }  ||  1  ==  id_6 :
      -1] id_12 = id_12.id_9;
endmodule
