Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b0638f90ad0e4db3a67089acdf44d80a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot keyboard_tb_behav xil_defaultlib.keyboard_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/model/keyboard_test/keyboard_test.srcs/sources_1/new/keyboard.v" Line 2. Module ps2_keyboard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/model/keyboard_test/keyboard_test.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/model/keyboard_test/keyboard_test.srcs/sources_1/new/keyboard.v" Line 2. Module ps2_keyboard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/model/keyboard_test/keyboard_test.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ps2_keyboard
Compiling module xil_defaultlib.keyboard_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot keyboard_tb_behav
