INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/turorial_ms/project_clk_divider_tb/project_clk_divider_tb.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/turorial_ms/project_clk_divider_tb/project_clk_divider_tb.srcs/sim_1/new/clk_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/turorial_ms/project_clk_divider_tb/project_clk_divider_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
