

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Sat Nov  4 18:07:23 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.732 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   391693|   391693|  3.917 ms|  3.917 ms|  391693|  391693|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_ROW_COL  |   391691|   391691|        22|         10|         10|  39168|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 10, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 25 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 26 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 30 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten75 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %weight_buffer"   --->   Operation 32 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten75"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %o"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten26"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten6"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %r"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %c"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body104"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%r_3 = load i2 %r" [src/conv2.cpp:43]   --->   Operation 46 'load' 'r_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i8 %indvar_flatten6" [src/conv2.cpp:43]   --->   Operation 47 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i15 %indvar_flatten26" [src/conv2.cpp:39]   --->   Operation 48 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten75_load = load i16 %indvar_flatten75" [src/conv2.cpp:38]   --->   Operation 49 'load' 'indvar_flatten75_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i2 %r_3" [src/conv2.cpp:43]   --->   Operation 50 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %r_3, i32 1" [src/conv2.cpp:43]   --->   Operation 51 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.85ns)   --->   "%icmp_ln38 = icmp_eq  i16 %indvar_flatten75_load, i16 39168" [src/conv2.cpp:38]   --->   Operation 52 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.85ns)   --->   "%add_ln38_1 = add i16 %indvar_flatten75_load, i16 1" [src/conv2.cpp:38]   --->   Operation 53 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc123, void %BH.i.preheader.exitStub" [src/conv2.cpp:38]   --->   Operation 54 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%c_load = load i8 %c" [src/conv2.cpp:43]   --->   Operation 55 'load' 'c_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.84ns)   --->   "%icmp_ln39 = icmp_eq  i15 %indvar_flatten26_load, i15 9792" [src/conv2.cpp:39]   --->   Operation 56 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.28ns)   --->   "%xor_ln38 = xor i1 %icmp_ln39, i1 1" [src/conv2.cpp:38]   --->   Operation 57 'xor' 'xor_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%and_ln38 = and i1 %trunc_ln43, i1 %xor_ln38" [src/conv2.cpp:38]   --->   Operation 58 'and' 'and_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_eq  i8 %c_load, i8 255" [src/conv2.cpp:44]   --->   Operation 59 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_1)   --->   "%and_ln38_1 = and i1 %icmp_ln44, i1 %xor_ln38" [src/conv2.cpp:38]   --->   Operation 60 'and' 'and_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %indvar_flatten6_load, i8 153" [src/conv2.cpp:43]   --->   Operation 61 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.28ns)   --->   "%and_ln38_2 = and i1 %icmp_ln43, i1 %xor_ln38" [src/conv2.cpp:38]   --->   Operation 62 'and' 'and_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.28ns)   --->   "%or_ln39 = or i1 %and_ln38_2, i1 %icmp_ln39" [src/conv2.cpp:39]   --->   Operation 63 'or' 'or_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.17ns)   --->   "%select_ln39 = select i1 %or_ln39, i2 0, i2 %r_3" [src/conv2.cpp:39]   --->   Operation 64 'select' 'select_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%xor_ln39 = xor i1 %icmp_ln43, i1 1" [src/conv2.cpp:39]   --->   Operation 65 'xor' 'xor_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln39_1 = or i1 %icmp_ln39, i1 %xor_ln39" [src/conv2.cpp:39]   --->   Operation 66 'or' 'or_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%and_ln39 = and i1 %and_ln38, i1 %or_ln39_1" [src/conv2.cpp:39]   --->   Operation 67 'and' 'and_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_3)   --->   "%xor_ln39_1 = xor i1 %or_ln39, i1 1" [src/conv2.cpp:39]   --->   Operation 68 'xor' 'xor_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_3)   --->   "%and_ln39_2 = and i1 %tmp, i1 %xor_ln39_1" [src/conv2.cpp:39]   --->   Operation 69 'and' 'and_ln39_2' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln39_1 = and i1 %and_ln38_1, i1 %or_ln39_1" [src/conv2.cpp:39]   --->   Operation 70 'and' 'and_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.54ns)   --->   "%add_ln43 = add i2 %select_ln39, i2 1" [src/conv2.cpp:43]   --->   Operation 71 'add' 'add_ln43' <Predicate = (!icmp_ln38)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43 = or i1 %and_ln39_1, i1 %and_ln38_2" [src/conv2.cpp:43]   --->   Operation 72 'or' 'or_ln43' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43_1 = or i1 %or_ln43, i1 %icmp_ln39" [src/conv2.cpp:43]   --->   Operation 73 'or' 'or_ln43_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln43 = select i1 %or_ln43_1, i8 0, i8 %c_load" [src/conv2.cpp:43]   --->   Operation 74 'select' 'select_ln43' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.17ns)   --->   "%select_ln43_1 = select i1 %and_ln39_1, i2 %add_ln43, i2 %select_ln39" [src/conv2.cpp:43]   --->   Operation 75 'select' 'select_ln43_1' <Predicate = (!icmp_ln38)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%trunc_ln43_1 = trunc i2 %add_ln43" [src/conv2.cpp:43]   --->   Operation 76 'trunc' 'trunc_ln43_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln43_2 = select i1 %and_ln39_1, i1 %trunc_ln43_1, i1 %and_ln39" [src/conv2.cpp:43]   --->   Operation 77 'select' 'select_ln43_2' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_3)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln43, i32 1" [src/conv2.cpp:43]   --->   Operation 78 'bitselect' 'tmp_112' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln43_3 = select i1 %and_ln39_1, i1 %tmp_112, i1 %and_ln39_2" [src/conv2.cpp:43]   --->   Operation 79 'select' 'select_ln43_3' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [12/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 80 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln44_4 = add i8 %select_ln43, i8 5" [src/conv2.cpp:44]   --->   Operation 81 'add' 'add_ln44_4' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln43_1 = add i8 %indvar_flatten6_load, i8 1" [src/conv2.cpp:43]   --->   Operation 82 'add' 'add_ln43_1' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.39ns)   --->   "%select_ln43_4 = select i1 %or_ln39, i8 1, i8 %add_ln43_1" [src/conv2.cpp:43]   --->   Operation 83 'select' 'select_ln43_4' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.84ns)   --->   "%add_ln39_26 = add i15 %indvar_flatten26_load, i15 1" [src/conv2.cpp:39]   --->   Operation 84 'add' 'add_ln39_26' <Predicate = (!icmp_ln38)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.29ns)   --->   "%select_ln39_8 = select i1 %icmp_ln39, i15 1, i15 %add_ln39_26" [src/conv2.cpp:39]   --->   Operation 85 'select' 'select_ln39_8' <Predicate = (!icmp_ln38)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln44 = store i16 %add_ln38_1, i16 %indvar_flatten75" [src/conv2.cpp:44]   --->   Operation 86 'store' 'store_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln44 = store i15 %select_ln39_8, i15 %indvar_flatten26" [src/conv2.cpp:44]   --->   Operation 87 'store' 'store_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln44 = store i8 %select_ln43_4, i8 %indvar_flatten6" [src/conv2.cpp:44]   --->   Operation 88 'store' 'store_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln44 = store i2 %select_ln43_1, i2 %r" [src/conv2.cpp:44]   --->   Operation 89 'store' 'store_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln44 = store i8 %add_ln44_4, i8 %c" [src/conv2.cpp:44]   --->   Operation 90 'store' 'store_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.65>
ST_3 : Operation 91 [11/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 91 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln44 = add i8 %select_ln43, i8 1" [src/conv2.cpp:44]   --->   Operation 92 'add' 'add_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [12/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 93 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i8 %select_ln43" [src/conv2.cpp:44]   --->   Operation 94 'zext' 'zext_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 95 [10/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 95 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [11/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 96 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.76ns)   --->   "%add_ln44_1 = add i9 %zext_ln44, i9 2" [src/conv2.cpp:44]   --->   Operation 97 'add' 'add_ln44_1' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [13/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 98 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 99 [9/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 99 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [10/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 100 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [12/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 101 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.76ns)   --->   "%add_ln44_2 = add i9 %zext_ln44, i9 3" [src/conv2.cpp:44]   --->   Operation 102 'add' 'add_ln44_2' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [13/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 103 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 104 [8/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 104 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [9/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 105 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [11/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 106 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [12/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 107 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln44_3 = add i9 %zext_ln44, i9 4" [src/conv2.cpp:44]   --->   Operation 108 'add' 'add_ln44_3' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [13/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 109 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 110 [7/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 110 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [8/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 111 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [10/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 112 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [11/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 113 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [12/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 114 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 115 [6/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 115 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [7/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 116 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [9/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 117 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [10/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 118 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [11/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 119 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 120 [5/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 120 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [6/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 121 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [8/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 122 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [9/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 123 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [10/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 124 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 125 [4/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 125 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [5/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 126 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [7/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 127 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [8/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 128 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [9/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 129 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.89>
ST_11 : Operation 130 [3/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 130 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [4/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 131 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [6/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 132 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [7/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 133 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [8/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 134 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.14>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [src/conv2.cpp:41]   --->   Operation 135 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%o_1 = load i3 %o" [src/conv2.cpp:41]   --->   Operation 136 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i7 %i_1" [src/conv2.cpp:41]   --->   Operation 137 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i3 %o_1" [src/conv2.cpp:41]   --->   Operation 138 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln41_1, i6 %trunc_ln41" [src/conv2.cpp:41]   --->   Operation 139 'bitconcatenate' 'lshr_ln' <Predicate = (!icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %lshr_ln" [src/conv2.cpp:41]   --->   Operation 140 'zext' 'zext_ln41' <Predicate = (!icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr i32 %weight_buffer, i64 0, i64 %zext_ln41" [src/conv2.cpp:41]   --->   Operation 141 'getelementptr' 'weight_buffer_addr' <Predicate = (!icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 142 'load' 'weight_buffer_load' <Predicate = (!icmp_ln39 & !and_ln38_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 143 [1/1] (0.67ns)   --->   "%add_ln38 = add i3 %o_1, i3 1" [src/conv2.cpp:38]   --->   Operation 143 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.36ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i7 0, i7 %i_1" [src/conv2.cpp:38]   --->   Operation 144 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.20ns)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i3 %add_ln38, i3 %o_1" [src/conv2.cpp:38]   --->   Operation 145 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i3 %add_ln38" [src/conv2.cpp:41]   --->   Operation 146 'trunc' 'trunc_ln41_2' <Predicate = (!icmp_ln38 & icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%lshr_ln41_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln41_2, i6 0" [src/conv2.cpp:41]   --->   Operation 147 'bitconcatenate' 'lshr_ln41_mid' <Predicate = (!icmp_ln38 & icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i8 %lshr_ln41_mid" [src/conv2.cpp:41]   --->   Operation 148 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln38 & icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%weight_buffer_addr_1 = getelementptr i32 %weight_buffer, i64 0, i64 %zext_ln41_2" [src/conv2.cpp:41]   --->   Operation 149 'getelementptr' 'weight_buffer_addr_1' <Predicate = (!icmp_ln38 & icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 150 [2/2] (1.23ns)   --->   "%weight_buffer_load_1 = load i8 %weight_buffer_addr_1" [src/conv2.cpp:41]   --->   Operation 150 'load' 'weight_buffer_load_1' <Predicate = (!icmp_ln38 & icmp_ln39 & !and_ln38_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 151 [1/1] (0.77ns)   --->   "%add_ln39 = add i7 %select_ln38, i7 1" [src/conv2.cpp:39]   --->   Operation 151 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.36ns)   --->   "%select_ln39_6 = select i1 %and_ln38_2, i7 %add_ln39, i7 %select_ln38" [src/conv2.cpp:39]   --->   Operation 152 'select' 'select_ln39_6' <Predicate = (!icmp_ln38)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = trunc i7 %add_ln39" [src/conv2.cpp:41]   --->   Operation 153 'trunc' 'trunc_ln41_3' <Predicate = (!icmp_ln38 & and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = trunc i3 %select_ln38_1" [src/conv2.cpp:41]   --->   Operation 154 'trunc' 'trunc_ln41_4' <Predicate = (!icmp_ln38 & and_ln38_2)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln39_6, i1 %select_ln43_3" [src/conv2.cpp:48]   --->   Operation 155 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %or_ln" [src/conv2.cpp:43]   --->   Operation 156 'zext' 'zext_ln43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (1.65ns)   --->   "%mul_ln43_1 = mul i13 %zext_ln43, i13 51" [src/conv2.cpp:43]   --->   Operation 157 'mul' 'mul_ln43_1' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [2/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 158 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i8 %select_ln43" [src/conv2.cpp:44]   --->   Operation 159 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (2.11ns)   --->   "%mul_ln44 = mul i17 %zext_ln44_1, i17 322" [src/conv2.cpp:44]   --->   Operation 160 'mul' 'mul_ln44' <Predicate = (!icmp_ln38)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %mul_ln44, i32 14, i32 16" [src/conv2.cpp:44]   --->   Operation 161 'partselect' 'trunc_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 162 [3/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 162 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.73ns)   --->   "%switch_ln48 = switch i3 %trunc_ln, void %V42.i.i24.i.i33.case.4, i3 0, void %V42.i.i24.i.i33.case.0, i3 1, void %V42.i.i24.i.i33.case.1, i3 2, void %V42.i.i24.i.i33.case.2, i3 3, void %V42.i.i24.i.i33.case.3" [src/conv2.cpp:48]   --->   Operation 163 'switch' 'switch_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.73>
ST_12 : Operation 164 [5/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 164 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [6/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 165 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [7/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 166 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %select_ln38_1, i3 %o" [src/conv2.cpp:44]   --->   Operation 167 'store' 'store_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_12 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln44 = store i7 %select_ln39_6, i7 %i" [src/conv2.cpp:44]   --->   Operation 168 'store' 'store_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body104" [src/conv2.cpp:44]   --->   Operation 169 'br' 'br_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.94>
ST_13 : Operation 170 [1/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 170 'load' 'weight_buffer_load' <Predicate = (!icmp_ln39 & !and_ln38_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %select_ln38_1" [src/conv2.cpp:48]   --->   Operation 171 'zext' 'zext_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_124 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln38_1, i2 0" [src/conv2.cpp:48]   --->   Operation 172 'bitconcatenate' 'tmp_124' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %tmp_124" [src/conv2.cpp:48]   --->   Operation 173 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.78ns)   --->   "%sub_ln48 = sub i6 %zext_ln48_1, i6 %zext_ln48" [src/conv2.cpp:48]   --->   Operation 174 'sub' 'sub_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln39_25 = sext i6 %sub_ln48" [src/conv2.cpp:39]   --->   Operation 175 'sext' 'sext_ln39_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 176 [1/2] (1.23ns)   --->   "%weight_buffer_load_1 = load i8 %weight_buffer_addr_1" [src/conv2.cpp:41]   --->   Operation 176 'load' 'weight_buffer_load_1' <Predicate = (!icmp_ln38 & icmp_ln39 & !and_ln38_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%lshr_ln41_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln41_4, i6 %trunc_ln41_3" [src/conv2.cpp:41]   --->   Operation 177 'bitconcatenate' 'lshr_ln41_mid1' <Predicate = (!icmp_ln38 & and_ln38_2)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i8 %lshr_ln41_mid1" [src/conv2.cpp:41]   --->   Operation 178 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln38 & and_ln38_2)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%weight_buffer_addr_2 = getelementptr i32 %weight_buffer, i64 0, i64 %zext_ln41_3" [src/conv2.cpp:41]   --->   Operation 179 'getelementptr' 'weight_buffer_addr_2' <Predicate = (!icmp_ln38 & and_ln38_2)> <Delay = 0.00>
ST_13 : Operation 180 [2/2] (1.23ns)   --->   "%weight_buffer_load_2 = load i8 %weight_buffer_addr_2" [src/conv2.cpp:41]   --->   Operation 180 'load' 'weight_buffer_load_2' <Predicate = (!icmp_ln38 & and_ln38_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i2 %select_ln43_1" [src/conv2.cpp:48]   --->   Operation 181 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.78ns)   --->   "%add_ln48_5 = add i7 %sext_ln39_25, i7 %zext_ln48_2" [src/conv2.cpp:48]   --->   Operation 182 'add' 'add_ln48_5' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i7 %add_ln48_5" [src/conv2.cpp:43]   --->   Operation 183 'sext' 'sext_ln43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (1.51ns)   --->   "%mul_ln43 = mul i10 %sext_ln43, i10 51" [src/conv2.cpp:43]   --->   Operation 184 'mul' 'mul_ln43' <Predicate = (!icmp_ln38)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/12] (1.89ns)   --->   "%urem_ln44 = urem i8 %select_ln43, i8 51" [src/conv2.cpp:44]   --->   Operation 185 'urem' 'urem_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i8 %urem_ln44" [src/conv2.cpp:48]   --->   Operation 186 'zext' 'zext_ln48_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.82ns)   --->   "%add_ln48_6 = add i13 %mul_ln43_1, i13 %zext_ln48_4" [src/conv2.cpp:48]   --->   Operation 187 'add' 'add_ln48_6' <Predicate = (!icmp_ln38)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln48_5 = zext i13 %add_ln48_6" [src/conv2.cpp:48]   --->   Operation 188 'zext' 'zext_ln48_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_600 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i64 0, i64 %zext_ln48_5" [src/conv2.cpp:48]   --->   Operation 189 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_600' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_601 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i64 0, i64 %zext_ln48_5" [src/conv2.cpp:48]   --->   Operation 190 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_601' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_602 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i64 0, i64 %zext_ln48_5" [src/conv2.cpp:48]   --->   Operation 191 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_602' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_603 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i64 0, i64 %zext_ln48_5" [src/conv2.cpp:48]   --->   Operation 192 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_603' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_604 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i64 0, i64 %zext_ln48_5" [src/conv2.cpp:48]   --->   Operation 193 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_604' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_605 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 0, i64 %zext_ln48_5" [src/conv2.cpp:48]   --->   Operation 194 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_605' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_606 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 0, i64 %zext_ln48_5" [src/conv2.cpp:48]   --->   Operation 195 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_606' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_607 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 0, i64 %zext_ln48_5" [src/conv2.cpp:48]   --->   Operation 196 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_607' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_608 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 0, i64 %zext_ln48_5" [src/conv2.cpp:48]   --->   Operation 197 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_608' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_609 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 0, i64 %zext_ln48_5" [src/conv2.cpp:48]   --->   Operation 198 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_609' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 199 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_610 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_600" [src/conv2.cpp:48]   --->   Operation 199 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_610' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_13 : Operation 200 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_611 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_601" [src/conv2.cpp:48]   --->   Operation 200 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_611' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_13 : Operation 201 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_612 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_602" [src/conv2.cpp:48]   --->   Operation 201 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_612' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_13 : Operation 202 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_613 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_603" [src/conv2.cpp:48]   --->   Operation 202 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_613' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_13 : Operation 203 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_614 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_604" [src/conv2.cpp:48]   --->   Operation 203 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_614' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_13 : Operation 204 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_615 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_605" [src/conv2.cpp:48]   --->   Operation 204 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_615' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_13 : Operation 205 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_616 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_606" [src/conv2.cpp:48]   --->   Operation 205 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_616' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_13 : Operation 206 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_617 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_607" [src/conv2.cpp:48]   --->   Operation 206 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_617' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_13 : Operation 207 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_618 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_608" [src/conv2.cpp:48]   --->   Operation 207 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_618' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_13 : Operation 208 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_619 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_609" [src/conv2.cpp:48]   --->   Operation 208 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_619' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_13 : Operation 209 [2/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 209 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln48_11 = zext i8 %add_ln44" [src/conv2.cpp:48]   --->   Operation 210 'zext' 'zext_ln48_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (2.11ns)   --->   "%mul_ln48_5 = mul i17 %zext_ln48_11, i17 322" [src/conv2.cpp:48]   --->   Operation 211 'mul' 'mul_ln48_5' <Predicate = (!icmp_ln38)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %mul_ln48_5, i32 14, i32 16" [src/conv2.cpp:48]   --->   Operation 212 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 213 [4/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 213 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.73ns)   --->   "%switch_ln48 = switch i3 %trunc_ln48_1, void %V42.i.i24.i.i33.1.case.4, i3 0, void %V42.i.i24.i.i33.1.case.0, i3 1, void %V42.i.i24.i.i33.1.case.1, i3 2, void %V42.i.i24.i.i33.1.case.2, i3 3, void %V42.i.i24.i.i33.1.case.3" [src/conv2.cpp:48]   --->   Operation 214 'switch' 'switch_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.73>
ST_13 : Operation 215 [5/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 215 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [6/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 216 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 660 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 660 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.94>
ST_14 : Operation 217 [1/2] (1.23ns)   --->   "%weight_buffer_load_2 = load i8 %weight_buffer_addr_2" [src/conv2.cpp:41]   --->   Operation 217 'load' 'weight_buffer_load_2' <Predicate = (!icmp_ln38 & and_ln38_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%trunc_ln39 = trunc i32 %weight_buffer_load_2" [src/conv2.cpp:39]   --->   Operation 218 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln38 & and_ln38_2)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%trunc_ln39_1 = trunc i32 %weight_buffer_load_1" [src/conv2.cpp:39]   --->   Operation 219 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln38 & icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%trunc_ln39_2 = trunc i32 %weight_buffer_load" [src/conv2.cpp:39]   --->   Operation 220 'trunc' 'trunc_ln39_2' <Predicate = (!icmp_ln38 & !icmp_ln39 & !and_ln38_2)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%select_ln38_2 = select i1 %icmp_ln39, i18 %trunc_ln39_1, i18 %trunc_ln39_2" [src/conv2.cpp:38]   --->   Operation 221 'select' 'select_ln38_2' <Predicate = (!icmp_ln38 & !and_ln38_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln39_7 = select i1 %and_ln38_2, i18 %trunc_ln39, i18 %select_ln38_2" [src/conv2.cpp:39]   --->   Operation 222 'select' 'select_ln39_7' <Predicate = (!icmp_ln38)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i18 %select_ln39_7" [src/conv2.cpp:39]   --->   Operation 223 'sext' 'sext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i8 %urem_ln44" [src/conv2.cpp:48]   --->   Operation 224 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.78ns)   --->   "%add_ln48_7 = add i10 %mul_ln43, i10 %zext_ln48_3" [src/conv2.cpp:48]   --->   Operation 225 'add' 'add_ln48_7' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln48_6 = zext i10 %add_ln48_7" [src/conv2.cpp:48]   --->   Operation 226 'zext' 'zext_ln48_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_65 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln48_6" [src/conv2.cpp:48]   --->   Operation 227 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_66 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln48_6" [src/conv2.cpp:48]   --->   Operation 228 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_67 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln48_6" [src/conv2.cpp:48]   --->   Operation 229 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_68 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln48_6" [src/conv2.cpp:48]   --->   Operation 230 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_69 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln48_6" [src/conv2.cpp:48]   --->   Operation 231 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 232 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_610 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_600" [src/conv2.cpp:48]   --->   Operation 232 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_610' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 233 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_611 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_601" [src/conv2.cpp:48]   --->   Operation 233 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_611' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 234 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_612 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_602" [src/conv2.cpp:48]   --->   Operation 234 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_612' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 235 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_613 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_603" [src/conv2.cpp:48]   --->   Operation 235 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_613' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 236 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_614 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_604" [src/conv2.cpp:48]   --->   Operation 236 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_614' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 237 [1/1] (0.57ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_610, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_611, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_612, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_613, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_614, i3 %trunc_ln" [src/conv2.cpp:48]   --->   Operation 237 'mux' 'tmp_s' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_615 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_605" [src/conv2.cpp:48]   --->   Operation 238 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_615' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 239 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_616 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_606" [src/conv2.cpp:48]   --->   Operation 239 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_616' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 240 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_617 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_607" [src/conv2.cpp:48]   --->   Operation 240 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_617' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 241 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_618 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_608" [src/conv2.cpp:48]   --->   Operation 241 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_618' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 242 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_619 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_609" [src/conv2.cpp:48]   --->   Operation 242 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_619' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 243 [1/1] (0.57ns)   --->   "%tmp_49 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_615, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_616, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_617, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_618, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_619, i3 %trunc_ln" [src/conv2.cpp:48]   --->   Operation 243 'mux' 'tmp_49' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.42ns)   --->   "%tmp_50 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %tmp_s, i16 %tmp_49, i1 %select_ln43_2" [src/conv2.cpp:48]   --->   Operation 244 'mux' 'tmp_50' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i16 %tmp_50" [src/conv2.cpp:48]   --->   Operation 245 'sext' 'sext_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 246 [3/3] (0.99ns) (grouped into DSP with root node add_ln48)   --->   "%mul_ln48 = mul i34 %sext_ln39, i34 %sext_ln48" [src/conv2.cpp:48]   --->   Operation 246 'mul' 'mul_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 247 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_70 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_65" [src/conv2.cpp:48]   --->   Operation 247 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_70' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_14 : Operation 248 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_71 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_66" [src/conv2.cpp:48]   --->   Operation 248 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_71' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_14 : Operation 249 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_72 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_67" [src/conv2.cpp:48]   --->   Operation 249 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_72' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_14 : Operation 250 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_73 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_68" [src/conv2.cpp:48]   --->   Operation 250 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_73' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_14 : Operation 251 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_74 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_69" [src/conv2.cpp:48]   --->   Operation 251 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_74' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_14 : Operation 252 [1/12] (1.89ns)   --->   "%urem_ln48 = urem i8 %add_ln44, i8 51" [src/conv2.cpp:48]   --->   Operation 252 'urem' 'urem_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln48_7 = zext i8 %urem_ln48" [src/conv2.cpp:48]   --->   Operation 253 'zext' 'zext_ln48_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln48_8 = zext i8 %urem_ln48" [src/conv2.cpp:48]   --->   Operation 254 'zext' 'zext_ln48_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.82ns)   --->   "%add_ln48_8 = add i13 %mul_ln43_1, i13 %zext_ln48_8" [src/conv2.cpp:48]   --->   Operation 255 'add' 'add_ln48_8' <Predicate = (!icmp_ln38)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln48_9 = zext i13 %add_ln48_8" [src/conv2.cpp:48]   --->   Operation 256 'zext' 'zext_ln48_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_580 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i64 0, i64 %zext_ln48_9" [src/conv2.cpp:48]   --->   Operation 257 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_580' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_581 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i64 0, i64 %zext_ln48_9" [src/conv2.cpp:48]   --->   Operation 258 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_581' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_582 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i64 0, i64 %zext_ln48_9" [src/conv2.cpp:48]   --->   Operation 259 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_582' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_583 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i64 0, i64 %zext_ln48_9" [src/conv2.cpp:48]   --->   Operation 260 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_583' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_584 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i64 0, i64 %zext_ln48_9" [src/conv2.cpp:48]   --->   Operation 261 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_584' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_585 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 0, i64 %zext_ln48_9" [src/conv2.cpp:48]   --->   Operation 262 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_585' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_586 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 0, i64 %zext_ln48_9" [src/conv2.cpp:48]   --->   Operation 263 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_586' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_587 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 0, i64 %zext_ln48_9" [src/conv2.cpp:48]   --->   Operation 264 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_587' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_588 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 0, i64 %zext_ln48_9" [src/conv2.cpp:48]   --->   Operation 265 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_588' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_589 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 0, i64 %zext_ln48_9" [src/conv2.cpp:48]   --->   Operation 266 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_589' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (0.78ns)   --->   "%add_ln48_9 = add i10 %mul_ln43, i10 %zext_ln48_7" [src/conv2.cpp:48]   --->   Operation 267 'add' 'add_ln48_9' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln48_10 = zext i10 %add_ln48_9" [src/conv2.cpp:48]   --->   Operation 268 'zext' 'zext_ln48_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_55 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln48_10" [src/conv2.cpp:48]   --->   Operation 269 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_56 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln48_10" [src/conv2.cpp:48]   --->   Operation 270 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_57 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln48_10" [src/conv2.cpp:48]   --->   Operation 271 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_58 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln48_10" [src/conv2.cpp:48]   --->   Operation 272 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_59 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln48_10" [src/conv2.cpp:48]   --->   Operation 273 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 274 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_590 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_580" [src/conv2.cpp:48]   --->   Operation 274 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_590' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 275 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_591 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_581" [src/conv2.cpp:48]   --->   Operation 275 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_591' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 276 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_592 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_582" [src/conv2.cpp:48]   --->   Operation 276 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_592' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 277 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_593 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_583" [src/conv2.cpp:48]   --->   Operation 277 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_593' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 278 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_594 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_584" [src/conv2.cpp:48]   --->   Operation 278 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_594' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 279 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_595 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_585" [src/conv2.cpp:48]   --->   Operation 279 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_595' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 280 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_596 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_586" [src/conv2.cpp:48]   --->   Operation 280 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_596' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 281 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_597 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_587" [src/conv2.cpp:48]   --->   Operation 281 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_597' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 282 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_598 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_588" [src/conv2.cpp:48]   --->   Operation 282 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_598' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 283 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_599 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_589" [src/conv2.cpp:48]   --->   Operation 283 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_599' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_14 : Operation 284 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_60 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_55" [src/conv2.cpp:48]   --->   Operation 284 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_60' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_14 : Operation 285 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_61 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_56" [src/conv2.cpp:48]   --->   Operation 285 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_61' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_14 : Operation 286 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_62 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_57" [src/conv2.cpp:48]   --->   Operation 286 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_62' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_14 : Operation 287 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_63 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_58" [src/conv2.cpp:48]   --->   Operation 287 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_63' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_14 : Operation 288 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_64 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_59" [src/conv2.cpp:48]   --->   Operation 288 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_64' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_14 : Operation 289 [3/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 289 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln48_16 = zext i9 %add_ln44_1" [src/conv2.cpp:48]   --->   Operation 290 'zext' 'zext_ln48_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (2.14ns)   --->   "%mul_ln48_6 = mul i19 %zext_ln48_16, i19 643" [src/conv2.cpp:48]   --->   Operation 291 'mul' 'mul_ln48_6' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %mul_ln48_6, i32 15, i32 17" [src/conv2.cpp:48]   --->   Operation 292 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 293 [4/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 293 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln48_21 = zext i9 %add_ln44_2" [src/conv2.cpp:48]   --->   Operation 294 'zext' 'zext_ln48_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (2.14ns)   --->   "%mul_ln48_7 = mul i19 %zext_ln48_21, i19 643" [src/conv2.cpp:48]   --->   Operation 295 'mul' 'mul_ln48_7' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %mul_ln48_7, i32 15, i32 17" [src/conv2.cpp:48]   --->   Operation 296 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.73ns)   --->   "%switch_ln48 = switch i3 %trunc_ln48_3, void %V42.i.i24.i.i33.2.case.4, i3 0, void %V42.i.i24.i.i33.2.case.0, i3 1, void %V42.i.i24.i.i33.2.case.1, i3 2, void %V42.i.i24.i.i33.2.case.2, i3 3, void %V42.i.i24.i.i33.2.case.3" [src/conv2.cpp:48]   --->   Operation 297 'switch' 'switch_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.73>
ST_14 : Operation 298 [5/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 298 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [1/1] (0.73ns)   --->   "%switch_ln48 = switch i3 %trunc_ln48_5, void %V42.i.i24.i.i33.3.case.4, i3 0, void %V42.i.i24.i.i33.3.case.0, i3 1, void %V42.i.i24.i.i33.3.case.1, i3 2, void %V42.i.i24.i.i33.3.case.2, i3 3, void %V42.i.i24.i.i33.3.case.3" [src/conv2.cpp:48]   --->   Operation 299 'switch' 'switch_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.73>

State 15 <SV = 14> <Delay = 6.73>
ST_15 : Operation 300 [2/3] (0.99ns) (grouped into DSP with root node add_ln48)   --->   "%mul_ln48 = mul i34 %sext_ln39, i34 %sext_ln48" [src/conv2.cpp:48]   --->   Operation 300 'mul' 'mul_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 301 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_70 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_65" [src/conv2.cpp:48]   --->   Operation 301 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_70' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_15 : Operation 302 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_71 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_66" [src/conv2.cpp:48]   --->   Operation 302 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_71' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_15 : Operation 303 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_72 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_67" [src/conv2.cpp:48]   --->   Operation 303 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_72' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_15 : Operation 304 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_73 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_68" [src/conv2.cpp:48]   --->   Operation 304 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_73' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_15 : Operation 305 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_74 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_69" [src/conv2.cpp:48]   --->   Operation 305 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_74' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_15 : Operation 306 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_590 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_580" [src/conv2.cpp:48]   --->   Operation 306 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_590' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_15 : Operation 307 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_591 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_581" [src/conv2.cpp:48]   --->   Operation 307 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_591' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_15 : Operation 308 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_592 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_582" [src/conv2.cpp:48]   --->   Operation 308 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_592' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_15 : Operation 309 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_593 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_583" [src/conv2.cpp:48]   --->   Operation 309 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_593' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_15 : Operation 310 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_594 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_584" [src/conv2.cpp:48]   --->   Operation 310 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_594' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_15 : Operation 311 [1/1] (0.57ns)   --->   "%tmp_53 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_590, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_591, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_592, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_593, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_594, i3 %trunc_ln48_1" [src/conv2.cpp:48]   --->   Operation 311 'mux' 'tmp_53' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_595 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_585" [src/conv2.cpp:48]   --->   Operation 312 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_595' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_15 : Operation 313 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_596 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_586" [src/conv2.cpp:48]   --->   Operation 313 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_596' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_15 : Operation 314 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_597 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_587" [src/conv2.cpp:48]   --->   Operation 314 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_597' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_15 : Operation 315 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_598 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_588" [src/conv2.cpp:48]   --->   Operation 315 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_598' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_15 : Operation 316 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_599 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_589" [src/conv2.cpp:48]   --->   Operation 316 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_599' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_15 : Operation 317 [1/1] (0.57ns)   --->   "%tmp_54 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_595, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_596, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_597, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_598, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_599, i3 %trunc_ln48_1" [src/conv2.cpp:48]   --->   Operation 317 'mux' 'tmp_54' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 318 [1/1] (0.42ns)   --->   "%tmp_55 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %tmp_53, i16 %tmp_54, i1 %select_ln43_2" [src/conv2.cpp:48]   --->   Operation 318 'mux' 'tmp_55' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln48_2 = sext i16 %tmp_55" [src/conv2.cpp:48]   --->   Operation 319 'sext' 'sext_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 320 [1/1] (2.45ns)   --->   "%mul_ln48_1 = mul i34 %sext_ln39, i34 %sext_ln48_2" [src/conv2.cpp:48]   --->   Operation 320 'mul' 'mul_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_60 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_55" [src/conv2.cpp:48]   --->   Operation 321 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_60' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_15 : Operation 322 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_61 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_56" [src/conv2.cpp:48]   --->   Operation 322 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_61' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_15 : Operation 323 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_62 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_57" [src/conv2.cpp:48]   --->   Operation 323 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_62' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_15 : Operation 324 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_63 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_58" [src/conv2.cpp:48]   --->   Operation 324 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_63' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_15 : Operation 325 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_64 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_59" [src/conv2.cpp:48]   --->   Operation 325 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_64' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_15 : Operation 326 [1/1] (0.57ns)   --->   "%tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_60, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_61, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_62, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_63, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_64, i3 %trunc_ln48_1" [src/conv2.cpp:48]   --->   Operation 326 'mux' 'tmp_57' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln48_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_57, i1 0" [src/conv2.cpp:48]   --->   Operation 327 'bitconcatenate' 'shl_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln48_3 = sext i33 %shl_ln48_1" [src/conv2.cpp:48]   --->   Operation 328 'sext' 'sext_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 329 [1/1] (1.02ns)   --->   "%add_ln48_1 = add i34 %sext_ln48_3, i34 %mul_ln48_1" [src/conv2.cpp:48]   --->   Operation 329 'add' 'add_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 330 [1/1] (1.02ns)   --->   "%icmp_ln48_1 = icmp_eq  i34 %add_ln48_1, i34 0" [src/conv2.cpp:48]   --->   Operation 330 'icmp' 'icmp_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48_1, void %if.end.i.i.1, void %if.then.i.i.1" [src/conv2.cpp:48]   --->   Operation 331 'br' 'br_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 332 [1/1] (0.73ns)   --->   "%switch_ln48 = switch i3 %trunc_ln48_1, void %V42.i.i24.i.i33.1.case.4122, i3 0, void %V42.i.i24.i.i33.1.case.0118, i3 1, void %V42.i.i24.i.i33.1.case.1119, i3 2, void %V42.i.i24.i.i33.1.case.2120, i3 3, void %V42.i.i24.i.i33.1.case.3121" [src/conv2.cpp:48]   --->   Operation 332 'switch' 'switch_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1)> <Delay = 0.73>
ST_15 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln48 = br void %if.end.i.i.1" [src/conv2.cpp:48]   --->   Operation 333 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1)> <Delay = 0.00>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %add_ln48_1, i32 1, i32 32" [src/conv2.cpp:48]   --->   Operation 334 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 335 [2/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 335 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [3/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 336 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 337 [4/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 337 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln48_26 = zext i9 %add_ln44_3" [src/conv2.cpp:48]   --->   Operation 338 'zext' 'zext_ln48_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (2.14ns)   --->   "%mul_ln48_8 = mul i19 %zext_ln48_26, i19 643" [src/conv2.cpp:48]   --->   Operation 339 'mul' 'mul_ln48_8' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln48_7 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %mul_ln48_8, i32 15, i32 17" [src/conv2.cpp:48]   --->   Operation 340 'partselect' 'trunc_ln48_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.58>
ST_16 : Operation 341 [1/3] (0.00ns) (grouped into DSP with root node add_ln48)   --->   "%mul_ln48 = mul i34 %sext_ln39, i34 %sext_ln48" [src/conv2.cpp:48]   --->   Operation 341 'mul' 'mul_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 342 [1/1] (0.57ns)   --->   "%tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_70, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_71, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_72, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_73, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_74, i3 %trunc_ln" [src/conv2.cpp:48]   --->   Operation 342 'mux' 'tmp_51' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_51, i1 0" [src/conv2.cpp:48]   --->   Operation 343 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i33 %shl_ln" [src/conv2.cpp:48]   --->   Operation 344 'sext' 'sext_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 345 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln48 = add i34 %sext_ln48_1, i34 %mul_ln48" [src/conv2.cpp:48]   --->   Operation 345 'add' 'add_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 346 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_58" [src/conv2.cpp:48]   --->   Operation 346 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1 & trunc_ln48_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.1.exit117" [src/conv2.cpp:48]   --->   Operation 347 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1 & trunc_ln48_1 == 3)> <Delay = 0.00>
ST_16 : Operation 348 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_57" [src/conv2.cpp:48]   --->   Operation 348 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1 & trunc_ln48_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.1.exit117" [src/conv2.cpp:48]   --->   Operation 349 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1 & trunc_ln48_1 == 2)> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_56" [src/conv2.cpp:48]   --->   Operation 350 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1 & trunc_ln48_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.1.exit117" [src/conv2.cpp:48]   --->   Operation 351 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1 & trunc_ln48_1 == 1)> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_55" [src/conv2.cpp:48]   --->   Operation 352 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1 & trunc_ln48_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.1.exit117" [src/conv2.cpp:48]   --->   Operation 353 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1 & trunc_ln48_1 == 0)> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_59" [src/conv2.cpp:48]   --->   Operation 354 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1 & trunc_ln48_1 != 0 & trunc_ln48_1 != 1 & trunc_ln48_1 != 2 & trunc_ln48_1 != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.1.exit117" [src/conv2.cpp:48]   --->   Operation 355 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_1 & trunc_ln48_1 != 0 & trunc_ln48_1 != 1 & trunc_ln48_1 != 2 & trunc_ln48_1 != 3)> <Delay = 0.00>
ST_16 : Operation 356 [1/13] (1.53ns)   --->   "%urem_ln48_1 = urem i9 %add_ln44_1, i9 51" [src/conv2.cpp:48]   --->   Operation 356 'urem' 'urem_ln48_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln48_13 = zext i9 %urem_ln48_1" [src/conv2.cpp:48]   --->   Operation 357 'zext' 'zext_ln48_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (0.82ns)   --->   "%add_ln48_10 = add i13 %mul_ln43_1, i13 %zext_ln48_13" [src/conv2.cpp:48]   --->   Operation 358 'add' 'add_ln48_10' <Predicate = (!icmp_ln38)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln48_14 = zext i13 %add_ln48_10" [src/conv2.cpp:48]   --->   Operation 359 'zext' 'zext_ln48_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 360 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i64 0, i64 %zext_ln48_14" [src/conv2.cpp:48]   --->   Operation 360 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i64 0, i64 %zext_ln48_14" [src/conv2.cpp:48]   --->   Operation 361 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i64 0, i64 %zext_ln48_14" [src/conv2.cpp:48]   --->   Operation 362 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i64 0, i64 %zext_ln48_14" [src/conv2.cpp:48]   --->   Operation 363 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 364 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i64 0, i64 %zext_ln48_14" [src/conv2.cpp:48]   --->   Operation 364 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_565 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 0, i64 %zext_ln48_14" [src/conv2.cpp:48]   --->   Operation 365 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_565' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_566 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 0, i64 %zext_ln48_14" [src/conv2.cpp:48]   --->   Operation 366 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_566' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_567 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 0, i64 %zext_ln48_14" [src/conv2.cpp:48]   --->   Operation 367 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_567' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_568 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 0, i64 %zext_ln48_14" [src/conv2.cpp:48]   --->   Operation 368 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_568' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_569 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 0, i64 %zext_ln48_14" [src/conv2.cpp:48]   --->   Operation 369 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_569' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 370 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_570 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560" [src/conv2.cpp:48]   --->   Operation 370 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_570' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_16 : Operation 371 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_571 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561" [src/conv2.cpp:48]   --->   Operation 371 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_571' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_16 : Operation 372 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_572 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562" [src/conv2.cpp:48]   --->   Operation 372 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_572' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_16 : Operation 373 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_573 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563" [src/conv2.cpp:48]   --->   Operation 373 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_573' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_16 : Operation 374 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_574 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564" [src/conv2.cpp:48]   --->   Operation 374 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_574' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_16 : Operation 375 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_575 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_565" [src/conv2.cpp:48]   --->   Operation 375 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_575' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_16 : Operation 376 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_576 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_566" [src/conv2.cpp:48]   --->   Operation 376 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_576' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_16 : Operation 377 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_577 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_567" [src/conv2.cpp:48]   --->   Operation 377 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_577' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_16 : Operation 378 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_578 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_568" [src/conv2.cpp:48]   --->   Operation 378 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_578' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_16 : Operation 379 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_579 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_569" [src/conv2.cpp:48]   --->   Operation 379 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_579' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_16 : Operation 380 [2/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 380 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [3/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 381 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.69>
ST_17 : Operation 382 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 382 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 383 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 39168, i64 39168, i64 39168"   --->   Operation 383 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 384 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 384 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 385 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_21" [src/conv2.cpp:46]   --->   Operation 386 'specpipeline' 'specpipeline_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv2.cpp:44]   --->   Operation 387 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 388 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln48 = add i34 %sext_ln48_1, i34 %mul_ln48" [src/conv2.cpp:48]   --->   Operation 388 'add' 'add_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 389 [1/1] (1.02ns)   --->   "%icmp_ln48 = icmp_eq  i34 %add_ln48, i34 0" [src/conv2.cpp:48]   --->   Operation 389 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %if.end.i.i, void %if.then.i.i" [src/conv2.cpp:48]   --->   Operation 390 'br' 'br_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (0.73ns)   --->   "%switch_ln48 = switch i3 %trunc_ln, void %V42.i.i24.i.i33.case.4116, i3 0, void %V42.i.i24.i.i33.case.0112, i3 1, void %V42.i.i24.i.i33.case.1113, i3 2, void %V42.i.i24.i.i33.case.2114, i3 3, void %V42.i.i24.i.i33.case.3115" [src/conv2.cpp:48]   --->   Operation 391 'switch' 'switch_ln48' <Predicate = (!icmp_ln38 & icmp_ln48)> <Delay = 0.73>
ST_17 : Operation 392 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_68" [src/conv2.cpp:48]   --->   Operation 392 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48 & trunc_ln == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.exit111" [src/conv2.cpp:48]   --->   Operation 393 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48 & trunc_ln == 3)> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_67" [src/conv2.cpp:48]   --->   Operation 394 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48 & trunc_ln == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.exit111" [src/conv2.cpp:48]   --->   Operation 395 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48 & trunc_ln == 2)> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_66" [src/conv2.cpp:48]   --->   Operation 396 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48 & trunc_ln == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_17 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.exit111" [src/conv2.cpp:48]   --->   Operation 397 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48 & trunc_ln == 1)> <Delay = 0.00>
ST_17 : Operation 398 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_65" [src/conv2.cpp:48]   --->   Operation 398 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48 & trunc_ln == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.exit111" [src/conv2.cpp:48]   --->   Operation 399 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48 & trunc_ln == 0)> <Delay = 0.00>
ST_17 : Operation 400 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_69" [src/conv2.cpp:48]   --->   Operation 400 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48 & trunc_ln != 0 & trunc_ln != 1 & trunc_ln != 2 & trunc_ln != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_17 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.exit111" [src/conv2.cpp:48]   --->   Operation 401 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48 & trunc_ln != 0 & trunc_ln != 1 & trunc_ln != 2 & trunc_ln != 3)> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln48 = br void %if.end.i.i" [src/conv2.cpp:48]   --->   Operation 402 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %add_ln48, i32 1, i32 32" [src/conv2.cpp:48]   --->   Operation 403 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 404 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_570 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560" [src/conv2.cpp:48]   --->   Operation 404 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_570' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 405 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_571 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561" [src/conv2.cpp:48]   --->   Operation 405 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_571' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 406 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_572 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562" [src/conv2.cpp:48]   --->   Operation 406 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_572' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 407 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_573 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563" [src/conv2.cpp:48]   --->   Operation 407 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_573' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 408 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_574 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564" [src/conv2.cpp:48]   --->   Operation 408 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_574' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 409 [1/1] (0.57ns)   --->   "%tmp_59 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_570, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_571, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_572, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_573, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_574, i3 %trunc_ln48_3" [src/conv2.cpp:48]   --->   Operation 409 'mux' 'tmp_59' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 410 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_575 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_565" [src/conv2.cpp:48]   --->   Operation 410 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_575' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 411 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_576 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_566" [src/conv2.cpp:48]   --->   Operation 411 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_576' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 412 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_577 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_567" [src/conv2.cpp:48]   --->   Operation 412 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_577' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 413 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_578 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_568" [src/conv2.cpp:48]   --->   Operation 413 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_578' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 414 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_579 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_569" [src/conv2.cpp:48]   --->   Operation 414 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_579' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 415 [1/1] (0.57ns)   --->   "%tmp_60 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_575, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_576, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_577, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_578, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_579, i3 %trunc_ln48_3" [src/conv2.cpp:48]   --->   Operation 415 'mux' 'tmp_60' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 416 [1/1] (0.42ns)   --->   "%tmp_61 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %tmp_59, i16 %tmp_60, i1 %select_ln43_2" [src/conv2.cpp:48]   --->   Operation 416 'mux' 'tmp_61' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln48_4 = sext i16 %tmp_61" [src/conv2.cpp:48]   --->   Operation 417 'sext' 'sext_ln48_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (2.45ns)   --->   "%mul_ln48_2 = mul i34 %sext_ln39, i34 %sext_ln48_4" [src/conv2.cpp:48]   --->   Operation 418 'mul' 'mul_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 419 [1/13] (1.53ns)   --->   "%urem_ln48_2 = urem i9 %add_ln44_2, i9 51" [src/conv2.cpp:48]   --->   Operation 419 'urem' 'urem_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln48_18 = zext i9 %urem_ln48_2" [src/conv2.cpp:48]   --->   Operation 420 'zext' 'zext_ln48_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 421 [1/1] (0.82ns)   --->   "%add_ln48_12 = add i13 %mul_ln43_1, i13 %zext_ln48_18" [src/conv2.cpp:48]   --->   Operation 421 'add' 'add_ln48_12' <Predicate = (!icmp_ln38)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln48_19 = zext i13 %add_ln48_12" [src/conv2.cpp:48]   --->   Operation 422 'zext' 'zext_ln48_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 423 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_540 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i64 0, i64 %zext_ln48_19" [src/conv2.cpp:48]   --->   Operation 423 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_540' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_541 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i64 0, i64 %zext_ln48_19" [src/conv2.cpp:48]   --->   Operation 424 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_541' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_542 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i64 0, i64 %zext_ln48_19" [src/conv2.cpp:48]   --->   Operation 425 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_542' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_543 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i64 0, i64 %zext_ln48_19" [src/conv2.cpp:48]   --->   Operation 426 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_543' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_544 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i64 0, i64 %zext_ln48_19" [src/conv2.cpp:48]   --->   Operation 427 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_544' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_545 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 0, i64 %zext_ln48_19" [src/conv2.cpp:48]   --->   Operation 428 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_545' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_546 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 0, i64 %zext_ln48_19" [src/conv2.cpp:48]   --->   Operation 429 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_546' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 430 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_547 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 0, i64 %zext_ln48_19" [src/conv2.cpp:48]   --->   Operation 430 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_547' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 431 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_548 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 0, i64 %zext_ln48_19" [src/conv2.cpp:48]   --->   Operation 431 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_548' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 432 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_549 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 0, i64 %zext_ln48_19" [src/conv2.cpp:48]   --->   Operation 432 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_549' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 433 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_540" [src/conv2.cpp:48]   --->   Operation 433 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 434 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_551 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_541" [src/conv2.cpp:48]   --->   Operation 434 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_551' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 435 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_552 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_542" [src/conv2.cpp:48]   --->   Operation 435 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_552' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 436 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_553 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_543" [src/conv2.cpp:48]   --->   Operation 436 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_553' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 437 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_554 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_544" [src/conv2.cpp:48]   --->   Operation 437 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_554' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 438 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_545" [src/conv2.cpp:48]   --->   Operation 438 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 439 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_546" [src/conv2.cpp:48]   --->   Operation 439 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 440 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_547" [src/conv2.cpp:48]   --->   Operation 440 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 441 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_548" [src/conv2.cpp:48]   --->   Operation 441 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 442 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_549" [src/conv2.cpp:48]   --->   Operation 442 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_17 : Operation 443 [2/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 443 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.69>
ST_18 : Operation 444 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln1, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_68" [src/conv2.cpp:48]   --->   Operation 444 'store' 'store_ln48' <Predicate = (!icmp_ln38 & trunc_ln == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_18 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.exit" [src/conv2.cpp:48]   --->   Operation 445 'br' 'br_ln48' <Predicate = (!icmp_ln38 & trunc_ln == 3)> <Delay = 0.00>
ST_18 : Operation 446 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln1, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_67" [src/conv2.cpp:48]   --->   Operation 446 'store' 'store_ln48' <Predicate = (!icmp_ln38 & trunc_ln == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_18 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.exit" [src/conv2.cpp:48]   --->   Operation 447 'br' 'br_ln48' <Predicate = (!icmp_ln38 & trunc_ln == 2)> <Delay = 0.00>
ST_18 : Operation 448 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln1, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_66" [src/conv2.cpp:48]   --->   Operation 448 'store' 'store_ln48' <Predicate = (!icmp_ln38 & trunc_ln == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_18 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.exit" [src/conv2.cpp:48]   --->   Operation 449 'br' 'br_ln48' <Predicate = (!icmp_ln38 & trunc_ln == 1)> <Delay = 0.00>
ST_18 : Operation 450 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln1, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_65" [src/conv2.cpp:48]   --->   Operation 450 'store' 'store_ln48' <Predicate = (!icmp_ln38 & trunc_ln == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.exit" [src/conv2.cpp:48]   --->   Operation 451 'br' 'br_ln48' <Predicate = (!icmp_ln38 & trunc_ln == 0)> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln1, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_69" [src/conv2.cpp:48]   --->   Operation 452 'store' 'store_ln48' <Predicate = (!icmp_ln38 & trunc_ln != 0 & trunc_ln != 1 & trunc_ln != 2 & trunc_ln != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_18 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.exit" [src/conv2.cpp:48]   --->   Operation 453 'br' 'br_ln48' <Predicate = (!icmp_ln38 & trunc_ln != 0 & trunc_ln != 1 & trunc_ln != 2 & trunc_ln != 3)> <Delay = 0.00>
ST_18 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln48_12 = zext i9 %urem_ln48_1" [src/conv2.cpp:48]   --->   Operation 454 'zext' 'zext_ln48_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 455 [1/1] (0.78ns)   --->   "%add_ln48_11 = add i10 %mul_ln43, i10 %zext_ln48_12" [src/conv2.cpp:48]   --->   Operation 455 'add' 'add_ln48_11' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln48_17 = zext i9 %urem_ln48_2" [src/conv2.cpp:48]   --->   Operation 456 'zext' 'zext_ln48_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 457 [1/1] (0.78ns)   --->   "%add_ln48_13 = add i10 %mul_ln43, i10 %zext_ln48_17" [src/conv2.cpp:48]   --->   Operation 457 'add' 'add_ln48_13' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 458 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_540" [src/conv2.cpp:48]   --->   Operation 458 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 459 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_551 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_541" [src/conv2.cpp:48]   --->   Operation 459 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_551' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 460 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_552 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_542" [src/conv2.cpp:48]   --->   Operation 460 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_552' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 461 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_553 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_543" [src/conv2.cpp:48]   --->   Operation 461 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_553' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 462 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_554 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_544" [src/conv2.cpp:48]   --->   Operation 462 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_554' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 463 [1/1] (0.57ns)   --->   "%tmp_63 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_551, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_552, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_553, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_554, i3 %trunc_ln48_5" [src/conv2.cpp:48]   --->   Operation 463 'mux' 'tmp_63' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 464 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_545" [src/conv2.cpp:48]   --->   Operation 464 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 465 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_546" [src/conv2.cpp:48]   --->   Operation 465 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 466 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_547" [src/conv2.cpp:48]   --->   Operation 466 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 467 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_548" [src/conv2.cpp:48]   --->   Operation 467 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 468 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_549" [src/conv2.cpp:48]   --->   Operation 468 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 469 [1/1] (0.57ns)   --->   "%tmp_64 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559, i3 %trunc_ln48_5" [src/conv2.cpp:48]   --->   Operation 469 'mux' 'tmp_64' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 470 [1/1] (0.42ns)   --->   "%tmp_65 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %tmp_63, i16 %tmp_64, i1 %select_ln43_2" [src/conv2.cpp:48]   --->   Operation 470 'mux' 'tmp_65' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln48_6 = sext i16 %tmp_65" [src/conv2.cpp:48]   --->   Operation 471 'sext' 'sext_ln48_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (2.45ns)   --->   "%mul_ln48_3 = mul i34 %sext_ln39, i34 %sext_ln48_6" [src/conv2.cpp:48]   --->   Operation 472 'mul' 'mul_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 473 [1/13] (1.53ns)   --->   "%urem_ln48_3 = urem i9 %add_ln44_3, i9 51" [src/conv2.cpp:48]   --->   Operation 473 'urem' 'urem_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln48_22 = zext i9 %urem_ln48_3" [src/conv2.cpp:48]   --->   Operation 474 'zext' 'zext_ln48_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln48_23 = zext i9 %urem_ln48_3" [src/conv2.cpp:48]   --->   Operation 475 'zext' 'zext_ln48_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 476 [1/1] (0.82ns)   --->   "%add_ln48_14 = add i13 %mul_ln43_1, i13 %zext_ln48_23" [src/conv2.cpp:48]   --->   Operation 476 'add' 'add_ln48_14' <Predicate = (!icmp_ln38)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln48_24 = zext i13 %add_ln48_14" [src/conv2.cpp:48]   --->   Operation 477 'zext' 'zext_ln48_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 478 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_520 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i64 0, i64 %zext_ln48_24" [src/conv2.cpp:48]   --->   Operation 478 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_520' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 479 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_521 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i64 0, i64 %zext_ln48_24" [src/conv2.cpp:48]   --->   Operation 479 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_521' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 480 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_522 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i64 0, i64 %zext_ln48_24" [src/conv2.cpp:48]   --->   Operation 480 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_522' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 481 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_523 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i64 0, i64 %zext_ln48_24" [src/conv2.cpp:48]   --->   Operation 481 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_523' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 482 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_524 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i64 0, i64 %zext_ln48_24" [src/conv2.cpp:48]   --->   Operation 482 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_524' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 483 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_525 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 0, i64 %zext_ln48_24" [src/conv2.cpp:48]   --->   Operation 483 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_525' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 484 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_526 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 0, i64 %zext_ln48_24" [src/conv2.cpp:48]   --->   Operation 484 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_526' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 485 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_527 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 0, i64 %zext_ln48_24" [src/conv2.cpp:48]   --->   Operation 485 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_527' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 486 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_528 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 0, i64 %zext_ln48_24" [src/conv2.cpp:48]   --->   Operation 486 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_528' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_529 = getelementptr i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 0, i64 %zext_ln48_24" [src/conv2.cpp:48]   --->   Operation 487 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_529' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 488 [1/1] (0.78ns)   --->   "%add_ln48_15 = add i10 %mul_ln43, i10 %zext_ln48_22" [src/conv2.cpp:48]   --->   Operation 488 'add' 'add_ln48_15' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 489 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_530 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_520" [src/conv2.cpp:48]   --->   Operation 489 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_530' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 490 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_531 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_521" [src/conv2.cpp:48]   --->   Operation 490 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_531' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 491 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_532 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_522" [src/conv2.cpp:48]   --->   Operation 491 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_532' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 492 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_533 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_523" [src/conv2.cpp:48]   --->   Operation 492 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_533' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 493 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_534 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_524" [src/conv2.cpp:48]   --->   Operation 493 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_534' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 494 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_535 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_525" [src/conv2.cpp:48]   --->   Operation 494 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_535' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 495 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_536 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_526" [src/conv2.cpp:48]   --->   Operation 495 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_536' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 496 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_537 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_527" [src/conv2.cpp:48]   --->   Operation 496 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_537' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 497 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_538 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_528" [src/conv2.cpp:48]   --->   Operation 497 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_538' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_18 : Operation 498 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_539 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_529" [src/conv2.cpp:48]   --->   Operation 498 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_539' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>

State 19 <SV = 18> <Delay = 4.69>
ST_19 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln48_15 = zext i10 %add_ln48_11" [src/conv2.cpp:48]   --->   Operation 499 'zext' 'zext_ln48_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 500 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln48_15" [src/conv2.cpp:48]   --->   Operation 500 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 501 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln48_15" [src/conv2.cpp:48]   --->   Operation 501 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 502 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln48_15" [src/conv2.cpp:48]   --->   Operation 502 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 503 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln48_15" [src/conv2.cpp:48]   --->   Operation 503 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 504 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln48_15" [src/conv2.cpp:48]   --->   Operation 504 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 505 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_50 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45" [src/conv2.cpp:48]   --->   Operation 505 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_50' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_19 : Operation 506 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_51 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46" [src/conv2.cpp:48]   --->   Operation 506 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_51' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_19 : Operation 507 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_52 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47" [src/conv2.cpp:48]   --->   Operation 507 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_52' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_19 : Operation 508 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_53 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48" [src/conv2.cpp:48]   --->   Operation 508 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_53' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_19 : Operation 509 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_54 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49" [src/conv2.cpp:48]   --->   Operation 509 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_54' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_19 : Operation 510 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_2, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_58" [src/conv2.cpp:48]   --->   Operation 510 'store' 'store_ln48' <Predicate = (!icmp_ln38 & trunc_ln48_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_19 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.1.exit" [src/conv2.cpp:48]   --->   Operation 511 'br' 'br_ln48' <Predicate = (!icmp_ln38 & trunc_ln48_1 == 3)> <Delay = 0.00>
ST_19 : Operation 512 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_2, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_57" [src/conv2.cpp:48]   --->   Operation 512 'store' 'store_ln48' <Predicate = (!icmp_ln38 & trunc_ln48_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_19 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.1.exit" [src/conv2.cpp:48]   --->   Operation 513 'br' 'br_ln48' <Predicate = (!icmp_ln38 & trunc_ln48_1 == 2)> <Delay = 0.00>
ST_19 : Operation 514 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_2, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_56" [src/conv2.cpp:48]   --->   Operation 514 'store' 'store_ln48' <Predicate = (!icmp_ln38 & trunc_ln48_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_19 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.1.exit" [src/conv2.cpp:48]   --->   Operation 515 'br' 'br_ln48' <Predicate = (!icmp_ln38 & trunc_ln48_1 == 1)> <Delay = 0.00>
ST_19 : Operation 516 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_2, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_55" [src/conv2.cpp:48]   --->   Operation 516 'store' 'store_ln48' <Predicate = (!icmp_ln38 & trunc_ln48_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_19 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.1.exit" [src/conv2.cpp:48]   --->   Operation 517 'br' 'br_ln48' <Predicate = (!icmp_ln38 & trunc_ln48_1 == 0)> <Delay = 0.00>
ST_19 : Operation 518 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_2, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_59" [src/conv2.cpp:48]   --->   Operation 518 'store' 'store_ln48' <Predicate = (!icmp_ln38 & trunc_ln48_1 != 0 & trunc_ln48_1 != 1 & trunc_ln48_1 != 2 & trunc_ln48_1 != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_19 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.1.exit" [src/conv2.cpp:48]   --->   Operation 519 'br' 'br_ln48' <Predicate = (!icmp_ln38 & trunc_ln48_1 != 0 & trunc_ln48_1 != 1 & trunc_ln48_1 != 2 & trunc_ln48_1 != 3)> <Delay = 0.00>
ST_19 : Operation 520 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_530 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_520" [src/conv2.cpp:48]   --->   Operation 520 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_530' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_19 : Operation 521 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_531 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_521" [src/conv2.cpp:48]   --->   Operation 521 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_531' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_19 : Operation 522 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_532 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_522" [src/conv2.cpp:48]   --->   Operation 522 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_532' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_19 : Operation 523 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_533 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_523" [src/conv2.cpp:48]   --->   Operation 523 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_533' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_19 : Operation 524 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_534 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_524" [src/conv2.cpp:48]   --->   Operation 524 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_534' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_19 : Operation 525 [1/1] (0.57ns)   --->   "%tmp_67 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_530, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_531, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_532, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_533, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_534, i3 %trunc_ln48_7" [src/conv2.cpp:48]   --->   Operation 525 'mux' 'tmp_67' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 526 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_535 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_525" [src/conv2.cpp:48]   --->   Operation 526 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_535' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_19 : Operation 527 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_536 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_526" [src/conv2.cpp:48]   --->   Operation 527 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_536' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_19 : Operation 528 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_537 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_527" [src/conv2.cpp:48]   --->   Operation 528 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_537' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_19 : Operation 529 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_538 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_528" [src/conv2.cpp:48]   --->   Operation 529 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_538' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_19 : Operation 530 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_539 = load i13 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_529" [src/conv2.cpp:48]   --->   Operation 530 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_539' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6528> <RAM>
ST_19 : Operation 531 [1/1] (0.57ns)   --->   "%tmp_68 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_535, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_536, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_537, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_538, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_539, i3 %trunc_ln48_7" [src/conv2.cpp:48]   --->   Operation 531 'mux' 'tmp_68' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 532 [1/1] (0.42ns)   --->   "%tmp_69 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %tmp_67, i16 %tmp_68, i1 %select_ln43_2" [src/conv2.cpp:48]   --->   Operation 532 'mux' 'tmp_69' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln48_8 = sext i16 %tmp_69" [src/conv2.cpp:48]   --->   Operation 533 'sext' 'sext_ln48_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 534 [1/1] (2.45ns)   --->   "%mul_ln48_4 = mul i34 %sext_ln39, i34 %sext_ln48_8" [src/conv2.cpp:48]   --->   Operation 534 'mul' 'mul_ln48_4' <Predicate = (!icmp_ln38)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.85>
ST_20 : Operation 535 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_50 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45" [src/conv2.cpp:48]   --->   Operation 535 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_50' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 536 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_51 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46" [src/conv2.cpp:48]   --->   Operation 536 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_51' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 537 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_52 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47" [src/conv2.cpp:48]   --->   Operation 537 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_52' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 538 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_53 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48" [src/conv2.cpp:48]   --->   Operation 538 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_53' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 539 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_54 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49" [src/conv2.cpp:48]   --->   Operation 539 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_54' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 540 [1/1] (0.57ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_50, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_51, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_52, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_53, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_54, i3 %trunc_ln48_3" [src/conv2.cpp:48]   --->   Operation 540 'mux' 'tmp_62' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln48_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_62, i1 0" [src/conv2.cpp:48]   --->   Operation 541 'bitconcatenate' 'shl_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln48_5 = sext i33 %shl_ln48_2" [src/conv2.cpp:48]   --->   Operation 542 'sext' 'sext_ln48_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 543 [1/1] (1.02ns)   --->   "%add_ln48_2 = add i34 %sext_ln48_5, i34 %mul_ln48_2" [src/conv2.cpp:48]   --->   Operation 543 'add' 'add_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 544 [1/1] (1.02ns)   --->   "%icmp_ln48_2 = icmp_eq  i34 %add_ln48_2, i34 0" [src/conv2.cpp:48]   --->   Operation 544 'icmp' 'icmp_ln48_2' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48_2, void %if.end.i.i.2, void %if.then.i.i.2" [src/conv2.cpp:48]   --->   Operation 545 'br' 'br_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 546 [1/1] (0.73ns)   --->   "%switch_ln48 = switch i3 %trunc_ln48_3, void %V42.i.i24.i.i33.2.case.4128, i3 0, void %V42.i.i24.i.i33.2.case.0124, i3 1, void %V42.i.i24.i.i33.2.case.1125, i3 2, void %V42.i.i24.i.i33.2.case.2126, i3 3, void %V42.i.i24.i.i33.2.case.3127" [src/conv2.cpp:48]   --->   Operation 546 'switch' 'switch_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2)> <Delay = 0.73>
ST_20 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln48 = br void %if.end.i.i.2" [src/conv2.cpp:48]   --->   Operation 547 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2)> <Delay = 0.00>
ST_20 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %add_ln48_2, i32 1, i32 32" [src/conv2.cpp:48]   --->   Operation 548 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln48_20 = zext i10 %add_ln48_13" [src/conv2.cpp:48]   --->   Operation 549 'zext' 'zext_ln48_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 550 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln48_20" [src/conv2.cpp:48]   --->   Operation 550 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 551 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln48_20" [src/conv2.cpp:48]   --->   Operation 551 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 552 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln48_20" [src/conv2.cpp:48]   --->   Operation 552 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 553 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln48_20" [src/conv2.cpp:48]   --->   Operation 553 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 554 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln48_20" [src/conv2.cpp:48]   --->   Operation 554 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 555 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35" [src/conv2.cpp:48]   --->   Operation 555 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 556 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36" [src/conv2.cpp:48]   --->   Operation 556 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 557 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37" [src/conv2.cpp:48]   --->   Operation 557 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 558 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38" [src/conv2.cpp:48]   --->   Operation 558 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 559 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39" [src/conv2.cpp:48]   --->   Operation 559 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln48_25 = zext i10 %add_ln48_15" [src/conv2.cpp:48]   --->   Operation 560 'zext' 'zext_ln48_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 561 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln48_25" [src/conv2.cpp:48]   --->   Operation 561 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 562 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln48_25" [src/conv2.cpp:48]   --->   Operation 562 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 563 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln48_25" [src/conv2.cpp:48]   --->   Operation 563 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 564 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln48_25" [src/conv2.cpp:48]   --->   Operation 564 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 565 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln48_25" [src/conv2.cpp:48]   --->   Operation 565 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 566 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25" [src/conv2.cpp:48]   --->   Operation 566 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 567 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26" [src/conv2.cpp:48]   --->   Operation 567 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 568 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27" [src/conv2.cpp:48]   --->   Operation 568 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 569 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28" [src/conv2.cpp:48]   --->   Operation 569 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_20 : Operation 570 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29" [src/conv2.cpp:48]   --->   Operation 570 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>

State 21 <SV = 20> <Delay = 5.08>
ST_21 : Operation 571 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48" [src/conv2.cpp:48]   --->   Operation 571 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2 & trunc_ln48_3 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.2.exit123" [src/conv2.cpp:48]   --->   Operation 572 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2 & trunc_ln48_3 == 3)> <Delay = 0.00>
ST_21 : Operation 573 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47" [src/conv2.cpp:48]   --->   Operation 573 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2 & trunc_ln48_3 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.2.exit123" [src/conv2.cpp:48]   --->   Operation 574 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2 & trunc_ln48_3 == 2)> <Delay = 0.00>
ST_21 : Operation 575 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46" [src/conv2.cpp:48]   --->   Operation 575 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2 & trunc_ln48_3 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.2.exit123" [src/conv2.cpp:48]   --->   Operation 576 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2 & trunc_ln48_3 == 1)> <Delay = 0.00>
ST_21 : Operation 577 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45" [src/conv2.cpp:48]   --->   Operation 577 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2 & trunc_ln48_3 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.2.exit123" [src/conv2.cpp:48]   --->   Operation 578 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2 & trunc_ln48_3 == 0)> <Delay = 0.00>
ST_21 : Operation 579 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49" [src/conv2.cpp:48]   --->   Operation 579 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2 & trunc_ln48_3 != 0 & trunc_ln48_3 != 1 & trunc_ln48_3 != 2 & trunc_ln48_3 != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.2.exit123" [src/conv2.cpp:48]   --->   Operation 580 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_2 & trunc_ln48_3 != 0 & trunc_ln48_3 != 1 & trunc_ln48_3 != 2 & trunc_ln48_3 != 3)> <Delay = 0.00>
ST_21 : Operation 581 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35" [src/conv2.cpp:48]   --->   Operation 581 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 582 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36" [src/conv2.cpp:48]   --->   Operation 582 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 583 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37" [src/conv2.cpp:48]   --->   Operation 583 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 584 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38" [src/conv2.cpp:48]   --->   Operation 584 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 585 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39" [src/conv2.cpp:48]   --->   Operation 585 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 586 [1/1] (0.57ns)   --->   "%tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44, i3 %trunc_ln48_5" [src/conv2.cpp:48]   --->   Operation 586 'mux' 'tmp_66' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln48_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_66, i1 0" [src/conv2.cpp:48]   --->   Operation 587 'bitconcatenate' 'shl_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln48_7 = sext i33 %shl_ln48_3" [src/conv2.cpp:48]   --->   Operation 588 'sext' 'sext_ln48_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 589 [1/1] (1.02ns)   --->   "%add_ln48_3 = add i34 %sext_ln48_7, i34 %mul_ln48_3" [src/conv2.cpp:48]   --->   Operation 589 'add' 'add_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 590 [1/1] (1.02ns)   --->   "%icmp_ln48_3 = icmp_eq  i34 %add_ln48_3, i34 0" [src/conv2.cpp:48]   --->   Operation 590 'icmp' 'icmp_ln48_3' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48_3, void %if.end.i.i.3, void %if.then.i.i.3" [src/conv2.cpp:48]   --->   Operation 591 'br' 'br_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 592 [1/1] (0.73ns)   --->   "%switch_ln48 = switch i3 %trunc_ln48_5, void %V42.i.i24.i.i33.3.case.4134, i3 0, void %V42.i.i24.i.i33.3.case.0130, i3 1, void %V42.i.i24.i.i33.3.case.1131, i3 2, void %V42.i.i24.i.i33.3.case.2132, i3 3, void %V42.i.i24.i.i33.3.case.3133" [src/conv2.cpp:48]   --->   Operation 592 'switch' 'switch_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3)> <Delay = 0.73>
ST_21 : Operation 593 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38" [src/conv2.cpp:48]   --->   Operation 593 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3 & trunc_ln48_5 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.3.exit129" [src/conv2.cpp:48]   --->   Operation 594 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3 & trunc_ln48_5 == 3)> <Delay = 0.00>
ST_21 : Operation 595 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37" [src/conv2.cpp:48]   --->   Operation 595 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3 & trunc_ln48_5 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.3.exit129" [src/conv2.cpp:48]   --->   Operation 596 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3 & trunc_ln48_5 == 2)> <Delay = 0.00>
ST_21 : Operation 597 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36" [src/conv2.cpp:48]   --->   Operation 597 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3 & trunc_ln48_5 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.3.exit129" [src/conv2.cpp:48]   --->   Operation 598 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3 & trunc_ln48_5 == 1)> <Delay = 0.00>
ST_21 : Operation 599 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35" [src/conv2.cpp:48]   --->   Operation 599 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3 & trunc_ln48_5 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.3.exit129" [src/conv2.cpp:48]   --->   Operation 600 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3 & trunc_ln48_5 == 0)> <Delay = 0.00>
ST_21 : Operation 601 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39" [src/conv2.cpp:48]   --->   Operation 601 'store' 'store_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3 & trunc_ln48_5 != 0 & trunc_ln48_5 != 1 & trunc_ln48_5 != 2 & trunc_ln48_5 != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.3.exit129" [src/conv2.cpp:48]   --->   Operation 602 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3 & trunc_ln48_5 != 0 & trunc_ln48_5 != 1 & trunc_ln48_5 != 2 & trunc_ln48_5 != 3)> <Delay = 0.00>
ST_21 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln48 = br void %if.end.i.i.3" [src/conv2.cpp:48]   --->   Operation 603 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_3)> <Delay = 0.00>
ST_21 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %add_ln48_3, i32 1, i32 32" [src/conv2.cpp:48]   --->   Operation 604 'partselect' 'trunc_ln48_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 605 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25" [src/conv2.cpp:48]   --->   Operation 605 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 606 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26" [src/conv2.cpp:48]   --->   Operation 606 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 607 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27" [src/conv2.cpp:48]   --->   Operation 607 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 608 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28" [src/conv2.cpp:48]   --->   Operation 608 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 609 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29" [src/conv2.cpp:48]   --->   Operation 609 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_21 : Operation 610 [1/1] (0.57ns)   --->   "%tmp_70 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34, i3 %trunc_ln48_7" [src/conv2.cpp:48]   --->   Operation 610 'mux' 'tmp_70' <Predicate = (!icmp_ln38)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln48_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_70, i1 0" [src/conv2.cpp:48]   --->   Operation 611 'bitconcatenate' 'shl_ln48_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln48_9 = sext i33 %shl_ln48_4" [src/conv2.cpp:48]   --->   Operation 612 'sext' 'sext_ln48_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 613 [1/1] (1.02ns)   --->   "%add_ln48_4 = add i34 %sext_ln48_9, i34 %mul_ln48_4" [src/conv2.cpp:48]   --->   Operation 613 'add' 'add_ln48_4' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 614 [1/1] (1.02ns)   --->   "%icmp_ln48_4 = icmp_eq  i34 %add_ln48_4, i34 0" [src/conv2.cpp:48]   --->   Operation 614 'icmp' 'icmp_ln48_4' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48_4, void %if.end.i.i.4, void %if.then.i.i.4" [src/conv2.cpp:48]   --->   Operation 615 'br' 'br_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 616 [1/1] (0.73ns)   --->   "%switch_ln48 = switch i3 %trunc_ln48_7, void %V42.i.i24.i.i33.4.case.4140, i3 0, void %V42.i.i24.i.i33.4.case.0136, i3 1, void %V42.i.i24.i.i33.4.case.1137, i3 2, void %V42.i.i24.i.i33.4.case.2138, i3 3, void %V42.i.i24.i.i33.4.case.3139" [src/conv2.cpp:48]   --->   Operation 616 'switch' 'switch_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_4)> <Delay = 0.73>
ST_21 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln48 = br void %if.end.i.i.4" [src/conv2.cpp:48]   --->   Operation 617 'br' 'br_ln48' <Predicate = (!icmp_ln38 & icmp_ln48_4)> <Delay = 0.00>
ST_21 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln48_8 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %add_ln48_4, i32 1, i32 32" [src/conv2.cpp:48]   --->   Operation 618 'partselect' 'trunc_ln48_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 619 [1/1] (0.73ns)   --->   "%switch_ln48 = switch i3 %trunc_ln48_7, void %V42.i.i24.i.i33.4.case.4, i3 0, void %V42.i.i24.i.i33.4.case.0, i3 1, void %V42.i.i24.i.i33.4.case.1, i3 2, void %V42.i.i24.i.i33.4.case.2, i3 3, void %V42.i.i24.i.i33.4.case.3" [src/conv2.cpp:48]   --->   Operation 619 'switch' 'switch_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.73>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 620 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_4, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48" [src/conv2.cpp:48]   --->   Operation 620 'store' 'store_ln48' <Predicate = (trunc_ln48_3 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_22 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.2.exit" [src/conv2.cpp:48]   --->   Operation 621 'br' 'br_ln48' <Predicate = (trunc_ln48_3 == 3)> <Delay = 0.00>
ST_22 : Operation 622 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_4, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47" [src/conv2.cpp:48]   --->   Operation 622 'store' 'store_ln48' <Predicate = (trunc_ln48_3 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_22 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.2.exit" [src/conv2.cpp:48]   --->   Operation 623 'br' 'br_ln48' <Predicate = (trunc_ln48_3 == 2)> <Delay = 0.00>
ST_22 : Operation 624 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_4, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46" [src/conv2.cpp:48]   --->   Operation 624 'store' 'store_ln48' <Predicate = (trunc_ln48_3 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_22 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.2.exit" [src/conv2.cpp:48]   --->   Operation 625 'br' 'br_ln48' <Predicate = (trunc_ln48_3 == 1)> <Delay = 0.00>
ST_22 : Operation 626 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_4, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45" [src/conv2.cpp:48]   --->   Operation 626 'store' 'store_ln48' <Predicate = (trunc_ln48_3 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_22 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.2.exit" [src/conv2.cpp:48]   --->   Operation 627 'br' 'br_ln48' <Predicate = (trunc_ln48_3 == 0)> <Delay = 0.00>
ST_22 : Operation 628 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_4, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49" [src/conv2.cpp:48]   --->   Operation 628 'store' 'store_ln48' <Predicate = (trunc_ln48_3 != 0 & trunc_ln48_3 != 1 & trunc_ln48_3 != 2 & trunc_ln48_3 != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_22 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.2.exit" [src/conv2.cpp:48]   --->   Operation 629 'br' 'br_ln48' <Predicate = (trunc_ln48_3 != 0 & trunc_ln48_3 != 1 & trunc_ln48_3 != 2 & trunc_ln48_3 != 3)> <Delay = 0.00>
ST_22 : Operation 630 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28" [src/conv2.cpp:48]   --->   Operation 630 'store' 'store_ln48' <Predicate = (icmp_ln48_4 & trunc_ln48_7 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_22 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.4.exit135" [src/conv2.cpp:48]   --->   Operation 631 'br' 'br_ln48' <Predicate = (icmp_ln48_4 & trunc_ln48_7 == 3)> <Delay = 0.00>
ST_22 : Operation 632 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27" [src/conv2.cpp:48]   --->   Operation 632 'store' 'store_ln48' <Predicate = (icmp_ln48_4 & trunc_ln48_7 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_22 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.4.exit135" [src/conv2.cpp:48]   --->   Operation 633 'br' 'br_ln48' <Predicate = (icmp_ln48_4 & trunc_ln48_7 == 2)> <Delay = 0.00>
ST_22 : Operation 634 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26" [src/conv2.cpp:48]   --->   Operation 634 'store' 'store_ln48' <Predicate = (icmp_ln48_4 & trunc_ln48_7 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_22 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.4.exit135" [src/conv2.cpp:48]   --->   Operation 635 'br' 'br_ln48' <Predicate = (icmp_ln48_4 & trunc_ln48_7 == 1)> <Delay = 0.00>
ST_22 : Operation 636 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25" [src/conv2.cpp:48]   --->   Operation 636 'store' 'store_ln48' <Predicate = (icmp_ln48_4 & trunc_ln48_7 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_22 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.4.exit135" [src/conv2.cpp:48]   --->   Operation 637 'br' 'br_ln48' <Predicate = (icmp_ln48_4 & trunc_ln48_7 == 0)> <Delay = 0.00>
ST_22 : Operation 638 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29" [src/conv2.cpp:48]   --->   Operation 638 'store' 'store_ln48' <Predicate = (icmp_ln48_4 & trunc_ln48_7 != 0 & trunc_ln48_7 != 1 & trunc_ln48_7 != 2 & trunc_ln48_7 != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_22 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.4.exit135" [src/conv2.cpp:48]   --->   Operation 639 'br' 'br_ln48' <Predicate = (icmp_ln48_4 & trunc_ln48_7 != 0 & trunc_ln48_7 != 1 & trunc_ln48_7 != 2 & trunc_ln48_7 != 3)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 640 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_6, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38" [src/conv2.cpp:48]   --->   Operation 640 'store' 'store_ln48' <Predicate = (trunc_ln48_5 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_23 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.3.exit" [src/conv2.cpp:48]   --->   Operation 641 'br' 'br_ln48' <Predicate = (trunc_ln48_5 == 3)> <Delay = 0.00>
ST_23 : Operation 642 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_6, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37" [src/conv2.cpp:48]   --->   Operation 642 'store' 'store_ln48' <Predicate = (trunc_ln48_5 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_23 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.3.exit" [src/conv2.cpp:48]   --->   Operation 643 'br' 'br_ln48' <Predicate = (trunc_ln48_5 == 2)> <Delay = 0.00>
ST_23 : Operation 644 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_6, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36" [src/conv2.cpp:48]   --->   Operation 644 'store' 'store_ln48' <Predicate = (trunc_ln48_5 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_23 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.3.exit" [src/conv2.cpp:48]   --->   Operation 645 'br' 'br_ln48' <Predicate = (trunc_ln48_5 == 1)> <Delay = 0.00>
ST_23 : Operation 646 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_6, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35" [src/conv2.cpp:48]   --->   Operation 646 'store' 'store_ln48' <Predicate = (trunc_ln48_5 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_23 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.3.exit" [src/conv2.cpp:48]   --->   Operation 647 'br' 'br_ln48' <Predicate = (trunc_ln48_5 == 0)> <Delay = 0.00>
ST_23 : Operation 648 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_6, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39" [src/conv2.cpp:48]   --->   Operation 648 'store' 'store_ln48' <Predicate = (trunc_ln48_5 != 0 & trunc_ln48_5 != 1 & trunc_ln48_5 != 2 & trunc_ln48_5 != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_23 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.3.exit" [src/conv2.cpp:48]   --->   Operation 649 'br' 'br_ln48' <Predicate = (trunc_ln48_5 != 0 & trunc_ln48_5 != 1 & trunc_ln48_5 != 2 & trunc_ln48_5 != 3)> <Delay = 0.00>
ST_23 : Operation 650 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_8, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28" [src/conv2.cpp:48]   --->   Operation 650 'store' 'store_ln48' <Predicate = (trunc_ln48_7 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_23 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.4.exit" [src/conv2.cpp:48]   --->   Operation 651 'br' 'br_ln48' <Predicate = (trunc_ln48_7 == 3)> <Delay = 0.00>
ST_23 : Operation 652 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_8, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27" [src/conv2.cpp:48]   --->   Operation 652 'store' 'store_ln48' <Predicate = (trunc_ln48_7 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_23 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.4.exit" [src/conv2.cpp:48]   --->   Operation 653 'br' 'br_ln48' <Predicate = (trunc_ln48_7 == 2)> <Delay = 0.00>
ST_23 : Operation 654 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_8, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26" [src/conv2.cpp:48]   --->   Operation 654 'store' 'store_ln48' <Predicate = (trunc_ln48_7 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_23 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.4.exit" [src/conv2.cpp:48]   --->   Operation 655 'br' 'br_ln48' <Predicate = (trunc_ln48_7 == 1)> <Delay = 0.00>
ST_23 : Operation 656 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_8, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25" [src/conv2.cpp:48]   --->   Operation 656 'store' 'store_ln48' <Predicate = (trunc_ln48_7 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_23 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.4.exit" [src/conv2.cpp:48]   --->   Operation 657 'br' 'br_ln48' <Predicate = (trunc_ln48_7 == 0)> <Delay = 0.00>
ST_23 : Operation 658 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %trunc_ln48_8, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29" [src/conv2.cpp:48]   --->   Operation 658 'store' 'store_ln48' <Predicate = (trunc_ln48_7 != 0 & trunc_ln48_7 != 1 & trunc_ln48_7 != 2 & trunc_ln48_7 != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_23 : Operation 659 [1/1] (0.00ns)   --->   "%br_ln48 = br void %V42.i.i24.i.i33.4.exit" [src/conv2.cpp:48]   --->   Operation 659 'br' 'br_ln48' <Predicate = (trunc_ln48_7 != 0 & trunc_ln48_7 != 1 & trunc_ln48_7 != 2 & trunc_ln48_7 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten75') [23]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten75' [30]  (0.427 ns)

 <State 2>: 3.699ns
The critical path consists of the following:
	'load' operation ('indvar_flatten26_load', src/conv2.cpp:39) on local variable 'indvar_flatten26' [42]  (0.000 ns)
	'icmp' operation ('icmp_ln39', src/conv2.cpp:39) [61]  (0.842 ns)
	'xor' operation ('xor_ln38', src/conv2.cpp:38) [74]  (0.287 ns)
	'and' operation ('and_ln38_2', src/conv2.cpp:38) [79]  (0.287 ns)
	'or' operation ('or_ln43', src/conv2.cpp:43) [105]  (0.000 ns)
	'or' operation ('or_ln43_1', src/conv2.cpp:43) [106]  (0.000 ns)
	'select' operation ('select_ln43', src/conv2.cpp:43) [107]  (0.393 ns)
	'urem' operation ('urem_ln44', src/conv2.cpp:44) [123]  (1.890 ns)

 <State 3>: 2.655ns
The critical path consists of the following:
	'add' operation ('add_ln44', src/conv2.cpp:44) [195]  (0.765 ns)
	'urem' operation ('urem_ln48', src/conv2.cpp:48) [196]  (1.890 ns)

 <State 4>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln44_1', src/conv2.cpp:44) [285]  (0.765 ns)
	'urem' operation ('urem_ln48_1', src/conv2.cpp:48) [286]  (1.531 ns)

 <State 5>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln44_2', src/conv2.cpp:44) [375]  (0.765 ns)
	'urem' operation ('urem_ln48_2', src/conv2.cpp:48) [376]  (1.531 ns)

 <State 6>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln44_3', src/conv2.cpp:44) [465]  (0.765 ns)
	'urem' operation ('urem_ln48_3', src/conv2.cpp:48) [466]  (1.531 ns)

 <State 7>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln48', src/conv2.cpp:48) [196]  (1.890 ns)

 <State 8>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln48', src/conv2.cpp:48) [196]  (1.890 ns)

 <State 9>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln48', src/conv2.cpp:48) [196]  (1.890 ns)

 <State 10>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln48', src/conv2.cpp:48) [196]  (1.890 ns)

 <State 11>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln48', src/conv2.cpp:48) [196]  (1.890 ns)

 <State 12>: 3.143ns
The critical path consists of the following:
	'load' operation ('i', src/conv2.cpp:41) on local variable 'i' [41]  (0.000 ns)
	'select' operation ('select_ln38', src/conv2.cpp:38) [62]  (0.360 ns)
	'add' operation ('add_ln39', src/conv2.cpp:39) [80]  (0.773 ns)
	'select' operation ('select_ln39_6', src/conv2.cpp:39) [84]  (0.360 ns)
	'mul' operation ('mul_ln43_1', src/conv2.cpp:43) [119]  (1.650 ns)

 <State 13>: 3.947ns
The critical path consists of the following:
	'urem' operation ('urem_ln44', src/conv2.cpp:44) [123]  (1.890 ns)
	'add' operation ('add_ln48_6', src/conv2.cpp:48) [126]  (0.820 ns)
	'getelementptr' operation ('p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_600', src/conv2.cpp:48) [128]  (0.000 ns)
	'load' operation ('p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_610', src/conv2.cpp:48) on array 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9' [148]  (1.237 ns)

 <State 14>: 3.947ns
The critical path consists of the following:
	'urem' operation ('urem_ln48', src/conv2.cpp:48) [196]  (1.890 ns)
	'add' operation ('add_ln48_8', src/conv2.cpp:48) [199]  (0.820 ns)
	'getelementptr' operation ('p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_580', src/conv2.cpp:48) [201]  (0.000 ns)
	'load' operation ('p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_590', src/conv2.cpp:48) on array 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9' [221]  (1.237 ns)

 <State 15>: 6.732ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_590', src/conv2.cpp:48) on array 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9' [221]  (1.237 ns)
	'mux' operation ('tmp_53', src/conv2.cpp:48) [226]  (0.574 ns)
	'mux' operation ('tmp_55', src/conv2.cpp:48) [233]  (0.427 ns)
	'mul' operation ('mul_ln48_1', src/conv2.cpp:48) [235]  (2.453 ns)
	'add' operation ('add_ln48_1', src/conv2.cpp:48) [261]  (1.020 ns)
	'icmp' operation ('icmp_ln48_1', src/conv2.cpp:48) [262]  (1.020 ns)

 <State 16>: 3.588ns
The critical path consists of the following:
	'urem' operation ('urem_ln48_1', src/conv2.cpp:48) [286]  (1.531 ns)
	'add' operation ('add_ln48_10', src/conv2.cpp:48) [289]  (0.820 ns)
	'getelementptr' operation ('p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560', src/conv2.cpp:48) [291]  (0.000 ns)
	'load' operation ('p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_570', src/conv2.cpp:48) on array 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9' [311]  (1.237 ns)

 <State 17>: 4.691ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_570', src/conv2.cpp:48) on array 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9' [311]  (1.237 ns)
	'mux' operation ('tmp_59', src/conv2.cpp:48) [316]  (0.574 ns)
	'mux' operation ('tmp_61', src/conv2.cpp:48) [323]  (0.427 ns)
	'mul' operation ('mul_ln48_2', src/conv2.cpp:48) [325]  (2.453 ns)

 <State 18>: 4.691ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550', src/conv2.cpp:48) on array 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9' [401]  (1.237 ns)
	'mux' operation ('tmp_63', src/conv2.cpp:48) [406]  (0.574 ns)
	'mux' operation ('tmp_65', src/conv2.cpp:48) [413]  (0.427 ns)
	'mul' operation ('mul_ln48_3', src/conv2.cpp:48) [415]  (2.453 ns)

 <State 19>: 4.691ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_530', src/conv2.cpp:48) on array 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9' [491]  (1.237 ns)
	'mux' operation ('tmp_67', src/conv2.cpp:48) [496]  (0.574 ns)
	'mux' operation ('tmp_69', src/conv2.cpp:48) [503]  (0.427 ns)
	'mul' operation ('mul_ln48_4', src/conv2.cpp:48) [505]  (2.453 ns)

 <State 20>: 3.852ns
The critical path consists of the following:
	'load' operation ('conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_50', src/conv2.cpp:48) on array 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4' [326]  (1.237 ns)
	'mux' operation ('tmp_62', src/conv2.cpp:48) [331]  (0.574 ns)
	'add' operation ('add_ln48_2', src/conv2.cpp:48) [351]  (1.020 ns)
	'icmp' operation ('icmp_ln48_2', src/conv2.cpp:48) [352]  (1.020 ns)

 <State 21>: 5.089ns
The critical path consists of the following:
	'load' operation ('conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40', src/conv2.cpp:48) on array 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4' [416]  (1.237 ns)
	'mux' operation ('tmp_66', src/conv2.cpp:48) [421]  (0.574 ns)
	'add' operation ('add_ln48_3', src/conv2.cpp:48) [441]  (1.020 ns)
	'icmp' operation ('icmp_ln48_3', src/conv2.cpp:48) [442]  (1.020 ns)
	blocking operation 1.237 ns on control path)

 <State 22>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln48', src/conv2.cpp:48) of variable 'trunc_ln48_4', src/conv2.cpp:48 on array 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1' [424]  (1.237 ns)

 <State 23>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln48', src/conv2.cpp:48) of variable 'trunc_ln48_6', src/conv2.cpp:48 on array 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1' [514]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
