// Seed: 1548289079
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1 || 1 || id_1;
  wire  id_2;
  uwire id_3;
  assign id_3 = id_1;
  assign id_1 = (1) - 1 == 1;
  wire id_4;
  wire id_5;
  wire id_6;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_4,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6,
      id_2,
      id_2,
      id_4,
      id_4,
      id_5,
      id_1,
      id_5,
      id_3
  );
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output supply0 id_2
);
  assign id_2 = id_0;
  wire id_4;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  id_20 :
  assert property (@(posedge id_4) 1)
  else $display(id_14 == id_20);
endmodule
