Alizadeh, B. and Fujita, M.2011. Debugging and optimizing high performance superscalar out-of-order processors using formal verification techniques. InProceedings of the International Symposium on Quality Electronic Design (ISQED’11). 297--302.
Tamarah Arons , Amir Pnueli, A Comparison of Two Verification Methods for Speculative Instruction Execution, Proceedings of the 6th International Conference on Tools and Algorithms for Construction and Analysis of Systems: Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS 2000, p.487-502, March 25-April 02, 2000
Randal E. Bryant , Shuvendu K. Lahiri , Sanjit A. Seshia, Modeling and Verifying Systems Using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions, Proceedings of the 14th International Conference on Computer Aided Verification, p.78-92, July 27-31, 2002
Jerry R. Burch , David L. Dill, Automatic verification of Pipelined Microprocessor Control, Proceedings of the 6th International Conference on Computer Aided Verification, p.68-80, June 21-23, 1994
Ranjit Jhala , Kenneth L. McMillan, Microarchitecture Verification by Compositional Model Checking, Proceedings of the 13th International Conference on Computer Aided Verification, p.396-410, July 18-22, 2001
Shuvendu K. Lahiri , Sanjit A. Seshia , Randal E. Bryant, Modeling and Verification of Out-of-Order Microprocessors in UCLID, Proceedings of the 4th International Conference on Formal Methods in Computer-Aided Design, p.142-159, November 06-08, 2002
Mirzaeian, S., Zheng, F., and Cheng, K.-T.2008. RTL error diagnosis using a word level SAT-solver. InProceedings of the International Test Conference (ITC’08). 1--8.
A. Smith , A. Veneris , M. F. Ali , A. Viglas, Fault diagnosis and logic debugging using Boolean satisfiability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.10, p.1606-1621, November 2006[doi>10.1109/TCAD.2005.852031]
Miroslav N. Velev , Ping Gao, A method for debugging of pipelined processors in formal verification by correspondence checking, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
