// Seed: 2633481795
module module_0 #(
    parameter id_2 = 32'd72
) (
    id_1
);
  inout wire id_1;
  wire _id_2;
  assign id_2 = id_2;
  reg [id_2 : ~  -1] id_3, id_4, id_5;
  generate
    assign id_3 = -1 + 1'b0;
  endgenerate
  assign id_1 = id_4;
  parameter id_6 = 1;
  final id_4 <= id_6;
  parameter id_7 = id_6;
endmodule
module module_1;
  logic id_1;
  module_0 modCall_1 (id_1);
  logic id_2;
  assign id_2 = id_2;
  wire id_3;
  assign id_1 = -1;
  assign id_2 = id_3;
  wire id_4;
endmodule
