<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/standard.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/textio.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v
(VHDL-1481) Analyzing VHDL file D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd
(VHDL-1481) Analyzing VHDL file D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(8,8-8,15) (VHDL-1012) analyzing entity schema1
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(20,14-20,23) (VHDL-1010) analyzing architecture schematic
(VHDL-1481) Analyzing VHDL file D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(8,8-8,16) (VHDL-1012) analyzing entity schema12
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(19,14-19,23) (VHDL-1010) analyzing architecture schematic
(VHDL-1481) Analyzing VHDL file D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(8,8-8,15) (VHDL-1012) analyzing entity schema2
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(19,14-19,23) (VHDL-1010) analyzing architecture schematic
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(8,8-8,15) (VHDL-1067) elaborating SCHEMA1(SCHEMATIC)
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(133,4-134,45) (VHDL-1399) going to verilog side to elaborate module nd2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module ND2_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(133,4-134,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(135,4-136,46) (VHDL-1399) going to verilog side to elaborate module nd2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module ND2_uniq_2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_2'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(135,4-136,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(137,4-138,46) (VHDL-1399) going to verilog side to elaborate module nd2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module ND2_uniq_3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_3'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(137,4-138,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(139,4-140,43) (VHDL-1399) going to verilog side to elaborate module nd2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module ND2_uniq_4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_4'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(139,4-140,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(141,4-142,43) (VHDL-1399) going to verilog side to elaborate module nd2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module ND2_uniq_5
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_5'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(141,4-142,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(143,4-144,61) (VHDL-1399) going to verilog side to elaborate module nd5
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(931,9-931,12) (VERI-1018) compiling module ND5_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(931,1-938,10) (VERI-9000) elaborating module 'ND5_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(143,4-144,61) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(145,4-146,52) (VHDL-1399) going to verilog side to elaborate module nd3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module ND3_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(145,4-146,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(147,4-148,49) (VHDL-1399) going to verilog side to elaborate module nd3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module ND3_uniq_2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_2'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(147,4-148,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(149,4-150,64) (VHDL-1399) going to verilog side to elaborate module nd4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,9-923,12) (VERI-1018) compiling module ND4_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(149,4-150,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(151,4-152,61) (VHDL-1399) going to verilog side to elaborate module nd4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,9-923,12) (VERI-1018) compiling module ND4_uniq_2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_2'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(151,4-152,61) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(153,4-154,58) (VHDL-1399) going to verilog side to elaborate module nd4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,9-923,12) (VERI-1018) compiling module ND4_uniq_3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_3'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(153,4-154,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(155,4-156,42) (VHDL-1399) going to verilog side to elaborate module or2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module OR2_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(155,4-156,42) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(157,4-158,43) (VHDL-1399) going to verilog side to elaborate module or2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module OR2_uniq_2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_2'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(157,4-158,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(159,4-160,44) (VHDL-1399) going to verilog side to elaborate module and2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(159,4-160,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(161,4-162,42) (VHDL-1399) going to verilog side to elaborate module and2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(161,4-162,42) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(163,4-164,41) (VHDL-1399) going to verilog side to elaborate module and2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(163,4-164,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(165,4-166,60) (VHDL-1399) going to verilog side to elaborate module or4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,8-1106,11) (VERI-1018) compiling module OR4_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,1-1112,10) (VERI-9000) elaborating module 'OR4_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(165,4-166,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(167,4-168,60) (VHDL-1399) going to verilog side to elaborate module and5
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(168,9-168,13) (VERI-1018) compiling module AND5_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(168,1-175,10) (VERI-9000) elaborating module 'AND5_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(167,4-168,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(169,4-170,51) (VHDL-1399) going to verilog side to elaborate module and3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(169,4-170,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(171,4-172,48) (VHDL-1399) going to verilog side to elaborate module and3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_2'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(171,4-172,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(173,4-174,60) (VHDL-1399) going to verilog side to elaborate module and4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(173,4-174,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(175,4-176,58) (VHDL-1399) going to verilog side to elaborate module and4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_2'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(175,4-176,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(177,4-178,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(177,4-178,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(179,4-180,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(179,4-180,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(181,4-182,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(181,4-182,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(183,4-184,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(183,4-184,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(185,4-186,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_5
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_5'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(185,4-186,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(187,4-188,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_6
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_6'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema1.vhd(187,4-188,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_2'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_3'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_4'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_5'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(931,1-938,10) (VERI-9000) elaborating module 'ND5_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_2'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_2'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_3'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_2'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,1-1112,10) (VERI-9000) elaborating module 'OR4_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(168,1-175,10) (VERI-9000) elaborating module 'AND5_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_2'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_2'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_5'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_6'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(8,8-8,16) (VHDL-1067) elaborating SCHEMA12(SCHEMATIC)
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(100,4-101,58) (VHDL-1399) going to verilog side to elaborate module nd4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,9-923,12) (VERI-1018) compiling module ND4_uniq_4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_4'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(100,4-101,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(102,4-103,42) (VHDL-1399) going to verilog side to elaborate module or2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module OR2_uniq_3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_3'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(102,4-103,42) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(104,4-105,43) (VHDL-1399) going to verilog side to elaborate module or2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module OR2_uniq_4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_4'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(104,4-105,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(106,4-107,44) (VHDL-1399) going to verilog side to elaborate module and2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_4'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(106,4-107,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(108,4-109,42) (VHDL-1399) going to verilog side to elaborate module and2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_5
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_5'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(108,4-109,42) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(110,4-111,41) (VHDL-1399) going to verilog side to elaborate module and2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_6
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_6'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(110,4-111,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(112,4-113,60) (VHDL-1399) going to verilog side to elaborate module or4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,8-1106,11) (VERI-1018) compiling module OR4_uniq_2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,1-1112,10) (VERI-9000) elaborating module 'OR4_uniq_2'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(112,4-113,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(114,4-115,60) (VHDL-1399) going to verilog side to elaborate module and5
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(168,9-168,13) (VERI-1018) compiling module AND5_uniq_2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(168,1-175,10) (VERI-9000) elaborating module 'AND5_uniq_2'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(114,4-115,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(116,4-117,51) (VHDL-1399) going to verilog side to elaborate module and3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_3'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(116,4-117,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(118,4-119,48) (VHDL-1399) going to verilog side to elaborate module and3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_4'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(118,4-119,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(120,4-121,60) (VHDL-1399) going to verilog side to elaborate module and4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_3'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(120,4-121,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(122,4-123,58) (VHDL-1399) going to verilog side to elaborate module and4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_4'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(122,4-123,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(124,4-125,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_7
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_7'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(124,4-125,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(126,4-127,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_8
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_8'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(126,4-127,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(128,4-129,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_9
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_9'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(128,4-129,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(130,4-131,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_10
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_10'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(130,4-131,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(132,4-133,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_11
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_11'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(132,4-133,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(134,4-135,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_12
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_12'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema12.vhd(134,4-135,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_4'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_3'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_4'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_4'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_5'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_6'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,1-1112,10) (VERI-9000) elaborating module 'OR4_uniq_2'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(168,1-175,10) (VERI-9000) elaborating module 'AND5_uniq_2'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_3'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_4'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_3'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_4'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_7'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_8'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_9'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_10'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_11'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_12'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(8,8-8,15) (VHDL-1067) elaborating SCHEMA2(SCHEMATIC)
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(95,4-97,26) (VHDL-1399) going to verilog side to elaborate module mux41
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(885,8-885,13) (VERI-1018) compiling module MUX41_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(885,1-893,10) (VERI-9000) elaborating module 'MUX41_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(95,4-97,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(98,4-99,44) (VHDL-1399) going to verilog side to elaborate module or2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module OR2_uniq_5
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_5'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(98,4-99,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(100,4-101,44) (VHDL-1399) going to verilog side to elaborate module or2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module OR2_uniq_6
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_6'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(100,4-101,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(102,4-103,45) (VHDL-1399) going to verilog side to elaborate module or2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module OR2_uniq_7
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_7'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(102,4-103,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(104,4-105,54) (VHDL-1399) going to verilog side to elaborate module and4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_5
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_5'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(104,4-105,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(106,4-107,57) (VHDL-1399) going to verilog side to elaborate module and4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_6
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_6'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(106,4-107,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(108,4-109,51) (VHDL-1399) going to verilog side to elaborate module and4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_7
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_7'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(108,4-109,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(110,4-111,54) (VHDL-1399) going to verilog side to elaborate module and4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_8
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_8'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(110,4-111,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(112,4-113,57) (VHDL-1399) going to verilog side to elaborate module and4
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_9
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_9'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(112,4-113,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(114,4-115,54) (VHDL-1399) going to verilog side to elaborate module or3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,8-1099,11) (VERI-1018) compiling module OR3_uniq_1
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_1'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(114,4-115,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(116,4-117,49) (VHDL-1399) going to verilog side to elaborate module and3
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_5
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_5'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(116,4-117,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(118,4-119,43) (VHDL-1399) going to verilog side to elaborate module and2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_7
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_7'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(118,4-119,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(120,4-121,43) (VHDL-1399) going to verilog side to elaborate module and2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_8
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_8'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(120,4-121,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(122,4-123,43) (VHDL-1399) going to verilog side to elaborate module and2
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_9
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_9'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(122,4-123,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(124,4-125,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_13
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_13'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(124,4-125,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(126,4-127,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_14
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_14'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(126,4-127,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(128,4-129,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_15
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_15'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(128,4-129,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(130,4-131,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_16
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_16'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(130,4-131,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(132,4-133,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_17
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_17'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(132,4-133,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(134,4-135,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_18
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_18'
INFO - D:/Tadas/KTU/SkaitmenineLogika/LabNr1/lab1/Schema2.vhd(134,4-135,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(885,1-893,10) (VERI-9000) elaborating module 'MUX41_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_5'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_6'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_7'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_5'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_6'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_7'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_8'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_9'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_1'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_5'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_7'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_8'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_9'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_13'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_14'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_15'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_16'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_17'
INFO - D:/Program Files (x86)/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_18'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>