$date
	Mon Oct 27 10:37:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module even_parity_tb $end
$var wire 1 ! parity $end
$var wire 4 " out [3:0] $end
$var reg 3 # data_in [2:0] $end
$scope module dut $end
$var wire 3 $ data_in [2:0] $end
$var wire 1 ! parity $end
$var wire 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#5000
0!
b0 "
b0 %
b0 #
b0 $
#10000
1!
b11 "
b11 %
b1 #
b1 $
#15000
b101 "
b101 %
b10 #
b10 $
#20000
0!
b110 "
b110 %
b11 #
b11 $
#25000
1!
b1001 "
b1001 %
b100 #
b100 $
#30000
0!
b1010 "
b1010 %
b101 #
b101 $
#35000
b1100 "
b1100 %
b110 #
b110 $
#40000
1!
b1111 "
b1111 %
b111 #
b111 $
#45000
