DSCH 2.7a
VERSION 12/9/2021 3:27:36 PM
BB(380,-213,729,175)
SYM  #4-1
BB(525,-165,575,-105)
TITLE 535 -167  #4-1 MUX FOR P2 builtin
MODEL 6000
PROP                                                                                                                                                                                                           
REC(530,-160,40,50,r)
VIS 5
PIN(525,-155,0.000,0.000)IN0
PIN(525,-145,0.000,0.000)IN1
PIN(525,-135,0.000,0.000)IN2
PIN(525,-125,0.000,0.000)IN3
PIN(540,-165,0.000,0.000)S1
PIN(550,-165,0.000,0.000)S0
PIN(575,-155,0.060,0.140)out1
LIG(525,-155,530,-155)
LIG(525,-145,530,-145)
LIG(525,-135,530,-135)
LIG(525,-125,530,-125)
LIG(540,-165,540,-160)
LIG(550,-165,550,-160)
LIG(570,-155,575,-155)
LIG(530,-160,530,-110)
LIG(530,-160,570,-160)
LIG(570,-160,570,-110)
LIG(570,-110,530,-110)
VLG  module 4-1 MUX FOR P3( IN0,IN1,IN2,IN3,S1,S0,out1);
VLG   input IN0,IN1,IN2,IN3,S1,S0;
VLG   output out1;
VLG   mux #(10) mux(w4,IN0,IN1,S1);
VLG   mux #(10) mux(w7,IN2,IN3,S1);
VLG   mux #(10) mux(out1,w4,w7,S0);
VLG  endmodule
FSYM
SYM  #4-1
BB(525,-75,575,-15)
TITLE 535 -77  #4-1 MUX FOR P2 builtin
MODEL 6000
PROP                                                                                                                                                                                                           
REC(530,-70,40,50,r)
VIS 5
PIN(525,-65,0.000,0.000)IN0
PIN(525,-55,0.000,0.000)IN1
PIN(525,-45,0.000,0.000)IN2
PIN(525,-35,0.000,0.000)IN3
PIN(540,-75,0.000,0.000)S1
PIN(550,-75,0.000,0.000)S0
PIN(575,-65,0.060,0.140)out1
LIG(525,-65,530,-65)
LIG(525,-55,530,-55)
LIG(525,-45,530,-45)
LIG(525,-35,530,-35)
LIG(540,-75,540,-70)
LIG(550,-75,550,-70)
LIG(570,-65,575,-65)
LIG(530,-70,530,-20)
LIG(530,-70,570,-70)
LIG(570,-70,570,-20)
LIG(570,-20,530,-20)
VLG  module 4-1 MUX FOR P3( IN0,IN1,IN2,IN3,S1,S0,out1);
VLG   input IN0,IN1,IN2,IN3,S1,S0;
VLG   output out1;
VLG   mux #(10) mux(w4,IN0,IN1,S1);
VLG   mux #(10) mux(w7,IN2,IN3,S1);
VLG   mux #(10) mux(out1,w4,w7,S0);
VLG  endmodule
FSYM
SYM  #4-1
BB(525,15,575,75)
TITLE 535 13  #4-1 MUX FOR P2 builtin
MODEL 6000
PROP                                                                                                                                                                                                           
REC(530,20,40,50,r)
VIS 5
PIN(525,25,0.000,0.000)IN0
PIN(525,35,0.000,0.000)IN1
PIN(525,45,0.000,0.000)IN2
PIN(525,55,0.000,0.000)IN3
PIN(540,15,0.000,0.000)S1
PIN(550,15,0.000,0.000)S0
PIN(575,25,0.060,0.140)out1
LIG(525,25,530,25)
LIG(525,35,530,35)
LIG(525,45,530,45)
LIG(525,55,530,55)
LIG(540,15,540,20)
LIG(550,15,550,20)
LIG(570,25,575,25)
LIG(530,20,530,70)
LIG(530,20,570,20)
LIG(570,20,570,70)
LIG(570,70,530,70)
VLG  module 4-1 MUX FOR P3( IN0,IN1,IN2,IN3,S1,S0,out1);
VLG   input IN0,IN1,IN2,IN3,S1,S0;
VLG   output out1;
VLG   mux #(10) mux(w4,IN0,IN1,S1);
VLG   mux #(10) mux(w7,IN2,IN3,S1);
VLG   mux #(10) mux(out1,w4,w7,S0);
VLG  endmodule
FSYM
SYM  #4-1
BB(525,105,575,165)
TITLE 535 103  #4-1 MUX FOR P2 builtin
MODEL 6000
PROP                                                                                                                                                                                                           
REC(530,110,40,50,r)
VIS 5
PIN(525,115,0.000,0.000)IN0
PIN(525,125,0.000,0.000)IN1
PIN(525,135,0.000,0.000)IN2
PIN(525,145,0.000,0.000)IN3
PIN(540,105,0.000,0.000)S1
PIN(550,105,0.000,0.000)S0
PIN(575,115,0.060,0.140)out1
LIG(525,115,530,115)
LIG(525,125,530,125)
LIG(525,135,530,135)
LIG(525,145,530,145)
LIG(540,105,540,110)
LIG(550,105,550,110)
LIG(570,115,575,115)
LIG(530,110,530,160)
LIG(530,110,570,110)
LIG(570,110,570,160)
LIG(570,160,530,160)
VLG  module 4-1 MUX FOR P3( IN0,IN1,IN2,IN3,S1,S0,out1);
VLG   input IN0,IN1,IN2,IN3,S1,S0;
VLG   output out1;
VLG   mux #(10) mux(w4,IN0,IN1,S1);
VLG   mux #(10) mux(w7,IN2,IN3,S1);
VLG   mux #(10) mux(out1,w4,w7,S0);
VLG  endmodule
FSYM
SYM  #4-1
BB(640,-30,690,30)
TITLE 650 -32  #4-1 MUX FOR P2 builtin
MODEL 6000
PROP                                                                                                                                                                                                           
REC(645,-25,40,50,r)
VIS 5
PIN(640,-20,0.000,0.000)IN0
PIN(640,-10,0.000,0.000)IN1
PIN(640,0,0.000,0.000)IN2
PIN(640,10,0.000,0.000)IN3
PIN(655,-30,0.000,0.000)S1
PIN(665,-30,0.000,0.000)S0
PIN(690,-20,0.060,0.140)out1
LIG(640,-20,645,-20)
LIG(640,-10,645,-10)
LIG(640,0,645,0)
LIG(640,10,645,10)
LIG(655,-30,655,-25)
LIG(665,-30,665,-25)
LIG(685,-20,690,-20)
LIG(645,-25,645,25)
LIG(645,-25,685,-25)
LIG(685,-25,685,25)
LIG(685,25,645,25)
VLG  module 4-1 MUX FOR P3( IN0,IN1,IN2,IN3,S1,S0,out1);
VLG   input IN0,IN1,IN2,IN3,S1,S0;
VLG   output out1;
VLG   mux #(10) mux(w4,IN0,IN1,S1);
VLG   mux #(10) mux(w7,IN2,IN3,S1);
VLG   mux #(10) mux(out1,w4,w7,S0);
VLG  endmodule
FSYM
SYM  #vdd
BB(480,-185,490,-175)
TITLE 483 -179  #vdd
MODEL 1
PROP                                                                                                                                                                                                           
REC(5,5,0,0,)
VIS 0
PIN(485,-175,0.000,0.000)vdd
LIG(485,-175,485,-180)
LIG(485,-180,480,-180)
LIG(480,-180,485,-185)
LIG(485,-185,490,-180)
LIG(490,-180,485,-180)
FSYM
SYM  #vss
BB(400,162,410,170)
TITLE 404 167  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(400,160,0,0,b)
VIS 0
PIN(405,160,0.000,0.000)vss
LIG(405,160,405,165)
LIG(400,165,410,165)
LIG(400,168,402,165)
LIG(402,168,404,165)
LIG(404,168,406,165)
LIG(406,168,408,165)
FSYM
SYM  #clock1
BB(420,162,435,168)
TITLE 425 165  #clock
MODEL 69
PROP   10.000 10.000                                                                                                                                                                                                       
REC(422,163,6,4,r)
VIS 1
PIN(435,165,1.500,1.050)B
LIG(430,165,435,165)
LIG(425,163,423,163)
LIG(429,163,427,163)
LIG(430,162,430,168)
LIG(420,168,420,162)
LIG(425,167,425,163)
LIG(427,163,427,167)
LIG(427,167,425,167)
LIG(423,167,421,167)
LIG(423,163,423,167)
LIG(430,168,420,168)
LIG(430,162,420,162)
FSYM
SYM  #clock2
BB(380,-213,395,-207)
TITLE 385 -210  #clock
MODEL 69
PROP   20.000 20.000                                                                                                                                                                                                       
REC(382,-212,6,4,r)
VIS 1
PIN(395,-210,1.500,0.560)E
LIG(390,-210,395,-210)
LIG(385,-212,383,-212)
LIG(389,-212,387,-212)
LIG(390,-213,390,-207)
LIG(380,-207,380,-213)
LIG(385,-208,385,-212)
LIG(387,-212,387,-208)
LIG(387,-208,385,-208)
LIG(383,-208,381,-208)
LIG(383,-212,383,-208)
LIG(390,-207,380,-207)
LIG(390,-213,380,-213)
FSYM
SYM  #clock3
BB(657,-120,663,-105)
TITLE 660 -115  #clock
MODEL 69
PROP   40.000 40.000                                                                                                                                                                                                       
REC(658,-118,4,6,r)
VIS 1
PIN(660,-105,0.030,0.140)D
LIG(660,-110,660,-105)
LIG(662,-115,662,-117)
LIG(662,-111,662,-113)
LIG(663,-110,657,-110)
LIG(657,-120,663,-120)
LIG(658,-115,662,-115)
LIG(662,-113,658,-113)
LIG(658,-113,658,-115)
LIG(658,-117,658,-119)
LIG(662,-117,658,-117)
LIG(657,-110,657,-120)
LIG(663,-110,663,-120)
FSYM
SYM  #clock4
BB(677,-120,683,-105)
TITLE 680 -115  #clock
MODEL 69
PROP   80.000 80.000                                                                                                                                                                                                       
REC(678,-118,4,6,r)
VIS 1
PIN(680,-105,1.500,0.070)C
LIG(680,-110,680,-105)
LIG(678,-115,678,-117)
LIG(678,-111,678,-113)
LIG(677,-110,683,-110)
LIG(683,-120,677,-120)
LIG(682,-115,678,-115)
LIG(678,-113,682,-113)
LIG(682,-113,682,-115)
LIG(682,-117,682,-119)
LIG(678,-117,682,-117)
LIG(683,-110,683,-120)
LIG(677,-110,677,-120)
FSYM
SYM  #clock5
BB(430,-213,445,-207)
TITLE 435 -210  #clock
MODEL 69
PROP   160.000 160.000                                                                                                                                                                                                       
REC(432,-212,6,4,r)
VIS 1
PIN(445,-210,1.500,0.280)A
LIG(440,-210,445,-210)
LIG(435,-212,433,-212)
LIG(439,-212,437,-212)
LIG(440,-213,440,-207)
LIG(430,-207,430,-213)
LIG(435,-208,435,-212)
LIG(437,-212,437,-208)
LIG(437,-208,435,-208)
LIG(433,-208,431,-208)
LIG(433,-212,433,-208)
LIG(440,-207,430,-207)
LIG(440,-213,430,-213)
FSYM
SYM  #Problem1_Inverter
BB(445,155,485,175)
TITLE 455 153  #Problem1_Inverter_schema
MODEL 6000
PROP                                                                                                                                                                                                           
REC(450,160,30,10,r)
VIS 5
PIN(445,165,0.000,0.000)A_clk
PIN(485,165,0.060,0.210)B
LIG(445,165,450,165)
LIG(480,165,485,165)
LIG(450,160,450,170)
LIG(450,160,480,160)
LIG(480,160,480,170)
LIG(480,170,450,170)
VLG  module Problem1_Inverter( A_clk,B);
VLG   input A_clk;
VLG   output B;
VLG   pmos #(17) pmos(B,vdd,A_clk); // 2.0u 0.12u
VLG   nmos #(17) nmos(B,vss,A_clk); // 1.0u 0.12u
VLG  endmodule
FSYM
SYM  #light1
BB(723,-45,729,-31)
TITLE 725 -31  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(724,-44,4,4,r)
VIS 1
PIN(725,-30,0.000,0.000)out1
LIG(728,-39,728,-44)
LIG(728,-44,727,-45)
LIG(724,-44,724,-39)
LIG(727,-34,727,-37)
LIG(726,-34,729,-34)
LIG(726,-32,728,-34)
LIG(727,-32,729,-34)
LIG(723,-37,729,-37)
LIG(725,-37,725,-30)
LIG(723,-39,723,-37)
LIG(729,-39,723,-39)
LIG(729,-37,729,-39)
LIG(725,-45,724,-44)
LIG(727,-45,725,-45)
FSYM
CNC(440 165)
CNC(515 -135)
CNC(500 -155)
CNC(460 -205)
CNC(440 -45)
CNC(440 -45)
CNC(405 -45)
CNC(440 -35)
CNC(405 25)
CNC(515 25)
CNC(515 45)
CNC(515 35)
CNC(515 55)
CNC(460 -95)
CNC(415 -85)
CNC(500 -65)
CNC(500 125)
CNC(500 125)
CNC(460 -5)
CNC(405 145)
CNC(415 5)
CNC(415 -195)
CNC(440 165)
CNC(440 165)
CNC(440 165)
LIG(525,-155,500,-155)
LIG(485,-175,485,-155)
LIG(440,165,440,165)
LIG(440,-145,525,-145)
LIG(440,165,440,-35)
LIG(440,165,445,165)
LIG(440,-45,440,-145)
LIG(405,160,405,145)
LIG(525,-135,515,-135)
LIG(525,-125,515,-125)
LIG(515,-135,515,-125)
LIG(515,-135,405,-135)
LIG(500,-155,500,-65)
LIG(500,-155,485,-155)
LIG(525,-65,500,-65)
LIG(525,-55,510,-55)
LIG(485,165,510,165)
LIG(510,-55,510,165)
LIG(600,0,600,25)
LIG(525,-45,440,-45)
LIG(440,-45,405,-45)
LIG(405,-45,405,-135)
LIG(525,-35,440,-35)
LIG(440,-35,440,-45)
LIG(525,25,515,25)
LIG(405,25,405,-45)
LIG(515,25,515,35)
LIG(515,25,405,25)
LIG(525,55,515,55)
LIG(525,45,515,45)
LIG(515,45,515,55)
LIG(525,35,515,35)
LIG(515,35,515,45)
LIG(515,55,515,115)
LIG(525,115,515,115)
LIG(640,0,600,0)
LIG(500,-65,500,125)
LIG(525,125,500,125)
LIG(500,125,500,135)
LIG(525,135,500,135)
LIG(460,-205,460,-95)
LIG(525,145,405,145)
LIG(405,145,405,25)
LIG(395,-210,415,-210)
LIG(460,-205,550,-205)
LIG(415,-210,415,-195)
LIG(540,105,540,100)
LIG(540,100,415,100)
LIG(445,-210,460,-210)
LIG(460,-210,460,-205)
LIG(460,90,550,90)
LIG(550,105,550,90)
LIG(415,5,540,5)
LIG(415,5,415,100)
LIG(540,5,540,15)
LIG(550,15,550,-5)
LIG(550,-5,460,-5)
LIG(460,-5,460,90)
LIG(415,-85,540,-85)
LIG(415,-85,415,5)
LIG(540,-85,540,-75)
LIG(550,-75,550,-95)
LIG(460,-95,550,-95)
LIG(460,-95,460,-5)
LIG(575,-155,610,-155)
LIG(610,-155,610,-20)
LIG(610,-20,640,-20)
LIG(585,-10,640,-10)
LIG(575,-65,585,-65)
LIG(585,-65,585,-10)
LIG(575,25,600,25)
LIG(575,115,605,115)
LIG(640,10,605,10)
LIG(605,10,605,115)
LIG(550,-165,550,-205)
LIG(660,-105,660,-35)
LIG(655,-35,655,-30)
LIG(655,-35,660,-35)
LIG(665,-95,665,-30)
LIG(665,-95,680,-95)
LIG(535,-165,540,-165)
LIG(680,-105,680,-95)
LIG(535,-195,535,-165)
LIG(725,-30,725,-20)
LIG(690,-20,725,-20)
LIG(415,-195,535,-195)
LIG(415,-195,415,-85)
LIG(435,165,440,165)
FFIG C:\Users\ASUS\Desktop\CSE460 Lab\Export dsch2\Export dsch2\Lab 4\Lab Assignment 3\Problem2_17201066\problem2_17201066.sch
