<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class FastISel: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page9D8898DCBA7A6098"><span>class FastISel</span></a></li></ul></nav><main class="content"><h1>class FastISel</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class FastISel { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>This is a fast-path instruction selection class that generates poor code and doesn&apos;t support illegal types or non-trivial lowering, but runs quickly.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L66">llvm/include/llvm/CodeGen/FastISel.h:66</a></p><h2>Member Variables</h2><dl><dt class="is-family-code" id="var_LocalValueMap">protected  <a href="rC2880C7E8E458B54.html">DenseMap</a>&lt;const llvm::Value*, unsigned int&gt; <b>LocalValueMap</b></dt><dt class="is-family-code" id="var_FuncInfo">protected  <a href="rED869FA1895EA205.html">llvm::FunctionLoweringInfo</a>&amp; <b>FuncInfo</b></dt><dt class="is-family-code" id="var_MF">protected  <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* <b>MF</b></dt><dt class="is-family-code" id="var_MRI">protected  <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp; <b>MRI</b></dt><dt class="is-family-code" id="var_MFI">protected  <a href="r739FFB7B3BD3AE79.html">llvm::MachineFrameInfo</a>&amp; <b>MFI</b></dt><dt class="is-family-code" id="var_MCP">protected  <a href="r0657071483E7AAA1.html">llvm::MachineConstantPool</a>&amp; <b>MCP</b></dt><dt class="is-family-code" id="var_DbgLoc">protected  <a href="r7D971FB9604CC807.html">llvm::DebugLoc</a> <b>DbgLoc</b></dt><dt class="is-family-code" id="var_TM">protected  const llvm::TargetMachine&amp; <b>TM</b></dt><dt class="is-family-code" id="var_DL">protected  const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; <b>DL</b></dt><dt class="is-family-code" id="var_TII">protected  const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>&amp; <b>TII</b></dt><dt class="is-family-code" id="var_TLI">protected  const <a href="r387F6FE30EB2BAA0.html">llvm::TargetLowering</a>&amp; <b>TLI</b></dt><dt class="is-family-code" id="var_TRI">protected  const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp; <b>TRI</b></dt><dt class="is-family-code" id="var_LibInfo">protected  const <a href="r8801A6B76136C2E2.html">llvm::TargetLibraryInfo</a>* <b>LibInfo</b></dt><dt class="is-family-code" id="var_SkipTargetIndependentISel">protected  bool <b>SkipTargetIndependentISel</b></dt><dt class="is-family-code" id="var_LastLocalValue">protected  <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* <b>LastLocalValue</b></dt><dd>The position of the last instruction for materializing constants for use in the current block. It resets to EmitStartPt when it makes sense (for example, it&apos;s usually profitable to avoid function calls between the definition and the use)</dd><dt class="is-family-code" id="var_EmitStartPt">protected  <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* <b>EmitStartPt</b></dt><dd>The top most instruction in the current block that is allowed for emitting local variables. LastLocalValue resets to EmitStartPt when it makes sense (for example, on function calls)</dd><dt class="is-family-code" id="var_LastFlushPoint">protected  <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> <b>LastFlushPoint</b></dt><dd>Last local value flush point. On a subsequent flush, no local value will sink past this point.</dd></dl><h2>Method Overview</h2><ul><li class="is-family-code">protected  <a href="#B03BEB8E0F4B6925"><b>FastISel</b></a>(llvm::FunctionLoweringInfo &amp; FuncInfo, const llvm::TargetLibraryInfo * LibInfo, bool SkipTargetIndependentISel = false)</li><li class="is-family-code">protected bool  <a href="#84D2C6A701DF1049"><b>canFoldAddIntoGEP</b></a>(const llvm::User * GEP, const llvm::Value * Add)</li><li class="is-family-code">protected unsigned int  <a href="#E559F8AEF96B7164"><b>constrainOperandRegClass</b></a>(const llvm::MCInstrDesc &amp; II, unsigned int Op, unsigned int OpNum)</li><li class="is-family-code">protected llvm::MachineMemOperand *  <a href="#FD3C72D069F202F8"><b>createMachineMemOperandFor</b></a>(const llvm::Instruction * I) const</li><li class="is-family-code">protected unsigned int  <a href="#8C9B70269E2B6B5C"><b>createResultReg</b></a>(const llvm::TargetRegisterClass * RC)</li><li class="is-family-code">public llvm::FastISel::SavePoint  <a href="#B3C383D24BFA43DD"><b>enterLocalValueArea</b></a>()</li><li class="is-family-code">protected void  <a href="#89DF4D2B16DD1076"><b>fastEmitBranch</b></a>(llvm::MachineBasicBlock * MSucc, const llvm::DebugLoc &amp; DbgLoc)</li><li class="is-family-code">protected unsigned int  <a href="#1CCFAED93AD6ABB8"><b>fastEmitInst_</b></a>(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC)</li><li class="is-family-code">protected unsigned int  <a href="#14EF9B78F97575E4"><b>fastEmitInst_extractsubreg</b></a>(llvm::MVT RetVT, unsigned int Op0, bool Op0IsKill, uint32_t Idx)</li><li class="is-family-code">protected unsigned int  <a href="#B16114BAB18F1D9F"><b>fastEmitInst_f</b></a>(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, const llvm::ConstantFP * FPImm)</li><li class="is-family-code">protected unsigned int  <a href="#D96A1BEB3E96F8D9"><b>fastEmitInst_i</b></a>(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, uint64_t Imm)</li><li class="is-family-code">protected unsigned int  <a href="#6F616AC381DA76E8"><b>fastEmitInst_r</b></a>(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill)</li><li class="is-family-code">protected unsigned int  <a href="#E29C23970CBE4C69"><b>fastEmitInst_ri</b></a>(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm)</li><li class="is-family-code">protected unsigned int  <a href="#E8AA8B3DAD3591E1"><b>fastEmitInst_rii</b></a>(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm1, uint64_t Imm2)</li><li class="is-family-code">protected unsigned int  <a href="#AE227967AF9300E7"><b>fastEmitInst_rr</b></a>(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)</li><li class="is-family-code">protected unsigned int  <a href="#E824A7E7C26C27EB"><b>fastEmitInst_rri</b></a>(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill, uint64_t Imm)</li><li class="is-family-code">protected unsigned int  <a href="#95990084F18CBE1A"><b>fastEmitInst_rrr</b></a>(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill, unsigned int Op2, bool Op2IsKill)</li><li class="is-family-code">protected unsigned int  <a href="#020276FD20A0848D"><b>fastEmitZExtFromI1</b></a>(llvm::MVT VT, unsigned int Op0, bool Op0IsKill)</li><li class="is-family-code">protected virtual unsigned int  <a href="#2B927EF0D39962EF"><b>fastEmit_</b></a>(llvm::MVT VT, llvm::MVT RetVT, unsigned int Opcode)</li><li class="is-family-code">protected virtual unsigned int  <a href="#539FD67E902C043D"><b>fastEmit_f</b></a>(llvm::MVT VT, llvm::MVT RetVT, unsigned int Opcode, const llvm::ConstantFP * FPImm)</li><li class="is-family-code">protected virtual unsigned int  <a href="#7F05625635A93C8C"><b>fastEmit_i</b></a>(llvm::MVT VT, llvm::MVT RetVT, unsigned int Opcode, uint64_t Imm)</li><li class="is-family-code">protected virtual unsigned int  <a href="#A94CB4261E4C0330"><b>fastEmit_r</b></a>(llvm::MVT VT, llvm::MVT RetVT, unsigned int Opcode, unsigned int Op0, bool Op0IsKill)</li><li class="is-family-code">protected virtual unsigned int  <a href="#05EBF6FF4A537443"><b>fastEmit_ri</b></a>(llvm::MVT VT, llvm::MVT RetVT, unsigned int Opcode, unsigned int Op0, bool Op0IsKill, uint64_t Imm)</li><li class="is-family-code">protected unsigned int  <a href="#82A8F967A08D5265"><b>fastEmit_ri_</b></a>(llvm::MVT VT, unsigned int Opcode, unsigned int Op0, bool Op0IsKill, uint64_t Imm, llvm::MVT ImmType)</li><li class="is-family-code">protected virtual unsigned int  <a href="#00F2B1AF7EAA8477"><b>fastEmit_rr</b></a>(llvm::MVT VT, llvm::MVT RetVT, unsigned int Opcode, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)</li><li class="is-family-code">protected virtual bool  <a href="#C76D044431CB323E"><b>fastLowerArguments</b></a>()</li><li class="is-family-code">protected virtual bool  <a href="#6CC3C23B2100A30D"><b>fastLowerCall</b></a>(llvm::FastISel::CallLoweringInfo &amp; CLI)</li><li class="is-family-code">protected virtual bool  <a href="#103BF661A55F556B"><b>fastLowerIntrinsicCall</b></a>(const llvm::IntrinsicInst * II)</li><li class="is-family-code">protected virtual unsigned int  <a href="#226DBF5100F16E0D"><b>fastMaterializeAlloca</b></a>(const llvm::AllocaInst * C)</li><li class="is-family-code">protected virtual unsigned int  <a href="#CE15BF69204A6899"><b>fastMaterializeConstant</b></a>(const llvm::Constant * C)</li><li class="is-family-code">protected virtual unsigned int  <a href="#324A4A92B9436E92"><b>fastMaterializeFloatZero</b></a>(const llvm::ConstantFP * CF)</li><li class="is-family-code">protected virtual bool  <a href="#C7BD2E0BE1C662C9"><b>fastSelectInstruction</b></a>(const llvm::Instruction * I)</li><li class="is-family-code">public void  <a href="#0D14B7F757350644"><b>finishBasicBlock</b></a>()</li><li class="is-family-code">protected void  <a href="#870C247FAC8FD712"><b>finishCondBranch</b></a>(const llvm::BasicBlock * BranchBB, llvm::MachineBasicBlock * TrueMBB, llvm::MachineBasicBlock * FalseMBB)</li><li class="is-family-code">public llvm::DebugLoc  <a href="#D02E772F115BAA8B"><b>getCurDebugLoc</b></a>() const</li><li class="is-family-code">public llvm::MachineInstr *  <a href="#5FEA929E0D45AD27"><b>getLastLocalValue</b></a>()</li><li class="is-family-code">public std::pair&lt;unsigned int, bool&gt;  <a href="#EF747F9E38900C5D"><b>getRegForGEPIndex</b></a>(const llvm::Value * Idx)</li><li class="is-family-code">public unsigned int  <a href="#F7E441798FF9D08D"><b>getRegForValue</b></a>(const llvm::Value * V)</li><li class="is-family-code">protected bool  <a href="#7F33B3A13858E2D2"><b>hasTrivialKill</b></a>(const llvm::Value * V)</li><li class="is-family-code">protected bool  <a href="#0D51B6666E666759"><b>isCommutativeIntrinsic</b></a>(const llvm::IntrinsicInst * II)</li><li class="is-family-code">public void  <a href="#E641BDFF36F07CD5"><b>leaveLocalValueArea</b></a>(llvm::FastISel::SavePoint Old)</li><li class="is-family-code">public unsigned int  <a href="#EE6C730BBD3C03C2"><b>lookUpRegForValue</b></a>(const llvm::Value * V)</li><li class="is-family-code">public bool  <a href="#4829F3285CFE360C"><b>lowerArguments</b></a>()</li><li class="is-family-code">protected bool  <a href="#19846A7620846764"><b>lowerCall</b></a>(const llvm::CallInst * I)</li><li class="is-family-code">protected bool  <a href="#627C4597C613C4AB"><b>lowerCallTo</b></a>(llvm::FastISel::CallLoweringInfo &amp; CLI)</li><li class="is-family-code">protected bool  <a href="#4C95D5CA7F99CBFD"><b>lowerCallTo</b></a>(const llvm::CallInst * CI, const char * SymName, unsigned int NumArgs)</li><li class="is-family-code">protected bool  <a href="#A8051DB121A1A89C"><b>lowerCallTo</b></a>(const llvm::CallInst * CI, llvm::MCSymbol * Symbol, unsigned int NumArgs)</li><li class="is-family-code">protected CmpInst::Predicate  <a href="#C56D342BEB1F6CC4"><b>optimizeCmpPredicate</b></a>(const llvm::CmpInst * CI) const</li><li class="is-family-code">public void  <a href="#C8C279B0BB930A83"><b>recomputeInsertPt</b></a>()</li><li class="is-family-code">public void  <a href="#D8C3E5DE98D255D7"><b>removeDeadCode</b></a>(MachineBasicBlock::iterator I, MachineBasicBlock::iterator E)</li><li class="is-family-code">protected bool  <a href="#2D1D0CFF8AE570EF"><b>selectBinaryOp</b></a>(const llvm::User * I, unsigned int ISDOpcode)</li><li class="is-family-code">protected bool  <a href="#6584CA47FACFD029"><b>selectBitCast</b></a>(const llvm::User * I)</li><li class="is-family-code">protected bool  <a href="#E4EFD3887ECF198E"><b>selectCall</b></a>(const llvm::User * I)</li><li class="is-family-code">protected bool  <a href="#7E9322B2F05CA417"><b>selectCast</b></a>(const llvm::User * I, unsigned int Opcode)</li><li class="is-family-code">protected bool  <a href="#3F706CB760AA2299"><b>selectExtractValue</b></a>(const llvm::User * U)</li><li class="is-family-code">protected bool  <a href="#11CEF6D3525B9A3F"><b>selectFNeg</b></a>(const llvm::User * I, const llvm::Value * In)</li><li class="is-family-code">protected bool  <a href="#BAF8D37BF4A8360C"><b>selectGetElementPtr</b></a>(const llvm::User * I)</li><li class="is-family-code">protected bool  <a href="#9164ED5563927E1B"><b>selectInsertValue</b></a>(const llvm::User * I)</li><li class="is-family-code">public bool  <a href="#5F1CB9CF10A2F027"><b>selectInstruction</b></a>(const llvm::Instruction * I)</li><li class="is-family-code">protected bool  <a href="#53732CDA0FC9115F"><b>selectIntrinsicCall</b></a>(const llvm::IntrinsicInst * II)</li><li class="is-family-code">public bool  <a href="#DB319E3EE0213E0B"><b>selectOperator</b></a>(const llvm::User * I, unsigned int Opcode)</li><li class="is-family-code">protected bool  <a href="#C486CB356423BCF3"><b>selectPatchpoint</b></a>(const llvm::CallInst * I)</li><li class="is-family-code">protected bool  <a href="#8BF480471DDEFAA3"><b>selectStackmap</b></a>(const llvm::CallInst * I)</li><li class="is-family-code">protected bool  <a href="#2F3C7F5CD66710BE"><b>selectXRayCustomEvent</b></a>(const llvm::CallInst * II)</li><li class="is-family-code">protected bool  <a href="#92B5053CA038DCC6"><b>selectXRayTypedEvent</b></a>(const llvm::CallInst * II)</li><li class="is-family-code">public void  <a href="#AD908D51B57CBBDE"><b>setLastLocalValue</b></a>(llvm::MachineInstr * I)</li><li class="is-family-code">protected bool  <a href="#F77F5DC21AB4263C"><b>shouldOptForSize</b></a>(const llvm::MachineFunction * MF) const</li><li class="is-family-code">public void  <a href="#023F899C5C32FF88"><b>startNewBlock</b></a>()</li><li class="is-family-code">public bool  <a href="#118DF1C23AC983CE"><b>tryToFoldLoad</b></a>(const llvm::LoadInst * LI, const llvm::Instruction * FoldInst)</li><li class="is-family-code">public virtual bool  <a href="#A7345B798B34C353"><b>tryToFoldLoadIntoMI</b></a>(llvm::MachineInstr *, unsigned int, const llvm::LoadInst *)</li><li class="is-family-code">protected void  <a href="#5BED80651B6EAE86"><b>updateValueMap</b></a>(const llvm::Value * I, unsigned int Reg, unsigned int NumRegs = 1)</li><li class="is-family-code">public virtual  <a href="#04B0FE32FB9B2DFA"><b>~FastISel</b></a>()</li></ul><h2>Methods</h2><h3 id="B03BEB8E0F4B6925"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B03BEB8E0F4B6925">¶</a><code class="hdoc-function-code language-cpp">FastISel(<a href="rED869FA1895EA205.html">llvm::FunctionLoweringInfo</a>&amp; FuncInfo,
         const <a href="r8801A6B76136C2E2.html">llvm::TargetLibraryInfo</a>* LibInfo,
         bool SkipTargetIndependentISel = false)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L330">llvm/include/llvm/CodeGen/FastISel.h:330</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rED869FA1895EA205.html">llvm::FunctionLoweringInfo</a>&amp;<b> FuncInfo</b></dt><dt class="is-family-code">const <a href="r8801A6B76136C2E2.html">llvm::TargetLibraryInfo</a>*<b> LibInfo</b></dt><dt class="is-family-code">bool<b> SkipTargetIndependentISel</b> = false</dt></dl><h3 id="84D2C6A701DF1049"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#84D2C6A701DF1049">¶</a><code class="hdoc-function-code language-cpp">bool canFoldAddIntoGEP(const <a href="r837F022AC7CDEC6A.html">llvm::User</a>* GEP,
                       const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Add)</code></pre></h3><h4>Description</h4><p>Check if \c Add is an add that can be safely folded into \c GEP. \c Add can be folded into \c GEP if: - \c Add is an add, - \c Add&apos;s size matches \c GEP&apos;s, - \c Add is in the same basic block as \c GEP, and - \c Add has a constant operand.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L499">llvm/include/llvm/CodeGen/FastISel.h:499</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r837F022AC7CDEC6A.html">llvm::User</a>*<b> GEP</b></dt><dt class="is-family-code">const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Add</b></dt></dl><h3 id="E559F8AEF96B7164"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E559F8AEF96B7164">¶</a><code class="hdoc-function-code language-cpp">unsigned int constrainOperandRegClass(
    const <a href="r0E6C58CB0903B7E5.html">llvm::MCInstrDesc</a>&amp; II,
    unsigned int Op,
    unsigned int OpNum)</code></pre></h3><h4>Description</h4><p>Try to constrain Op so that it is usable by argument OpNum of the provided MCInstrDesc. If this fails, create a new virtual register in the correct class and COPY the value there.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L476">llvm/include/llvm/CodeGen/FastISel.h:476</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0E6C58CB0903B7E5.html">llvm::MCInstrDesc</a>&amp;<b> II</b></dt><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code">unsigned int<b> OpNum</b></dt></dl><h3 id="FD3C72D069F202F8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FD3C72D069F202F8">¶</a><code class="hdoc-function-code language-cpp"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>*
createMachineMemOperandFor(
    const <a href="rE266D8602316BABC.html">llvm::Instruction</a>* I) const</code></pre></h3><h4>Description</h4><p>Create a machine mem operand from the given instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L505">llvm/include/llvm/CodeGen/FastISel.h:505</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> I</b></dt></dl><h3 id="8C9B70269E2B6B5C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8C9B70269E2B6B5C">¶</a><code class="hdoc-function-code language-cpp">unsigned int createResultReg(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L471">llvm/include/llvm/CodeGen/FastISel.h:471</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="B3C383D24BFA43DD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B3C383D24BFA43DD">¶</a><code class="hdoc-function-code language-cpp"><a href="r4F06D140C279FB47.html">llvm::FastISel::SavePoint</a> enterLocalValueArea()</code></pre></h3><h4>Description</h4><p>Prepare InsertPt to begin inserting instructions into the local value area and return the old insert position.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L324">llvm/include/llvm/CodeGen/FastISel.h:324</a></p><h3 id="89DF4D2B16DD1076"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#89DF4D2B16DD1076">¶</a><code class="hdoc-function-code language-cpp">void fastEmitBranch(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* MSucc,
    const <a href="r7D971FB9604CC807.html">llvm::DebugLoc</a>&amp; DbgLoc)</code></pre></h3><h4>Description</h4><p>Emit an unconditional branch to the given block, unless it is the immediate (fall-through) successor, and update the CFG.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L455">llvm/include/llvm/CodeGen/FastISel.h:455</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> MSucc</b></dt><dt class="is-family-code">const <a href="r7D971FB9604CC807.html">llvm::DebugLoc</a>&amp;<b> DbgLoc</b></dt></dl><h3 id="1CCFAED93AD6ABB8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1CCFAED93AD6ABB8">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitInst_(
    unsigned int MachineInstOpcode,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC)</code></pre></h3><h4>Description</h4><p>Emit a MachineInstr with no operands and a result register in the given register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L392">llvm/include/llvm/CodeGen/FastISel.h:392</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> MachineInstOpcode</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="14EF9B78F97575E4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#14EF9B78F97575E4">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitInst_extractsubreg(
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> RetVT,
    unsigned int Op0,
    bool Op0IsKill,
    uint32_t Idx)</code></pre></h3><h4>Description</h4><p>Emit a MachineInstr for an extract_subreg from a specified index of a superregister to a specified type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L446">llvm/include/llvm/CodeGen/FastISel.h:446</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> RetVT</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt><dt class="is-family-code">uint32_t<b> Idx</b></dt></dl><h3 id="B16114BAB18F1D9F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B16114BAB18F1D9F">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitInst_f(
    unsigned int MachineInstOpcode,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    const <a href="r0A34530A96A64A05.html">llvm::ConstantFP</a>* FPImm)</code></pre></h3><h4>Description</h4><p>Emit a MachineInstr with a floating point immediate, and a result register in the given register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L428">llvm/include/llvm/CodeGen/FastISel.h:428</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> MachineInstOpcode</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">const <a href="r0A34530A96A64A05.html">llvm::ConstantFP</a>*<b> FPImm</b></dt></dl><h3 id="D96A1BEB3E96F8D9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D96A1BEB3E96F8D9">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitInst_i(
    unsigned int MachineInstOpcode,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    uint64_t Imm)</code></pre></h3><h4>Description</h4><p>Emit a MachineInstr with a single immediate operand, and a result register in the given register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L441">llvm/include/llvm/CodeGen/FastISel.h:441</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> MachineInstOpcode</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">uint64_t<b> Imm</b></dt></dl><h3 id="6F616AC381DA76E8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6F616AC381DA76E8">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitInst_r(
    unsigned int MachineInstOpcode,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    unsigned int Op0,
    bool Op0IsKill)</code></pre></h3><h4>Description</h4><p>Emit a MachineInstr with one register operand and a result register in the given register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L397">llvm/include/llvm/CodeGen/FastISel.h:397</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> MachineInstOpcode</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt></dl><h3 id="E29C23970CBE4C69"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E29C23970CBE4C69">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitInst_ri(
    unsigned int MachineInstOpcode,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    unsigned int Op0,
    bool Op0IsKill,
    uint64_t Imm)</code></pre></h3><h4>Description</h4><p>Emit a MachineInstr with a register operand, an immediate, and a result register in the given register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L416">llvm/include/llvm/CodeGen/FastISel.h:416</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> MachineInstOpcode</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt><dt class="is-family-code">uint64_t<b> Imm</b></dt></dl><h3 id="E8AA8B3DAD3591E1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E8AA8B3DAD3591E1">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitInst_rii(
    unsigned int MachineInstOpcode,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    unsigned int Op0,
    bool Op0IsKill,
    uint64_t Imm1,
    uint64_t Imm2)</code></pre></h3><h4>Description</h4><p>Emit a MachineInstr with one register operand and two immediate operands.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L422">llvm/include/llvm/CodeGen/FastISel.h:422</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> MachineInstOpcode</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt><dt class="is-family-code">uint64_t<b> Imm1</b></dt><dt class="is-family-code">uint64_t<b> Imm2</b></dt></dl><h3 id="AE227967AF9300E7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AE227967AF9300E7">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitInst_rr(
    unsigned int MachineInstOpcode,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    unsigned int Op0,
    bool Op0IsKill,
    unsigned int Op1,
    bool Op1IsKill)</code></pre></h3><h4>Description</h4><p>Emit a MachineInstr with two register operands and a result register in the given register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L403">llvm/include/llvm/CodeGen/FastISel.h:403</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> MachineInstOpcode</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt><dt class="is-family-code">unsigned int<b> Op1</b></dt><dt class="is-family-code">bool<b> Op1IsKill</b></dt></dl><h3 id="E824A7E7C26C27EB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E824A7E7C26C27EB">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitInst_rri(
    unsigned int MachineInstOpcode,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    unsigned int Op0,
    bool Op0IsKill,
    unsigned int Op1,
    bool Op1IsKill,
    uint64_t Imm)</code></pre></h3><h4>Description</h4><p>Emit a MachineInstr with two register operands, an immediate, and a result register in the given register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L434">llvm/include/llvm/CodeGen/FastISel.h:434</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> MachineInstOpcode</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt><dt class="is-family-code">unsigned int<b> Op1</b></dt><dt class="is-family-code">bool<b> Op1IsKill</b></dt><dt class="is-family-code">uint64_t<b> Imm</b></dt></dl><h3 id="95990084F18CBE1A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#95990084F18CBE1A">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitInst_rrr(
    unsigned int MachineInstOpcode,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    unsigned int Op0,
    bool Op0IsKill,
    unsigned int Op1,
    bool Op1IsKill,
    unsigned int Op2,
    bool Op2IsKill)</code></pre></h3><h4>Description</h4><p>Emit a MachineInstr with three register operands and a result register in the given register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L409">llvm/include/llvm/CodeGen/FastISel.h:409</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> MachineInstOpcode</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt><dt class="is-family-code">unsigned int<b> Op1</b></dt><dt class="is-family-code">bool<b> Op1IsKill</b></dt><dt class="is-family-code">unsigned int<b> Op2</b></dt><dt class="is-family-code">bool<b> Op2IsKill</b></dt></dl><h3 id="020276FD20A0848D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#020276FD20A0848D">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmitZExtFromI1(<a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
                                unsigned int Op0,
                                bool Op0IsKill)</code></pre></h3><h4>Description</h4><p>Emit MachineInstrs to compute the value of Op with all but the least significant bit set to zero.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L451">llvm/include/llvm/CodeGen/FastISel.h:451</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt></dl><h3 id="2B927EF0D39962EF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2B927EF0D39962EF">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int fastEmit_(
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> RetVT,
    unsigned int Opcode)</code></pre></h3><h4>Description</h4><p>This method is called by target-independent code to request that an instruction with the given type and opcode be emitted.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L354">llvm/include/llvm/CodeGen/FastISel.h:354</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> RetVT</b></dt><dt class="is-family-code">unsigned int<b> Opcode</b></dt></dl><h3 id="539FD67E902C043D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#539FD67E902C043D">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int fastEmit_f(
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> RetVT,
    unsigned int Opcode,
    const <a href="r0A34530A96A64A05.html">llvm::ConstantFP</a>* FPImm)</code></pre></h3><h4>Description</h4><p>This method is called by target-independent code to request that an instruction with the given type, opcode, and floating-point immediate operand be emitted.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L387">llvm/include/llvm/CodeGen/FastISel.h:387</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> RetVT</b></dt><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code">const <a href="r0A34530A96A64A05.html">llvm::ConstantFP</a>*<b> FPImm</b></dt></dl><h3 id="7F05625635A93C8C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7F05625635A93C8C">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int fastEmit_i(
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> RetVT,
    unsigned int Opcode,
    uint64_t Imm)</code></pre></h3><h4>Description</h4><p>This method is called by target-independent code to request that an instruction with the given type, opcode, and immediate operand be emitted.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L382">llvm/include/llvm/CodeGen/FastISel.h:382</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> RetVT</b></dt><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code">uint64_t<b> Imm</b></dt></dl><h3 id="A94CB4261E4C0330"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A94CB4261E4C0330">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int fastEmit_r(
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> RetVT,
    unsigned int Opcode,
    unsigned int Op0,
    bool Op0IsKill)</code></pre></h3><h4>Description</h4><p>This method is called by target-independent code to request that an instruction with the given type, opcode, and register operand be emitted.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L358">llvm/include/llvm/CodeGen/FastISel.h:358</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> RetVT</b></dt><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt></dl><h3 id="05EBF6FF4A537443"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#05EBF6FF4A537443">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int fastEmit_ri(
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> RetVT,
    unsigned int Opcode,
    unsigned int Op0,
    bool Op0IsKill,
    uint64_t Imm)</code></pre></h3><h4>Description</h4><p>This method is called by target-independent code to request that an instruction with the given type, opcode, and register and immediate operands be emitted.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L369">llvm/include/llvm/CodeGen/FastISel.h:369</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> RetVT</b></dt><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt><dt class="is-family-code">uint64_t<b> Imm</b></dt></dl><h3 id="82A8F967A08D5265"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#82A8F967A08D5265">¶</a><code class="hdoc-function-code language-cpp">unsigned int fastEmit_ri_(<a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
                          unsigned int Opcode,
                          unsigned int Op0,
                          bool Op0IsKill,
                          uint64_t Imm,
                          <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> ImmType)</code></pre></h3><h4>Description</h4><p>This method is a wrapper of fastEmit_ri. It first tries to emit an instruction with an immediate operand using fastEmit_ri.  If that fails, it materializes the immediate into a register and try fastEmit_rr instead.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L377">llvm/include/llvm/CodeGen/FastISel.h:377</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt><dt class="is-family-code">uint64_t<b> Imm</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> ImmType</b></dt></dl><h3 id="00F2B1AF7EAA8477"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#00F2B1AF7EAA8477">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int fastEmit_rr(
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> RetVT,
    unsigned int Opcode,
    unsigned int Op0,
    bool Op0IsKill,
    unsigned int Op1,
    bool Op1IsKill)</code></pre></h3><h4>Description</h4><p>This method is called by target-independent code to request that an instruction with the given type, opcode, and register operands be emitted.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L363">llvm/include/llvm/CodeGen/FastISel.h:363</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> RetVT</b></dt><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code">unsigned int<b> Op0</b></dt><dt class="is-family-code">bool<b> Op0IsKill</b></dt><dt class="is-family-code">unsigned int<b> Op1</b></dt><dt class="is-family-code">bool<b> Op1IsKill</b></dt></dl><h3 id="C76D044431CB323E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C76D044431CB323E">¶</a><code class="hdoc-function-code language-cpp">virtual bool fastLowerArguments()</code></pre></h3><h4>Description</h4><p>This method is called by target-independent code to do target- specific argument lowering. It returns true if it was successful.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L342">llvm/include/llvm/CodeGen/FastISel.h:342</a></p><h3 id="6CC3C23B2100A30D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6CC3C23B2100A30D">¶</a><code class="hdoc-function-code language-cpp">virtual bool fastLowerCall(
    <a href="r721F3C49AA7518CF.html">llvm::FastISel::CallLoweringInfo</a>&amp; CLI)</code></pre></h3><h4>Description</h4><p>This method is called by target-independent code to do target- specific call lowering. It returns true if it was successful.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L346">llvm/include/llvm/CodeGen/FastISel.h:346</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r721F3C49AA7518CF.html">llvm::FastISel::CallLoweringInfo</a>&amp;<b> CLI</b></dt></dl><h3 id="103BF661A55F556B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#103BF661A55F556B">¶</a><code class="hdoc-function-code language-cpp">virtual bool fastLowerIntrinsicCall(
    const <a href="r4D5D8AFED2D433D2.html">llvm::IntrinsicInst</a>* II)</code></pre></h3><h4>Description</h4><p>This method is called by target-independent code to do target- specific intrinsic lowering. It returns true if it was successful.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L350">llvm/include/llvm/CodeGen/FastISel.h:350</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4D5D8AFED2D433D2.html">llvm::IntrinsicInst</a>*<b> II</b></dt></dl><h3 id="226DBF5100F16E0D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#226DBF5100F16E0D">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int fastMaterializeAlloca(
    const <a href="rED2AB873C2DB35B1.html">llvm::AllocaInst</a>* C)</code></pre></h3><h4>Description</h4><p>Emit an alloca address in a register using target-specific logic.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L484">llvm/include/llvm/CodeGen/FastISel.h:484</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rED2AB873C2DB35B1.html">llvm::AllocaInst</a>*<b> C</b></dt></dl><h3 id="CE15BF69204A6899"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CE15BF69204A6899">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int fastMaterializeConstant(
    const <a href="r0CE2309DD94A32FA.html">llvm::Constant</a>* C)</code></pre></h3><h4>Description</h4><p>Emit a constant in a register using target-specific logic, such as constant pool loads.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L481">llvm/include/llvm/CodeGen/FastISel.h:481</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0CE2309DD94A32FA.html">llvm::Constant</a>*<b> C</b></dt></dl><h3 id="324A4A92B9436E92"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#324A4A92B9436E92">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int fastMaterializeFloatZero(
    const <a href="r0A34530A96A64A05.html">llvm::ConstantFP</a>* CF)</code></pre></h3><h4>Description</h4><p>Emit the floating-point constant +0.0 in a register using target- specific logic.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L488">llvm/include/llvm/CodeGen/FastISel.h:488</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0A34530A96A64A05.html">llvm::ConstantFP</a>*<b> CF</b></dt></dl><h3 id="C7BD2E0BE1C662C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C7BD2E0BE1C662C9">¶</a><code class="hdoc-function-code language-cpp">virtual bool fastSelectInstruction(
    const <a href="rE266D8602316BABC.html">llvm::Instruction</a>* I)</code></pre></h3><h4>Description</h4><p>This method is called by target-independent code when the normal FastISel process fails to select an instruction. This gives targets a chance to emit code for anything that doesn&apos;t fit into FastISel&apos;s framework. It returns true if it was successful.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L338">llvm/include/llvm/CodeGen/FastISel.h:338</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> I</b></dt></dl><h3 id="0D14B7F757350644"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0D14B7F757350644">¶</a><code class="hdoc-function-code language-cpp">void finishBasicBlock()</code></pre></h3><h4>Description</h4><p>Flush the local value map and sink local values if possible.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L251">llvm/include/llvm/CodeGen/FastISel.h:251</a></p><h3 id="870C247FAC8FD712"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#870C247FAC8FD712">¶</a><code class="hdoc-function-code language-cpp">void finishCondBranch(
    const <a href="r5F23A6FBCC3A87BD.html">llvm::BasicBlock</a>* BranchBB,
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* TrueMBB,
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* FalseMBB)</code></pre></h3><h4>Description</h4><p>Emit an unconditional branch to \p FalseMBB, obtains the branch weight and adds TrueMBB and FalseMBB to the successor list.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L459">llvm/include/llvm/CodeGen/FastISel.h:459</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r5F23A6FBCC3A87BD.html">llvm::BasicBlock</a>*<b> BranchBB</b></dt><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> TrueMBB</b></dt><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> FalseMBB</b></dt></dl><h3 id="D02E772F115BAA8B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D02E772F115BAA8B">¶</a><code class="hdoc-function-code language-cpp"><a href="r7D971FB9604CC807.html">llvm::DebugLoc</a> getCurDebugLoc() const</code></pre></h3><h4>Description</h4><p>Return current debug location information.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L254">llvm/include/llvm/CodeGen/FastISel.h:254</a></p><h3 id="5FEA929E0D45AD27"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5FEA929E0D45AD27">¶</a><code class="hdoc-function-code language-cpp"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* getLastLocalValue()</code></pre></h3><h4>Description</h4><p>Return the position of the last instruction emitted for materializing constants for use in the current block.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L237">llvm/include/llvm/CodeGen/FastISel.h:237</a></p><h3 id="EF747F9E38900C5D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EF747F9E38900C5D">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;unsigned int, bool&gt; getRegForGEPIndex(
    const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Idx)</code></pre></h3><h4>Description</h4><p>This is a wrapper around getRegForValue that also takes care of truncating or sign-extending the given getelementptr index value.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L282">llvm/include/llvm/CodeGen/FastISel.h:282</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Idx</b></dt></dl><h3 id="F7E441798FF9D08D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F7E441798FF9D08D">¶</a><code class="hdoc-function-code language-cpp">unsigned int getRegForValue(const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* V)</code></pre></h3><h4>Description</h4><p>Create a virtual register and arrange for it to be assigned the value for the given LLVM value.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L273">llvm/include/llvm/CodeGen/FastISel.h:273</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> V</b></dt></dl><h3 id="7F33B3A13858E2D2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7F33B3A13858E2D2">¶</a><code class="hdoc-function-code language-cpp">bool hasTrivialKill(const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* V)</code></pre></h3><h4>Description</h4><p>Test whether the given value has exactly one use.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L502">llvm/include/llvm/CodeGen/FastISel.h:502</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> V</b></dt></dl><h3 id="0D51B6666E666759"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0D51B6666E666759">¶</a><code class="hdoc-function-code language-cpp">bool isCommutativeIntrinsic(
    const <a href="r4D5D8AFED2D433D2.html">llvm::IntrinsicInst</a>* II)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L514">llvm/include/llvm/CodeGen/FastISel.h:514</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4D5D8AFED2D433D2.html">llvm::IntrinsicInst</a>*<b> II</b></dt></dl><h3 id="E641BDFF36F07CD5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E641BDFF36F07CD5">¶</a><code class="hdoc-function-code language-cpp">void leaveLocalValueArea(
    <a href="r4F06D140C279FB47.html">llvm::FastISel::SavePoint</a> Old)</code></pre></h3><h4>Description</h4><p>Reset InsertPt to the given old insert position.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L327">llvm/include/llvm/CodeGen/FastISel.h:327</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4F06D140C279FB47.html">llvm::FastISel::SavePoint</a><b> Old</b></dt></dl><h3 id="EE6C730BBD3C03C2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EE6C730BBD3C03C2">¶</a><code class="hdoc-function-code language-cpp">unsigned int lookUpRegForValue(
    const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* V)</code></pre></h3><h4>Description</h4><p>Look up the value to see if its value is already cached in a register. It may be defined by instructions across blocks or defined locally.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L278">llvm/include/llvm/CodeGen/FastISel.h:278</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> V</b></dt></dl><h3 id="4829F3285CFE360C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4829F3285CFE360C">¶</a><code class="hdoc-function-code language-cpp">bool lowerArguments()</code></pre></h3><h4>Description</h4><p>Do &quot;fast&quot; instruction selection for function arguments and append the machine instructions to the current block. Returns true when successful.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L259">llvm/include/llvm/CodeGen/FastISel.h:259</a></p><h3 id="19846A7620846764"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#19846A7620846764">¶</a><code class="hdoc-function-code language-cpp">bool lowerCall(const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>* I)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L526">llvm/include/llvm/CodeGen/FastISel.h:526</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*<b> I</b></dt></dl><h3 id="627C4597C613C4AB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#627C4597C613C4AB">¶</a><code class="hdoc-function-code language-cpp">bool lowerCallTo(
    <a href="r721F3C49AA7518CF.html">llvm::FastISel::CallLoweringInfo</a>&amp; CLI)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L512">llvm/include/llvm/CodeGen/FastISel.h:512</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r721F3C49AA7518CF.html">llvm::FastISel::CallLoweringInfo</a>&amp;<b> CLI</b></dt></dl><h3 id="4C95D5CA7F99CBFD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4C95D5CA7F99CBFD">¶</a><code class="hdoc-function-code language-cpp">bool lowerCallTo(const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>* CI,
                 const char* SymName,
                 unsigned int NumArgs)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L510">llvm/include/llvm/CodeGen/FastISel.h:510</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*<b> CI</b></dt><dt class="is-family-code">const char*<b> SymName</b></dt><dt class="is-family-code">unsigned int<b> NumArgs</b></dt></dl><h3 id="A8051DB121A1A89C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A8051DB121A1A89C">¶</a><code class="hdoc-function-code language-cpp">bool lowerCallTo(const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>* CI,
                 <a href="r6E4FB5D603B18594.html">llvm::MCSymbol</a>* Symbol,
                 unsigned int NumArgs)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L509">llvm/include/llvm/CodeGen/FastISel.h:509</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*<b> CI</b></dt><dt class="is-family-code"><a href="r6E4FB5D603B18594.html">llvm::MCSymbol</a>*<b> Symbol</b></dt><dt class="is-family-code">unsigned int<b> NumArgs</b></dt></dl><h3 id="C56D342BEB1F6CC4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C56D342BEB1F6CC4">¶</a><code class="hdoc-function-code language-cpp">CmpInst::Predicate optimizeCmpPredicate(
    const <a href="rFEBEB259D24BFC1A.html">llvm::CmpInst</a>* CI) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L507">llvm/include/llvm/CodeGen/FastISel.h:507</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rFEBEB259D24BFC1A.html">llvm::CmpInst</a>*<b> CI</b></dt></dl><h3 id="C8C279B0BB930A83"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C8C279B0BB930A83">¶</a><code class="hdoc-function-code language-cpp">void recomputeInsertPt()</code></pre></h3><h4>Description</h4><p>Reset InsertPt to prepare for inserting instructions into the current block.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L311">llvm/include/llvm/CodeGen/FastISel.h:311</a></p><h3 id="D8C3E5DE98D255D7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D8C3E5DE98D255D7">¶</a><code class="hdoc-function-code language-cpp">void removeDeadCode(<a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> I,
                    <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> E)</code></pre></h3><h4>Description</h4><p>Remove all dead instructions between the I and E.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L314">llvm/include/llvm/CodeGen/FastISel.h:314</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a><b> I</b></dt><dt class="is-family-code"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a><b> E</b></dt></dl><h3 id="2D1D0CFF8AE570EF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2D1D0CFF8AE570EF">¶</a><code class="hdoc-function-code language-cpp">bool selectBinaryOp(const <a href="r837F022AC7CDEC6A.html">llvm::User</a>* I,
                    unsigned int ISDOpcode)</code></pre></h3><h4>Description</h4><p>Select and emit code for a binary operator instruction, which has an opcode which directly corresponds to the given ISD opcode.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L529">llvm/include/llvm/CodeGen/FastISel.h:529</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r837F022AC7CDEC6A.html">llvm::User</a>*<b> I</b></dt><dt class="is-family-code">unsigned int<b> ISDOpcode</b></dt></dl><h3 id="6584CA47FACFD029"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6584CA47FACFD029">¶</a><code class="hdoc-function-code language-cpp">bool selectBitCast(const <a href="r837F022AC7CDEC6A.html">llvm::User</a>* I)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L536">llvm/include/llvm/CodeGen/FastISel.h:536</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r837F022AC7CDEC6A.html">llvm::User</a>*<b> I</b></dt></dl><h3 id="E4EFD3887ECF198E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E4EFD3887ECF198E">¶</a><code class="hdoc-function-code language-cpp">bool selectCall(const <a href="r837F022AC7CDEC6A.html">llvm::User</a>* I)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L534">llvm/include/llvm/CodeGen/FastISel.h:534</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r837F022AC7CDEC6A.html">llvm::User</a>*<b> I</b></dt></dl><h3 id="7E9322B2F05CA417"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7E9322B2F05CA417">¶</a><code class="hdoc-function-code language-cpp">bool selectCast(const <a href="r837F022AC7CDEC6A.html">llvm::User</a>* I,
                unsigned int Opcode)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L537">llvm/include/llvm/CodeGen/FastISel.h:537</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r837F022AC7CDEC6A.html">llvm::User</a>*<b> I</b></dt><dt class="is-family-code">unsigned int<b> Opcode</b></dt></dl><h3 id="3F706CB760AA2299"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3F706CB760AA2299">¶</a><code class="hdoc-function-code language-cpp">bool selectExtractValue(const <a href="r837F022AC7CDEC6A.html">llvm::User</a>* U)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L538">llvm/include/llvm/CodeGen/FastISel.h:538</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r837F022AC7CDEC6A.html">llvm::User</a>*<b> U</b></dt></dl><h3 id="11CEF6D3525B9A3F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#11CEF6D3525B9A3F">¶</a><code class="hdoc-function-code language-cpp">bool selectFNeg(const <a href="r837F022AC7CDEC6A.html">llvm::User</a>* I,
                const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* In)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L530">llvm/include/llvm/CodeGen/FastISel.h:530</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r837F022AC7CDEC6A.html">llvm::User</a>*<b> I</b></dt><dt class="is-family-code">const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> In</b></dt></dl><h3 id="BAF8D37BF4A8360C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BAF8D37BF4A8360C">¶</a><code class="hdoc-function-code language-cpp">bool selectGetElementPtr(const <a href="r837F022AC7CDEC6A.html">llvm::User</a>* I)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L531">llvm/include/llvm/CodeGen/FastISel.h:531</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r837F022AC7CDEC6A.html">llvm::User</a>*<b> I</b></dt></dl><h3 id="9164ED5563927E1B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9164ED5563927E1B">¶</a><code class="hdoc-function-code language-cpp">bool selectInsertValue(const <a href="r837F022AC7CDEC6A.html">llvm::User</a>* I)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L539">llvm/include/llvm/CodeGen/FastISel.h:539</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r837F022AC7CDEC6A.html">llvm::User</a>*<b> I</b></dt></dl><h3 id="5F1CB9CF10A2F027"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5F1CB9CF10A2F027">¶</a><code class="hdoc-function-code language-cpp">bool selectInstruction(const <a href="rE266D8602316BABC.html">llvm::Instruction</a>* I)</code></pre></h3><h4>Description</h4><p>Do &quot;fast&quot; instruction selection for the given LLVM IR instruction and append the generated machine instructions to the current block. Returns true if selection was successful.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L264">llvm/include/llvm/CodeGen/FastISel.h:264</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> I</b></dt></dl><h3 id="53732CDA0FC9115F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#53732CDA0FC9115F">¶</a><code class="hdoc-function-code language-cpp">bool selectIntrinsicCall(
    const <a href="r4D5D8AFED2D433D2.html">llvm::IntrinsicInst</a>* II)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L535">llvm/include/llvm/CodeGen/FastISel.h:535</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4D5D8AFED2D433D2.html">llvm::IntrinsicInst</a>*<b> II</b></dt></dl><h3 id="DB319E3EE0213E0B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DB319E3EE0213E0B">¶</a><code class="hdoc-function-code language-cpp">bool selectOperator(const <a href="r837F022AC7CDEC6A.html">llvm::User</a>* I,
                    unsigned int Opcode)</code></pre></h3><h4>Description</h4><p>Do &quot;fast&quot; instruction selection for the given LLVM IR operator (Instruction or ConstantExpr), and append generated machine instructions to the current block. Return true if selection was successful.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L269">llvm/include/llvm/CodeGen/FastISel.h:269</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r837F022AC7CDEC6A.html">llvm::User</a>*<b> I</b></dt><dt class="is-family-code">unsigned int<b> Opcode</b></dt></dl><h3 id="C486CB356423BCF3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C486CB356423BCF3">¶</a><code class="hdoc-function-code language-cpp">bool selectPatchpoint(const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>* I)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L533">llvm/include/llvm/CodeGen/FastISel.h:533</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*<b> I</b></dt></dl><h3 id="8BF480471DDEFAA3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8BF480471DDEFAA3">¶</a><code class="hdoc-function-code language-cpp">bool selectStackmap(const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>* I)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L532">llvm/include/llvm/CodeGen/FastISel.h:532</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*<b> I</b></dt></dl><h3 id="2F3C7F5CD66710BE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2F3C7F5CD66710BE">¶</a><code class="hdoc-function-code language-cpp">bool selectXRayCustomEvent(
    const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>* II)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L540">llvm/include/llvm/CodeGen/FastISel.h:540</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*<b> II</b></dt></dl><h3 id="92B5053CA038DCC6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#92B5053CA038DCC6">¶</a><code class="hdoc-function-code language-cpp">bool selectXRayTypedEvent(
    const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>* II)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L541">llvm/include/llvm/CodeGen/FastISel.h:541</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*<b> II</b></dt></dl><h3 id="AD908D51B57CBBDE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AD908D51B57CBBDE">¶</a><code class="hdoc-function-code language-cpp">void setLastLocalValue(<a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* I)</code></pre></h3><h4>Description</h4><p>Update the position of the last instruction emitted for materializing constants for use in the current block.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L241">llvm/include/llvm/CodeGen/FastISel.h:241</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> I</b></dt></dl><h3 id="F77F5DC21AB4263C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F77F5DC21AB4263C">¶</a><code class="hdoc-function-code language-cpp">bool shouldOptForSize(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* MF) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L543">llvm/include/llvm/CodeGen/FastISel.h:543</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>*<b> MF</b></dt></dl><h3 id="023F899C5C32FF88"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#023F899C5C32FF88">¶</a><code class="hdoc-function-code language-cpp">void startNewBlock()</code></pre></h3><h4>Description</h4><p>Set the current block to which generated machine instructions will be appended.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L248">llvm/include/llvm/CodeGen/FastISel.h:248</a></p><h3 id="118DF1C23AC983CE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#118DF1C23AC983CE">¶</a><code class="hdoc-function-code language-cpp">bool tryToFoldLoad(
    const <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>* LI,
    const <a href="rE266D8602316BABC.html">llvm::Instruction</a>* FoldInst)</code></pre></h3><h4>Description</h4><p>We&apos;re checking to see if we can fold \p LI into \p FoldInst. Note that we could have a sequence where multiple LLVM IR instructions are folded into the same machineinstr.  For example we could have: A: x = load i32 *P B: y = icmp A, 42 C: br y, ... In this scenario, \p LI is &quot;A&quot;, and \p FoldInst is &quot;C&quot;.  We know about &quot;B&quot; (and any other folded instructions) because it is between A and C. If we succeed folding, return true.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L296">llvm/include/llvm/CodeGen/FastISel.h:296</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>*<b> LI</b></dt><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> FoldInst</b></dt></dl><h3 id="A7345B798B34C353"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A7345B798B34C353">¶</a><code class="hdoc-function-code language-cpp">virtual bool tryToFoldLoadIntoMI(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*,
    unsigned int,
    const <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>*)</code></pre></h3><h4>Description</h4><p>The specified machine instr operand is a vreg, and that vreg is being provided by the specified load instruction.  If possible, try to fold the load as an operand to the instruction, returning true if possible. This method should be implemented by targets.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L304">llvm/include/llvm/CodeGen/FastISel.h:304</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> </b></dt><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code">const <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>*<b> </b></dt></dl><h3 id="5BED80651B6EAE86"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5BED80651B6EAE86">¶</a><code class="hdoc-function-code language-cpp">void updateValueMap(const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* I,
                    unsigned int Reg,
                    unsigned int NumRegs = 1)</code></pre></h3><h4>Description</h4><p>Update the value map to include the new mapping for this instruction, or insert an extra copy to get the result in a previous determined register. NOTE: This is only necessary because we might select a block that uses a value before we select the block that defines the value. It might be possible to fix this by selecting blocks in reverse postorder.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L469">llvm/include/llvm/CodeGen/FastISel.h:469</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> I</b></dt><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">unsigned int<b> NumRegs</b> = 1</dt></dl><h3 id="04B0FE32FB9B2DFA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#04B0FE32FB9B2DFA">¶</a><code class="hdoc-function-code language-cpp">virtual ~FastISel()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/FastISel.h#L233">llvm/include/llvm/CodeGen/FastISel.h:233</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>