#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014cbecdc9b0 .scope module, "fsm_tb" "fsm_tb" 2 3;
 .timescale 0 0;
v0000014cbecdccd0_0 .var "clock", 0 0;
v0000014cbecdcd70_0 .var/i "i", 31 0;
v0000014cbecd3f10_0 .net "out", 0 0, v0000014cbecc71b0_0;  1 drivers
v0000014cbecd3fb0_0 .var "reset", 0 0;
v0000014cbecd4050_0 .var "sequence", 15 0;
v0000014cbecd40f0_0 .var "value", 0 0;
S_0000014cbecdcb40 .scope module, "myfsm" "fsm" 2 7, 3 1 0, S_0000014cbecdc9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "value";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "out";
v0000014cbecc7110_0 .net "clock", 0 0, v0000014cbecdccd0_0;  1 drivers
v0000014cbecc71b0_0 .var "out", 0 0;
v0000014cbec86500_0 .net "reset", 0 0, v0000014cbecd3fb0_0;  1 drivers
v0000014cbecc73b0_0 .var "state", 2 0;
v0000014cbecc7450_0 .net "value", 0 0, v0000014cbecd40f0_0;  1 drivers
E_0000014cbec8a8b0 .event posedge, v0000014cbec86500_0, v0000014cbecc7110_0;
    .scope S_0000014cbecdcb40;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
    %end;
    .thread T_0;
    .scope S_0000014cbecdcb40;
T_1 ;
    %wait E_0000014cbec8a8b0;
    %load/vec4 v0000014cbec86500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014cbecc73b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0000014cbecc7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
T_1.9 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0000014cbecc7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000014cbecc7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
T_1.13 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0000014cbecc7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
T_1.15 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000014cbecc7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014cbecc73b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cbecc71b0_0, 0;
T_1.17 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014cbecdc9b0;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014cbecdccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014cbecd3fb0_0, 0, 1;
    %pushi/vec4 23410, 0, 16;
    %store/vec4 v0000014cbecd4050_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014cbecd3fb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014cbecdcd70_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000014cbecdcd70_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0000014cbecd4050_0;
    %load/vec4 v0000014cbecdcd70_0;
    %part/s 1;
    %store/vec4 v0000014cbecd40f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014cbecdccd0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014cbecdccd0_0, 0, 1;
    %vpi_call 2 18 "$display", "State = ", v0000014cbecc73b0_0, ": Input = ", v0000014cbecd40f0_0, ", Output = ", v0000014cbecd3f10_0 {0 0 0};
    %load/vec4 v0000014cbecdcd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014cbecdcd70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fsm_tb.v";
    "./fsm.v";
