;redcode
;assert 1
	ADD 270, 60
	SUB @127, 106
	MOV -7, <-20
	DJN -1, @-121
	SUB 0, 3
	SUB @127, 106
	SUB 0, 3
	MOV -7, <-20
	SPL 0
	SPL 12, #10
	JMN 12, <10
	JMP 12, #10
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	SUB @127, 106
	SUB 0, 3
	SUB @127, 106
	SUB @121, 103
	SUB <0, @12
	ADD -1, <-20
	ADD 270, 60
	SUB 0, 3
	DJN -1, @-20
	SLT @-121, 103
	DJN -1, @-20
	MOV -7, <-20
	SUB @-127, 804
	SUB @127, 106
	SPL <127, 106
	DJN 0, 0
	MOV -7, <-20
	SUB 0, 30
	SLT @-121, 103
	JMN -1, @-121
	SPL 0
	SPL 12, #10
	JMN 12, <10
	JMP 12, #10
	DJN -1, @-20
	SUB #72, @200
	SPL 12, #10
	JMN 12, <10
	JMP 12, #10
	DJN -1, @-20
	MOV -7, <-20
	SPL 0
	SPL 12, #10
	JMN 12, <10
	DJN 0, 0
	SLT @-121, 103
	SUB #72, @200
	JMN 12, <10
	JMP 0, #12
	CMP -100, -100
	SPL 0
	JMN 12, <10
	JMP 12, #10
	JMN 12, <10
	JMP 12, #10
	DJN -1, @-20
	MOV -7, <-20
	SPL 0
	SPL 12, #10
	JMN 12, <10
	JMP 12, #10
	DJN -1, @-20
	MOV -7, <-20
	SUB 0, 3
	MOV -7, <-20
	SPL 12, #10
	JMN 12, #10
	DJN -1, @-20
	MOV -7, <-20
	SPL 0
	SPL 12, #10
	JMN 12, <10
	DJN 0, 0
	SLT @-121, 103
	SUB #72, @200
	JMN 12, <10
	JMP 0, #12
	SUB @-127, 804
	SUB @127, 106
	SPL <190, -106
	DJN 0, 0
	MOV -7, <-20
	SUB @0, @2
	SUB @121, 103
	SUB @127, 106
	DJN 0, 0
	SUB @-127, 804
	JMP 12, #10
	JMP 12, #10
	SUB 0, 30
	SLT @-121, 103
	JMN -601, #-121
	SLT @-121, 103
	JMN -601, #-121