<profile>

<section name = "Vitis HLS Report for 'export_output_buffer_c1'" level="0">
<item name = "Date">Sat Nov  4 22:43:09 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">133490, 133578, 1.335 ms, 1.336 ms, 133490, 133578, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_export_output_buffer_c1_Pipeline_RELU_fu_202">export_output_buffer_c1_Pipeline_RELU, 517, 517, 5.170 us, 5.170 us, 517, 517, no</column>
<column name="grp_export_output_buffer_c1_Pipeline_2_fu_212">export_output_buffer_c1_Pipeline_2, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_export_output_buffer_c1_Pipeline_RELU1_fu_224">export_output_buffer_c1_Pipeline_RELU1, 517, 517, 5.170 us, 5.170 us, 517, 517, no</column>
<column name="grp_export_output_buffer_c1_Pipeline_4_fu_234">export_output_buffer_c1_Pipeline_4, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_export_output_buffer_c1_Pipeline_BW_fu_246">export_output_buffer_c1_Pipeline_BW, 257, 257, 2.570 us, 2.570 us, 257, 257, no</column>
<column name="grp_export_output_buffer_c1_Pipeline_BW2_fu_255">export_output_buffer_c1_Pipeline_BW2, 257, 257, 2.570 us, 2.570 us, 257, 257, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- EXPORT">100312, 100384, 12539 ~ 12548, -, -, 8, no</column>
<column name=" + BH">12536, 12544, 1567, -, -, 8, no</column>
<column name="- CLEAR">33168, 33184, 4146 ~ 4148, -, -, 8, no</column>
<column name=" + BH">4144, 4145, 518, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 619, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 951, 1112, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 929, -</column>
<column name="Register">-, -, 521, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_export_output_buffer_c1_Pipeline_2_fu_212">export_output_buffer_c1_Pipeline_2, 0, 0, 47, 88, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_4_fu_234">export_output_buffer_c1_Pipeline_4, 0, 0, 47, 88, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_BW_fu_246">export_output_buffer_c1_Pipeline_BW, 0, 0, 10, 57, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_BW2_fu_255">export_output_buffer_c1_Pipeline_BW2, 0, 0, 10, 57, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_RELU_fu_202">export_output_buffer_c1_Pipeline_RELU, 0, 0, 305, 301, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_RELU1_fu_224">export_output_buffer_c1_Pipeline_RELU1, 0, 0, 305, 301, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U130">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U131">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="mul_7ns_19ns_25_1_1_U129">mul_7ns_19ns_25_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln134_1_fu_333_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln134_fu_276_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln135_1_fu_410_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln135_2_fu_545_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln135_fu_566_p2">+, 0, 0, 12, 5, 2</column>
<column name="add_ln138_1_fu_420_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln138_2_fu_459_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln138_3_fu_474_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln138_4_fu_513_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln138_5_fu_314_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln138_fu_362_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln71_fu_595_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln72_1_fu_637_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln72_2_fu_660_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln72_fu_671_p2">+, 0, 0, 12, 5, 2</column>
<column name="empty_318_fu_343_p2">+, 0, 0, 14, 7, 7</column>
<column name="sub_ln138_1_fu_503_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln138_fu_449_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln141_fu_386_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln76_fu_617_p2">-, 0, 0, 16, 9, 9</column>
<column name="ap_block_state20">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state31_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln134_fu_327_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="icmp_ln135_1_fu_551_p2">icmp, 0, 0, 12, 4, 2</column>
<column name="icmp_ln135_fu_400_p2">icmp, 0, 0, 12, 5, 4</column>
<column name="icmp_ln71_fu_589_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="icmp_ln72_1_fu_665_p2">icmp, 0, 0, 12, 4, 2</column>
<column name="icmp_ln72_fu_627_p2">icmp, 0, 0, 12, 5, 4</column>
<column name="or_ln135_fu_535_p2">or, 0, 0, 4, 4, 1</column>
<column name="or_ln72_fu_650_p2">or, 0, 0, 4, 4, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">155, 34, 1, 34</column>
<column name="bh_reg_178">9, 2, 5, 10</column>
<column name="bout_fu_118">9, 2, 4, 8</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0">37, 7, 14, 98</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1">14, 3, 14, 42</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0">37, 7, 1, 7</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1">14, 3, 1, 3</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0">26, 5, 32, 160</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0">26, 5, 1, 5</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0">37, 7, 14, 98</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1">14, 3, 14, 42</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0">37, 7, 1, 7</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1">14, 3, 1, 3</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0">26, 5, 32, 160</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0">26, 5, 1, 5</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_860_ce">14, 3, 1, 3</column>
<column name="grp_fu_860_p0">14, 3, 32, 96</column>
<column name="grp_fu_860_p1">14, 3, 32, 96</column>
<column name="grp_fu_864_ce">14, 3, 1, 3</column>
<column name="grp_fu_864_opcode">14, 3, 5, 15</column>
<column name="grp_fu_864_p0">14, 3, 32, 96</column>
<column name="grp_fu_864_p1">14, 3, 32, 96</column>
<column name="h_1_reg_190">9, 2, 5, 10</column>
<column name="i2_blk_n_AW">9, 2, 1, 2</column>
<column name="i2_blk_n_B">9, 2, 1, 2</column>
<column name="m_axi_i2_AWADDR">26, 5, 64, 320</column>
<column name="m_axi_i2_AWBURST">14, 3, 2, 6</column>
<column name="m_axi_i2_AWCACHE">14, 3, 4, 12</column>
<column name="m_axi_i2_AWID">14, 3, 1, 3</column>
<column name="m_axi_i2_AWLEN">20, 4, 32, 128</column>
<column name="m_axi_i2_AWLOCK">14, 3, 2, 6</column>
<column name="m_axi_i2_AWPROT">14, 3, 3, 9</column>
<column name="m_axi_i2_AWQOS">14, 3, 4, 12</column>
<column name="m_axi_i2_AWREGION">14, 3, 4, 12</column>
<column name="m_axi_i2_AWSIZE">14, 3, 3, 9</column>
<column name="m_axi_i2_AWUSER">14, 3, 1, 3</column>
<column name="m_axi_i2_AWVALID">20, 4, 1, 4</column>
<column name="m_axi_i2_BREADY">20, 4, 1, 4</column>
<column name="m_axi_i2_WDATA">14, 3, 32, 96</column>
<column name="m_axi_i2_WID">14, 3, 1, 3</column>
<column name="m_axi_i2_WLAST">14, 3, 1, 3</column>
<column name="m_axi_i2_WSTRB">14, 3, 4, 12</column>
<column name="m_axi_i2_WUSER">14, 3, 1, 3</column>
<column name="m_axi_i2_WVALID">14, 3, 1, 3</column>
<column name="o_fu_122">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln134_1_reg_725">4, 0, 4, 0</column>
<column name="add_ln135_1_reg_763">7, 0, 7, 0</column>
<column name="add_ln135_2_reg_790">7, 0, 7, 0</column>
<column name="add_ln135_reg_805">5, 0, 5, 0</column>
<column name="add_ln138_4_reg_775">64, 0, 64, 0</column>
<column name="add_ln138_reg_730">64, 0, 64, 0</column>
<column name="add_ln71_reg_818">4, 0, 4, 0</column>
<column name="add_ln72_1_reg_837">7, 0, 7, 0</column>
<column name="add_ln72_2_reg_847">7, 0, 7, 0</column>
<column name="add_ln72_reg_855">5, 0, 5, 0</column>
<column name="ap_CS_fsm">33, 0, 33, 0</column>
<column name="bh_reg_178">5, 0, 5, 0</column>
<column name="bout_fu_118">4, 0, 4, 0</column>
<column name="empty_319_reg_748">32, 0, 32, 0</column>
<column name="gmem_addr_reg_693">64, 0, 64, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_2_fu_212_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_4_fu_234_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_BW2_fu_255_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_BW_fu_246_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_RELU1_fu_224_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_export_output_buffer_c1_Pipeline_RELU_fu_202_ap_start_reg">1, 0, 1, 0</column>
<column name="h_1_reg_190">5, 0, 5, 0</column>
<column name="icmp_ln135_reg_759">1, 0, 1, 0</column>
<column name="icmp_ln72_reg_833">1, 0, 1, 0</column>
<column name="o_fu_122">4, 0, 4, 0</column>
<column name="sub_ln141_reg_743">9, 0, 9, 0</column>
<column name="sub_ln76_reg_823">9, 0, 9, 0</column>
<column name="trunc_ln141_1_reg_780">7, 0, 7, 0</column>
<column name="trunc_ln141_reg_754">7, 0, 7, 0</column>
<column name="trunc_ln148_1_reg_799">62, 0, 62, 0</column>
<column name="trunc_ln4_reg_769">62, 0, 62, 0</column>
<column name="trunc_ln76_1_reg_842">7, 0, 7, 0</column>
<column name="trunc_ln76_reg_828">7, 0, 7, 0</column>
<column name="zext_ln134_1_reg_709">6, 0, 7, 1</column>
<column name="zext_ln134_reg_704">8, 0, 9, 1</column>
<column name="zext_ln138_1_reg_714">8, 0, 9, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, export_output_buffer_c1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, export_output_buffer_c1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, export_output_buffer_c1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, export_output_buffer_c1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, export_output_buffer_c1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, export_output_buffer_c1, return value</column>
<column name="m_axi_i2_AWVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWADDR">out, 64, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWLEN">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWSIZE">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWBURST">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWLOCK">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWCACHE">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWPROT">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWQOS">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWREGION">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WDATA">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_WSTRB">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_WLAST">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARADDR">out, 64, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARLEN">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARSIZE">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARBURST">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARLOCK">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARCACHE">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARPROT">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARQOS">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARREGION">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RVALID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RREADY">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RDATA">in, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_RLAST">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RFIFONUM">in, 13, m_axi, i2, pointer</column>
<column name="m_axi_i2_RUSER">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RRESP">in, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_BVALID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BREADY">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BRESP">in, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_BID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BUSER">in, 1, m_axi, i2, pointer</column>
<column name="output_ftmap">in, 64, ap_none, output_ftmap, scalar</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="biases">in, 64, ap_none, biases, scalar</column>
<column name="out_r">in, 6, ap_none, out_r, scalar</column>
<column name="h">in, 8, ap_none, h, scalar</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0">out, 14, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0">out, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1">out, 14, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0">out, 14, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0">out, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1">out, 14, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
</table>
</item>
</section>
</profile>
