@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Found inferred clock SimpleVGA|Clock12MHz which controls 13 sequential elements including content[0:3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
