// Seed: 2293298078
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3
);
  assign id_5 = 1;
  module_2(
      id_5
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wire  id_3,
    output uwire id_4,
    output uwire id_5,
    input  uwire id_6
    , id_9,
    output wire  id_7
);
  wire id_10;
  always id_9 <= 1;
  module_0(
      id_6, id_0, id_1, id_1
  );
  assign id_4 = id_6;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  if (id_1) tri1 id_2, id_3, id_4;
  else assign id_2 = 1;
  assign id_2 = id_4;
  wire id_5;
  assign id_1 = 1;
endmodule
