_cqa_text_report = {
  paths = {
    {
      hint = {
        {
          details = "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - exact_solution: 6 occurrences\n",
          title = "CALL instructions",
          txt = "Detected function call instructions.\n",
        },
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - VCVTSI2SD: 1 occurrences\n - VEXTRACTF128: 1 occurrences\n - VINSERTF128: 2 occurrences\n - VZEROUPPER: 1 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - Try to remove indirect accesses. If applicable, precompute elements out of the innermost loop.\n",
          details = " - Constant non-unit stride: 1 occurrence(s)\n - Irregular (variable stride) or indirect: 1 occurrence(s)\nNon-unit stride (uncontiguous) accesses are not efficiently using data caches\n",
          title = "Slow data structures access",
          txt = "Detected data structures (typically arrays) that cannot be efficiently read/written",
        },
        {
          workaround = "Use vector aligned instructions:\n 1) The GNU Fortran compiler does not support allocation alignment and does not feature directives to benefit from aligned data.\n 2) Use another compiler or locally use C code (for instance via libraries)\n",
          details = " - VEXTRACTF128: 1 occurrences\n - VINSERTF128: 8 occurrences\n - VMOVUPS: 1 occurrences\n",
          title = "Vector unaligned load/store instructions",
          txt = "Detected 10 optimal vector unaligned load/store instructions.\n",
        },
        {
          workaround = "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements.",
          details = " - VCVTSI2SD (INT32/64 to FP64, scalar): 1 occurrences\n",
          title = "Conversion instructions",
          txt = "Detected expensive conversion instructions.",
        },
        {
          title = "Type of elements and instruction set",
          txt = "35 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n16 AVX instructions are processing arithmetic or math operations on double precision FP elements in vector mode (four at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 99 FP arithmetical operations:\n - 48: addition or subtraction\n - 51: multiply\nThe binary loop is loading 380 bytes (47 double precision FP elements).\nThe binary loop is storing 104 bytes (13 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.20 FP operations per loaded or stored byte.",
        },
        {
          workaround = "Unroll your loop if trip count is significantly higher than target unroll factor and if some data references are common to consecutive iterations. This can be done manually. Or by recompiling with -funroll-loops and/or -floop-unroll-and-jam.",
          title = "Unroll opportunity",
          txt = "Loop is potentially data access bound.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 128\nnb uops            : 146\nloop length        : 764\nused x86 registers : 11\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 10\nused zmm registers : 0\nnb stack references: 37\nADD-SUB / MUL ratio: 0.70\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 37.00 cycles\nfront end            : 37.00 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0    | P1    | P2    | P3    | P4    | P5\n------------------------------------------------------\nuops   | 32.33 | 32.33 | 29.00 | 29.00 | 17.00 | 32.33\ncycles | 32.33 | 32.33 | 29.00 | 29.00 | 17.00 | 32.33\n\nCycles executing div or sqrt instructions: NA\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 37.00\nDispatch  : 32.33\nData deps.: 1.00\nOverall L1: 37.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 5%\nload   : 0%\nstore  : 0%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 12%\nFP\nall     : 34%\nload    : 16%\nstore   : 28%\nmul     : 23%\nadd-sub : 42%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 50%\nINT+FP\nall     : 29%\nload    : 13%\nstore   : 18%\nmul     : 23%\nadd-sub : 42%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 38%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 47%\nload   : 50%\nstore  : 31%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 53%\nFP\nall     : 42%\nload    : 30%\nstore   : 32%\nmul     : 42%\nadd-sub : 57%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 37%\nINT+FP\nall     : 43%\nload    : 33%\nstore   : 31%\nmul     : 42%\nadd-sub : 57%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 42%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 37.00 cycles. At this rate:\n - 32% of peak load performance is reached (10.27 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 17% of peak store performance is reached (2.81 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 37.00 to 32.33 cycles (1.14x speedup).\n",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 6503\n\nInstruction                               | Nb FU | P0   | P1   | P2   | P3   | P4 | P5   | Latency | Recip. throughput\n-----------------------------------------------------------------------------------------------------------------------\nVZEROUPPER                                | 4     | 0    | 0    | 0    | 0    | 0  | 0    | 2       | 1\nVXORPD %XMM13,%XMM13,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0  | 0    | 0       | 0.25\nVCVTSI2SD %R15D,%XMM13,%XMM14             | 2     | 1    | 1    | 0    | 0    | 0  | 0    | 4       | 1.50\nMOV 0x70(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R13,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD 0x2642b(%RIP),%XMM14,%XMM15        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOV %R12,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %RDI,0x90(%RSP)                       | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOV %R14,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOVQ $0,0xc0(%RSP)                        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nADD $0x1,%R15D                            | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD %XMM15,0xa8(%RSP)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x58(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R13,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %R12,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD 0x98(%RSP),%XMM6                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nMOV %R14,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD %XMM6,0xc0(%RSP)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x68(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R13,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %R14,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOVQ $0,0xc0(%RSP)                        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOV %RBX,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x50(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R13,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %R14,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD 0x98(%RSP),%XMM0                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nMOV %RBX,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD %XMM0,0xc0(%RSP)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x60(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R14,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %R12,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOVQ $0,0xc0(%RSP)                        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOV %RBX,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x78(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R14,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %RBX,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD 0x98(%RSP),%XMM1                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nMOV %R12,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD %XMM1,0xc0(%RSP)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x88(%RSP),%RAX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nVMOVSD 0xa8(%RSP),%XMM2                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x178(%RSP),%XMM2,%XMM10           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x180(%RSP),%XMM2,%XMM4            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x188(%RSP),%XMM2,%XMM11           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x190(%RSP),%XMM2,%XMM9            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0xb0(%RSP),%XMM12                  | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xb8(%RSP),%XMM13                  | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x98(%RSP),%XMM3                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVUNPCKLPD %XMM4,%XMM10,%XMM15             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x1a0(%RSP),%XMM12,%XMM4           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM3,%XMM8                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVUNPCKLPD %XMM9,%XMM11,%XMM14             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVINSERTF128 $0x1,%XMM14,%YMM15,%YMM6      | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nMOV (%RAX),%RDX                           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nVMULSD 0x1a8(%RSP),%XMM12,%XMM11          | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM12,%XMM3,%XMM7                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1b8(%RSP),%XMM12,%XMM10          | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM13,%XMM3,%XMM5                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1b0(%RSP),%XMM12,%XMM3           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVDDUP %XMM8,%XMM0                      | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVINSERTF128 $0x1,%XMM0,%YMM0,%YMM0        | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nVMULPD 0x100(%RSP),%YMM0,%YMM1            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVUPD 0x128(%RSP),%XMM0                 | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVADDPD %YMM1,%YMM6,%YMM14                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVINSERTF128 $0x1,0x138(%RSP),%YMM0,%YMM1  | 2     | 0    | 0    | 0.50 | 0.50 | 0  | 1    | 2       | 1\nVMULSD 0x198(%RSP),%XMM2,%XMM2            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVUNPCKLPD %XMM11,%XMM4,%XMM15             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVDDUP %XMM7,%XMM4                      | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVINSERTF128 $0x1,%XMM4,%YMM4,%YMM4        | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nVMULPD %YMM4,%YMM1,%YMM11                 | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD 0x120(%RSP),%XMM8,%XMM8            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVUNPCKLPD %XMM10,%XMM3,%XMM9              | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVINSERTF128 $0x1,%XMM9,%YMM15,%YMM6       | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nVMULSD 0x1d0(%RSP),%XMM13,%XMM10          | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDPD %YMM11,%YMM6,%YMM15                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1c8(%RSP),%XMM13,%XMM9           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x1d8(%RSP),%XMM13,%XMM3           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x1e0(%RSP),%XMM13,%XMM6           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVAPD 0x150(%RSP),%XMM11                | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x1c0(%RSP),%XMM12,%XMM12          | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVUNPCKLPD %XMM10,%XMM9,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVDDUP %XMM5,%XMM10                     | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVINSERTF128 $0x1,0x160(%RSP),%YMM11,%YMM9 | 2     | 0    | 0    | 0.50 | 0.50 | 0  | 1    | 2       | 1\nVINSERTF128 $0x1,%XMM10,%YMM10,%YMM10     | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nVMULSD 0x148(%RSP),%XMM7,%XMM7            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVUNPCKLPD %XMM6,%XMM3,%XMM0               | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVADDPD %YMM14,%YMM15,%YMM6                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULPD %YMM10,%YMM9,%YMM3                 | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVINSERTF128 $0x1,%XMM0,%YMM1,%YMM4        | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nVADDPD %YMM3,%YMM4,%YMM0                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULPD %YMM14,%YMM15,%YMM1                | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nMOV 0x90(%RSP),%RDI                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nVMULSD 0x1e8(%RSP),%XMM13,%XMM13          | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x170(%RSP),%XMM5,%XMM5            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDPD %YMM0,%YMM6,%YMM4                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULPD %YMM0,%YMM1,%YMM3                  | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULPD %YMM0,%YMM14,%YMM14                | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULPD %YMM0,%YMM15,%YMM15                | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVADDSD %XMM8,%XMM2,%XMM6                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBPD %YMM1,%YMM4,%YMM11                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDSD %XMM7,%XMM12,%XMM1                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBPD %YMM14,%YMM11,%YMM9                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDSD %XMM5,%XMM13,%XMM11                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM6,%XMM4                  | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVADDSD %XMM1,%XMM6,%XMM14                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBPD %YMM15,%YMM9,%YMM10                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDSD %XMM11,%XMM14,%XMM9                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDPD %YMM3,%YMM10,%YMM0                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM11,%XMM6,%XMM10                | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM4,%XMM11,%XMM8                 | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM4,%XMM9,%XMM15                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVUPS %XMM0,(%RDX,%RDI,8)               | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVEXTRACTF128 $0x1,%YMM0,0x10(%RDX,%RDI,8) | 2     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 2       | 1\nVMULSD %XMM11,%XMM1,%XMM0                 | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM10,%XMM15,%XMM3                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM3,%XMM2                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDSD %XMM8,%XMM2,%XMM6                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM6,0x20(%RDX,%RDI,8)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nADD $0x5,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nCMP %R15D,0x80(%RSP)                      | 1     | 0.33 | 0.33 | 0.50 | 0.50 | 0  | 0.33 | 1       | 0.50\nJNE 6500 <initialize_._omp_fn.0+0x1dd0>   | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 0       | 1-2\n",
        },
      },
      header = {
        "Warnings:\nDetected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.",
        "33% of peak computational performance is used (2.68 out of 8.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - To reference allocatable arrays, use \"allocatable\" instead of \"pointer\" pointers or qualify them with the \"contiguous\" attribute (Fortran 2008)\n - For structures, limit to one indirection. For example, use a_b%c instead of a%b%c with a_b set to a%b before this loop\n",
          title = "Code clean check",
          txt = "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 37.00 to 31.00 cycles (1.19x speedup).",
        },
        {
          workaround = " - Try another compiler or update/tune your current one:\n  * recompile with fassociative-math (included in Ofast or ffast-math) to extend loop vectorization to FP reductions.\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nFortran storage order is column-major: do i do j a(i,j) = b(i,j) (slow, non stride 1) => do i do j a(j,i) = b(i,j) (fast, stride 1)\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "29% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):\n - 13% of SSE/AVX loads are used in vector version.\n - 18% of SSE/AVX stores are used in vector version.\n - 42% of SSE/AVX addition or subtraction instructions are used in vector version.\n - 23% of SSE/AVX multiply instructions are used in vector version.\n - 38% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is poorly vectorized.\nOnly 43% of vector register length is used (average across all SSE/AVX instructions).\nBy fully vectorizing your loop, you can lower the cost of an iteration from 37.00 to 21.90 cycles (1.69x speedup).",
        },
        {
          title = "Execution units bottlenecks",
          txt = "Found no such bottlenecks but see expert reports for more complex bottlenecks.",
        },
      },
      potential = {
      },
    },
  },
  AVG = {
      hint = {
        {
          details = "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - exact_solution: 6 occurrences\n",
          title = "CALL instructions",
          txt = "Detected function call instructions.\n",
        },
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - VCVTSI2SD: 1 occurrences\n - VEXTRACTF128: 1 occurrences\n - VINSERTF128: 2 occurrences\n - VZEROUPPER: 1 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - Try to remove indirect accesses. If applicable, precompute elements out of the innermost loop.\n",
          details = " - Constant non-unit stride: 1 occurrence(s)\n - Irregular (variable stride) or indirect: 1 occurrence(s)\nNon-unit stride (uncontiguous) accesses are not efficiently using data caches\n",
          title = "Slow data structures access",
          txt = "Detected data structures (typically arrays) that cannot be efficiently read/written",
        },
        {
          workaround = "Use vector aligned instructions:\n 1) The GNU Fortran compiler does not support allocation alignment and does not feature directives to benefit from aligned data.\n 2) Use another compiler or locally use C code (for instance via libraries)\n",
          details = " - VEXTRACTF128: 1 occurrences\n - VINSERTF128: 8 occurrences\n - VMOVUPS: 1 occurrences\n",
          title = "Vector unaligned load/store instructions",
          txt = "Detected 10 optimal vector unaligned load/store instructions.\n",
        },
        {
          workaround = "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements.",
          details = " - VCVTSI2SD (INT32/64 to FP64, scalar): 1 occurrences\n",
          title = "Conversion instructions",
          txt = "Detected expensive conversion instructions.",
        },
        {
          title = "Type of elements and instruction set",
          txt = "35 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n16 AVX instructions are processing arithmetic or math operations on double precision FP elements in vector mode (four at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 99 FP arithmetical operations:\n - 48: addition or subtraction\n - 51: multiply\nThe binary loop is loading 380 bytes (47 double precision FP elements).\nThe binary loop is storing 104 bytes (13 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.20 FP operations per loaded or stored byte.",
        },
        {
          workaround = "Unroll your loop if trip count is significantly higher than target unroll factor and if some data references are common to consecutive iterations. This can be done manually. Or by recompiling with -funroll-loops and/or -floop-unroll-and-jam.",
          title = "Unroll opportunity",
          txt = "Loop is potentially data access bound.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 128\nnb uops            : 146\nloop length        : 764\nused x86 registers : 11\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 10\nused zmm registers : 0\nnb stack references: 37\nADD-SUB / MUL ratio: 0.70\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 37.00 cycles\nfront end            : 37.00 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0    | P1    | P2    | P3    | P4    | P5\n------------------------------------------------------\nuops   | 32.33 | 32.33 | 29.00 | 29.00 | 17.00 | 32.33\ncycles | 32.33 | 32.33 | 29.00 | 29.00 | 17.00 | 32.33\n\nCycles executing div or sqrt instructions: NA\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 37.00\nDispatch  : 32.33\nData deps.: 1.00\nOverall L1: 37.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 5%\nload   : 0%\nstore  : 0%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 12%\nFP\nall     : 34%\nload    : 16%\nstore   : 28%\nmul     : 23%\nadd-sub : 42%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 50%\nINT+FP\nall     : 29%\nload    : 13%\nstore   : 18%\nmul     : 23%\nadd-sub : 42%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 38%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 47%\nload   : 50%\nstore  : 31%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 53%\nFP\nall     : 42%\nload    : 30%\nstore   : 32%\nmul     : 42%\nadd-sub : 57%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 37%\nINT+FP\nall     : 43%\nload    : 33%\nstore   : 31%\nmul     : 42%\nadd-sub : 57%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 42%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 37.00 cycles. At this rate:\n - 32% of peak load performance is reached (10.27 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 17% of peak store performance is reached (2.81 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 37.00 to 32.33 cycles (1.14x speedup).\n",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 6503\n\nInstruction                               | Nb FU | P0   | P1   | P2   | P3   | P4 | P5   | Latency | Recip. throughput\n-----------------------------------------------------------------------------------------------------------------------\nVZEROUPPER                                | 4     | 0    | 0    | 0    | 0    | 0  | 0    | 2       | 1\nVXORPD %XMM13,%XMM13,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0  | 0    | 0       | 0.25\nVCVTSI2SD %R15D,%XMM13,%XMM14             | 2     | 1    | 1    | 0    | 0    | 0  | 0    | 4       | 1.50\nMOV 0x70(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R13,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD 0x2642b(%RIP),%XMM14,%XMM15        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOV %R12,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %RDI,0x90(%RSP)                       | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOV %R14,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOVQ $0,0xc0(%RSP)                        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nADD $0x1,%R15D                            | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD %XMM15,0xa8(%RSP)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x58(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R13,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %R12,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD 0x98(%RSP),%XMM6                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nMOV %R14,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD %XMM6,0xc0(%RSP)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x68(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R13,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %R14,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOVQ $0,0xc0(%RSP)                        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOV %RBX,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x50(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R13,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %R14,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD 0x98(%RSP),%XMM0                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nMOV %RBX,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD %XMM0,0xc0(%RSP)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x60(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R14,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %R12,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOVQ $0,0xc0(%RSP)                        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOV %RBX,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x78(%RSP),%RCX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nMOV %R14,%RDX                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOV %RBX,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD 0x98(%RSP),%XMM1                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nMOV %R12,%RSI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD %XMM1,0xc0(%RSP)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCALL 7120 <exact_solution_>               | 3     | 0    | 0    | 0.50 | 0.50 | 1  | 1    | 0       | 2\nMOV 0x88(%RSP),%RAX                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nVMOVSD 0xa8(%RSP),%XMM2                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x178(%RSP),%XMM2,%XMM10           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x180(%RSP),%XMM2,%XMM4            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x188(%RSP),%XMM2,%XMM11           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x190(%RSP),%XMM2,%XMM9            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0xb0(%RSP),%XMM12                  | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xb8(%RSP),%XMM13                  | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x98(%RSP),%XMM3                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVUNPCKLPD %XMM4,%XMM10,%XMM15             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x1a0(%RSP),%XMM12,%XMM4           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM3,%XMM8                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVUNPCKLPD %XMM9,%XMM11,%XMM14             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVINSERTF128 $0x1,%XMM14,%YMM15,%YMM6      | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nMOV (%RAX),%RDX                           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nVMULSD 0x1a8(%RSP),%XMM12,%XMM11          | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM12,%XMM3,%XMM7                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1b8(%RSP),%XMM12,%XMM10          | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM13,%XMM3,%XMM5                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1b0(%RSP),%XMM12,%XMM3           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVDDUP %XMM8,%XMM0                      | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVINSERTF128 $0x1,%XMM0,%YMM0,%YMM0        | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nVMULPD 0x100(%RSP),%YMM0,%YMM1            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVUPD 0x128(%RSP),%XMM0                 | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVADDPD %YMM1,%YMM6,%YMM14                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVINSERTF128 $0x1,0x138(%RSP),%YMM0,%YMM1  | 2     | 0    | 0    | 0.50 | 0.50 | 0  | 1    | 2       | 1\nVMULSD 0x198(%RSP),%XMM2,%XMM2            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVUNPCKLPD %XMM11,%XMM4,%XMM15             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVDDUP %XMM7,%XMM4                      | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVINSERTF128 $0x1,%XMM4,%YMM4,%YMM4        | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nVMULPD %YMM4,%YMM1,%YMM11                 | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD 0x120(%RSP),%XMM8,%XMM8            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVUNPCKLPD %XMM10,%XMM3,%XMM9              | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVINSERTF128 $0x1,%XMM9,%YMM15,%YMM6       | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nVMULSD 0x1d0(%RSP),%XMM13,%XMM10          | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDPD %YMM11,%YMM6,%YMM15                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1c8(%RSP),%XMM13,%XMM9           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x1d8(%RSP),%XMM13,%XMM3           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x1e0(%RSP),%XMM13,%XMM6           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVAPD 0x150(%RSP),%XMM11                | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x1c0(%RSP),%XMM12,%XMM12          | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVUNPCKLPD %XMM10,%XMM9,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVDDUP %XMM5,%XMM10                     | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVINSERTF128 $0x1,0x160(%RSP),%YMM11,%YMM9 | 2     | 0    | 0    | 0.50 | 0.50 | 0  | 1    | 2       | 1\nVINSERTF128 $0x1,%XMM10,%YMM10,%YMM10     | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nVMULSD 0x148(%RSP),%XMM7,%XMM7            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVUNPCKLPD %XMM6,%XMM3,%XMM0               | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVADDPD %YMM14,%YMM15,%YMM6                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULPD %YMM10,%YMM9,%YMM3                 | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVINSERTF128 $0x1,%XMM0,%YMM1,%YMM4        | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 2       | 1\nVADDPD %YMM3,%YMM4,%YMM0                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULPD %YMM14,%YMM15,%YMM1                | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nMOV 0x90(%RSP),%RDI                       | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 2       | 0.50\nVMULSD 0x1e8(%RSP),%XMM13,%XMM13          | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x170(%RSP),%XMM5,%XMM5            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDPD %YMM0,%YMM6,%YMM4                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULPD %YMM0,%YMM1,%YMM3                  | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULPD %YMM0,%YMM14,%YMM14                | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULPD %YMM0,%YMM15,%YMM15                | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVADDSD %XMM8,%XMM2,%XMM6                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBPD %YMM1,%YMM4,%YMM11                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDSD %XMM7,%XMM12,%XMM1                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBPD %YMM14,%YMM11,%YMM9                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDSD %XMM5,%XMM13,%XMM11                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM6,%XMM4                  | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVADDSD %XMM1,%XMM6,%XMM14                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBPD %YMM15,%YMM9,%YMM10                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDSD %XMM11,%XMM14,%XMM9                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDPD %YMM3,%YMM10,%YMM0                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM11,%XMM6,%XMM10                | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM4,%XMM11,%XMM8                 | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM4,%XMM9,%XMM15                 | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVUPS %XMM0,(%RDX,%RDI,8)               | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVEXTRACTF128 $0x1,%YMM0,0x10(%RDX,%RDI,8) | 2     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 2       | 1\nVMULSD %XMM11,%XMM1,%XMM0                 | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM10,%XMM15,%XMM3                | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM3,%XMM2                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDSD %XMM8,%XMM2,%XMM6                  | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM6,0x20(%RDX,%RDI,8)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nADD $0x5,%RDI                             | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nCMP %R15D,0x80(%RSP)                      | 1     | 0.33 | 0.33 | 0.50 | 0.50 | 0  | 0.33 | 1       | 0.50\nJNE 6500 <initialize_._omp_fn.0+0x1dd0>   | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 0       | 1-2\n",
        },
      },
      header = {
        "Warnings:\nDetected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.",
        "33% of peak computational performance is used (2.68 out of 8.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - To reference allocatable arrays, use \"allocatable\" instead of \"pointer\" pointers or qualify them with the \"contiguous\" attribute (Fortran 2008)\n - For structures, limit to one indirection. For example, use a_b%c instead of a%b%c with a_b set to a%b before this loop\n",
          title = "Code clean check",
          txt = "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 37.00 to 31.00 cycles (1.19x speedup).",
        },
        {
          workaround = " - Try another compiler or update/tune your current one:\n  * recompile with fassociative-math (included in Ofast or ffast-math) to extend loop vectorization to FP reductions.\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nFortran storage order is column-major: do i do j a(i,j) = b(i,j) (slow, non stride 1) => do i do j a(j,i) = b(i,j) (fast, stride 1)\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "29% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):\n - 13% of SSE/AVX loads are used in vector version.\n - 18% of SSE/AVX stores are used in vector version.\n - 42% of SSE/AVX addition or subtraction instructions are used in vector version.\n - 23% of SSE/AVX multiply instructions are used in vector version.\n - 38% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is poorly vectorized.\nOnly 43% of vector register length is used (average across all SSE/AVX instructions).\nBy fully vectorizing your loop, you can lower the cost of an iteration from 37.00 to 21.90 cycles (1.69x speedup).",
        },
        {
          title = "Execution units bottlenecks",
          txt = "Found no such bottlenecks but see expert reports for more complex bottlenecks.",
        },
      },
      potential = {
      },
    },
  common = {
    header = {
      "The loop is defined in /users/user2210/NPB3.4-MZ-MPI/BT-MZ/initialize.f90:56-84.\n",
      "The related source loop is not unrolled or unrolled with no peel/tail loop.",
    },
    nb_paths = 1,
  },
}
