# System Verilog Examples Using Vivado

This repository contains examples of System Verilog projects implemented using Vivado. Each example is designed to demonstrate various features and best practices in System Verilog design.

## Getting Started

### Prerequisites

To work with these examples, you need to have the following installed:

- [Vivado Design Suite](https://www.xilinx.com/products/design-tools/vivado.html) 

### Installation

1. Clone this repository to your local machine:
    ```sh
    git clone https://github.com/PrabathBK/RTL_Vivado.git
    ```

2. Open Vivado and create a new project.

3. Import the relevant files from the cloned repository into your Vivado project.
