// Seed: 4136991917
module module_0 ();
  assign id_1 = id_1;
  tri0 id_2;
  assign module_1.type_9 = 0;
  wire id_3;
  wire id_4;
  assign id_2 = id_2;
  supply1 id_5 = id_5;
  wire id_6;
  id_7(
      .id_0(), .id_1(id_2), .id_2(0)
  );
  assign id_2 = 1;
  wire id_8;
  id_9(
      .id_0(1 || 1), .id_1(id_3), .id_2(), .id_3(id_2), .id_4(1 && !1 && id_1)
  );
  assign id_4 = (id_8);
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1,
    input uwire id_2,
    input wor   id_3,
    input uwire id_4
);
  assign id_6 = id_0;
  wire id_7;
  module_0 modCall_1 ();
  assign id_6 = 1;
  wire id_8 = 1;
endmodule
