<<<<<<< HEAD
<project xmlns="com.autoesl.autopilot.project" name="test" top="filter_std">
=======
<project xmlns="com.autoesl.autopilot.project" top="filter_std" name="test">
>>>>>>> f13f5031d3373360b6aeb22010e03d7e33c3da2f
    <includePaths/>
    <libraryPaths/>
    <Simulation>
        <SimFlow name="csim" csimMode="0" lastCsimMode="0"/>
    </Simulation>
    <files xmlns="">
<<<<<<< HEAD
        <file name="../../../design/filter/tb_std.cpp" sc="0" tb="1" cflags=" -I../../../design/include  -Wno-unknown-pragmas" csimflags=" -Wno-unknown-pragmas" blackbox="false"/>
=======
        <file name="../../../design/filter/tb_std.cpp" sc="0" tb="1" cflags=" -I../../../design/include -Wno-unknown-pragmas" csimflags=" -Wno-unknown-pragmas" blackbox="false"/>
>>>>>>> f13f5031d3373360b6aeb22010e03d7e33c3da2f
        <file name="../design/filter/filter_std.cpp" sc="0" tb="false" cflags="-I/home/elite/Downloads/Signal_proc_FPGA/TP1/vivado_project/vivado_project/vivado_project/design/include" csimflags="" blackbox="false"/>
    </files>
    <solutions xmlns="">
        <solution name="solution1" status="active"/>
    </solutions>
</project>

