0.7
2020.2
Nov 18 2020
09:47:47
D:/project/fpga/ai1/02.adder/02.adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/project/fpga/ai1/02.adder/02.adder.srcs/sim_1/new/testbench_gates.v,1770704155,verilog,,,,testbench_gates,,,,,,,,
D:/project/fpga/ai1/02.adder/02.adder.srcs/sources_1/new/Gates.v,1770704214,verilog,,D:/project/fpga/ai1/02.adder/02.adder.srcs/sim_1/new/testbench_gates.v,,Gates,,,,,,,,
