<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'multiply_a23/nB' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="mp3a" solutionName="solution1" date="2022-10-06T17:35:55.086-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'multiply_a23/mB' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="mp3a" solutionName="solution1" date="2022-10-06T17:35:55.086-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'multiply_a23/mA' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="mp3a" solutionName="solution1" date="2022-10-06T17:35:55.086-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'multiply_a23' consists of the following:&#xD;&#xA;&#x9;'phi' operation ('k_0_0', mp3a/multiply_partA2-3.c:13) with incoming values : ('add_ln13', mp3a/multiply_partA2-3.c:13) [64]  (0 ns)&#xD;&#xA;&#x9;'mul' operation of DSP[80] ('mul_ln18_4', mp3a/multiply_partA2-3.c:18) [79]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[80] ('add_ln18_6', mp3a/multiply_partA2-3.c:18) [80]  (3.02 ns)&#xD;&#xA;&#x9;'getelementptr' operation ('B_addr_1', mp3a/multiply_partA2-3.c:18) [82]  (0 ns)&#xD;&#xA;&#x9;'load' operation ('B_load', mp3a/multiply_partA2-3.c:18) on array 'B' [84]  (3.25 ns)" projectName="mp3a" solutionName="solution1" date="2022-10-06T17:35:54.912-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="mp3a" solutionName="solution1" date="2022-10-06T17:35:54.897-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
