Loading plugins phase: Elapsed time ==> 1s.120ms
Initializing data phase: Elapsed time ==> 5s.729ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\bramamu\Desktop\ICM.cydsn\ICM.cyprj -d CY8C5268LTI-LP030 -s C:\Users\bramamu\Desktop\ICM.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.593ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.626ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ICM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bramamu\Desktop\ICM.cydsn\ICM.cyprj -dcpsoc3 ICM.v -verilog
======================================================================

======================================================================
Compiling:  ICM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bramamu\Desktop\ICM.cydsn\ICM.cyprj -dcpsoc3 ICM.v -verilog
======================================================================

======================================================================
Compiling:  ICM.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bramamu\Desktop\ICM.cydsn\ICM.cyprj -dcpsoc3 -verilog ICM.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Dec 29 10:53:30 2014


======================================================================
Compiling:  ICM.v
Program  :   vpp
Options  :    -yv2 -q10 ICM.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Dec 29 10:53:30 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ICM.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ICM.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bramamu\Desktop\ICM.cydsn\ICM.cyprj -dcpsoc3 -verilog ICM.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Dec 29 10:53:32 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bramamu\Desktop\ICM.cydsn\codegentemp\ICM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\bramamu\Desktop\ICM.cydsn\codegentemp\ICM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  ICM.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bramamu\Desktop\ICM.cydsn\ICM.cyprj -dcpsoc3 -verilog ICM.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Dec 29 10:53:35 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bramamu\Desktop\ICM.cydsn\codegentemp\ICM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\bramamu\Desktop\ICM.cydsn\codegentemp\ICM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\demux_1:tmp__demux_1_1_reg\
	Net_662
	\UART_1:BUART:reset_sr\
	Net_1219
	Net_1220
	\UART_1:BUART:rx_bitclk_pre16x\
	\UART_1:BUART:rx_count7_bit8_wire\
	Net_1215
	\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_2:lt\
	\UART_1:BUART:sRX:MODULE_2:eq\
	\UART_1:BUART:sRX:MODULE_2:gt\
	\UART_1:BUART:sRX:MODULE_2:gte\
	\UART_1:BUART:sRX:MODULE_2:lte\
	Net_1002
	Net_1003
	Net_1004
	Net_1005
	Net_1006
	Net_1007
	Net_1265
	Net_1383
	\UART_OSDP:BUART:reset_sr\
	Net_1373
	Net_1374
	\UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_1369
	\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_OSDP:BUART:sRX:MODULE_7:lt\
	\UART_OSDP:BUART:sRX:MODULE_7:eq\
	\UART_OSDP:BUART:sRX:MODULE_7:gt\
	\UART_OSDP:BUART:sRX:MODULE_7:gte\
	\UART_OSDP:BUART:sRX:MODULE_7:lte\


Deleted 62 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \EZI2Cs:Net_145\ to \EZI2Cs:Net_190\
Aliasing tmpOE__RELAY_B_net_0 to \EZI2Cs:Net_190\
Aliasing zero to \EZI2Cs:Net_128\
Aliasing one to \EZI2Cs:Net_190\
Aliasing tmpOE__LED_0_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__SOUND_OUT_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__PS_D0_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__PS_D1_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__Pin_WD0_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__Pin_WD1_net_0 to \EZI2Cs:Net_190\
Aliasing \UART_1:BUART:tx_hd_send_break\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:tx_status_6\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:tx_status_5\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:tx_status_4\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:rx_status_1\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:sRX:MODULE_1:g2:a0:newa_6\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:sRX:MODULE_1:g2:a0:newa_5\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:sRX:MODULE_1:g2:a0:newa_4\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_6\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_5\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_4\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_3\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_2\ to \EZI2Cs:Net_190\
Aliasing \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_1\ to \EZI2Cs:Net_190\
Aliasing \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_0\ to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to \EZI2Cs:Net_190\
Aliasing tmpOE__TAMPER_OUT_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__LEDG_OUT_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__SOUND_IN_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__LEDG_IN_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__TAMPER_IN_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__SW_Rst_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__LED_2_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__LEDR_IN_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__LEDR_OUT_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__REED_1_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__REED_2_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__RELAY_A_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__Pin_VRef_net_0 to \EZI2Cs:Net_190\
Aliasing Net_1049 to \EZI2Cs:Net_190\
Aliasing tmpOE__LED_1_net_0 to \EZI2Cs:Net_190\
Aliasing \OptSelect:clk\ to \EZI2Cs:Net_128\
Aliasing \OptSelect:rst\ to \EZI2Cs:Net_128\
Aliasing \Tamper_Timer:Net_260\ to \EZI2Cs:Net_128\
Aliasing Net_12 to \EZI2Cs:Net_128\
Aliasing \Tamper_Timer:Net_102\ to \EZI2Cs:Net_190\
Aliasing tmpOE__Pin_OSDP_net_0 to \EZI2Cs:Net_190\
Aliasing \UART_TIMER:Net_260\ to \EZI2Cs:Net_128\
Aliasing Net_1275 to \EZI2Cs:Net_128\
Aliasing \UART_TIMER:Net_102\ to \EZI2Cs:Net_190\
Aliasing tmpOE__EZI2CPin_net_1 to \EZI2Cs:Net_190\
Aliasing tmpOE__EZI2CPin_net_0 to \EZI2Cs:Net_190\
Aliasing \UART_OSDP:BUART:tx_hd_send_break\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:HalfDuplexSend\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:FinalParityType_1\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:FinalParityType_0\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:FinalAddrMode_2\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:FinalAddrMode_1\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:FinalAddrMode_0\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:tx_ctrl_mark\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:tx_status_6\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:tx_status_5\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:tx_status_4\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:rx_count7_bit8_wire\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \EZI2Cs:Net_190\
Aliasing \UART_OSDP:BUART:sRX:s23Poll:MODIN3_1\ to \UART_OSDP:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_OSDP:BUART:sRX:s23Poll:MODIN3_0\ to \UART_OSDP:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \EZI2Cs:Net_190\
Aliasing \UART_OSDP:BUART:sRX:s23Poll:MODIN4_1\ to \UART_OSDP:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_OSDP:BUART:sRX:s23Poll:MODIN4_0\ to \UART_OSDP:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to \EZI2Cs:Net_190\
Aliasing \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:rx_status_1\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newa_6\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newa_5\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newa_4\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_6\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_5\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_4\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_3\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_2\ to \EZI2Cs:Net_190\
Aliasing \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_1\ to \EZI2Cs:Net_190\
Aliasing \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_0\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to \EZI2Cs:Net_190\
Aliasing tmpOE__ACS_Rx_net_0 to \EZI2Cs:Net_190\
Aliasing tmpOE__ACS_Tx_net_0 to \EZI2Cs:Net_190\
Aliasing \UART_1:BUART:reset_reg\\D\ to \EZI2Cs:Net_128\
Aliasing Net_1216D to \EZI2Cs:Net_128\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:reset_reg\\D\ to \EZI2Cs:Net_128\
Aliasing \UART_OSDP:BUART:rx_break_status\\D\ to \EZI2Cs:Net_128\
Removing Rhs of wire \EZI2Cs:tmpOE__cy_bufoe_1_net_0\[8] = \EZI2Cs:Net_190\[10]
Removing Lhs of wire \EZI2Cs:tmpOE__cy_bufoe_2_net_0\[12] = \EZI2Cs:tmpOE__cy_bufoe_1_net_0\[8]
Removing Lhs of wire \EZI2Cs:Net_145\[14] = \EZI2Cs:tmpOE__cy_bufoe_1_net_0\[8]
Removing Rhs of wire tmpOE__RELAY_B_net_0[17] = \EZI2Cs:tmpOE__cy_bufoe_1_net_0\[8]
Removing Rhs of wire zero[18] = \EZI2Cs:Net_128\[1]
Removing Lhs of wire one[22] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__LED_0_net_0[25] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__SOUND_OUT_net_0[31] = tmpOE__RELAY_B_net_0[17]
Removing Rhs of wire Net_1241[37] = \Tamper_Timer:Net_57\[439]
Removing Lhs of wire tmpOE__PS_D0_net_0[41] = tmpOE__RELAY_B_net_0[17]
Removing Rhs of wire Net_468[42] = \mux_1:tmp__mux_1_reg\[405]
Removing Lhs of wire tmpOE__PS_D1_net_0[48] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__Pin_WD0_net_0[54] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__Pin_WD1_net_0[60] = tmpOE__RELAY_B_net_0[17]
Removing Rhs of wire Net_1087[66] = \OptSelect:control_out_1\[410]
Removing Rhs of wire Net_1087[66] = \OptSelect:control_1\[430]
Removing Rhs of wire Net_550[68] = \demux_1:tmp__demux_1_0_reg\[65]
Removing Lhs of wire \UART_1:Net_61\[72] = \UART_1:Net_9\[71]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[85] = zero[18]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[86] = zero[18]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[87] = \UART_1:BUART:control_4\[79]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[88] = \UART_1:BUART:control_3\[80]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[89] = zero[18]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[90] = zero[18]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[91] = zero[18]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[92] = \UART_1:BUART:control_2\[81]
Removing Lhs of wire \UART_1:BUART:reset_reg_dp\[93] = \UART_1:BUART:reset_reg\[84]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[154] = zero[18]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[155] = zero[18]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[156] = zero[18]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[158] = \UART_1:BUART:tx_fifo_empty\[119]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[160] = \UART_1:BUART:tx_fifo_notfull\[118]
Removing Lhs of wire \UART_1:BUART:rx_postpoll\[173] = Net_550[68]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[224] = zero[18]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[225] = \UART_1:BUART:rx_parity_error_status\[226]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[227] = \UART_1:BUART:rx_stop_bit_error\[228]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[238] = \UART_1:BUART:sRX:MODULE_1:g2:a0:lta_0\[287]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[242] = \UART_1:BUART:sRX:MODULE_2:g1:a0:xneq\[309]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newa_6\[243] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newa_5\[244] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newa_4\[245] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newa_3\[246] = MODIN1_6[247]
Removing Rhs of wire MODIN1_6[247] = \UART_1:BUART:rx_count_6\[214]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newa_2\[248] = MODIN1_5[249]
Removing Rhs of wire MODIN1_5[249] = \UART_1:BUART:rx_count_5\[215]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newa_1\[250] = MODIN1_4[251]
Removing Rhs of wire MODIN1_4[251] = \UART_1:BUART:rx_count_4\[216]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newa_0\[252] = MODIN1_3[253]
Removing Rhs of wire MODIN1_3[253] = \UART_1:BUART:rx_count_3\[217]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_6\[254] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_5\[255] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_4\[256] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_3\[257] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_2\[258] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_1\[259] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:newb_0\[260] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:dataa_6\[261] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:dataa_5\[262] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:dataa_4\[263] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:dataa_3\[264] = MODIN1_6[247]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:dataa_2\[265] = MODIN1_5[249]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:dataa_1\[266] = MODIN1_4[251]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:dataa_0\[267] = MODIN1_3[253]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:datab_6\[268] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:datab_5\[269] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:datab_4\[270] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:datab_3\[271] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:datab_2\[272] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:datab_1\[273] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_1:g2:a0:datab_0\[274] = zero[18]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_2:g1:a0:newa_0\[289] = Net_550[68]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_2:g1:a0:newb_0\[290] = \UART_1:BUART:rx_parity_bit\[241]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_2:g1:a0:dataa_0\[291] = Net_550[68]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_2:g1:a0:datab_0\[292] = \UART_1:BUART:rx_parity_bit\[241]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[293] = Net_550[68]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[294] = \UART_1:BUART:rx_parity_bit\[241]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[296] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[297] = \UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[295]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[298] = \UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[295]
Removing Lhs of wire tmpOE__TAMPER_OUT_net_0[320] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__LEDG_OUT_net_0[326] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__SOUND_IN_net_0[332] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__LEDG_IN_net_0[338] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__TAMPER_IN_net_0[344] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__SW_Rst_net_0[350] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__LED_2_net_0[356] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__LEDR_IN_net_0[362] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__LEDR_OUT_net_0[368] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__REED_1_net_0[374] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__REED_2_net_0[380] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__RELAY_A_net_0[386] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__Pin_VRef_net_0[392] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire Net_1049[393] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__LED_1_net_0[399] = tmpOE__RELAY_B_net_0[17]
Removing Rhs of wire Net_878[406] = \OptSelect:control_out_0\[409]
Removing Rhs of wire Net_878[406] = \OptSelect:control_0\[431]
Removing Lhs of wire \OptSelect:clk\[407] = zero[18]
Removing Lhs of wire \OptSelect:rst\[408] = zero[18]
Removing Lhs of wire \Tamper_Timer:Net_260\[434] = zero[18]
Removing Lhs of wire \Tamper_Timer:Net_266\[435] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire Net_12[436] = zero[18]
Removing Lhs of wire \Tamper_Timer:Net_102\[441] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__Pin_OSDP_net_0[443] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_TIMER:Net_260\[449] = zero[18]
Removing Lhs of wire \UART_TIMER:Net_266\[450] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire Net_1275[451] = zero[18]
Removing Rhs of wire Net_1292[455] = \UART_TIMER:Net_57\[454]
Removing Lhs of wire \UART_TIMER:Net_102\[457] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__EZI2CPin_net_1[460] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__EZI2CPin_net_0[461] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:Net_61\[469] = \UART_OSDP:Net_9\[468]
Removing Lhs of wire \UART_OSDP:BUART:tx_hd_send_break\[473] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:HalfDuplexSend\[474] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:FinalParityType_1\[475] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:FinalParityType_0\[476] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:FinalAddrMode_2\[477] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:FinalAddrMode_1\[478] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:FinalAddrMode_0\[479] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:tx_ctrl_mark\[480] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:reset_reg_dp\[481] = \UART_OSDP:BUART:reset_reg\[472]
Removing Lhs of wire \UART_OSDP:BUART:tx_status_6\[542] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:tx_status_5\[543] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:tx_status_4\[544] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:tx_status_1\[546] = \UART_OSDP:BUART:tx_fifo_empty\[507]
Removing Lhs of wire \UART_OSDP:BUART:tx_status_3\[548] = \UART_OSDP:BUART:tx_fifo_notfull\[506]
Removing Lhs of wire \UART_OSDP:BUART:rx_count7_bit8_wire\[607] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[615] = \UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[626]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[617] = \UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[627]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[618] = \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[643]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[619] = \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[657]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[620] = \UART_OSDP:BUART:sRX:s23Poll:MODIN2_1\[621]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODIN2_1\[621] = \UART_OSDP:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[622] = \UART_OSDP:BUART:sRX:s23Poll:MODIN2_0\[623]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODIN2_0\[623] = \UART_OSDP:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[629] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[630] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[631] = \UART_OSDP:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODIN3_1\[632] = \UART_OSDP:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[633] = \UART_OSDP:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODIN3_0\[634] = \UART_OSDP:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[635] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[636] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[637] = \UART_OSDP:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[638] = \UART_OSDP:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[639] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[640] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[645] = \UART_OSDP:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODIN4_1\[646] = \UART_OSDP:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[647] = \UART_OSDP:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODIN4_0\[648] = \UART_OSDP:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[649] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[650] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[651] = \UART_OSDP:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[652] = \UART_OSDP:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[653] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[654] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:rx_status_1\[661] = zero[18]
Removing Rhs of wire \UART_OSDP:BUART:rx_status_2\[662] = \UART_OSDP:BUART:rx_parity_error_status\[663]
Removing Rhs of wire \UART_OSDP:BUART:rx_status_3\[664] = \UART_OSDP:BUART:rx_stop_bit_error\[665]
Removing Lhs of wire \UART_OSDP:BUART:sRX:cmp_vv_vv_MODGEN_6\[675] = \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_0\[724]
Removing Lhs of wire \UART_OSDP:BUART:sRX:cmp_vv_vv_MODGEN_7\[679] = \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:xneq\[746]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newa_6\[680] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newa_5\[681] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newa_4\[682] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newa_3\[683] = \UART_OSDP:BUART:sRX:MODIN5_6\[684]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODIN5_6\[684] = \UART_OSDP:BUART:rx_count_6\[602]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newa_2\[685] = \UART_OSDP:BUART:sRX:MODIN5_5\[686]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODIN5_5\[686] = \UART_OSDP:BUART:rx_count_5\[603]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newa_1\[687] = \UART_OSDP:BUART:sRX:MODIN5_4\[688]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODIN5_4\[688] = \UART_OSDP:BUART:rx_count_4\[604]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newa_0\[689] = \UART_OSDP:BUART:sRX:MODIN5_3\[690]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODIN5_3\[690] = \UART_OSDP:BUART:rx_count_3\[605]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_6\[691] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_5\[692] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_4\[693] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_3\[694] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_2\[695] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_1\[696] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:newb_0\[697] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:dataa_6\[698] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:dataa_5\[699] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:dataa_4\[700] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:dataa_3\[701] = \UART_OSDP:BUART:rx_count_6\[602]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:dataa_2\[702] = \UART_OSDP:BUART:rx_count_5\[603]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:dataa_1\[703] = \UART_OSDP:BUART:rx_count_4\[604]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:dataa_0\[704] = \UART_OSDP:BUART:rx_count_3\[605]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:datab_6\[705] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:datab_5\[706] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:datab_4\[707] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:datab_3\[708] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:datab_2\[709] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:datab_1\[710] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_6:g2:a0:datab_0\[711] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:newa_0\[726] = \UART_OSDP:BUART:rx_postpoll\[561]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:newb_0\[727] = \UART_OSDP:BUART:rx_parity_bit\[678]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:dataa_0\[728] = \UART_OSDP:BUART:rx_postpoll\[561]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:datab_0\[729] = \UART_OSDP:BUART:rx_parity_bit\[678]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[730] = \UART_OSDP:BUART:rx_postpoll\[561]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[731] = \UART_OSDP:BUART:rx_parity_bit\[678]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[733] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[734] = \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[732]
Removing Lhs of wire \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[735] = \UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[732]
Removing Lhs of wire tmpOE__ACS_Rx_net_0[757] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire tmpOE__ACS_Tx_net_0[762] = tmpOE__RELAY_B_net_0[17]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[767] = zero[18]
Removing Lhs of wire \UART_1:BUART:tx_bitclk\\D\[772] = \UART_1:BUART:tx_bitclk_enable_pre\[105]
Removing Lhs of wire Net_1216D[773] = zero[18]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[782] = \UART_1:BUART:rx_bitclk_pre\[208]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[790] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:reset_reg\\D\[794] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:tx_bitclk\\D\[799] = \UART_OSDP:BUART:tx_bitclk_enable_pre\[493]
Removing Lhs of wire \UART_OSDP:BUART:rx_bitclk\\D\[809] = \UART_OSDP:BUART:rx_bitclk_pre\[596]
Removing Lhs of wire \UART_OSDP:BUART:rx_parity_error_pre\\D\[818] = \UART_OSDP:BUART:rx_parity_error_pre\[673]
Removing Lhs of wire \UART_OSDP:BUART:rx_break_status\\D\[819] = zero[18]

------------------------------------------------------
Aliased 0 equations, 214 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__RELAY_B_net_0' (cost = 0):
tmpOE__RELAY_B_net_0 <=  ('1') ;

Note:  Virtual signal Net_550 with ( cost: 180 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_550 <= ((not Net_1087 and Net_548));

Note:  Expanding virtual equation for 'Net_389' (cost = 0):
Net_389 <= (not \UART_1:BUART:txn\);

Note:  Expanding virtual equation for '\UART_1:BUART:counter_load\' (cost = 5):
\UART_1:BUART:counter_load\ <= ((\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_1:BUART:tx_counter_tc\' (cost = 0):
\UART_1:BUART:tx_counter_tc\ <= (not \UART_1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not MODIN1_6 and not MODIN1_4)
	OR (not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not MODIN1_6 and not MODIN1_4)
	OR (not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_550 and not \UART_1:BUART:rx_parity_bit\)
	OR (Net_550 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_550 and not \UART_1:BUART:rx_parity_bit\)
	OR (Net_550 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_2:g1:a0:xneq\' (cost = 4):
\UART_1:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_550)
	OR (not Net_550 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:counter_load\' (cost = 3):
\UART_OSDP:BUART:counter_load\ <= ((not \UART_OSDP:BUART:tx_state_1\ and not \UART_OSDP:BUART:tx_state_0\ and \UART_OSDP:BUART:tx_bitclk\)
	OR (not \UART_OSDP:BUART:tx_state_1\ and not \UART_OSDP:BUART:tx_state_0\ and not \UART_OSDP:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:tx_counter_tc\' (cost = 0):
\UART_OSDP:BUART:tx_counter_tc\ <= (not \UART_OSDP:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:rx_addressmatch\' (cost = 0):
\UART_OSDP:BUART:rx_addressmatch\ <= (\UART_OSDP:BUART:rx_addressmatch2\
	OR \UART_OSDP:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:rx_bitclk_pre\' (cost = 1):
\UART_OSDP:BUART:rx_bitclk_pre\ <= ((not \UART_OSDP:BUART:rx_count_2\ and not \UART_OSDP:BUART:rx_count_1\ and not \UART_OSDP:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_OSDP:BUART:rx_bitclk_pre16x\ <= ((not \UART_OSDP:BUART:rx_count_2\ and \UART_OSDP:BUART:rx_count_1\ and \UART_OSDP:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:rx_poll_bit1\' (cost = 1):
\UART_OSDP:BUART:rx_poll_bit1\ <= ((not \UART_OSDP:BUART:rx_count_2\ and not \UART_OSDP:BUART:rx_count_1\ and \UART_OSDP:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:rx_poll_bit2\' (cost = 1):
\UART_OSDP:BUART:rx_poll_bit2\ <= ((not \UART_OSDP:BUART:rx_count_2\ and not \UART_OSDP:BUART:rx_count_1\ and not \UART_OSDP:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:pollingrange\' (cost = 4):
\UART_OSDP:BUART:pollingrange\ <= ((not \UART_OSDP:BUART:rx_count_2\ and not \UART_OSDP:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_OSDP:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_OSDP:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_OSDP:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_OSDP:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_OSDP:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_OSDP:BUART:rx_count_6\ and not \UART_OSDP:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_OSDP:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_OSDP:BUART:rx_count_6\ and not \UART_OSDP:BUART:rx_count_4\)
	OR (not \UART_OSDP:BUART:rx_count_6\ and not \UART_OSDP:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_OSDP:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_OSDP:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_OSDP:BUART:rx_count_6\ and not \UART_OSDP:BUART:rx_count_4\)
	OR (not \UART_OSDP:BUART:rx_count_6\ and not \UART_OSDP:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_877' (cost = 0):
Net_877 <= (\UART_1:BUART:txn\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_OSDP:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_OSDP:BUART:pollcount_1\ and not \UART_OSDP:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_OSDP:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_OSDP:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_OSDP:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_OSDP:BUART:pollcount_0\ and \UART_OSDP:BUART:pollcount_1\)
	OR (not \UART_OSDP:BUART:pollcount_1\ and \UART_OSDP:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_OSDP:BUART:rx_postpoll\' (cost = 72):
\UART_OSDP:BUART:rx_postpoll\ <= (\UART_OSDP:BUART:pollcount_1\
	OR (Net_1361 and \UART_OSDP:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_OSDP:BUART:pollcount_1\ and not Net_1361 and not \UART_OSDP:BUART:rx_parity_bit\)
	OR (not \UART_OSDP:BUART:pollcount_1\ and not \UART_OSDP:BUART:pollcount_0\ and not \UART_OSDP:BUART:rx_parity_bit\)
	OR (\UART_OSDP:BUART:pollcount_1\ and \UART_OSDP:BUART:rx_parity_bit\)
	OR (Net_1361 and \UART_OSDP:BUART:pollcount_0\ and \UART_OSDP:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_OSDP:BUART:pollcount_1\ and not Net_1361 and not \UART_OSDP:BUART:rx_parity_bit\)
	OR (not \UART_OSDP:BUART:pollcount_1\ and not \UART_OSDP:BUART:pollcount_0\ and not \UART_OSDP:BUART:rx_parity_bit\)
	OR (\UART_OSDP:BUART:pollcount_1\ and \UART_OSDP:BUART:rx_parity_bit\)
	OR (Net_1361 and \UART_OSDP:BUART:pollcount_0\ and \UART_OSDP:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 57 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_OSDP:BUART:rx_status_0\ to zero
Aliasing \UART_OSDP:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_OSDP:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_OSDP:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_OSDP:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[172] = \UART_1:BUART:rx_bitclk\[220]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[222] = zero[18]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[231] = zero[18]
Removing Rhs of wire \UART_OSDP:BUART:rx_bitclk_enable\[560] = \UART_OSDP:BUART:rx_bitclk\[608]
Removing Lhs of wire \UART_OSDP:BUART:rx_status_0\[659] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:rx_status_6\[668] = zero[18]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[787] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:tx_ctrl_mark_last\\D\[801] = \UART_OSDP:BUART:tx_ctrl_mark_last\[551]
Removing Lhs of wire \UART_OSDP:BUART:rx_markspace_status\\D\[813] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:rx_parity_error_status\\D\[814] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:rx_addr_match_status\\D\[816] = zero[18]
Removing Lhs of wire \UART_OSDP:BUART:rx_markspace_pre\\D\[817] = \UART_OSDP:BUART:rx_markspace_pre\[672]
Removing Lhs of wire \UART_OSDP:BUART:rx_parity_bit\\D\[822] = \UART_OSDP:BUART:rx_parity_bit\[678]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_OSDP:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_OSDP:BUART:rx_parity_bit\ and Net_1361 and \UART_OSDP:BUART:pollcount_0\)
	OR (not \UART_OSDP:BUART:pollcount_1\ and not \UART_OSDP:BUART:pollcount_0\ and \UART_OSDP:BUART:rx_parity_bit\)
	OR (not \UART_OSDP:BUART:pollcount_1\ and not Net_1361 and \UART_OSDP:BUART:rx_parity_bit\)
	OR (not \UART_OSDP:BUART:rx_parity_bit\ and \UART_OSDP:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bramamu\Desktop\ICM.cydsn\ICM.cyprj -dcpsoc3 ICM.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.728ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3140, Family: PSoC3, Started at: Monday, 29 December 2014 10:53:37
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bramamu\Desktop\ICM.cydsn\ICM.cyprj -d CY8C5268LTI-LP030 ICM.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_1216 from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_OSDP:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_OSDP:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_OSDP:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_OSDP:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_OSDP:BUART:rx_status_2\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_OSDP_IntClock'. Fanout=1, Signal=\UART_OSDP:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_1216:macrocell'
    Removed unused cell/equation 'Net_1370:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_1370D:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_markspace_status\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_OSDP:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_OSDP_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_OSDP_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\UART_1:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_markspace_pre\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_parity_error_pre\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_parity_error_status\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_ctrl_mark_last\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_OSDP:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_OSDP:BUART:tx_parity_bit\, Duplicate of \UART_OSDP:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_OSDP:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_OSDP:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_OSDP:BUART:tx_mark\, Duplicate of \UART_OSDP:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_OSDP:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_OSDP:BUART:tx_mark\ (fanout=0)

    Removing \UART_OSDP:BUART:tx_ctrl_mark_last\, Duplicate of \UART_OSDP:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_OSDP:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_OSDP:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_OSDP:BUART:rx_state_1\, Duplicate of \UART_OSDP:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_OSDP:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_OSDP:BUART:rx_state_1\ (fanout=8)

    Removing \UART_OSDP:BUART:rx_parity_error_pre\, Duplicate of \UART_OSDP:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_OSDP:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_OSDP:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_OSDP:BUART:rx_parity_bit\, Duplicate of \UART_OSDP:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_OSDP:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_OSDP:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_OSDP:BUART:rx_markspace_pre\, Duplicate of \UART_OSDP:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_OSDP:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_OSDP:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=12)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ACS_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACS_Rx(0)__PA ,
            fb => Net_1361 ,
            pad => ACS_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACS_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ACS_Tx(0)__PA ,
            input => Net_1356 ,
            pad => ACS_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EZI2CPin(0)
        Attributes:
            Alias: scl
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SIO, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EZI2CPin(0)__PA ,
            fb => \EZI2Cs:Net_175\ ,
            input => \EZI2Cs:Net_174\ ,
            pad => EZI2CPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EZI2CPin(1)
        Attributes:
            Alias: sda
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SIO, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EZI2CPin(1)__PA ,
            fb => \EZI2Cs:Net_181\ ,
            input => \EZI2Cs:Net_173\ ,
            pad => EZI2CPin(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDG_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDG_IN(0)__PA ,
            pad => LEDG_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDG_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDG_OUT(0)__PA ,
            pad => LEDG_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDR_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDR_IN(0)__PA ,
            pad => LEDR_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDR_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDR_OUT(0)__PA ,
            pad => LEDR_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_0(0)__PA ,
            pad => LED_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PS_D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PS_D0(0)__PA ,
            input => Net_468 ,
            pad => PS_D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PS_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PS_D1(0)__PA ,
            pad => PS_D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OSDP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OSDP(0)__PA ,
            pad => Pin_OSDP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_VRef(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_VRef(0)__PA ,
            input => __ONE__ ,
            pad => Pin_VRef(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_WD0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_WD0(0)__PA ,
            fb => Net_548 ,
            pad => Pin_WD0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_WD1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_WD1(0)__PA ,
            pad => Pin_WD1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = REED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => REED_1(0)__PA ,
            pad => REED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = REED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => REED_2(0)__PA ,
            pad => REED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RELAY_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RELAY_A(0)__PA ,
            pad => RELAY_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RELAY_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RELAY_B(0)__PA ,
            pad => RELAY_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SOUND_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SOUND_IN(0)__PA ,
            pad => SOUND_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SOUND_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SOUND_OUT(0)__PA ,
            pad => SOUND_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_Rst(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_Rst(0)__PA ,
            pad => SW_Rst(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TAMPER_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TAMPER_IN(0)__PA ,
            pad => TAMPER_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TAMPER_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TAMPER_OUT(0)__PA ,
            pad => TAMPER_OUT(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1356, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:txn\
        );
        Output = Net_1356 (fanout=1)

    MacroCell: Name=Net_468, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1087 * \UART_1:BUART:txn\
            + Net_1087 * Net_878
        );
        Output = Net_468 (fanout=1)

    MacroCell: Name=Net_550, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_548 * !Net_1087
        );
        Output = Net_550 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=12)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_550
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_4
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_550 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * 
              !\UART_1:BUART:rx_address_detected\
            + !Net_550 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * 
              !\UART_1:BUART:rx_address_detected\
            + Net_550 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_markspace_pre\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_550 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              \UART_1:BUART:rx_parity_bit\
            + !Net_550 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              !\UART_1:BUART:rx_parity_bit\
            + Net_550 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + Net_550 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_550 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\
            + !Net_550 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              \UART_1:BUART:rx_parity_bit\
            + !Net_550 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\
            + !Net_550 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              \UART_1:BUART:rx_parity_bit\
            + Net_550 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              !\UART_1:BUART:rx_parity_bit\
            + Net_550 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              !\UART_1:BUART:rx_parity_bit\
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_550 * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_550 * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_4
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_550 * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=9)

    MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:control_2\ * \UART_1:BUART:tx_ctrl_mark_last\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:control_2\ * !\UART_1:BUART:tx_ctrl_mark_last\
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:control_2\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:tx_mark\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_mark\
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              \UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              !\UART_1:BUART:tx_parity_bit\
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:control_3\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_fifo_empty\ * 
              \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=10)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=9)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:txn_split\
        );
        Output = \UART_1:BUART:txn\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_parity_bit\
            + !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_counter_dp\ * 
              !\UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_counter_dp\ * 
              !\UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              !\UART_1:BUART:tx_counter_dp\ * !\UART_1:BUART:tx_mark\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn_split\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_state_2\
            + !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_bitclk\
        );
        Output = \UART_OSDP:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              !Net_1361 * \UART_OSDP:BUART:pollcount_0\
            + !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              Net_1361 * !\UART_OSDP:BUART:pollcount_0\
        );
        Output = \UART_OSDP:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_OSDP:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              !\UART_OSDP:BUART:pollcount_1\ * Net_1361 * 
              \UART_OSDP:BUART:pollcount_0\
            + !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              \UART_OSDP:BUART:pollcount_1\ * !Net_1361
            + !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              \UART_OSDP:BUART:pollcount_1\ * !\UART_OSDP:BUART:pollcount_0\
        );
        Output = \UART_OSDP:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_OSDP:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_OSDP:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_OSDP:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              !\UART_OSDP:BUART:rx_count_0\
        );
        Output = \UART_OSDP:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_OSDP:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1361
        );
        Output = \UART_OSDP:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_3\ * !\UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_5\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_4\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_OSDP:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_OSDP:BUART:pollcount_1\
            + Net_1361 * \UART_OSDP:BUART:pollcount_0\
        );
        Output = \UART_OSDP:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              !\UART_OSDP:BUART:rx_state_3\ * \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:pollcount_1\ * !Net_1361 * 
              !\UART_OSDP:BUART:rx_address_detected\
            + !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              !\UART_OSDP:BUART:rx_state_3\ * \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:pollcount_1\ * !\UART_OSDP:BUART:pollcount_0\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_5\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_4\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_OSDP:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + !\UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !Net_1361 * 
              !\UART_OSDP:BUART:rx_address_detected\ * 
              \UART_OSDP:BUART:rx_last\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_5\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_4\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_OSDP:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_3\ * \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_5\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_4\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_OSDP:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_OSDP:BUART:rx_state_0\ * \UART_OSDP:BUART:rx_state_3\ * 
              \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_3\ * \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:pollcount_1\ * !Net_1361 * 
              !\UART_OSDP:BUART:rx_address_detected\
            + !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_3\ * \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:pollcount_1\ * !\UART_OSDP:BUART:pollcount_0\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_OSDP:BUART:rx_load_fifo\ * \UART_OSDP:BUART:rx_fifofull\
        );
        Output = \UART_OSDP:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_OSDP:BUART:rx_fifonotempty\ * 
              \UART_OSDP:BUART:rx_state_stop1_reg\
        );
        Output = \UART_OSDP:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:tx_bitclk_dp\
        );
        Output = \UART_OSDP:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_OSDP:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:tx_bitclk_dp\
        );
        Output = \UART_OSDP:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_fifo_empty\ * 
              !\UART_OSDP:BUART:tx_state_2\
            + !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_fifo_empty\ * \UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_1\ * \UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_fifo_empty\ * \UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_0\ * !\UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\
        );
        Output = \UART_OSDP:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_OSDP:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_OSDP:BUART:tx_state_1\ * \UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\ * !\UART_OSDP:BUART:tx_counter_dp\
            + \UART_OSDP:BUART:tx_state_0\ * !\UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\
        );
        Output = \UART_OSDP:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_OSDP:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_state_2\ * \UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_1\ * \UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\ * !\UART_OSDP:BUART:tx_counter_dp\
        );
        Output = \UART_OSDP:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_OSDP:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_fifo_empty\ * \UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\
        );
        Output = \UART_OSDP:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:tx_fifo_notfull\
        );
        Output = \UART_OSDP:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_OSDP:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_OSDP:BUART:txn\ * \UART_OSDP:BUART:tx_state_1\ * 
              !\UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:txn\ * \UART_OSDP:BUART:tx_state_2\
            + !\UART_OSDP:BUART:tx_state_1\ * \UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_shift_out\ * !\UART_OSDP:BUART:tx_state_2\
            + !\UART_OSDP:BUART:tx_state_1\ * \UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_state_2\ * !\UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_shift_out\ * !\UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\ * \UART_OSDP:BUART:tx_counter_dp\
        );
        Output = \UART_OSDP:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => Net_550 ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_OSDP:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_OSDP:Net_9\ ,
            cs_addr_2 => \UART_OSDP:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_OSDP:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_OSDP:BUART:rx_bitclk_enable\ ,
            route_si => \UART_OSDP:BUART:rx_postpoll\ ,
            f0_load => \UART_OSDP:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_OSDP:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_OSDP:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_OSDP:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_OSDP:Net_9\ ,
            cs_addr_2 => \UART_OSDP:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_OSDP:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_OSDP:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_OSDP:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_OSDP:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_OSDP:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_OSDP:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_OSDP:Net_9\ ,
            cs_addr_0 => \UART_OSDP:BUART:counter_load_not\ ,
            cl0_comb => \UART_OSDP:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_OSDP:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            status_2 => \UART_1:BUART:rx_status_2\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_OSDP:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_OSDP:Net_9\ ,
            status_5 => \UART_OSDP:BUART:rx_status_5\ ,
            status_4 => \UART_OSDP:BUART:rx_status_4\ ,
            status_3 => \UART_OSDP:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_OSDP:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_OSDP:Net_9\ ,
            status_3 => \UART_OSDP:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_OSDP:BUART:tx_status_2\ ,
            status_1 => \UART_OSDP:BUART:tx_fifo_empty\ ,
            status_0 => \UART_OSDP:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\OptSelect:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OptSelect:control_7\ ,
            control_6 => \OptSelect:control_6\ ,
            control_5 => \OptSelect:control_5\ ,
            control_4 => \OptSelect:control_4\ ,
            control_3 => \OptSelect:control_3\ ,
            control_2 => \OptSelect:control_2\ ,
            control_1 => Net_1087 ,
            control_0 => Net_878 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\UART_1:BUART:sCR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            control_7 => \UART_1:BUART:control_7\ ,
            control_6 => \UART_1:BUART:control_6\ ,
            control_5 => \UART_1:BUART:control_5\ ,
            control_4 => \UART_1:BUART:control_4\ ,
            control_3 => \UART_1:BUART:control_3\ ,
            control_2 => \UART_1:BUART:control_2\ ,
            control_1 => \UART_1:BUART:control_1\ ,
            control_0 => \UART_1:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => MODIN1_6 ,
            count_5 => MODIN1_5 ,
            count_4 => MODIN1_4 ,
            count_3 => MODIN1_3 ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_OSDP:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_OSDP:Net_9\ ,
            load => \UART_OSDP:BUART:rx_counter_load\ ,
            count_6 => \UART_OSDP:BUART:rx_count_6\ ,
            count_5 => \UART_OSDP:BUART:rx_count_5\ ,
            count_4 => \UART_OSDP:BUART:rx_count_4\ ,
            count_3 => \UART_OSDP:BUART:rx_count_3\ ,
            count_2 => \UART_OSDP:BUART:rx_count_2\ ,
            count_1 => \UART_OSDP:BUART:rx_count_1\ ,
            count_0 => \UART_OSDP:BUART:rx_count_0\ ,
            tc => \UART_OSDP:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Tamper_Timer_ISR
        PORT MAP (
            interrupt => Net_1241 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =UART_TIMER_ISR
        PORT MAP (
            interrupt => Net_1292 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\EZI2Cs:isr\
        PORT MAP (
            interrupt => \EZI2Cs:Net_172\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   29 :   19 :   48 :  60.42%
UDB Macrocells                :   57 :  135 :  192 :  29.69%
UDB Unique Pterms             :  111 :  273 :  384 :  28.91%
UDB Total Pterms              :  128 :      :      : 
UDB Datapath Cells            :    6 :   18 :   24 :  25.00%
UDB Status Cells              :    4 :   20 :   24 :  16.67%
            StatusI Registers :    4 
UDB Control Cells             :    4 :   20 :   24 :  16.67%
            Control Registers :    2 
                 Count7 Cells :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    3 :   29 :   32 :   9.38%
VIDAC Fixed Blocks            :    0 :    1 :    1 :   0.00%
Comparator Fixed Blocks       :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    2 :    2 :    4 :  50.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.643ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.954ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : ACS_Rx(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : ACS_Tx(0) (fixed)
[IOP=(12)][IoId=(4)] : EZI2CPin(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : EZI2CPin(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : EZI2CPin_SIOREF_0 (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LEDG_IN(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : LEDG_OUT(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : LEDR_IN(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LEDR_OUT(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED_0(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LED_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : PS_D0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : PS_D1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_OSDP(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_VRef(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_WD0(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_WD1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : REED_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : REED_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : RELAY_A(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RELAY_B(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SOUND_IN(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : SOUND_OUT(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SW_Rst(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : TAMPER_IN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : TAMPER_OUT(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.403ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   21 :   27 :   48 :  43.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.14
                   Pterms :            5.48
               Macrocells :            2.71
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.198ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.005ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 379, final cost is 379 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :      10.36 :       5.18
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_OSDP:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_fifo_empty\ * 
              !\UART_OSDP:BUART:tx_state_2\
            + !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_fifo_empty\ * \UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_1\ * \UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_fifo_empty\ * \UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_0\ * !\UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\
        );
        Output = \UART_OSDP:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_OSDP:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_state_2\
            + !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_bitclk\
        );
        Output = \UART_OSDP:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_OSDP:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_OSDP:BUART:tx_state_1\ * \UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\ * !\UART_OSDP:BUART:tx_counter_dp\
            + \UART_OSDP:BUART:tx_state_0\ * !\UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\
        );
        Output = \UART_OSDP:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_OSDP:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_fifo_empty\ * \UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\
        );
        Output = \UART_OSDP:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_OSDP:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:tx_bitclk_dp\
        );
        Output = \UART_OSDP:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_OSDP:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:tx_bitclk_dp\
        );
        Output = \UART_OSDP:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_OSDP:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:tx_fifo_notfull\
        );
        Output = \UART_OSDP:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_OSDP:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_OSDP:Net_9\ ,
        cs_addr_0 => \UART_OSDP:BUART:counter_load_not\ ,
        cl0_comb => \UART_OSDP:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_OSDP:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_OSDP:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_OSDP:Net_9\ ,
        status_3 => \UART_OSDP:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_OSDP:BUART:tx_status_2\ ,
        status_1 => \UART_OSDP:BUART:tx_fifo_empty\ ,
        status_0 => \UART_OSDP:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_OSDP:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_OSDP:BUART:txn\ * \UART_OSDP:BUART:tx_state_1\ * 
              !\UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:txn\ * \UART_OSDP:BUART:tx_state_2\
            + !\UART_OSDP:BUART:tx_state_1\ * \UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_shift_out\ * !\UART_OSDP:BUART:tx_state_2\
            + !\UART_OSDP:BUART:tx_state_1\ * \UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_state_2\ * !\UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              !\UART_OSDP:BUART:tx_shift_out\ * !\UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\ * \UART_OSDP:BUART:tx_counter_dp\
        );
        Output = \UART_OSDP:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_OSDP:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_state_2\ * \UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_1\ * \UART_OSDP:BUART:tx_state_0\ * 
              \UART_OSDP:BUART:tx_bitclk\
            + \UART_OSDP:BUART:tx_state_1\ * !\UART_OSDP:BUART:tx_state_2\ * 
              \UART_OSDP:BUART:tx_bitclk\ * !\UART_OSDP:BUART:tx_counter_dp\
        );
        Output = \UART_OSDP:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=12)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_OSDP:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_OSDP:Net_9\ ,
        cs_addr_2 => \UART_OSDP:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_OSDP:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_OSDP:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_OSDP:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_OSDP:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_OSDP:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_parity_bit\
            + !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_counter_dp\ * 
              !\UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_counter_dp\ * 
              !\UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              !\UART_1:BUART:tx_counter_dp\ * !\UART_1:BUART:tx_mark\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_550 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\
            + !Net_550 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              \UART_1:BUART:rx_parity_bit\
            + !Net_550 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\
            + !Net_550 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              \UART_1:BUART:rx_parity_bit\
            + Net_550 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              !\UART_1:BUART:rx_parity_bit\
            + Net_550 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              !\UART_1:BUART:rx_parity_bit\
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_550 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * 
              !\UART_1:BUART:rx_address_detected\
            + !Net_550 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * 
              !\UART_1:BUART:rx_address_detected\
            + Net_550 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_markspace_pre\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_550 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              \UART_1:BUART:rx_parity_bit\
            + !Net_550 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * 
              !\UART_1:BUART:rx_parity_bit\
            + Net_550 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + Net_550 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              \UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              !\UART_1:BUART:tx_parity_bit\
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:txn_split\
        );
        Output = \UART_1:BUART:txn\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => MODIN1_6 ,
        count_5 => MODIN1_5 ,
        count_4 => MODIN1_4 ,
        count_3 => MODIN1_3 ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_550 * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_4
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_4
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_550 * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_550 * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_550
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => Net_550 ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        status_2 => \UART_1:BUART:rx_status_2\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_OSDP:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              !\UART_OSDP:BUART:pollcount_1\ * Net_1361 * 
              \UART_OSDP:BUART:pollcount_0\
            + !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              \UART_OSDP:BUART:pollcount_1\ * !Net_1361
            + !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              \UART_OSDP:BUART:pollcount_1\ * !\UART_OSDP:BUART:pollcount_0\
        );
        Output = \UART_OSDP:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_OSDP:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_OSDP:BUART:pollcount_1\
            + Net_1361 * \UART_OSDP:BUART:pollcount_0\
        );
        Output = \UART_OSDP:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_OSDP:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1361
        );
        Output = \UART_OSDP:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_OSDP:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              !Net_1361 * \UART_OSDP:BUART:pollcount_0\
            + !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              Net_1361 * !\UART_OSDP:BUART:pollcount_0\
        );
        Output = \UART_OSDP:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_OSDP:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_OSDP:BUART:rx_load_fifo\ * \UART_OSDP:BUART:rx_fifofull\
        );
        Output = \UART_OSDP:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_OSDP:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:rx_count_2\ * !\UART_OSDP:BUART:rx_count_1\ * 
              !\UART_OSDP:BUART:rx_count_0\
        );
        Output = \UART_OSDP:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1356, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:txn\
        );
        Output = Net_1356 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_OSDP:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_OSDP:Net_9\ ,
        cs_addr_2 => \UART_OSDP:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_OSDP:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_OSDP:BUART:rx_bitclk_enable\ ,
        route_si => \UART_OSDP:BUART:rx_postpoll\ ,
        f0_load => \UART_OSDP:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_OSDP:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_OSDP:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_OSDP:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              !\UART_OSDP:BUART:rx_state_3\ * \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:pollcount_1\ * !Net_1361 * 
              !\UART_OSDP:BUART:rx_address_detected\
            + !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              !\UART_OSDP:BUART:rx_state_3\ * \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:pollcount_1\ * !\UART_OSDP:BUART:pollcount_0\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_5\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_4\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_OSDP:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_3\ * !\UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_5\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_4\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_OSDP:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_3\ * \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:pollcount_1\ * !Net_1361 * 
              !\UART_OSDP:BUART:rx_address_detected\
            + !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_3\ * \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:pollcount_1\ * !\UART_OSDP:BUART:pollcount_0\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_OSDP:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_OSDP:BUART:rx_state_0\ * \UART_OSDP:BUART:rx_state_3\ * 
              \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_OSDP:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + !\UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !Net_1361 * 
              !\UART_OSDP:BUART:rx_address_detected\ * 
              \UART_OSDP:BUART:rx_last\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_5\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_4\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_OSDP:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_OSDP:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_OSDP:BUART:rx_state_0\ * 
              \UART_OSDP:BUART:rx_bitclk_enable\ * 
              \UART_OSDP:BUART:rx_state_3\ * \UART_OSDP:BUART:rx_state_2\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_5\ * 
              !\UART_OSDP:BUART:rx_address_detected\
            + \UART_OSDP:BUART:rx_state_0\ * !\UART_OSDP:BUART:rx_state_3\ * 
              !\UART_OSDP:BUART:rx_state_2\ * !\UART_OSDP:BUART:rx_count_6\ * 
              !\UART_OSDP:BUART:rx_count_4\ * 
              !\UART_OSDP:BUART:rx_address_detected\
        );
        Output = \UART_OSDP:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_OSDP:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_OSDP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_OSDP:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_OSDP:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_OSDP:Net_9\ ,
        load => \UART_OSDP:BUART:rx_counter_load\ ,
        count_6 => \UART_OSDP:BUART:rx_count_6\ ,
        count_5 => \UART_OSDP:BUART:rx_count_5\ ,
        count_4 => \UART_OSDP:BUART:rx_count_4\ ,
        count_3 => \UART_OSDP:BUART:rx_count_3\ ,
        count_2 => \UART_OSDP:BUART:rx_count_2\ ,
        count_1 => \UART_OSDP:BUART:rx_count_1\ ,
        count_0 => \UART_OSDP:BUART:rx_count_0\ ,
        tc => \UART_OSDP:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:control_2\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:tx_mark\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_mark\
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:control_2\ * \UART_1:BUART:tx_ctrl_mark_last\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:control_2\ * !\UART_1:BUART:tx_ctrl_mark_last\
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:control_3\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_fifo_empty\ * 
              \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART_1:BUART:sCR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        control_7 => \UART_1:BUART:control_7\ ,
        control_6 => \UART_1:BUART:control_6\ ,
        control_5 => \UART_1:BUART:control_5\ ,
        control_4 => \UART_1:BUART:control_4\ ,
        control_3 => \UART_1:BUART:control_3\ ,
        control_2 => \UART_1:BUART:control_2\ ,
        control_1 => \UART_1:BUART:control_1\ ,
        control_0 => \UART_1:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_OSDP:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_OSDP:BUART:rx_fifonotempty\ * 
              \UART_OSDP:BUART:rx_state_stop1_reg\
        );
        Output = \UART_OSDP:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_550, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_548 * !Net_1087
        );
        Output = Net_550 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_468, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1087 * \UART_1:BUART:txn\
            + Net_1087 * Net_878
        );
        Output = Net_468 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_OSDP:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_OSDP:Net_9\ ,
        status_5 => \UART_OSDP:BUART:rx_status_5\ ,
        status_4 => \UART_OSDP:BUART:rx_status_4\ ,
        status_3 => \UART_OSDP:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OptSelect:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OptSelect:control_7\ ,
        control_6 => \OptSelect:control_6\ ,
        control_5 => \OptSelect:control_5\ ,
        control_4 => \OptSelect:control_4\ ,
        control_3 => \OptSelect:control_3\ ,
        control_2 => \OptSelect:control_2\ ,
        control_1 => Net_1087 ,
        control_0 => Net_878 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\EZI2Cs:isr\
        PORT MAP (
            interrupt => \EZI2Cs:Net_172\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =Tamper_Timer_ISR
        PORT MAP (
            interrupt => Net_1241 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(18)] 
    interrupt: Name =UART_TIMER_ISR
        PORT MAP (
            interrupt => Net_1292 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PS_D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PS_D0(0)__PA ,
        input => Net_468 ,
        pad => PS_D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PS_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PS_D1(0)__PA ,
        pad => PS_D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TAMPER_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TAMPER_OUT(0)__PA ,
        pad => TAMPER_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LEDG_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDG_OUT(0)__PA ,
        pad => LEDG_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SOUND_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SOUND_OUT(0)__PA ,
        pad => SOUND_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TAMPER_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TAMPER_IN(0)__PA ,
        pad => TAMPER_IN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LEDG_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDG_IN(0)__PA ,
        pad => LEDG_IN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SOUND_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SOUND_IN(0)__PA ,
        pad => SOUND_IN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = LED_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_0(0)__PA ,
        pad => LED_0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_WD1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_WD1(0)__PA ,
        pad => Pin_WD1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_WD0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_WD0(0)__PA ,
        fb => Net_548 ,
        pad => Pin_WD0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RELAY_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RELAY_A(0)__PA ,
        pad => RELAY_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RELAY_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RELAY_B(0)__PA ,
        pad => RELAY_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW_Rst(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_Rst(0)__PA ,
        pad => SW_Rst(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = REED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => REED_1(0)__PA ,
        pad => REED_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = REED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => REED_2(0)__PA ,
        pad => REED_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = ACS_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACS_Rx(0)__PA ,
        fb => Net_1361 ,
        pad => ACS_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ACS_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ACS_Tx(0)__PA ,
        input => Net_1356 ,
        pad => ACS_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_OSDP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OSDP(0)__PA ,
        pad => Pin_OSDP(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_VRef(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_VRef(0)__PA ,
        input => __ONE__ ,
        pad => Pin_VRef(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = EZI2CPin(0)
    Attributes:
        Alias: scl
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SIO, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EZI2CPin(0)__PA ,
        fb => \EZI2Cs:Net_175\ ,
        input => \EZI2Cs:Net_174\ ,
        pad => EZI2CPin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = EZI2CPin(1)
    Attributes:
        Alias: sda
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SIO, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EZI2CPin(1)__PA ,
        fb => \EZI2Cs:Net_181\ ,
        input => \EZI2Cs:Net_173\ ,
        pad => EZI2CPin(1)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = LEDR_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDR_IN(0)__PA ,
        pad => LEDR_IN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LEDR_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDR_OUT(0)__PA ,
        pad => LEDR_OUT(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \UART_OSDP:Net_9\ ,
            dclk_0 => \UART_OSDP:Net_9_local\ ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\EZI2Cs:I2C_Prim\
        PORT MAP (
            scl_in => \EZI2Cs:Net_175\ ,
            sda_in => \EZI2Cs:Net_181\ ,
            scl_out => \EZI2Cs:Net_174\ ,
            sda_out => \EZI2Cs:Net_173\ ,
            interrupt => \EZI2Cs:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Tamper_Timer:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Tamper_Timer:Net_51\ ,
            cmp => \Tamper_Timer:Net_261\ ,
            irq => Net_1241 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\UART_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \UART_TIMER:Net_51\ ,
            cmp => \UART_TIMER:Net_261\ ,
            irq => Net_1292 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      PS_D0(0) | In(Net_468)
     |   1 |     * |      NONE |         CMOS_OUT |      PS_D1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT | TAMPER_OUT(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |   LEDG_OUT(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |  SOUND_OUT(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |  TAMPER_IN(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |    LEDG_IN(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |   SOUND_IN(0) | 
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |      LED_0(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      LED_1(0) | 
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |    Pin_WD1(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |    Pin_WD0(0) | FB(Net_548)
     |   2 |     * |      NONE |         CMOS_OUT |    RELAY_A(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |    RELAY_B(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      LED_2(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     SW_Rst(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |     REED_1(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |     REED_2(0) | 
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |     ACS_Rx(0) | FB(Net_1361)
     |   1 |     * |      NONE |         CMOS_OUT |     ACS_Tx(0) | In(Net_1356)
     |   2 |     * |      NONE |         CMOS_OUT |   Pin_OSDP(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   Pin_VRef(0) | In(__ONE__)
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |   EZI2CPin(0) | FB(\EZI2Cs:Net_175\), In(\EZI2Cs:Net_174\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |   EZI2CPin(1) | FB(\EZI2Cs:Net_181\), In(\EZI2Cs:Net_173\)
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------
  15 |   4 |     * |      NONE |      RES_PULL_UP |    LEDR_IN(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |   LEDR_OUT(0) | 
--------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.013ms
Digital Placement phase: Elapsed time ==> 6s.507ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.854ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.368ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.101ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ICM_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.904ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.318ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 16s.653ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 16s.743ms
API generation phase: Elapsed time ==> 1s.667ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.001ms
