

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_4_4_0_0_config3_dense_qk_12'
================================================================
* Date:           Tue Jan 28 17:11:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.299 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_153_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_153_val"   --->   Operation 5 'read' 'weights_153_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_152_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_152_val"   --->   Operation 6 'read' 'weights_152_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_151_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_151_val"   --->   Operation 7 'read' 'weights_151_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_150_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_150_val"   --->   Operation 8 'read' 'weights_150_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_149_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_149_val"   --->   Operation 9 'read' 'weights_149_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_148_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_148_val"   --->   Operation 10 'read' 'weights_148_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_147_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_147_val"   --->   Operation 11 'read' 'weights_147_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_146_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_146_val"   --->   Operation 12 'read' 'weights_146_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_145_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_145_val"   --->   Operation 13 'read' 'weights_145_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_144_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_144_val"   --->   Operation 14 'read' 'weights_144_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_143_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_143_val"   --->   Operation 15 'read' 'weights_143_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_142_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_142_val"   --->   Operation 16 'read' 'weights_142_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_141_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_141_val"   --->   Operation 17 'read' 'weights_141_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_140_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_140_val"   --->   Operation 18 'read' 'weights_140_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_153_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_153_val"   --->   Operation 19 'read' 'data_153_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_152_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_152_val"   --->   Operation 20 'read' 'data_152_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_151_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_151_val"   --->   Operation 21 'read' 'data_151_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_150_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_150_val"   --->   Operation 22 'read' 'data_150_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_149_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_149_val"   --->   Operation 23 'read' 'data_149_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_148_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_148_val"   --->   Operation 24 'read' 'data_148_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_147_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_147_val"   --->   Operation 25 'read' 'data_147_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_146_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_146_val"   --->   Operation 26 'read' 'data_146_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_145_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_145_val"   --->   Operation 27 'read' 'data_145_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_144_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_144_val"   --->   Operation 28 'read' 'data_144_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_143_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_143_val"   --->   Operation 29 'read' 'data_143_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_142_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_142_val"   --->   Operation 30 'read' 'data_142_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_141_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_141_val"   --->   Operation 31 'read' 'data_141_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_140_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_140_val"   --->   Operation 32 'read' 'data_140_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.58ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 140, i16 %data_140_val_read, i8 141, i16 %data_141_val_read, i8 142, i16 %data_142_val_read, i8 143, i16 %data_143_val_read, i8 144, i16 %data_144_val_read, i8 145, i16 %data_145_val_read, i8 146, i16 %data_146_val_read, i8 147, i16 %data_147_val_read, i16 0, i8 %idx_read"   --->   Operation 33 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 34 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_140_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2750 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'bitselect' 'tmp_2750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2751 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'bitselect' 'tmp_2751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.73ns)   --->   "%icmp_ln42 = icmp_ne  i11 %trunc_ln42, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_680)   --->   "%tmp_2752 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp_2752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_2750, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_2751" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2753 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'bitselect' 'tmp_2753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_680)   --->   "%xor_ln42 = xor i1 %tmp_2753, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_680 = and i1 %tmp_2752, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'and' 'and_ln42_680' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.57ns)   --->   "%icmp_ln42_496 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_496' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln42_497 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'icmp' 'icmp_ln42_497' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.70ns)   --->   "%icmp_ln42_498 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'icmp' 'icmp_ln42_498' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln73_92 = sext i16 %weights_141_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'sext' 'sext_ln73_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.94ns)   --->   "%mul_ln73_92 = mul i32 %conv_i_i, i32 %sext_ln73_92" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'mul' 'mul_ln73_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2755 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_92, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_2755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_92, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%tmp_2756 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_92, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_2756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%tmp_2757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_92, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitselect' 'tmp_2757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln42_176 = trunc i32 %mul_ln73_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'trunc' 'trunc_ln42_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.73ns)   --->   "%icmp_ln42_499 = icmp_ne  i11 %trunc_ln42_176, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'icmp' 'icmp_ln42_499' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_687)   --->   "%tmp_2758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_92, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'bitselect' 'tmp_2758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%or_ln42_374 = or i1 %tmp_2756, i1 %icmp_ln42_499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'or' 'or_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%and_ln42_686 = and i1 %or_ln42_374, i1 %tmp_2757" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'and' 'and_ln42_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%zext_ln42_92 = zext i1 %and_ln42_686" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'zext' 'zext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_92 = add i16 %trunc_ln42_s, i16 %zext_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'add' 'add_ln42_92' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2759 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_92, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitselect' 'tmp_2759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_687)   --->   "%xor_ln42_389 = xor i1 %tmp_2759, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'xor' 'xor_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_687 = and i1 %tmp_2758, i1 %xor_ln42_389" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'and' 'and_ln42_687' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_945 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_92, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.57ns)   --->   "%icmp_ln42_500 = icmp_eq  i3 %tmp_945, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_500' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_946 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_92, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'partselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln42_501 = icmp_eq  i4 %tmp_946, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'icmp' 'icmp_ln42_501' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.70ns)   --->   "%icmp_ln42_502 = icmp_eq  i4 %tmp_946, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'icmp' 'icmp_ln42_502' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.58ns)   --->   "%a_61 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 140, i16 %data_141_val_read, i8 141, i16 %data_142_val_read, i8 142, i16 %data_143_val_read, i8 143, i16 %data_144_val_read, i8 144, i16 %data_145_val_read, i8 145, i16 %data_146_val_read, i8 146, i16 %data_147_val_read, i8 147, i16 %data_148_val_read, i16 0, i8 %idx_read"   --->   Operation 77 'sparsemux' 'a_61' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_61"   --->   Operation 78 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln73_93 = sext i16 %weights_142_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'sext' 'sext_ln73_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.94ns)   --->   "%mul_ln73_93 = mul i32 %conv_i_i_1, i32 %sext_ln73_93" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'mul' 'mul_ln73_93' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2761 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_93, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'bitselect' 'tmp_2761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%trunc_ln42_116 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_93, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'partselect' 'trunc_ln42_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%tmp_2762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_93, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_2762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%tmp_2763 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_93, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitselect' 'tmp_2763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln42_177 = trunc i32 %mul_ln73_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'trunc' 'trunc_ln42_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.73ns)   --->   "%icmp_ln42_503 = icmp_ne  i11 %trunc_ln42_177, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'icmp' 'icmp_ln42_503' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_694)   --->   "%tmp_2764 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_93, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'bitselect' 'tmp_2764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%or_ln42_378 = or i1 %tmp_2762, i1 %icmp_ln42_503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'or' 'or_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%and_ln42_693 = and i1 %or_ln42_378, i1 %tmp_2763" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'and' 'and_ln42_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%zext_ln42_93 = zext i1 %and_ln42_693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'zext' 'zext_ln42_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_93 = add i16 %trunc_ln42_116, i16 %zext_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'add' 'add_ln42_93' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2765 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_93, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_2765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_694)   --->   "%xor_ln42_393 = xor i1 %tmp_2765, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'xor' 'xor_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_694 = and i1 %tmp_2764, i1 %xor_ln42_393" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_694' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_947 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_93, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'partselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.57ns)   --->   "%icmp_ln42_504 = icmp_eq  i3 %tmp_947, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'icmp' 'icmp_ln42_504' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_948 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_93, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'partselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln42_505 = icmp_eq  i4 %tmp_948, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'icmp' 'icmp_ln42_505' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.70ns)   --->   "%icmp_ln42_506 = icmp_eq  i4 %tmp_948, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'icmp' 'icmp_ln42_506' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln73_94 = sext i16 %weights_143_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'sext' 'sext_ln73_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.94ns)   --->   "%mul_ln73_94 = mul i32 %conv_i_i_1, i32 %sext_ln73_94" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'mul' 'mul_ln73_94' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_94, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'bitselect' 'tmp_2767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%trunc_ln42_117 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_94, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'partselect' 'trunc_ln42_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%tmp_2768 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_94, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_2768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%tmp_2769 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_94, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_2769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln42_178 = trunc i32 %mul_ln73_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'trunc' 'trunc_ln42_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.73ns)   --->   "%icmp_ln42_507 = icmp_ne  i11 %trunc_ln42_178, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'icmp' 'icmp_ln42_507' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_701)   --->   "%tmp_2770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_94, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'bitselect' 'tmp_2770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%or_ln42_382 = or i1 %tmp_2768, i1 %icmp_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'or' 'or_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%and_ln42_700 = and i1 %or_ln42_382, i1 %tmp_2769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'and' 'and_ln42_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%zext_ln42_94 = zext i1 %and_ln42_700" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'zext' 'zext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_94 = add i16 %trunc_ln42_117, i16 %zext_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'add' 'add_ln42_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2771 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_94, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_2771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_701)   --->   "%xor_ln42_397 = xor i1 %tmp_2771, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'xor' 'xor_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_701 = and i1 %tmp_2770, i1 %xor_ln42_397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'and' 'and_ln42_701' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_949 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_94, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'partselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.57ns)   --->   "%icmp_ln42_508 = icmp_eq  i3 %tmp_949, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'icmp' 'icmp_ln42_508' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_950 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_94, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'partselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln42_509 = icmp_eq  i4 %tmp_950, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'icmp' 'icmp_ln42_509' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln42_510 = icmp_eq  i4 %tmp_950, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'icmp' 'icmp_ln42_510' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.58ns)   --->   "%a_62 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 140, i16 %data_142_val_read, i8 141, i16 %data_143_val_read, i8 142, i16 %data_144_val_read, i8 143, i16 %data_145_val_read, i8 144, i16 %data_146_val_read, i8 145, i16 %data_147_val_read, i8 146, i16 %data_148_val_read, i8 147, i16 %data_149_val_read, i16 0, i8 %idx_read"   --->   Operation 121 'sparsemux' 'a_62' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_62"   --->   Operation 122 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln73_95 = sext i16 %weights_144_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'sext' 'sext_ln73_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.94ns)   --->   "%mul_ln73_95 = mul i32 %conv_i_i_2, i32 %sext_ln73_95" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'mul' 'mul_ln73_95' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2773 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_95, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_2773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%trunc_ln42_118 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_95, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'partselect' 'trunc_ln42_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%tmp_2774 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_95, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'bitselect' 'tmp_2774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%tmp_2775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_95, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_2775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln42_179 = trunc i32 %mul_ln73_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'trunc' 'trunc_ln42_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.73ns)   --->   "%icmp_ln42_511 = icmp_ne  i11 %trunc_ln42_179, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'icmp' 'icmp_ln42_511' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_708)   --->   "%tmp_2776 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_95, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_2776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%or_ln42_386 = or i1 %tmp_2774, i1 %icmp_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'or' 'or_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%and_ln42_707 = and i1 %or_ln42_386, i1 %tmp_2775" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'and' 'and_ln42_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%zext_ln42_95 = zext i1 %and_ln42_707" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'zext' 'zext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_95 = add i16 %trunc_ln42_118, i16 %zext_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'add' 'add_ln42_95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2777 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_95, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_2777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_708)   --->   "%xor_ln42_401 = xor i1 %tmp_2777, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'xor' 'xor_ln42_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_708 = and i1 %tmp_2776, i1 %xor_ln42_401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'and' 'and_ln42_708' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_951 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_95, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'partselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.57ns)   --->   "%icmp_ln42_512 = icmp_eq  i3 %tmp_951, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'icmp' 'icmp_ln42_512' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_952 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_95, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.70ns)   --->   "%icmp_ln42_513 = icmp_eq  i4 %tmp_952, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'icmp' 'icmp_ln42_513' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln42_514 = icmp_eq  i4 %tmp_952, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'icmp' 'icmp_ln42_514' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln73_96 = sext i16 %weights_145_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'sext' 'sext_ln73_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.94ns)   --->   "%mul_ln73_96 = mul i32 %conv_i_i_2, i32 %sext_ln73_96" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'mul' 'mul_ln73_96' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_2779 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_96, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_2779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%trunc_ln42_119 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_96, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'partselect' 'trunc_ln42_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%tmp_2780 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_96, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_2780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%tmp_2781 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_96, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'bitselect' 'tmp_2781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln42_180 = trunc i32 %mul_ln73_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'trunc' 'trunc_ln42_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.73ns)   --->   "%icmp_ln42_515 = icmp_ne  i11 %trunc_ln42_180, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_515' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_715)   --->   "%tmp_2782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_96, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'bitselect' 'tmp_2782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%or_ln42_390 = or i1 %tmp_2780, i1 %icmp_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'or' 'or_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%and_ln42_714 = and i1 %or_ln42_390, i1 %tmp_2781" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'and' 'and_ln42_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%zext_ln42_96 = zext i1 %and_ln42_714" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'zext' 'zext_ln42_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_96 = add i16 %trunc_ln42_119, i16 %zext_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'add' 'add_ln42_96' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_2783 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_96, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'bitselect' 'tmp_2783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_715)   --->   "%xor_ln42_405 = xor i1 %tmp_2783, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'xor' 'xor_ln42_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_715 = and i1 %tmp_2782, i1 %xor_ln42_405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'and' 'and_ln42_715' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_953 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_96, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'partselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.57ns)   --->   "%icmp_ln42_516 = icmp_eq  i3 %tmp_953, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'icmp' 'icmp_ln42_516' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_954 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_96, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'partselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln42_517 = icmp_eq  i4 %tmp_954, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'icmp' 'icmp_ln42_517' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.70ns)   --->   "%icmp_ln42_518 = icmp_eq  i4 %tmp_954, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'icmp' 'icmp_ln42_518' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.58ns)   --->   "%a_63 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 140, i16 %data_143_val_read, i8 141, i16 %data_144_val_read, i8 142, i16 %data_145_val_read, i8 143, i16 %data_146_val_read, i8 144, i16 %data_147_val_read, i8 145, i16 %data_148_val_read, i8 146, i16 %data_149_val_read, i8 147, i16 %data_150_val_read, i16 0, i8 %idx_read"   --->   Operation 165 'sparsemux' 'a_63' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv_i_i_3 = sext i16 %a_63"   --->   Operation 166 'sext' 'conv_i_i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln73_97 = sext i16 %weights_146_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'sext' 'sext_ln73_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.94ns)   --->   "%mul_ln73_97 = mul i32 %conv_i_i_3, i32 %sext_ln73_97" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'mul' 'mul_ln73_97' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_2785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_97, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_2785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%trunc_ln42_120 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_97, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'partselect' 'trunc_ln42_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%tmp_2786 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_97, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'bitselect' 'tmp_2786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%tmp_2787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_97, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_2787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln42_181 = trunc i32 %mul_ln73_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'trunc' 'trunc_ln42_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.73ns)   --->   "%icmp_ln42_519 = icmp_ne  i11 %trunc_ln42_181, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'icmp' 'icmp_ln42_519' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_722)   --->   "%tmp_2788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_97, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitselect' 'tmp_2788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%or_ln42_394 = or i1 %tmp_2786, i1 %icmp_ln42_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'or' 'or_ln42_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%and_ln42_721 = and i1 %or_ln42_394, i1 %tmp_2787" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'and' 'and_ln42_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%zext_ln42_97 = zext i1 %and_ln42_721" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'zext' 'zext_ln42_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_97 = add i16 %trunc_ln42_120, i16 %zext_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'add' 'add_ln42_97' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_2789 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_97, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitselect' 'tmp_2789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_722)   --->   "%xor_ln42_409 = xor i1 %tmp_2789, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'xor' 'xor_ln42_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_722 = and i1 %tmp_2788, i1 %xor_ln42_409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'and' 'and_ln42_722' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_955 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_97, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.57ns)   --->   "%icmp_ln42_520 = icmp_eq  i3 %tmp_955, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_520' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_956 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_97, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.70ns)   --->   "%icmp_ln42_521 = icmp_eq  i4 %tmp_956, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'icmp' 'icmp_ln42_521' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.70ns)   --->   "%icmp_ln42_522 = icmp_eq  i4 %tmp_956, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'icmp' 'icmp_ln42_522' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln73_98 = sext i16 %weights_147_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'sext' 'sext_ln73_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.94ns)   --->   "%mul_ln73_98 = mul i32 %conv_i_i_3, i32 %sext_ln73_98" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'mul' 'mul_ln73_98' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_2791 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_98, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_2791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%trunc_ln42_121 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_98, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'partselect' 'trunc_ln42_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%tmp_2792 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_98, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'bitselect' 'tmp_2792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%tmp_2793 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_98, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitselect' 'tmp_2793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln42_182 = trunc i32 %mul_ln73_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'trunc' 'trunc_ln42_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.73ns)   --->   "%icmp_ln42_523 = icmp_ne  i11 %trunc_ln42_182, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'icmp' 'icmp_ln42_523' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_729)   --->   "%tmp_2794 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_98, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'bitselect' 'tmp_2794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%or_ln42_398 = or i1 %tmp_2792, i1 %icmp_ln42_523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'or' 'or_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%and_ln42_728 = and i1 %or_ln42_398, i1 %tmp_2793" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'and' 'and_ln42_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%zext_ln42_98 = zext i1 %and_ln42_728" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'zext' 'zext_ln42_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_98 = add i16 %trunc_ln42_121, i16 %zext_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'add' 'add_ln42_98' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_2795 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_98, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_2795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_729)   --->   "%xor_ln42_413 = xor i1 %tmp_2795, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'xor' 'xor_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_729 = and i1 %tmp_2794, i1 %xor_ln42_413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'and' 'and_ln42_729' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_957 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_98, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'partselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.57ns)   --->   "%icmp_ln42_524 = icmp_eq  i3 %tmp_957, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'icmp' 'icmp_ln42_524' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_958 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_98, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.70ns)   --->   "%icmp_ln42_525 = icmp_eq  i4 %tmp_958, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'icmp' 'icmp_ln42_525' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.70ns)   --->   "%icmp_ln42_526 = icmp_eq  i4 %tmp_958, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'icmp' 'icmp_ln42_526' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.58ns)   --->   "%a_64 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 140, i16 %data_144_val_read, i8 141, i16 %data_145_val_read, i8 142, i16 %data_146_val_read, i8 143, i16 %data_147_val_read, i8 144, i16 %data_148_val_read, i8 145, i16 %data_149_val_read, i8 146, i16 %data_150_val_read, i8 147, i16 %data_151_val_read, i16 0, i8 %idx_read"   --->   Operation 209 'sparsemux' 'a_64' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.58ns)   --->   "%a_65 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 140, i16 %data_145_val_read, i8 141, i16 %data_146_val_read, i8 142, i16 %data_147_val_read, i8 143, i16 %data_148_val_read, i8 144, i16 %data_149_val_read, i8 145, i16 %data_150_val_read, i8 146, i16 %data_151_val_read, i8 147, i16 %data_152_val_read, i16 0, i8 %idx_read"   --->   Operation 210 'sparsemux' 'a_65' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.58ns)   --->   "%a_66 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 140, i16 %data_146_val_read, i8 141, i16 %data_147_val_read, i8 142, i16 %data_148_val_read, i8 143, i16 %data_149_val_read, i8 144, i16 %data_150_val_read, i8 145, i16 %data_151_val_read, i8 146, i16 %data_152_val_read, i8 147, i16 %data_153_val_read, i16 0, i8 %idx_read"   --->   Operation 211 'sparsemux' 'a_66' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_683)   --->   "%select_ln42 = select i1 %and_ln42_680, i1 %icmp_ln42_497, i1 %icmp_ln42_498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_684)   --->   "%tmp_2754 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'bitselect' 'tmp_2754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_684)   --->   "%xor_ln42_441 = xor i1 %tmp_2754, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'xor' 'xor_ln42_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_684)   --->   "%and_ln42_681 = and i1 %icmp_ln42_496, i1 %xor_ln42_441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'and' 'and_ln42_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_684)   --->   "%select_ln42_386 = select i1 %and_ln42_680, i1 %and_ln42_681, i1 %icmp_ln42_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'select' 'select_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_373)   --->   "%and_ln42_682 = and i1 %and_ln42_680, i1 %icmp_ln42_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_683)   --->   "%xor_ln42_386 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'xor' 'xor_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_683)   --->   "%or_ln42_371 = or i1 %tmp_2753, i1 %xor_ln42_386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'or' 'or_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_683)   --->   "%xor_ln42_387 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'xor' 'xor_ln42_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_683 = and i1 %or_ln42_371, i1 %xor_ln42_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'and' 'and_ln42_683' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_684 = and i1 %tmp_2753, i1 %select_ln42_386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'and' 'and_ln42_684' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_373)   --->   "%or_ln42_372 = or i1 %and_ln42_682, i1 %and_ln42_684" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_373)   --->   "%xor_ln42_388 = xor i1 %or_ln42_372, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_373)   --->   "%and_ln42_685 = and i1 %tmp, i1 %xor_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_388)   --->   "%select_ln42_387 = select i1 %and_ln42_683, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'select' 'select_ln42_387' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_373 = or i1 %and_ln42_683, i1 %and_ln42_685" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'or' 'or_ln42_373' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_388 = select i1 %or_ln42_373, i16 %select_ln42_387, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'select' 'select_ln42_388' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_690)   --->   "%select_ln42_389 = select i1 %and_ln42_687, i1 %icmp_ln42_501, i1 %icmp_ln42_502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'select' 'select_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_691)   --->   "%tmp_2760 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_92, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'bitselect' 'tmp_2760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_691)   --->   "%xor_ln42_442 = xor i1 %tmp_2760, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'xor' 'xor_ln42_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_691)   --->   "%and_ln42_688 = and i1 %icmp_ln42_500, i1 %xor_ln42_442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_691)   --->   "%select_ln42_390 = select i1 %and_ln42_687, i1 %and_ln42_688, i1 %icmp_ln42_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'select' 'select_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_377)   --->   "%and_ln42_689 = and i1 %and_ln42_687, i1 %icmp_ln42_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_690)   --->   "%xor_ln42_390 = xor i1 %select_ln42_389, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'xor' 'xor_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_690)   --->   "%or_ln42_375 = or i1 %tmp_2759, i1 %xor_ln42_390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'or' 'or_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_690)   --->   "%xor_ln42_391 = xor i1 %tmp_2755, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'xor' 'xor_ln42_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_690 = and i1 %or_ln42_375, i1 %xor_ln42_391" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'and' 'and_ln42_690' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_691 = and i1 %tmp_2759, i1 %select_ln42_390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_691' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_377)   --->   "%or_ln42_376 = or i1 %and_ln42_689, i1 %and_ln42_691" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'or' 'or_ln42_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_377)   --->   "%xor_ln42_392 = xor i1 %or_ln42_376, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_377)   --->   "%and_ln42_692 = and i1 %tmp_2755, i1 %xor_ln42_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_392)   --->   "%select_ln42_391 = select i1 %and_ln42_690, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'select' 'select_ln42_391' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_377 = or i1 %and_ln42_690, i1 %and_ln42_692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'or' 'or_ln42_377' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_392 = select i1 %or_ln42_377, i16 %select_ln42_391, i16 %add_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'select' 'select_ln42_392' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_697)   --->   "%select_ln42_393 = select i1 %and_ln42_694, i1 %icmp_ln42_505, i1 %icmp_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'select' 'select_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_698)   --->   "%tmp_2766 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_93, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_2766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_698)   --->   "%xor_ln42_443 = xor i1 %tmp_2766, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'xor' 'xor_ln42_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_698)   --->   "%and_ln42_695 = and i1 %icmp_ln42_504, i1 %xor_ln42_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_698)   --->   "%select_ln42_394 = select i1 %and_ln42_694, i1 %and_ln42_695, i1 %icmp_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'select' 'select_ln42_394' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_381)   --->   "%and_ln42_696 = and i1 %and_ln42_694, i1 %icmp_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_697)   --->   "%xor_ln42_394 = xor i1 %select_ln42_393, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'xor' 'xor_ln42_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_697)   --->   "%or_ln42_379 = or i1 %tmp_2765, i1 %xor_ln42_394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'or' 'or_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_697)   --->   "%xor_ln42_395 = xor i1 %tmp_2761, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'xor' 'xor_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_697 = and i1 %or_ln42_379, i1 %xor_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_697' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_698 = and i1 %tmp_2765, i1 %select_ln42_394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'and' 'and_ln42_698' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_381)   --->   "%or_ln42_380 = or i1 %and_ln42_696, i1 %and_ln42_698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'or' 'or_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_381)   --->   "%xor_ln42_396 = xor i1 %or_ln42_380, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_381)   --->   "%and_ln42_699 = and i1 %tmp_2761, i1 %xor_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_396)   --->   "%select_ln42_395 = select i1 %and_ln42_697, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_381 = or i1 %and_ln42_697, i1 %and_ln42_699" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'or' 'or_ln42_381' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_396 = select i1 %or_ln42_381, i16 %select_ln42_395, i16 %add_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'select' 'select_ln42_396' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_704)   --->   "%select_ln42_397 = select i1 %and_ln42_701, i1 %icmp_ln42_509, i1 %icmp_ln42_510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'select' 'select_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_705)   --->   "%tmp_2772 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_94, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'bitselect' 'tmp_2772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_705)   --->   "%xor_ln42_444 = xor i1 %tmp_2772, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'xor' 'xor_ln42_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_705)   --->   "%and_ln42_702 = and i1 %icmp_ln42_508, i1 %xor_ln42_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_705)   --->   "%select_ln42_398 = select i1 %and_ln42_701, i1 %and_ln42_702, i1 %icmp_ln42_509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'select' 'select_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_385)   --->   "%and_ln42_703 = and i1 %and_ln42_701, i1 %icmp_ln42_509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_704)   --->   "%xor_ln42_398 = xor i1 %select_ln42_397, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'xor' 'xor_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_704)   --->   "%or_ln42_383 = or i1 %tmp_2771, i1 %xor_ln42_398" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'or' 'or_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_704)   --->   "%xor_ln42_399 = xor i1 %tmp_2767, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'xor' 'xor_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_704 = and i1 %or_ln42_383, i1 %xor_ln42_399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'and' 'and_ln42_704' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_705 = and i1 %tmp_2771, i1 %select_ln42_398" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_705' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_385)   --->   "%or_ln42_384 = or i1 %and_ln42_703, i1 %and_ln42_705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'or' 'or_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_385)   --->   "%xor_ln42_400 = xor i1 %or_ln42_384, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'xor' 'xor_ln42_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_385)   --->   "%and_ln42_706 = and i1 %tmp_2767, i1 %xor_ln42_400" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_400)   --->   "%select_ln42_399 = select i1 %and_ln42_704, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'select' 'select_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_385 = or i1 %and_ln42_704, i1 %and_ln42_706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'or' 'or_ln42_385' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_400 = select i1 %or_ln42_385, i16 %select_ln42_399, i16 %add_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_400' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_711)   --->   "%select_ln42_401 = select i1 %and_ln42_708, i1 %icmp_ln42_513, i1 %icmp_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'select' 'select_ln42_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_712)   --->   "%tmp_2778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_95, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'bitselect' 'tmp_2778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_712)   --->   "%xor_ln42_445 = xor i1 %tmp_2778, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_712)   --->   "%and_ln42_709 = and i1 %icmp_ln42_512, i1 %xor_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_712)   --->   "%select_ln42_402 = select i1 %and_ln42_708, i1 %and_ln42_709, i1 %icmp_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'select' 'select_ln42_402' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_389)   --->   "%and_ln42_710 = and i1 %and_ln42_708, i1 %icmp_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'and' 'and_ln42_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_711)   --->   "%xor_ln42_402 = xor i1 %select_ln42_401, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_711)   --->   "%or_ln42_387 = or i1 %tmp_2777, i1 %xor_ln42_402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'or' 'or_ln42_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_711)   --->   "%xor_ln42_403 = xor i1 %tmp_2773, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'xor' 'xor_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_711 = and i1 %or_ln42_387, i1 %xor_ln42_403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'and' 'and_ln42_711' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_712 = and i1 %tmp_2777, i1 %select_ln42_402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'and' 'and_ln42_712' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_389)   --->   "%or_ln42_388 = or i1 %and_ln42_710, i1 %and_ln42_712" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'or' 'or_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_389)   --->   "%xor_ln42_404 = xor i1 %or_ln42_388, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'xor' 'xor_ln42_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_389)   --->   "%and_ln42_713 = and i1 %tmp_2773, i1 %xor_ln42_404" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'and' 'and_ln42_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_404)   --->   "%select_ln42_403 = select i1 %and_ln42_711, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'select' 'select_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_389 = or i1 %and_ln42_711, i1 %and_ln42_713" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'or' 'or_ln42_389' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_404 = select i1 %or_ln42_389, i16 %select_ln42_403, i16 %add_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'select' 'select_ln42_404' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_718)   --->   "%select_ln42_405 = select i1 %and_ln42_715, i1 %icmp_ln42_517, i1 %icmp_ln42_518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'select' 'select_ln42_405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_719)   --->   "%tmp_2784 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_96, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'bitselect' 'tmp_2784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_719)   --->   "%xor_ln42_446 = xor i1 %tmp_2784, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'xor' 'xor_ln42_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_719)   --->   "%and_ln42_716 = and i1 %icmp_ln42_516, i1 %xor_ln42_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'and' 'and_ln42_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_719)   --->   "%select_ln42_406 = select i1 %and_ln42_715, i1 %and_ln42_716, i1 %icmp_ln42_517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'select' 'select_ln42_406' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_393)   --->   "%and_ln42_717 = and i1 %and_ln42_715, i1 %icmp_ln42_517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_718)   --->   "%xor_ln42_406 = xor i1 %select_ln42_405, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_718)   --->   "%or_ln42_391 = or i1 %tmp_2783, i1 %xor_ln42_406" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'or' 'or_ln42_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_718)   --->   "%xor_ln42_407 = xor i1 %tmp_2779, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_718 = and i1 %or_ln42_391, i1 %xor_ln42_407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_718' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_719 = and i1 %tmp_2783, i1 %select_ln42_406" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_719' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_393)   --->   "%or_ln42_392 = or i1 %and_ln42_717, i1 %and_ln42_719" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'or' 'or_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_393)   --->   "%xor_ln42_408 = xor i1 %or_ln42_392, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'xor' 'xor_ln42_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_393)   --->   "%and_ln42_720 = and i1 %tmp_2779, i1 %xor_ln42_408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'and' 'and_ln42_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_408)   --->   "%select_ln42_407 = select i1 %and_ln42_718, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'select' 'select_ln42_407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_393 = or i1 %and_ln42_718, i1 %and_ln42_720" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'or' 'or_ln42_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_408 = select i1 %or_ln42_393, i16 %select_ln42_407, i16 %add_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'select' 'select_ln42_408' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_725)   --->   "%select_ln42_409 = select i1 %and_ln42_722, i1 %icmp_ln42_521, i1 %icmp_ln42_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'select' 'select_ln42_409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_726)   --->   "%tmp_2790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_97, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_2790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_726)   --->   "%xor_ln42_447 = xor i1 %tmp_2790, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'xor' 'xor_ln42_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_726)   --->   "%and_ln42_723 = and i1 %icmp_ln42_520, i1 %xor_ln42_447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'and' 'and_ln42_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_726)   --->   "%select_ln42_410 = select i1 %and_ln42_722, i1 %and_ln42_723, i1 %icmp_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'select' 'select_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_397)   --->   "%and_ln42_724 = and i1 %and_ln42_722, i1 %icmp_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'and' 'and_ln42_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_725)   --->   "%xor_ln42_410 = xor i1 %select_ln42_409, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_725)   --->   "%or_ln42_395 = or i1 %tmp_2789, i1 %xor_ln42_410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'or' 'or_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_725)   --->   "%xor_ln42_411 = xor i1 %tmp_2785, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'xor' 'xor_ln42_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_725 = and i1 %or_ln42_395, i1 %xor_ln42_411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'and' 'and_ln42_725' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_726 = and i1 %tmp_2789, i1 %select_ln42_410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'and' 'and_ln42_726' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_397)   --->   "%or_ln42_396 = or i1 %and_ln42_724, i1 %and_ln42_726" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'or' 'or_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_397)   --->   "%xor_ln42_412 = xor i1 %or_ln42_396, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'xor' 'xor_ln42_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_397)   --->   "%and_ln42_727 = and i1 %tmp_2785, i1 %xor_ln42_412" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_412)   --->   "%select_ln42_411 = select i1 %and_ln42_725, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'select' 'select_ln42_411' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_397 = or i1 %and_ln42_725, i1 %and_ln42_727" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'or' 'or_ln42_397' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_412 = select i1 %or_ln42_397, i16 %select_ln42_411, i16 %add_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'select' 'select_ln42_412' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_732)   --->   "%select_ln42_413 = select i1 %and_ln42_729, i1 %icmp_ln42_525, i1 %icmp_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'select' 'select_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_733)   --->   "%tmp_2796 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_98, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_2796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_733)   --->   "%xor_ln42_448 = xor i1 %tmp_2796, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'xor' 'xor_ln42_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_733)   --->   "%and_ln42_730 = and i1 %icmp_ln42_524, i1 %xor_ln42_448" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'and' 'and_ln42_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_733)   --->   "%select_ln42_414 = select i1 %and_ln42_729, i1 %and_ln42_730, i1 %icmp_ln42_525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'select' 'select_ln42_414' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_401)   --->   "%and_ln42_731 = and i1 %and_ln42_729, i1 %icmp_ln42_525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'and' 'and_ln42_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_732)   --->   "%xor_ln42_414 = xor i1 %select_ln42_413, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'xor' 'xor_ln42_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_732)   --->   "%or_ln42_399 = or i1 %tmp_2795, i1 %xor_ln42_414" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'or' 'or_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_732)   --->   "%xor_ln42_415 = xor i1 %tmp_2791, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'xor' 'xor_ln42_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_732 = and i1 %or_ln42_399, i1 %xor_ln42_415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'and' 'and_ln42_732' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_733 = and i1 %tmp_2795, i1 %select_ln42_414" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_733' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_401)   --->   "%or_ln42_400 = or i1 %and_ln42_731, i1 %and_ln42_733" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'or' 'or_ln42_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_401)   --->   "%xor_ln42_416 = xor i1 %or_ln42_400, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'xor' 'xor_ln42_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_401)   --->   "%and_ln42_734 = and i1 %tmp_2791, i1 %xor_ln42_416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'and' 'and_ln42_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_416)   --->   "%select_ln42_415 = select i1 %and_ln42_732, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'select' 'select_ln42_415' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_401 = or i1 %and_ln42_732, i1 %and_ln42_734" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'or' 'or_ln42_401' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_416 = select i1 %or_ln42_401, i16 %select_ln42_415, i16 %add_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_416' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%conv_i_i_4 = sext i16 %a_64"   --->   Operation 348 'sext' 'conv_i_i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln73_99 = sext i16 %weights_148_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'sext' 'sext_ln73_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (1.94ns)   --->   "%mul_ln73_99 = mul i32 %conv_i_i_4, i32 %sext_ln73_99" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'mul' 'mul_ln73_99' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_2797 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_99, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'bitselect' 'tmp_2797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%trunc_ln42_122 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_99, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'partselect' 'trunc_ln42_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%tmp_2798 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_99, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'bitselect' 'tmp_2798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%tmp_2799 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_99, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_2799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln42_183 = trunc i32 %mul_ln73_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'trunc' 'trunc_ln42_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.73ns)   --->   "%icmp_ln42_527 = icmp_ne  i11 %trunc_ln42_183, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'icmp' 'icmp_ln42_527' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_736)   --->   "%tmp_2800 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_99, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_2800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%or_ln42_402 = or i1 %tmp_2798, i1 %icmp_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'or' 'or_ln42_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%and_ln42_735 = and i1 %or_ln42_402, i1 %tmp_2799" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'and' 'and_ln42_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%zext_ln42_99 = zext i1 %and_ln42_735" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'zext' 'zext_ln42_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_99 = add i16 %trunc_ln42_122, i16 %zext_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'add' 'add_ln42_99' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_2801 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_99, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'bitselect' 'tmp_2801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_736)   --->   "%xor_ln42_417 = xor i1 %tmp_2801, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'xor' 'xor_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_736 = and i1 %tmp_2800, i1 %xor_ln42_417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'and' 'and_ln42_736' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_959 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_99, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'partselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.57ns)   --->   "%icmp_ln42_528 = icmp_eq  i3 %tmp_959, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'icmp' 'icmp_ln42_528' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_960 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_99, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'partselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.70ns)   --->   "%icmp_ln42_529 = icmp_eq  i4 %tmp_960, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'icmp' 'icmp_ln42_529' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_530 = icmp_eq  i4 %tmp_960, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_530' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_739)   --->   "%select_ln42_417 = select i1 %and_ln42_736, i1 %icmp_ln42_529, i1 %icmp_ln42_530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'select' 'select_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_740)   --->   "%tmp_2802 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_99, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'bitselect' 'tmp_2802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_740)   --->   "%xor_ln42_449 = xor i1 %tmp_2802, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'xor' 'xor_ln42_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_740)   --->   "%and_ln42_737 = and i1 %icmp_ln42_528, i1 %xor_ln42_449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'and' 'and_ln42_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_740)   --->   "%select_ln42_418 = select i1 %and_ln42_736, i1 %and_ln42_737, i1 %icmp_ln42_529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'select' 'select_ln42_418' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_405)   --->   "%and_ln42_738 = and i1 %and_ln42_736, i1 %icmp_ln42_529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'and' 'and_ln42_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_739)   --->   "%xor_ln42_418 = xor i1 %select_ln42_417, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'xor' 'xor_ln42_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_739)   --->   "%or_ln42_403 = or i1 %tmp_2801, i1 %xor_ln42_418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'or' 'or_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_739)   --->   "%xor_ln42_419 = xor i1 %tmp_2797, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'xor' 'xor_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_739 = and i1 %or_ln42_403, i1 %xor_ln42_419" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_739' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_740 = and i1 %tmp_2801, i1 %select_ln42_418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'and' 'and_ln42_740' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_405)   --->   "%or_ln42_404 = or i1 %and_ln42_738, i1 %and_ln42_740" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'or' 'or_ln42_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_405)   --->   "%xor_ln42_420 = xor i1 %or_ln42_404, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_405)   --->   "%and_ln42_741 = and i1 %tmp_2797, i1 %xor_ln42_420" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_420)   --->   "%select_ln42_419 = select i1 %and_ln42_739, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'select' 'select_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_405 = or i1 %and_ln42_739, i1 %and_ln42_741" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'or' 'or_ln42_405' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_420 = select i1 %or_ln42_405, i16 %select_ln42_419, i16 %add_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'select' 'select_ln42_420' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln73_100 = sext i16 %weights_149_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'sext' 'sext_ln73_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (1.94ns)   --->   "%mul_ln73_100 = mul i32 %conv_i_i_4, i32 %sext_ln73_100" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'mul' 'mul_ln73_100' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_2803 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_100, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_2803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%trunc_ln42_123 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_100, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'partselect' 'trunc_ln42_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%tmp_2804 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_100, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'bitselect' 'tmp_2804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%tmp_2805 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_100, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_2805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln42_184 = trunc i32 %mul_ln73_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'trunc' 'trunc_ln42_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.73ns)   --->   "%icmp_ln42_531 = icmp_ne  i11 %trunc_ln42_184, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'icmp' 'icmp_ln42_531' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_743)   --->   "%tmp_2806 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_100, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'bitselect' 'tmp_2806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%or_ln42_406 = or i1 %tmp_2804, i1 %icmp_ln42_531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'or' 'or_ln42_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%and_ln42_742 = and i1 %or_ln42_406, i1 %tmp_2805" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'and' 'and_ln42_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%zext_ln42_100 = zext i1 %and_ln42_742" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'zext' 'zext_ln42_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_100 = add i16 %trunc_ln42_123, i16 %zext_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'add' 'add_ln42_100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_2807 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_100, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'bitselect' 'tmp_2807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_743)   --->   "%xor_ln42_421 = xor i1 %tmp_2807, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'xor' 'xor_ln42_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_743 = and i1 %tmp_2806, i1 %xor_ln42_421" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'and' 'and_ln42_743' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_961 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_100, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'partselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.57ns)   --->   "%icmp_ln42_532 = icmp_eq  i3 %tmp_961, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_532' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_962 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_100, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'partselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.70ns)   --->   "%icmp_ln42_533 = icmp_eq  i4 %tmp_962, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'icmp' 'icmp_ln42_533' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.70ns)   --->   "%icmp_ln42_534 = icmp_eq  i4 %tmp_962, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'icmp' 'icmp_ln42_534' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_746)   --->   "%select_ln42_421 = select i1 %and_ln42_743, i1 %icmp_ln42_533, i1 %icmp_ln42_534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'select' 'select_ln42_421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_747)   --->   "%tmp_2808 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_100, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'bitselect' 'tmp_2808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_747)   --->   "%xor_ln42_450 = xor i1 %tmp_2808, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'xor' 'xor_ln42_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_747)   --->   "%and_ln42_744 = and i1 %icmp_ln42_532, i1 %xor_ln42_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'and' 'and_ln42_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_747)   --->   "%select_ln42_422 = select i1 %and_ln42_743, i1 %and_ln42_744, i1 %icmp_ln42_533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'select' 'select_ln42_422' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_409)   --->   "%and_ln42_745 = and i1 %and_ln42_743, i1 %icmp_ln42_533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_746)   --->   "%xor_ln42_422 = xor i1 %select_ln42_421, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'xor' 'xor_ln42_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_746)   --->   "%or_ln42_407 = or i1 %tmp_2807, i1 %xor_ln42_422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'or' 'or_ln42_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_746)   --->   "%xor_ln42_423 = xor i1 %tmp_2803, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'xor' 'xor_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_746 = and i1 %or_ln42_407, i1 %xor_ln42_423" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'and' 'and_ln42_746' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_747 = and i1 %tmp_2807, i1 %select_ln42_422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'and' 'and_ln42_747' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_409)   --->   "%or_ln42_408 = or i1 %and_ln42_745, i1 %and_ln42_747" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'or' 'or_ln42_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_409)   --->   "%xor_ln42_424 = xor i1 %or_ln42_408, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'xor' 'xor_ln42_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_409)   --->   "%and_ln42_748 = and i1 %tmp_2803, i1 %xor_ln42_424" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'and' 'and_ln42_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_424)   --->   "%select_ln42_423 = select i1 %and_ln42_746, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'select' 'select_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_409 = or i1 %and_ln42_746, i1 %and_ln42_748" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'or' 'or_ln42_409' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_424 = select i1 %or_ln42_409, i16 %select_ln42_423, i16 %add_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'select' 'select_ln42_424' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%conv_i_i_5 = sext i16 %a_65"   --->   Operation 425 'sext' 'conv_i_i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln73_101 = sext i16 %weights_150_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'sext' 'sext_ln73_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (1.94ns)   --->   "%mul_ln73_101 = mul i32 %conv_i_i_5, i32 %sext_ln73_101" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'mul' 'mul_ln73_101' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_2809 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_101, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_2809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%trunc_ln42_124 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_101, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'partselect' 'trunc_ln42_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%tmp_2810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_101, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'bitselect' 'tmp_2810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%tmp_2811 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_101, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'bitselect' 'tmp_2811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln42_185 = trunc i32 %mul_ln73_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'trunc' 'trunc_ln42_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.73ns)   --->   "%icmp_ln42_535 = icmp_ne  i11 %trunc_ln42_185, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'icmp' 'icmp_ln42_535' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_750)   --->   "%tmp_2812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_101, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'bitselect' 'tmp_2812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%or_ln42_410 = or i1 %tmp_2810, i1 %icmp_ln42_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%and_ln42_749 = and i1 %or_ln42_410, i1 %tmp_2811" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'and' 'and_ln42_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%zext_ln42_101 = zext i1 %and_ln42_749" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'zext' 'zext_ln42_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_101 = add i16 %trunc_ln42_124, i16 %zext_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'add' 'add_ln42_101' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_2813 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_101, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'bitselect' 'tmp_2813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_750)   --->   "%xor_ln42_425 = xor i1 %tmp_2813, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_750 = and i1 %tmp_2812, i1 %xor_ln42_425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_750' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_963 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_101, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'partselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.57ns)   --->   "%icmp_ln42_536 = icmp_eq  i3 %tmp_963, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'icmp' 'icmp_ln42_536' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_964 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_101, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'partselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.70ns)   --->   "%icmp_ln42_537 = icmp_eq  i4 %tmp_964, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'icmp' 'icmp_ln42_537' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.70ns)   --->   "%icmp_ln42_538 = icmp_eq  i4 %tmp_964, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'icmp' 'icmp_ln42_538' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_753)   --->   "%select_ln42_425 = select i1 %and_ln42_750, i1 %icmp_ln42_537, i1 %icmp_ln42_538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'select' 'select_ln42_425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_754)   --->   "%tmp_2814 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_101, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'bitselect' 'tmp_2814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_754)   --->   "%xor_ln42_451 = xor i1 %tmp_2814, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_754)   --->   "%and_ln42_751 = and i1 %icmp_ln42_536, i1 %xor_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'and' 'and_ln42_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_754)   --->   "%select_ln42_426 = select i1 %and_ln42_750, i1 %and_ln42_751, i1 %icmp_ln42_537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_426' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_413)   --->   "%and_ln42_752 = and i1 %and_ln42_750, i1 %icmp_ln42_537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'and' 'and_ln42_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_753)   --->   "%xor_ln42_426 = xor i1 %select_ln42_425, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_753)   --->   "%or_ln42_411 = or i1 %tmp_2813, i1 %xor_ln42_426" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'or' 'or_ln42_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_753)   --->   "%xor_ln42_427 = xor i1 %tmp_2809, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'xor' 'xor_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_753 = and i1 %or_ln42_411, i1 %xor_ln42_427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_753' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_754 = and i1 %tmp_2813, i1 %select_ln42_426" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'and' 'and_ln42_754' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_413)   --->   "%or_ln42_412 = or i1 %and_ln42_752, i1 %and_ln42_754" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_413)   --->   "%xor_ln42_428 = xor i1 %or_ln42_412, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_413)   --->   "%and_ln42_755 = and i1 %tmp_2809, i1 %xor_ln42_428" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_428)   --->   "%select_ln42_427 = select i1 %and_ln42_753, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'select' 'select_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_413 = or i1 %and_ln42_753, i1 %and_ln42_755" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_428 = select i1 %or_ln42_413, i16 %select_ln42_427, i16 %add_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'select' 'select_ln42_428' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln73_102 = sext i16 %weights_151_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'sext' 'sext_ln73_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (1.94ns)   --->   "%mul_ln73_102 = mul i32 %conv_i_i_5, i32 %sext_ln73_102" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'mul' 'mul_ln73_102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_2815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_102, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'bitselect' 'tmp_2815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%trunc_ln42_125 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_102, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'partselect' 'trunc_ln42_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%tmp_2816 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_102, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'bitselect' 'tmp_2816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%tmp_2817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_102, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_2817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln42_186 = trunc i32 %mul_ln73_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'trunc' 'trunc_ln42_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.73ns)   --->   "%icmp_ln42_539 = icmp_ne  i11 %trunc_ln42_186, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'icmp' 'icmp_ln42_539' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_757)   --->   "%tmp_2818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_102, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'bitselect' 'tmp_2818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%or_ln42_414 = or i1 %tmp_2816, i1 %icmp_ln42_539" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'or' 'or_ln42_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%and_ln42_756 = and i1 %or_ln42_414, i1 %tmp_2817" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'and' 'and_ln42_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%zext_ln42_102 = zext i1 %and_ln42_756" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'zext' 'zext_ln42_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_102 = add i16 %trunc_ln42_125, i16 %zext_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'add' 'add_ln42_102' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_2819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_102, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'bitselect' 'tmp_2819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_757)   --->   "%xor_ln42_429 = xor i1 %tmp_2819, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'xor' 'xor_ln42_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_757 = and i1 %tmp_2818, i1 %xor_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'and' 'and_ln42_757' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_965 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_102, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'partselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.57ns)   --->   "%icmp_ln42_540 = icmp_eq  i3 %tmp_965, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'icmp' 'icmp_ln42_540' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_966 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_102, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'partselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.70ns)   --->   "%icmp_ln42_541 = icmp_eq  i4 %tmp_966, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'icmp' 'icmp_ln42_541' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.70ns)   --->   "%icmp_ln42_542 = icmp_eq  i4 %tmp_966, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'icmp' 'icmp_ln42_542' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_760)   --->   "%select_ln42_429 = select i1 %and_ln42_757, i1 %icmp_ln42_541, i1 %icmp_ln42_542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_429' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_761)   --->   "%tmp_2820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_102, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_2820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_761)   --->   "%xor_ln42_452 = xor i1 %tmp_2820, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_761)   --->   "%and_ln42_758 = and i1 %icmp_ln42_540, i1 %xor_ln42_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_761)   --->   "%select_ln42_430 = select i1 %and_ln42_757, i1 %and_ln42_758, i1 %icmp_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_417)   --->   "%and_ln42_759 = and i1 %and_ln42_757, i1 %icmp_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_760)   --->   "%xor_ln42_430 = xor i1 %select_ln42_429, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_760)   --->   "%or_ln42_415 = or i1 %tmp_2819, i1 %xor_ln42_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_760)   --->   "%xor_ln42_431 = xor i1 %tmp_2815, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_760 = and i1 %or_ln42_415, i1 %xor_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_760' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_761 = and i1 %tmp_2819, i1 %select_ln42_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_761' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_417)   --->   "%or_ln42_416 = or i1 %and_ln42_759, i1 %and_ln42_761" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_417)   --->   "%xor_ln42_432 = xor i1 %or_ln42_416, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_417)   --->   "%and_ln42_762 = and i1 %tmp_2815, i1 %xor_ln42_432" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_432)   --->   "%select_ln42_431 = select i1 %and_ln42_760, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_417 = or i1 %and_ln42_760, i1 %and_ln42_762" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_417' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_432 = select i1 %or_ln42_417, i16 %select_ln42_431, i16 %add_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_432' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%conv_i_i_6 = sext i16 %a_66"   --->   Operation 502 'sext' 'conv_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln73_103 = sext i16 %weights_152_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'sext' 'sext_ln73_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (1.94ns)   --->   "%mul_ln73_103 = mul i32 %conv_i_i_6, i32 %sext_ln73_103" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'mul' 'mul_ln73_103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_2821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_103, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'bitselect' 'tmp_2821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%trunc_ln42_126 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_103, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'partselect' 'trunc_ln42_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%tmp_2822 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_103, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'bitselect' 'tmp_2822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%tmp_2823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_103, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'bitselect' 'tmp_2823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln42_187 = trunc i32 %mul_ln73_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'trunc' 'trunc_ln42_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.73ns)   --->   "%icmp_ln42_543 = icmp_ne  i11 %trunc_ln42_187, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'icmp' 'icmp_ln42_543' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_764)   --->   "%tmp_2824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_103, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'bitselect' 'tmp_2824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%or_ln42_418 = or i1 %tmp_2822, i1 %icmp_ln42_543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%and_ln42_763 = and i1 %or_ln42_418, i1 %tmp_2823" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'and' 'and_ln42_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%zext_ln42_103 = zext i1 %and_ln42_763" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'zext' 'zext_ln42_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_103 = add i16 %trunc_ln42_126, i16 %zext_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'add' 'add_ln42_103' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_2825 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_103, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'bitselect' 'tmp_2825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_764)   --->   "%xor_ln42_433 = xor i1 %tmp_2825, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'xor' 'xor_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_764 = and i1 %tmp_2824, i1 %xor_ln42_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'and' 'and_ln42_764' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_967 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_103, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'partselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.57ns)   --->   "%icmp_ln42_544 = icmp_eq  i3 %tmp_967, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'icmp' 'icmp_ln42_544' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_968 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_103, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'partselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.70ns)   --->   "%icmp_ln42_545 = icmp_eq  i4 %tmp_968, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'icmp' 'icmp_ln42_545' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln42_546 = icmp_eq  i4 %tmp_968, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'icmp' 'icmp_ln42_546' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_767)   --->   "%select_ln42_433 = select i1 %and_ln42_764, i1 %icmp_ln42_545, i1 %icmp_ln42_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'select' 'select_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_768)   --->   "%tmp_2826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_103, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'bitselect' 'tmp_2826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_768)   --->   "%xor_ln42_453 = xor i1 %tmp_2826, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'xor' 'xor_ln42_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_768)   --->   "%and_ln42_765 = and i1 %icmp_ln42_544, i1 %xor_ln42_453" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'and' 'and_ln42_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_768)   --->   "%select_ln42_434 = select i1 %and_ln42_764, i1 %and_ln42_765, i1 %icmp_ln42_545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'select' 'select_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%and_ln42_766 = and i1 %and_ln42_764, i1 %icmp_ln42_545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_767)   --->   "%xor_ln42_434 = xor i1 %select_ln42_433, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'xor' 'xor_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_767)   --->   "%or_ln42_419 = or i1 %tmp_2825, i1 %xor_ln42_434" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'or' 'or_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_767)   --->   "%xor_ln42_435 = xor i1 %tmp_2821, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'xor' 'xor_ln42_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_767 = and i1 %or_ln42_419, i1 %xor_ln42_435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'and' 'and_ln42_767' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_768 = and i1 %tmp_2825, i1 %select_ln42_434" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_768' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%or_ln42_420 = or i1 %and_ln42_766, i1 %and_ln42_768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'or' 'or_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%xor_ln42_436 = xor i1 %or_ln42_420, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'xor' 'xor_ln42_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%and_ln42_769 = and i1 %tmp_2821, i1 %xor_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'and' 'and_ln42_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_436)   --->   "%select_ln42_435 = select i1 %and_ln42_767, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'select' 'select_ln42_435' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_421 = or i1 %and_ln42_767, i1 %and_ln42_769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'or' 'or_ln42_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_436 = select i1 %or_ln42_421, i16 %select_ln42_435, i16 %add_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_436' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln73_104 = sext i16 %weights_153_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'sext' 'sext_ln73_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (1.94ns)   --->   "%mul_ln73_104 = mul i32 %conv_i_i_6, i32 %sext_ln73_104" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'mul' 'mul_ln73_104' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_2827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_104, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'bitselect' 'tmp_2827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%trunc_ln42_127 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_104, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'partselect' 'trunc_ln42_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%tmp_2828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_104, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'bitselect' 'tmp_2828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%tmp_2829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_104, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'bitselect' 'tmp_2829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln42_188 = trunc i32 %mul_ln73_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'trunc' 'trunc_ln42_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.73ns)   --->   "%icmp_ln42_547 = icmp_ne  i11 %trunc_ln42_188, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'icmp' 'icmp_ln42_547' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_771)   --->   "%tmp_2830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_104, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'bitselect' 'tmp_2830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%or_ln42_422 = or i1 %tmp_2828, i1 %icmp_ln42_547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'or' 'or_ln42_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%and_ln42_770 = and i1 %or_ln42_422, i1 %tmp_2829" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'and' 'and_ln42_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%zext_ln42_104 = zext i1 %and_ln42_770" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'zext' 'zext_ln42_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_104 = add i16 %trunc_ln42_127, i16 %zext_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'add' 'add_ln42_104' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_2831 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_104, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_2831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_771)   --->   "%xor_ln42_437 = xor i1 %tmp_2831, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_771 = and i1 %tmp_2830, i1 %xor_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_771' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_969 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_104, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'partselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.57ns)   --->   "%icmp_ln42_548 = icmp_eq  i3 %tmp_969, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'icmp' 'icmp_ln42_548' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_970 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_104, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'partselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.70ns)   --->   "%icmp_ln42_549 = icmp_eq  i4 %tmp_970, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'icmp' 'icmp_ln42_549' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.70ns)   --->   "%icmp_ln42_550 = icmp_eq  i4 %tmp_970, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'icmp' 'icmp_ln42_550' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_774)   --->   "%select_ln42_437 = select i1 %and_ln42_771, i1 %icmp_ln42_549, i1 %icmp_ln42_550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'select' 'select_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_775)   --->   "%tmp_2832 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_104, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'bitselect' 'tmp_2832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_775)   --->   "%xor_ln42_454 = xor i1 %tmp_2832, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'xor' 'xor_ln42_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_775)   --->   "%and_ln42_772 = and i1 %icmp_ln42_548, i1 %xor_ln42_454" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'and' 'and_ln42_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_775)   --->   "%select_ln42_438 = select i1 %and_ln42_771, i1 %and_ln42_772, i1 %icmp_ln42_549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'select' 'select_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_425)   --->   "%and_ln42_773 = and i1 %and_ln42_771, i1 %icmp_ln42_549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'and' 'and_ln42_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_774)   --->   "%xor_ln42_438 = xor i1 %select_ln42_437, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'xor' 'xor_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_774)   --->   "%or_ln42_423 = or i1 %tmp_2831, i1 %xor_ln42_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'or' 'or_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_774)   --->   "%xor_ln42_439 = xor i1 %tmp_2827, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'xor' 'xor_ln42_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_774 = and i1 %or_ln42_423, i1 %xor_ln42_439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_774' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_775 = and i1 %tmp_2831, i1 %select_ln42_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_775' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_425)   --->   "%or_ln42_424 = or i1 %and_ln42_773, i1 %and_ln42_775" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'or' 'or_ln42_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_425)   --->   "%xor_ln42_440 = xor i1 %or_ln42_424, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'xor' 'xor_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_425)   --->   "%and_ln42_776 = and i1 %tmp_2827, i1 %xor_ln42_440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_440)   --->   "%select_ln42_439 = select i1 %and_ln42_774, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'select' 'select_ln42_439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_425 = or i1 %and_ln42_774, i1 %and_ln42_776" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_440 = select i1 %or_ln42_425, i16 %select_ln42_439, i16 %add_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'select' 'select_ln42_440' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln58_162 = sext i16 %select_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'sext' 'sext_ln58_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.78ns)   --->   "%add_ln58_173 = add i16 %select_ln42_396, i16 %select_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'add' 'add_ln58_173' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_162, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_2833 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'bitselect' 'tmp_2833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_2834 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_173, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'bitselect' 'tmp_2834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_247)   --->   "%xor_ln58 = xor i1 %tmp_2833, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 585 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_247)   --->   "%and_ln58 = and i1 %tmp_2834, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 586 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_246)   --->   "%xor_ln58_330 = xor i1 %tmp_2834, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'xor' 'xor_ln58_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_246)   --->   "%and_ln58_162 = and i1 %tmp_2833, i1 %xor_ln58_330" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'and' 'and_ln58_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.12ns)   --->   "%xor_ln58_331 = xor i1 %tmp_2833, i1 %tmp_2834" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'xor' 'xor_ln58_331' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_247)   --->   "%xor_ln58_332 = xor i1 %xor_ln58_331, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'xor' 'xor_ln58_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_247)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_332" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_247)   --->   "%select_ln58 = select i1 %xor_ln58_331, i16 32767, i16 %add_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_246 = select i1 %and_ln58_162, i16 32768, i16 %add_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'select' 'select_ln58_246' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_247 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_246" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'select' 'select_ln58_247' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln58_163 = sext i16 %select_ln42_392" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'sext' 'sext_ln58_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln58_164 = sext i16 %select_ln42_400" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'sext' 'sext_ln58_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.78ns)   --->   "%add_ln58_174 = add i16 %select_ln42_400, i16 %select_ln42_392" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'add' 'add_ln58_174' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.78ns)   --->   "%add_ln58_133 = add i17 %sext_ln58_164, i17 %sext_ln58_163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'add' 'add_ln58_133' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_2835 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_133, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'bitselect' 'tmp_2835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_2836 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_174, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'bitselect' 'tmp_2836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_250)   --->   "%xor_ln58_333 = xor i1 %tmp_2835, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'xor' 'xor_ln58_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_250)   --->   "%and_ln58_163 = and i1 %tmp_2836, i1 %xor_ln58_333" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'and' 'and_ln58_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_249)   --->   "%xor_ln58_334 = xor i1 %tmp_2836, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'xor' 'xor_ln58_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_249)   --->   "%and_ln58_164 = and i1 %tmp_2835, i1 %xor_ln58_334" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'and' 'and_ln58_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.12ns)   --->   "%xor_ln58_335 = xor i1 %tmp_2835, i1 %tmp_2836" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'xor' 'xor_ln58_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_250)   --->   "%xor_ln58_336 = xor i1 %xor_ln58_335, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'xor' 'xor_ln58_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_250)   --->   "%or_ln58_78 = or i1 %and_ln58_163, i1 %xor_ln58_336" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'or' 'or_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_250)   --->   "%select_ln58_248 = select i1 %xor_ln58_335, i16 32767, i16 %add_ln58_174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'select' 'select_ln58_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_249 = select i1 %and_ln58_164, i16 32768, i16 %add_ln58_174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'select' 'select_ln58_249' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_250 = select i1 %or_ln58_78, i16 %select_ln58_248, i16 %select_ln58_249" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'select' 'select_ln58_250' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln58_165 = sext i16 %select_ln58_247" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'sext' 'sext_ln58_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln58_166 = sext i16 %select_ln42_404" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'sext' 'sext_ln58_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.78ns)   --->   "%add_ln58_175 = add i16 %select_ln42_404, i16 %select_ln58_247" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'add' 'add_ln58_175' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.78ns)   --->   "%add_ln58_134 = add i17 %sext_ln58_166, i17 %sext_ln58_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'add' 'add_ln58_134' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_2837 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_134, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'bitselect' 'tmp_2837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_2838 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_175, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'bitselect' 'tmp_2838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_253)   --->   "%xor_ln58_337 = xor i1 %tmp_2837, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'xor' 'xor_ln58_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_253)   --->   "%and_ln58_165 = and i1 %tmp_2838, i1 %xor_ln58_337" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'and' 'and_ln58_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_252)   --->   "%xor_ln58_338 = xor i1 %tmp_2838, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'xor' 'xor_ln58_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_252)   --->   "%and_ln58_166 = and i1 %tmp_2837, i1 %xor_ln58_338" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'and' 'and_ln58_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.12ns)   --->   "%xor_ln58_339 = xor i1 %tmp_2837, i1 %tmp_2838" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'xor' 'xor_ln58_339' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_253)   --->   "%xor_ln58_340 = xor i1 %xor_ln58_339, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'xor' 'xor_ln58_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_253)   --->   "%or_ln58_79 = or i1 %and_ln58_165, i1 %xor_ln58_340" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'or' 'or_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_253)   --->   "%select_ln58_251 = select i1 %xor_ln58_339, i16 32767, i16 %add_ln58_175" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'select' 'select_ln58_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_252 = select i1 %and_ln58_166, i16 32768, i16 %add_ln58_175" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'select' 'select_ln58_252' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_253 = select i1 %or_ln58_79, i16 %select_ln58_251, i16 %select_ln58_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'select' 'select_ln58_253' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln58_167 = sext i16 %select_ln58_250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'sext' 'sext_ln58_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln58_168 = sext i16 %select_ln42_408" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'sext' 'sext_ln58_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.78ns)   --->   "%add_ln58_176 = add i16 %select_ln42_408, i16 %select_ln58_250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'add' 'add_ln58_176' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.78ns)   --->   "%add_ln58_135 = add i17 %sext_ln58_168, i17 %sext_ln58_167" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'add' 'add_ln58_135' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_2839 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_135, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'bitselect' 'tmp_2839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_2840 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_176, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'bitselect' 'tmp_2840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_256)   --->   "%xor_ln58_341 = xor i1 %tmp_2839, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'xor' 'xor_ln58_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_256)   --->   "%and_ln58_167 = and i1 %tmp_2840, i1 %xor_ln58_341" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'and' 'and_ln58_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_255)   --->   "%xor_ln58_342 = xor i1 %tmp_2840, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'xor' 'xor_ln58_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_255)   --->   "%and_ln58_168 = and i1 %tmp_2839, i1 %xor_ln58_342" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'and' 'and_ln58_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.12ns)   --->   "%xor_ln58_343 = xor i1 %tmp_2839, i1 %tmp_2840" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'xor' 'xor_ln58_343' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_256)   --->   "%xor_ln58_344 = xor i1 %xor_ln58_343, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'xor' 'xor_ln58_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_256)   --->   "%or_ln58_80 = or i1 %and_ln58_167, i1 %xor_ln58_344" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'or' 'or_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_256)   --->   "%select_ln58_254 = select i1 %xor_ln58_343, i16 32767, i16 %add_ln58_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'select' 'select_ln58_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_255 = select i1 %and_ln58_168, i16 32768, i16 %add_ln58_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'select' 'select_ln58_255' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_256 = select i1 %or_ln58_80, i16 %select_ln58_254, i16 %select_ln58_255" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'select' 'select_ln58_256' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln58_169 = sext i16 %select_ln58_253" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'sext' 'sext_ln58_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln58_170 = sext i16 %select_ln42_412" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'sext' 'sext_ln58_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.78ns)   --->   "%add_ln58_177 = add i16 %select_ln42_412, i16 %select_ln58_253" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'add' 'add_ln58_177' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.78ns)   --->   "%add_ln58_136 = add i17 %sext_ln58_170, i17 %sext_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'add' 'add_ln58_136' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_2841 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_136, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'bitselect' 'tmp_2841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_2842 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_177, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'bitselect' 'tmp_2842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln58_171 = sext i16 %select_ln58_256" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'sext' 'sext_ln58_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln58_172 = sext i16 %select_ln42_416" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'sext' 'sext_ln58_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.78ns)   --->   "%add_ln58_178 = add i16 %select_ln42_416, i16 %select_ln58_256" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'add' 'add_ln58_178' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.78ns)   --->   "%add_ln58_137 = add i17 %sext_ln58_172, i17 %sext_ln58_171" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'add' 'add_ln58_137' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_2843 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_137, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'bitselect' 'tmp_2843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_2844 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_178, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'bitselect' 'tmp_2844' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 655 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 14, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 656 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_259)   --->   "%xor_ln58_345 = xor i1 %tmp_2841, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'xor' 'xor_ln58_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_259)   --->   "%and_ln58_169 = and i1 %tmp_2842, i1 %xor_ln58_345" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'and' 'and_ln58_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_258)   --->   "%xor_ln58_346 = xor i1 %tmp_2842, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_258)   --->   "%and_ln58_170 = and i1 %tmp_2841, i1 %xor_ln58_346" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.12ns)   --->   "%xor_ln58_347 = xor i1 %tmp_2841, i1 %tmp_2842" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_259)   --->   "%xor_ln58_348 = xor i1 %xor_ln58_347, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'xor' 'xor_ln58_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_259)   --->   "%or_ln58_81 = or i1 %and_ln58_169, i1 %xor_ln58_348" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'or' 'or_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_259)   --->   "%select_ln58_257 = select i1 %xor_ln58_347, i16 32767, i16 %add_ln58_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'select' 'select_ln58_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_258 = select i1 %and_ln58_170, i16 32768, i16 %add_ln58_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'select' 'select_ln58_258' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_259 = select i1 %or_ln58_81, i16 %select_ln58_257, i16 %select_ln58_258" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58_259' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_262)   --->   "%xor_ln58_349 = xor i1 %tmp_2843, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'xor' 'xor_ln58_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_262)   --->   "%and_ln58_171 = and i1 %tmp_2844, i1 %xor_ln58_349" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'and' 'and_ln58_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_261)   --->   "%xor_ln58_350 = xor i1 %tmp_2844, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'xor' 'xor_ln58_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_261)   --->   "%and_ln58_172 = and i1 %tmp_2843, i1 %xor_ln58_350" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'and' 'and_ln58_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.12ns)   --->   "%xor_ln58_351 = xor i1 %tmp_2843, i1 %tmp_2844" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'xor' 'xor_ln58_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_262)   --->   "%xor_ln58_352 = xor i1 %xor_ln58_351, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'xor' 'xor_ln58_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_262)   --->   "%or_ln58_82 = or i1 %and_ln58_171, i1 %xor_ln58_352" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'or' 'or_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_262)   --->   "%select_ln58_260 = select i1 %xor_ln58_351, i16 32767, i16 %add_ln58_178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'select' 'select_ln58_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_261 = select i1 %and_ln58_172, i16 32768, i16 %add_ln58_178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'select' 'select_ln58_261' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_262 = select i1 %or_ln58_82, i16 %select_ln58_260, i16 %select_ln58_261" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'select' 'select_ln58_262' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln58_173 = sext i16 %select_ln58_259" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'sext' 'sext_ln58_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln58_174 = sext i16 %select_ln42_420" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'sext' 'sext_ln58_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.78ns)   --->   "%add_ln58_179 = add i16 %select_ln42_420, i16 %select_ln58_259" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'add' 'add_ln58_179' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.78ns)   --->   "%add_ln58_138 = add i17 %sext_ln58_174, i17 %sext_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'add' 'add_ln58_138' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_2845 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_138, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'bitselect' 'tmp_2845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_2846 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_179, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'bitselect' 'tmp_2846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_265)   --->   "%xor_ln58_353 = xor i1 %tmp_2845, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'xor' 'xor_ln58_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_265)   --->   "%and_ln58_173 = and i1 %tmp_2846, i1 %xor_ln58_353" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'and' 'and_ln58_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_264)   --->   "%xor_ln58_354 = xor i1 %tmp_2846, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'xor' 'xor_ln58_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_264)   --->   "%and_ln58_174 = and i1 %tmp_2845, i1 %xor_ln58_354" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'and' 'and_ln58_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.12ns)   --->   "%xor_ln58_355 = xor i1 %tmp_2845, i1 %tmp_2846" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'xor' 'xor_ln58_355' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_265)   --->   "%xor_ln58_356 = xor i1 %xor_ln58_355, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'xor' 'xor_ln58_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_265)   --->   "%or_ln58_83 = or i1 %and_ln58_173, i1 %xor_ln58_356" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'or' 'or_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_265)   --->   "%select_ln58_263 = select i1 %xor_ln58_355, i16 32767, i16 %add_ln58_179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'select' 'select_ln58_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_264 = select i1 %and_ln58_174, i16 32768, i16 %add_ln58_179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'select' 'select_ln58_264' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_265 = select i1 %or_ln58_83, i16 %select_ln58_263, i16 %select_ln58_264" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'select' 'select_ln58_265' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln58_175 = sext i16 %select_ln58_262" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'sext' 'sext_ln58_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln58_176 = sext i16 %select_ln42_424" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'sext' 'sext_ln58_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.78ns)   --->   "%add_ln58_180 = add i16 %select_ln42_424, i16 %select_ln58_262" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'add' 'add_ln58_180' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.78ns)   --->   "%add_ln58_139 = add i17 %sext_ln58_176, i17 %sext_ln58_175" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'add' 'add_ln58_139' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_2847 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_139, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'bitselect' 'tmp_2847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_2848 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_180, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'bitselect' 'tmp_2848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_268)   --->   "%xor_ln58_357 = xor i1 %tmp_2847, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'xor' 'xor_ln58_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_268)   --->   "%and_ln58_175 = and i1 %tmp_2848, i1 %xor_ln58_357" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'and' 'and_ln58_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_267)   --->   "%xor_ln58_358 = xor i1 %tmp_2848, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'xor' 'xor_ln58_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_267)   --->   "%and_ln58_176 = and i1 %tmp_2847, i1 %xor_ln58_358" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'and' 'and_ln58_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.12ns)   --->   "%xor_ln58_359 = xor i1 %tmp_2847, i1 %tmp_2848" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'xor' 'xor_ln58_359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_268)   --->   "%xor_ln58_360 = xor i1 %xor_ln58_359, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'xor' 'xor_ln58_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_268)   --->   "%or_ln58_84 = or i1 %and_ln58_175, i1 %xor_ln58_360" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'or' 'or_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_268)   --->   "%select_ln58_266 = select i1 %xor_ln58_359, i16 32767, i16 %add_ln58_180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'select' 'select_ln58_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_267 = select i1 %and_ln58_176, i16 32768, i16 %add_ln58_180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'select' 'select_ln58_267' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_268 = select i1 %or_ln58_84, i16 %select_ln58_266, i16 %select_ln58_267" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'select' 'select_ln58_268' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln58_177 = sext i16 %select_ln58_265" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'sext' 'sext_ln58_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln58_178 = sext i16 %select_ln42_428" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'sext' 'sext_ln58_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.78ns)   --->   "%add_ln58_181 = add i16 %select_ln42_428, i16 %select_ln58_265" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'add' 'add_ln58_181' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.78ns)   --->   "%add_ln58_140 = add i17 %sext_ln58_178, i17 %sext_ln58_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'add' 'add_ln58_140' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_2849 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_140, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'bitselect' 'tmp_2849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_2850 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_181, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'bitselect' 'tmp_2850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_271)   --->   "%xor_ln58_361 = xor i1 %tmp_2849, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'xor' 'xor_ln58_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_271)   --->   "%and_ln58_177 = and i1 %tmp_2850, i1 %xor_ln58_361" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'and' 'and_ln58_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_270)   --->   "%xor_ln58_362 = xor i1 %tmp_2850, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'xor' 'xor_ln58_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_270)   --->   "%and_ln58_178 = and i1 %tmp_2849, i1 %xor_ln58_362" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'and' 'and_ln58_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.12ns)   --->   "%xor_ln58_363 = xor i1 %tmp_2849, i1 %tmp_2850" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'xor' 'xor_ln58_363' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_271)   --->   "%xor_ln58_364 = xor i1 %xor_ln58_363, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'xor' 'xor_ln58_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_271)   --->   "%or_ln58_85 = or i1 %and_ln58_177, i1 %xor_ln58_364" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'or' 'or_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_271)   --->   "%select_ln58_269 = select i1 %xor_ln58_363, i16 32767, i16 %add_ln58_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'select' 'select_ln58_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_270 = select i1 %and_ln58_178, i16 32768, i16 %add_ln58_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'select' 'select_ln58_270' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 724 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_271 = select i1 %or_ln58_85, i16 %select_ln58_269, i16 %select_ln58_270" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'select' 'select_ln58_271' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln58_179 = sext i16 %select_ln58_268" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'sext' 'sext_ln58_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln58_180 = sext i16 %select_ln42_432" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'sext' 'sext_ln58_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.78ns)   --->   "%add_ln58_182 = add i16 %select_ln42_432, i16 %select_ln58_268" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'add' 'add_ln58_182' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (0.78ns)   --->   "%add_ln58_141 = add i17 %sext_ln58_180, i17 %sext_ln58_179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'add' 'add_ln58_141' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_2851 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_141, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'bitselect' 'tmp_2851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_2852 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_182, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'bitselect' 'tmp_2852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_274)   --->   "%xor_ln58_365 = xor i1 %tmp_2851, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_274)   --->   "%and_ln58_179 = and i1 %tmp_2852, i1 %xor_ln58_365" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_273)   --->   "%xor_ln58_366 = xor i1 %tmp_2852, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_273)   --->   "%and_ln58_180 = and i1 %tmp_2851, i1 %xor_ln58_366" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'and' 'and_ln58_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (0.12ns)   --->   "%xor_ln58_367 = xor i1 %tmp_2851, i1 %tmp_2852" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'xor' 'xor_ln58_367' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_274)   --->   "%xor_ln58_368 = xor i1 %xor_ln58_367, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'xor' 'xor_ln58_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_274)   --->   "%or_ln58_86 = or i1 %and_ln58_179, i1 %xor_ln58_368" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'or' 'or_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_274)   --->   "%select_ln58_272 = select i1 %xor_ln58_367, i16 32767, i16 %add_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_273 = select i1 %and_ln58_180, i16 32768, i16 %add_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'select' 'select_ln58_273' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_274 = select i1 %or_ln58_86, i16 %select_ln58_272, i16 %select_ln58_273" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'select' 'select_ln58_274' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln58_181 = sext i16 %select_ln58_271" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'sext' 'sext_ln58_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln58_182 = sext i16 %select_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'sext' 'sext_ln58_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.78ns)   --->   "%add_ln58_183 = add i16 %select_ln42_436, i16 %select_ln58_271" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'add' 'add_ln58_183' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [1/1] (0.78ns)   --->   "%add_ln58_142 = add i17 %sext_ln58_182, i17 %sext_ln58_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'add' 'add_ln58_142' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_2853 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_142, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'bitselect' 'tmp_2853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_2854 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_183, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'bitselect' 'tmp_2854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_277)   --->   "%xor_ln58_369 = xor i1 %tmp_2853, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_277)   --->   "%and_ln58_181 = and i1 %tmp_2854, i1 %xor_ln58_369" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_276)   --->   "%xor_ln58_370 = xor i1 %tmp_2854, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_276)   --->   "%and_ln58_182 = and i1 %tmp_2853, i1 %xor_ln58_370" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'and' 'and_ln58_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.12ns)   --->   "%xor_ln58_371 = xor i1 %tmp_2853, i1 %tmp_2854" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'xor' 'xor_ln58_371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_277)   --->   "%xor_ln58_372 = xor i1 %xor_ln58_371, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'xor' 'xor_ln58_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_277)   --->   "%or_ln58_87 = or i1 %and_ln58_181, i1 %xor_ln58_372" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'or' 'or_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_277)   --->   "%select_ln58_275 = select i1 %xor_ln58_371, i16 32767, i16 %add_ln58_183" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 755 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_276 = select i1 %and_ln58_182, i16 32768, i16 %add_ln58_183" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'select' 'select_ln58_276' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_277 = select i1 %or_ln58_87, i16 %select_ln58_275, i16 %select_ln58_276" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'select' 'select_ln58_277' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln58_183 = sext i16 %select_ln58_274" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'sext' 'sext_ln58_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln58_184 = sext i16 %select_ln42_440" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'sext' 'sext_ln58_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.78ns)   --->   "%add_ln58_184 = add i16 %select_ln42_440, i16 %select_ln58_274" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'add' 'add_ln58_184' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.78ns)   --->   "%add_ln58_143 = add i17 %sext_ln58_184, i17 %sext_ln58_183" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'add' 'add_ln58_143' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_2855 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_143, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'bitselect' 'tmp_2855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_2856 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_184, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'bitselect' 'tmp_2856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_280)   --->   "%xor_ln58_373 = xor i1 %tmp_2855, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_280)   --->   "%and_ln58_183 = and i1 %tmp_2856, i1 %xor_ln58_373" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_279)   --->   "%xor_ln58_374 = xor i1 %tmp_2856, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_279)   --->   "%and_ln58_184 = and i1 %tmp_2855, i1 %xor_ln58_374" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'and' 'and_ln58_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.12ns)   --->   "%xor_ln58_375 = xor i1 %tmp_2855, i1 %tmp_2856" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'xor' 'xor_ln58_375' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_280)   --->   "%xor_ln58_376 = xor i1 %xor_ln58_375, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'xor' 'xor_ln58_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_280)   --->   "%or_ln58_88 = or i1 %and_ln58_183, i1 %xor_ln58_376" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'or' 'or_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_280)   --->   "%select_ln58_278 = select i1 %xor_ln58_375, i16 32767, i16 %add_ln58_184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_279 = select i1 %and_ln58_184, i16 32768, i16 %add_ln58_184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'select' 'select_ln58_279' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_280 = select i1 %or_ln58_88, i16 %select_ln58_278, i16 %select_ln58_279" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'select' 'select_ln58_280' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %select_ln58_277" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 773 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %select_ln58_280" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 774 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 775 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.166ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [32]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [61]  (0.584 ns)
	'mul' operation 32 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [64]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.735 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_680', firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (0.122 ns)

 <State 2>: 4.225ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73_99', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [376]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42_527', firmware/nnet_utils/nnet_dense_latency.h:42) [382]  (0.735 ns)
	'or' operation 1 bit ('or_ln42_402', firmware/nnet_utils/nnet_dense_latency.h:42) [384]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_735', firmware/nnet_utils/nnet_dense_latency.h:42) [385]  (0.000 ns)
	'add' operation 16 bit ('add_ln42_99', firmware/nnet_utils/nnet_dense_latency.h:42) [387]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42_417', firmware/nnet_utils/nnet_dense_latency.h:42) [389]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_736', firmware/nnet_utils/nnet_dense_latency.h:42) [390]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_417', firmware/nnet_utils/nnet_dense_latency.h:42) [396]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_418', firmware/nnet_utils/nnet_dense_latency.h:42) [402]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_403', firmware/nnet_utils/nnet_dense_latency.h:42) [403]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_739', firmware/nnet_utils/nnet_dense_latency.h:42) [405]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_405', firmware/nnet_utils/nnet_dense_latency.h:42) [411]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_420', firmware/nnet_utils/nnet_dense_latency.h:42) [412]  (0.243 ns)

 <State 3>: 4.299ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_346', firmware/nnet_utils/nnet_dense_latency.h:58) [679]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_170', firmware/nnet_utils/nnet_dense_latency.h:58) [680]  (0.000 ns)
	'select' operation 16 bit ('select_ln58_258', firmware/nnet_utils/nnet_dense_latency.h:58) [685]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_259', firmware/nnet_utils/nnet_dense_latency.h:58) [686]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_179', firmware/nnet_utils/nnet_dense_latency.h:58) [705]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_264', firmware/nnet_utils/nnet_dense_latency.h:58) [717]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_265', firmware/nnet_utils/nnet_dense_latency.h:58) [718]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_181', firmware/nnet_utils/nnet_dense_latency.h:58) [737]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_270', firmware/nnet_utils/nnet_dense_latency.h:58) [749]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_271', firmware/nnet_utils/nnet_dense_latency.h:58) [750]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_183', firmware/nnet_utils/nnet_dense_latency.h:58) [769]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_276', firmware/nnet_utils/nnet_dense_latency.h:58) [781]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_277', firmware/nnet_utils/nnet_dense_latency.h:58) [782]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
