// Seed: 3315654427
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
);
  assign id_1 = id_0 != {id_2 - 1{id_0}};
  type_4(
      id_0, 1'b0
  );
endmodule
