-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config14_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (14 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config14_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_E00 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000111000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv23_2000 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_const_lv23_7FD600 : STD_LOGIC_VECTOR (22 downto 0) := "11111111101011000000000";
    constant ap_const_lv23_1400 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001010000000000";
    constant ap_const_lv23_7C00 : STD_LOGIC_VECTOR (22 downto 0) := "00000000111110000000000";
    constant ap_const_lv23_C00 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110000000000";
    constant ap_const_lv23_200 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_const_lv23_7FF400 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111010000000000";
    constant ap_const_lv23_6600 : STD_LOGIC_VECTOR (22 downto 0) := "00000000110011000000000";
    constant ap_const_lv23_1200 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001001000000000";
    constant ap_const_lv23_2A00 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010101000000000";
    constant ap_const_lv23_7E00 : STD_LOGIC_VECTOR (22 downto 0) := "00000000111111000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal y_fu_148_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_fu_156_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_3_fu_172_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_37_fu_180_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_4_fu_196_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_38_fu_204_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_5_fu_220_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_39_fu_228_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_6_fu_244_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_40_fu_252_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_7_fu_268_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_41_fu_276_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_8_fu_292_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_42_fu_300_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_9_fu_316_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_43_fu_324_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_12_fu_340_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_44_fu_348_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_1_fu_364_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_45_fu_372_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_2_fu_388_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_46_fu_396_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_10_fu_412_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_47_fu_420_p2 : STD_LOGIC_VECTOR (22 downto 0);


begin



    add_ln54_37_fu_180_p2 <= std_logic_vector(unsigned(y_3_fu_172_p3) + unsigned(ap_const_lv23_2000));
    add_ln54_38_fu_204_p2 <= std_logic_vector(unsigned(y_4_fu_196_p3) + unsigned(ap_const_lv23_7FD600));
    add_ln54_39_fu_228_p2 <= std_logic_vector(unsigned(y_5_fu_220_p3) + unsigned(ap_const_lv23_1400));
    add_ln54_40_fu_252_p2 <= std_logic_vector(unsigned(y_6_fu_244_p3) + unsigned(ap_const_lv23_7C00));
    add_ln54_41_fu_276_p2 <= std_logic_vector(unsigned(y_7_fu_268_p3) + unsigned(ap_const_lv23_C00));
    add_ln54_42_fu_300_p2 <= std_logic_vector(unsigned(y_8_fu_292_p3) + unsigned(ap_const_lv23_200));
    add_ln54_43_fu_324_p2 <= std_logic_vector(unsigned(y_9_fu_316_p3) + unsigned(ap_const_lv23_7FF400));
    add_ln54_44_fu_348_p2 <= std_logic_vector(unsigned(y_12_fu_340_p3) + unsigned(ap_const_lv23_6600));
    add_ln54_45_fu_372_p2 <= std_logic_vector(unsigned(y_1_fu_364_p3) + unsigned(ap_const_lv23_1200));
    add_ln54_46_fu_396_p2 <= std_logic_vector(unsigned(y_2_fu_388_p3) + unsigned(ap_const_lv23_2A00));
    add_ln54_47_fu_420_p2 <= std_logic_vector(unsigned(y_10_fu_412_p3) + unsigned(ap_const_lv23_7E00));
    add_ln54_fu_156_p2 <= std_logic_vector(unsigned(y_fu_148_p3) + unsigned(ap_const_lv23_E00));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln54_fu_156_p2(22 downto 8);
    ap_return_1 <= add_ln54_37_fu_180_p2(22 downto 8);
    ap_return_10 <= add_ln54_46_fu_396_p2(22 downto 8);
    ap_return_11 <= add_ln54_47_fu_420_p2(22 downto 8);
    ap_return_2 <= add_ln54_38_fu_204_p2(22 downto 8);
    ap_return_3 <= add_ln54_39_fu_228_p2(22 downto 8);
    ap_return_4 <= add_ln54_40_fu_252_p2(22 downto 8);
    ap_return_5 <= add_ln54_41_fu_276_p2(22 downto 8);
    ap_return_6 <= add_ln54_42_fu_300_p2(22 downto 8);
    ap_return_7 <= add_ln54_43_fu_324_p2(22 downto 8);
    ap_return_8 <= add_ln54_44_fu_348_p2(22 downto 8);
    ap_return_9 <= add_ln54_45_fu_372_p2(22 downto 8);
    y_10_fu_412_p3 <= (data_11_val & ap_const_lv8_0);
    y_12_fu_340_p3 <= (data_8_val & ap_const_lv8_0);
    y_1_fu_364_p3 <= (data_9_val & ap_const_lv8_0);
    y_2_fu_388_p3 <= (data_10_val & ap_const_lv8_0);
    y_3_fu_172_p3 <= (data_1_val & ap_const_lv8_0);
    y_4_fu_196_p3 <= (data_2_val & ap_const_lv8_0);
    y_5_fu_220_p3 <= (data_3_val & ap_const_lv8_0);
    y_6_fu_244_p3 <= (data_4_val & ap_const_lv8_0);
    y_7_fu_268_p3 <= (data_5_val & ap_const_lv8_0);
    y_8_fu_292_p3 <= (data_6_val & ap_const_lv8_0);
    y_9_fu_316_p3 <= (data_7_val & ap_const_lv8_0);
    y_fu_148_p3 <= (data_0_val & ap_const_lv8_0);
end behav;
