{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 19:30:28 2017 " "Info: Processing started: Thu Jun 08 19:30:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off winflag_test -c winflag_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off winflag_test -c winflag_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winflag_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file winflag_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 winflag_test-sample " "Info: Found design unit 1: winflag_test-sample" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 winflag_test " "Info: Found entity 1: winflag_test" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "winflag_test " "Info: Elaborating entity \"winflag_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEGcount winflag_test.vhd(7) " "Warning (10541): VHDL Signal Declaration warning at winflag_test.vhd(7): used implicit default value for signal \"SEGcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsf_check1 winflag_test.vhd(37) " "Warning (10036): Verilog HDL or VHDL warning at winflag_test.vhd(37): object \"rsf_check1\" assigned a value but never read" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "winflag1 winflag_test.vhd(42) " "Warning (10631): VHDL Process Statement warning at winflag_test.vhd(42): inferring latch(es) for signal or variable \"winflag1\", which holds its previous value in one or more paths through the process" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[0\] GND " "Warning (13410): Pin \"SEGcount\[0\]\" is stuck at GND" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[1\] GND " "Warning (13410): Pin \"SEGcount\[1\]\" is stuck at GND" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[2\] GND " "Warning (13410): Pin \"SEGcount\[2\]\" is stuck at GND" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[3\] GND " "Warning (13410): Pin \"SEGcount\[3\]\" is stuck at GND" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[4\] GND " "Warning (13410): Pin \"SEGcount\[4\]\" is stuck at GND" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[5\] GND " "Warning (13410): Pin \"SEGcount\[5\]\" is stuck at GND" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[6\] GND " "Warning (13410): Pin \"SEGcount\[6\]\" is stuck at GND" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Info: Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 19:30:30 2017 " "Info: Processing ended: Thu Jun 08 19:30:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
