// Seed: 2727298693
module module_0 (
    id_1
);
  inout wire id_1;
  parameter id_2 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd4
) (
    output supply1 id_0
    , id_5,
    input supply1 id_1,
    output tri id_2,
    input uwire _id_3
);
  logic [id_3 : -1] id_6;
  ;
  assign id_5 = ((-1) - id_6);
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    input tri0 id_0
    , id_11,
    output wire id_1,
    input wire id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    input tri id_6,
    input supply0 id_7,
    output wire id_8,
    input tri1 id_9
);
  parameter id_12 = 1;
  module_0 modCall_1 (id_11);
  parameter id_13 = -1'b0;
endmodule
