{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.1-95.10"
      },
      "ports": {
        "TXD": {
          "direction": "output",
          "bits": [ 3877468 ]
        },
        "RXD": {
          "direction": "input",
          "bits": [ 3877467 ]
        },
        "LED5": {
          "direction": "output",
          "bits": [ 3877466 ]
        },
        "LED4": {
          "direction": "output",
          "bits": [ 3877465 ]
        },
        "LED3": {
          "direction": "output",
          "bits": [ 3877464 ]
        },
        "LED2": {
          "direction": "output",
          "bits": [ 3877463 ]
        },
        "LED1": {
          "direction": "output",
          "bits": [ 3877462 ]
        },
        "LED0": {
          "direction": "output",
          "bits": [ 3877461 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 614 ]
        }
      },
      "cells": {
        "pos_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [ 3905211 ],
            "Q": [ 3905213 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905212 ]
          }
        },
        "pos_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [ 3905211 ],
            "Q": [ 3905216 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905215 ]
          }
        },
        "pos_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [ 3905211 ],
            "Q": [ 3905219 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905218 ]
          }
        },
        "pos_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [ 3905211 ],
            "Q": [ 3905222 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905221 ]
          }
        },
        "pos_DFFRE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [ 3905211 ],
            "Q": [ 3905225 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905224 ]
          }
        },
        "pos_DFFRE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [ 3905211 ],
            "Q": [ 3905228 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905227 ]
          }
        },
        "pos_DFFRE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [ 3905211 ],
            "Q": [ 3905231 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905230 ]
          }
        },
        "sec_clk_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905201 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905202 ]
          }
        },
        "sec_clk_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905204 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905205 ]
          }
        },
        "sec_clk_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905112 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905113 ]
          }
        },
        "sec_clk_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905117 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905118 ]
          }
        },
        "sec_clk_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905132 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905133 ]
          }
        },
        "sec_clk_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905137 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905138 ]
          }
        },
        "sec_clk_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905142 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905143 ]
          }
        },
        "sec_clk_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905147 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905148 ]
          }
        },
        "sec_clk_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905152 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905153 ]
          }
        },
        "sec_clk_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905157 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905158 ]
          }
        },
        "sec_clk_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905162 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905163 ]
          }
        },
        "sec_clk_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905167 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905168 ]
          }
        },
        "sec_clk_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905072 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905073 ]
          }
        },
        "sec_clk_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905172 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905173 ]
          }
        },
        "sec_clk_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905180 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905181 ]
          }
        },
        "sec_clk_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905060 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905061 ]
          }
        },
        "sec_clk_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905065 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905066 ]
          }
        },
        "sec_clk_DFFR_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905122 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905123 ]
          }
        },
        "sec_clk_DFFR_Q_25_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905177 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905178 ]
          }
        },
        "sec_clk_DFFR_Q_26_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905185 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905186 ]
          }
        },
        "sec_clk_DFFR_Q_27_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905190 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905191 ]
          }
        },
        "sec_clk_DFFR_Q_28_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905195 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905196 ]
          }
        },
        "sec_clk_DFFR_Q_29_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905207 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905208 ]
          }
        },
        "sec_clk_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905077 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905078 ]
          }
        },
        "sec_clk_DFFR_Q_30_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905127 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905128 ]
          }
        },
        "sec_clk_DFFR_Q_31_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905053 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905054 ]
          }
        },
        "sec_clk_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905082 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905083 ]
          }
        },
        "sec_clk_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905087 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905088 ]
          }
        },
        "sec_clk_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905092 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905093 ]
          }
        },
        "sec_clk_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905097 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905098 ]
          }
        },
        "sec_clk_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905102 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905103 ]
          }
        },
        "sec_clk_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905107 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905108 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906203 ],
            "CE": [  ],
            "Q": [ 3906024 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906025 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906188 ],
            "CE": [  ],
            "Q": [ 3906019 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906020 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906173 ],
            "CE": [  ],
            "Q": [ 3906014 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906015 ]
          }
        },
        "tx.tx_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905294 ],
            "CE": [ 3906297 ],
            "Q": [ 3890054 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906317 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906158 ],
            "CE": [  ],
            "Q": [ 3906009 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906010 ]
          }
        },
        "tx.buff_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906381 ],
            "CE": [ 3905294 ],
            "Q": [ 3905653 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905652 ]
          }
        },
        "tx.buff_DFFSE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906381 ],
            "CE": [ 3905294 ],
            "Q": [ 3905661 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905660 ]
          }
        },
        "tx.buff_DFFSE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906381 ],
            "CE": [ 3905294 ],
            "Q": [ 3905665 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905664 ]
          }
        },
        "tx.buff_DFFSE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906381 ],
            "CE": [ 3905294 ],
            "Q": [ 3905669 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905668 ]
          }
        },
        "tx.buff_DFFSE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906381 ],
            "CE": [ 3905294 ],
            "Q": [ 3905673 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905672 ]
          }
        },
        "tx.buff_DFFSE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906381 ],
            "CE": [ 3905294 ],
            "Q": [ 3905676 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905694 ],
            "CE": [  ],
            "Q": [ 3905693 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905692 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905698 ],
            "CE": [  ],
            "Q": [ 3905697 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905696 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905702 ],
            "CE": [  ],
            "Q": [ 3905701 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905700 ]
          }
        },
        "tx.len_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905294 ],
            "CE": [ 3906297 ],
            "Q": [ 3905308 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906302 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905731 ],
            "CE": [  ],
            "Q": [ 3905730 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905729 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905748 ],
            "CE": [  ],
            "Q": [ 3905747 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905746 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906143 ],
            "CE": [  ],
            "Q": [ 3906063 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906064 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905765 ],
            "CE": [  ],
            "Q": [ 3905764 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905763 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905782 ],
            "CE": [  ],
            "Q": [ 3905781 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905780 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905799 ],
            "CE": [  ],
            "Q": [ 3905798 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905797 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905816 ],
            "CE": [  ],
            "Q": [ 3905815 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905814 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906128 ],
            "CE": [  ],
            "Q": [ 3906060 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906061 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905834 ],
            "CE": [  ],
            "Q": [ 3905833 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905832 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905852 ],
            "CE": [  ],
            "Q": [ 3905851 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905850 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905975 ],
            "CE": [  ],
            "Q": [ 3905974 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905973 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905939 ],
            "CE": [  ],
            "Q": [ 3905938 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905937 ]
          }
        },
        "tx.clk_count_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905922 ],
            "CE": [  ],
            "Q": [ 3905921 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905920 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906113 ],
            "CE": [  ],
            "Q": [ 3906055 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906056 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905870 ],
            "CE": [  ],
            "Q": [ 3905869 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905868 ]
          }
        },
        "tx.len_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905294 ],
            "CE": [ 3906297 ],
            "Q": [ 3905681 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906304 ]
          }
        },
        "tx.len_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905294 ],
            "CE": [ 3906297 ],
            "Q": [ 3905305 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906300 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905957 ],
            "CE": [  ],
            "Q": [ 3905956 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905955 ]
          }
        },
        "tx.len_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905294 ],
            "CE": [ 3906297 ],
            "Q": [ 3905300 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3906298 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905900 ],
            "CE": [  ],
            "Q": [ 3905899 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905898 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3905904 ],
            "CE": [  ],
            "Q": [ 3905903 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905902 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905472 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905473 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906351 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3905305 ],
            "B": [ 3905689 ],
            "A": [ 3905687 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906193 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905483 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905484 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906095 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905488 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905489 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010101001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906256 ],
            "CLK": [  ],
            "D": [ 3905231 ],
            "C": [ 3905216 ],
            "B": [ 3905225 ],
            "A": [ 3905228 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905496 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905497 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905501 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905502 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100001100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906257 ],
            "CLK": [  ],
            "D": [ 3905231 ],
            "C": [ 3905216 ],
            "B": [ 3905225 ],
            "A": [ 3905228 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906184 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905515 ],
            "CLK": [  ],
            "D": [ 3905122 ],
            "C": [ 3905177 ],
            "B": [ 3905185 ],
            "A": [ 3905190 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905516 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906183 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905520 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905521 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906331 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906090 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905528 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905529 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906179 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905533 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905534 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906178 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905544 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905545 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906074 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905549 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905550 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011001011100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906264 ],
            "CLK": [  ],
            "D": [ 3905222 ],
            "C": [ 3905225 ],
            "B": [ 3905228 ],
            "A": [ 3905231 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905557 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905558 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905562 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905563 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906265 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3905222 ],
            "A": [ 3905225 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906169 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905573 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905574 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906168 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905578 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905579 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906075 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905586 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905587 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906164 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905591 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905592 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001101010011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906269 ],
            "CLK": [  ],
            "D": [ 3905222 ],
            "C": [ 3905225 ],
            "B": [ 3905228 ],
            "A": [ 3905231 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906163 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905602 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905603 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906071 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905607 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905608 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001101110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906270 ],
            "CLK": [  ],
            "D": [ 3905222 ],
            "C": [ 3905225 ],
            "B": [ 3905228 ],
            "A": [ 3905231 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905615 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905616 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905620 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905621 ],
            "CLK": [  ],
            "D": [ 3905195 ],
            "C": [ 3905207 ],
            "B": [ 3905127 ],
            "A": [ 3905053 ]
          }
        },
        "tx.buff_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905678 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3905308 ],
            "A": [ 3905661 ]
          }
        },
        "tx.buff_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905680 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3905681 ],
            "A": [ 3905676 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906154 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.buff_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905683 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3905308 ],
            "B": [ 3905653 ],
            "A": [ 3905657 ]
          }
        },
        "tx.buff_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905687 ],
            "CLK": [  ],
            "D": [ 3905308 ],
            "C": [ 3905681 ],
            "B": [ 3905665 ],
            "A": [ 3905669 ]
          }
        },
        "tx.buff_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905689 ],
            "CLK": [  ],
            "D": [ 3905681 ],
            "C": [ 3905308 ],
            "B": [ 3905676 ],
            "A": [ 3905673 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906153 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906338 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905709 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905710 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906149 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905716 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905717 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906148 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905736 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905737 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905707 ],
            "CLK": [  ],
            "D": [ 3905797 ],
            "C": [ 3905814 ],
            "B": [ 3905902 ],
            "A": [ 3905937 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905741 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905742 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010100100111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906277 ],
            "CLK": [  ],
            "D": [ 3905228 ],
            "C": [ 3905225 ],
            "B": [ 3905219 ],
            "A": [ 3905222 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905753 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905754 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905758 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905759 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111000000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906278 ],
            "CLK": [  ],
            "D": [ 3905228 ],
            "C": [ 3905225 ],
            "B": [ 3905219 ],
            "A": [ 3905222 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906139 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905770 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905771 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906138 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905775 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905776 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905712 ],
            "CLK": [  ],
            "D": [ 3905729 ],
            "C": [ 3905746 ],
            "B": [ 3905763 ],
            "A": [ 3905780 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905787 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905788 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906134 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905792 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905793 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011011010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906282 ],
            "CLK": [  ],
            "D": [ 3905228 ],
            "C": [ 3905225 ],
            "B": [ 3905219 ],
            "A": [ 3905222 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906133 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905804 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905805 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905725 ],
            "CLK": [  ],
            "D": [ 3906015 ],
            "C": [ 3906020 ],
            "B": [ 3906025 ],
            "A": [ 3905700 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905809 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905810 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111001110110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906283 ],
            "CLK": [  ],
            "D": [ 3905228 ],
            "C": [ 3905225 ],
            "B": [ 3905219 ],
            "A": [ 3905222 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905821 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905822 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905826 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905827 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906124 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905839 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905840 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905844 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905845 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906287 ],
            "CLK": [  ],
            "D": [ 3905219 ],
            "C": [ 3905216 ],
            "B": [ 3905228 ],
            "A": [ 3905231 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905723 ],
            "CLK": [  ],
            "D": [ 3906056 ],
            "C": [ 3906061 ],
            "B": [ 3906064 ],
            "A": [ 3906010 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905857 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905858 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906119 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905862 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905863 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906288 ],
            "CLK": [  ],
            "D": [ 3905219 ],
            "C": [ 3905216 ],
            "B": [ 3905228 ],
            "A": [ 3905231 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906118 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905875 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905876 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905721 ],
            "CLK": [  ],
            "D": [ 3906067 ],
            "C": [ 3905692 ],
            "B": [ 3905696 ],
            "A": [ 3905898 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905880 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905881 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905888 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905889 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905893 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905894 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011110001001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906292 ],
            "CLK": [  ],
            "D": [ 3905219 ],
            "C": [ 3905216 ],
            "B": [ 3905228 ],
            "A": [ 3905231 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906109 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905909 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905910 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906108 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905914 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905915 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906293 ],
            "CLK": [  ],
            "D": [ 3905219 ],
            "C": [ 3905216 ],
            "B": [ 3905228 ],
            "A": [ 3905231 ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905927 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905928 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906104 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905932 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905933 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906103 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905944 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905945 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906091 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905949 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905950 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905962 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905963 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906096 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905967 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905968 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905385 ],
            "SEL": [ 3905137 ],
            "I1": [ 3905417 ],
            "I0": [ 3905416 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906194 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905468 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905467 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906069 ],
            "CLK": [  ],
            "D": [ 3905920 ],
            "C": [ 3905868 ],
            "B": [ 3905850 ],
            "A": [ 3905973 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101100011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906252 ],
            "CLK": [  ],
            "D": [ 3905231 ],
            "C": [ 3905216 ],
            "B": [ 3905225 ],
            "A": [ 3905228 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906173 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906176 ],
            "I0": [ 3906175 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905460 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905459 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906198 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905455 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905454 ],
            "CLK": [  ],
            "D": [ 3905082 ],
            "C": [ 3905092 ],
            "B": [ 3905132 ],
            "A": [ 3905142 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906158 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906161 ],
            "I0": [ 3906160 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906199 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905672 ],
            "SEL": [ 3905216 ],
            "I1": [ 3906275 ],
            "I0": [ 3906274 ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905668 ],
            "SEL": [ 3905216 ],
            "I1": [ 3906262 ],
            "I0": [ 3906261 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110001000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906251 ],
            "CLK": [  ],
            "D": [ 3905231 ],
            "C": [ 3905216 ],
            "B": [ 3905225 ],
            "A": [ 3905228 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905664 ],
            "SEL": [ 3905222 ],
            "I1": [ 3906249 ],
            "I0": [ 3906248 ]
          }
        },
        "tx.data_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905652 ],
            "SEL": [ 3905225 ],
            "I1": [ 3906233 ],
            "I0": [ 3906232 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906203 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906206 ],
            "I0": [ 3906205 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906188 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906191 ],
            "I0": [ 3906190 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906320 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906336 ],
            "I0": [ 3906335 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906348 ],
            "SEL": [ 3906353 ],
            "I1": [ 3906352 ],
            "I0": [ 3906351 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905384 ],
            "SEL": [ 3905137 ],
            "I1": [ 3905388 ],
            "I0": [ 3905387 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905441 ],
            "CLK": [  ],
            "D": [ 3905107 ],
            "C": [ 3905102 ],
            "B": [ 3905097 ],
            "A": [ 3905087 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906336 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906344 ],
            "I0": [ 3906343 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906335 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906339 ],
            "I0": [ 3906338 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905440 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906323 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906331 ],
            "I0": [ 3906330 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906322 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906326 ],
            "I0": [ 3906325 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906143 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906146 ],
            "I0": [ 3906145 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906233 ],
            "SEL": [ 3905222 ],
            "I1": [ 3906293 ],
            "I0": [ 3906292 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905436 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.data_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906232 ],
            "SEL": [ 3905222 ],
            "I1": [ 3906288 ],
            "I0": [ 3906287 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906275 ],
            "SEL": [ 3905231 ],
            "I1": [ 3906283 ],
            "I0": [ 3906282 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906274 ],
            "SEL": [ 3905231 ],
            "I1": [ 3906278 ],
            "I0": [ 3906277 ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906262 ],
            "SEL": [ 3905219 ],
            "I1": [ 3906270 ],
            "I0": [ 3906269 ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906261 ],
            "SEL": [ 3905219 ],
            "I1": [ 3906265 ],
            "I0": [ 3906264 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906249 ],
            "SEL": [ 3905219 ],
            "I1": [ 3906257 ],
            "I0": [ 3906256 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906248 ],
            "SEL": [ 3905219 ],
            "I1": [ 3906252 ],
            "I0": [ 3906251 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905435 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906236 ],
            "SEL": [ 3905222 ],
            "I1": [ 3906244 ],
            "I0": [ 3906243 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906235 ],
            "SEL": [ 3905222 ],
            "I1": [ 3906239 ],
            "I0": [ 3906238 ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906219 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906227 ],
            "I0": [ 3906226 ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906218 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906222 ],
            "I0": [ 3906221 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906206 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906214 ],
            "I0": [ 3906213 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906205 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906209 ],
            "I0": [ 3906208 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877474 ],
            "SEL": [ 3905379 ],
            "I1": [ 3905345 ],
            "I0": [ 3905348 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905428 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906191 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906199 ],
            "I0": [ 3906198 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906190 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906194 ],
            "I0": [ 3906193 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906176 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906184 ],
            "I0": [ 3906183 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906175 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906179 ],
            "I0": [ 3906178 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906161 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906169 ],
            "I0": [ 3906168 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906160 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906164 ],
            "I0": [ 3906163 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906146 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906154 ],
            "I0": [ 3906153 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905427 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906145 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906149 ],
            "I0": [ 3906148 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906131 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906139 ],
            "I0": [ 3906138 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905423 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906130 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906134 ],
            "I0": [ 3906133 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906116 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906124 ],
            "I0": [ 3906123 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906128 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906131 ],
            "I0": [ 3906130 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906115 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906119 ],
            "I0": [ 3906118 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905422 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906101 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906109 ],
            "I0": [ 3906108 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906100 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906104 ],
            "I0": [ 3906103 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906088 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906096 ],
            "I0": [ 3906095 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906087 ],
            "SEL": [ 3905712 ],
            "I1": [ 3906091 ],
            "I0": [ 3906090 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906076 ],
            "SEL": [ 3905955 ],
            "I1": [ 3906075 ],
            "I0": [ 3906074 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906072 ],
            "SEL": [ 3905955 ],
            "I1": [ 3906069 ],
            "I0": [ 3906071 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905234 ],
            "SEL": [ 3905216 ],
            "I1": [ 3905351 ],
            "I0": [ 3905350 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906208 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905960 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905968 ],
            "I0": [ 3905967 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905959 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905963 ],
            "I0": [ 3905962 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905942 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905950 ],
            "I0": [ 3905949 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905941 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905945 ],
            "I0": [ 3905944 ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905925 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905933 ],
            "I0": [ 3905932 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906330 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905924 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905928 ],
            "I0": [ 3905927 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906339 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905412 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905411 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905907 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905915 ],
            "I0": [ 3905914 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905906 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905910 ],
            "I0": [ 3905909 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905886 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905894 ],
            "I0": [ 3905893 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905885 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905889 ],
            "I0": [ 3905888 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905873 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905881 ],
            "I0": [ 3905880 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905872 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905876 ],
            "I0": [ 3905875 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905855 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905863 ],
            "I0": [ 3905862 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906209 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905407 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905406 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906244 ],
            "CLK": [  ],
            "D": [ 3905225 ],
            "C": [ 3905231 ],
            "B": [ 3905219 ],
            "A": [ 3905216 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905399 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905780 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905781 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905398 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905922 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905925 ],
            "I0": [ 3905924 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905939 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905942 ],
            "I0": [ 3905941 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905957 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905960 ],
            "I0": [ 3905959 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905727 ],
            "SEL": [ 3905832 ],
            "I1": [ 3906072 ],
            "I0": [ 3906076 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905975 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906088 ],
            "I0": [ 3906087 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905900 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906101 ],
            "I0": [ 3906100 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906113 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906116 ],
            "I0": [ 3906115 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905854 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905858 ],
            "I0": [ 3905857 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905837 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905845 ],
            "I0": [ 3905844 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906213 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905836 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905840 ],
            "I0": [ 3905839 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905819 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905827 ],
            "I0": [ 3905826 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905394 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905818 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905822 ],
            "I0": [ 3905821 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905802 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905810 ],
            "I0": [ 3905809 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905801 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905805 ],
            "I0": [ 3905804 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905785 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905793 ],
            "I0": [ 3905792 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905784 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905788 ],
            "I0": [ 3905787 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905768 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905776 ],
            "I0": [ 3905775 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905767 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905771 ],
            "I0": [ 3905770 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905751 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905759 ],
            "I0": [ 3905758 ]
          }
        },
        "LED5_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.70-3.74"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3906383 ],
            "PAD": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905750 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905754 ],
            "I0": [ 3905753 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905734 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905742 ],
            "I0": [ 3905741 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905733 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905737 ],
            "I0": [ 3905736 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905705 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905717 ],
            "I0": [ 3905716 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905704 ],
            "SEL": [ 3905712 ],
            "I1": [ 3905710 ],
            "I0": [ 3905709 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906357 ],
            "SEL": [ 3905681 ],
            "I1": [ 3906360 ],
            "I0": [ 3906359 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906317 ],
            "SEL": [ 3905300 ],
            "I1": [ 3906349 ],
            "I0": [ 3906348 ]
          }
        },
        "tx.buff_LUT2_I0_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905684 ],
            "SEL": [ 3905681 ],
            "I1": [ 3905683 ],
            "I0": [ 3905678 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905613 ],
            "SEL": [ 3905152 ],
            "I1": [ 3905621 ],
            "I0": [ 3905620 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905612 ],
            "SEL": [ 3905152 ],
            "I1": [ 3905616 ],
            "I0": [ 3905615 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905600 ],
            "SEL": [ 3905152 ],
            "I1": [ 3905608 ],
            "I0": [ 3905607 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905599 ],
            "SEL": [ 3905152 ],
            "I1": [ 3905603 ],
            "I0": [ 3905602 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905584 ],
            "SEL": [ 3905152 ],
            "I1": [ 3905592 ],
            "I0": [ 3905591 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905583 ],
            "SEL": [ 3905152 ],
            "I1": [ 3905587 ],
            "I0": [ 3905586 ]
          }
        },
        "RXD_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBB",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.23-3.26",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3890052 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905571 ],
            "SEL": [ 3905152 ],
            "I1": [ 3905579 ],
            "I0": [ 3905578 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905570 ],
            "SEL": [ 3905152 ],
            "I1": [ 3905574 ],
            "I0": [ 3905573 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905393 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905555 ],
            "SEL": [ 3905060 ],
            "I1": [ 3905563 ],
            "I0": [ 3905562 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905554 ],
            "SEL": [ 3905060 ],
            "I1": [ 3905558 ],
            "I0": [ 3905557 ]
          }
        },
        "LED4_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.64-3.68"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3906383 ],
            "PAD": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905542 ],
            "SEL": [ 3905060 ],
            "I1": [ 3905550 ],
            "I0": [ 3905549 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905541 ],
            "SEL": [ 3905060 ],
            "I1": [ 3905545 ],
            "I0": [ 3905544 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905526 ],
            "SEL": [ 3905060 ],
            "I1": [ 3905534 ],
            "I0": [ 3905533 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905525 ],
            "SEL": [ 3905060 ],
            "I1": [ 3905529 ],
            "I0": [ 3905528 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905513 ],
            "SEL": [ 3905060 ],
            "I1": [ 3905521 ],
            "I0": [ 3905520 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905512 ],
            "SEL": [ 3905060 ],
            "I1": [ 3905516 ],
            "I0": [ 3905515 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905494 ],
            "SEL": [ 3905077 ],
            "I1": [ 3905502 ],
            "I0": [ 3905501 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905660 ],
            "SEL": [ 3905228 ],
            "I1": [ 3906236 ],
            "I0": [ 3906235 ]
          }
        },
        "TXD_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBA",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.35-3.38",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3890054 ],
            "PAD": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905493 ],
            "SEL": [ 3905077 ],
            "I1": [ 3905497 ],
            "I0": [ 3905496 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905481 ],
            "SEL": [ 3905077 ],
            "I1": [ 3905489 ],
            "I0": [ 3905488 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905480 ],
            "SEL": [ 3905077 ],
            "I1": [ 3905484 ],
            "I0": [ 3905483 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905465 ],
            "SEL": [ 3905077 ],
            "I1": [ 3905473 ],
            "I0": [ 3905472 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905464 ],
            "SEL": [ 3905077 ],
            "I1": [ 3905468 ],
            "I0": [ 3905467 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905452 ],
            "SEL": [ 3905077 ],
            "I1": [ 3905460 ],
            "I0": [ 3905459 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905451 ],
            "SEL": [ 3905077 ],
            "I1": [ 3905455 ],
            "I0": [ 3905454 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905433 ],
            "SEL": [ 3905112 ],
            "I1": [ 3905441 ],
            "I0": [ 3905440 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905432 ],
            "SEL": [ 3905112 ],
            "I1": [ 3905436 ],
            "I0": [ 3905435 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905420 ],
            "SEL": [ 3905112 ],
            "I1": [ 3905428 ],
            "I0": [ 3905427 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905419 ],
            "SEL": [ 3905112 ],
            "I1": [ 3905423 ],
            "I0": [ 3905422 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905404 ],
            "SEL": [ 3905112 ],
            "I1": [ 3905412 ],
            "I0": [ 3905411 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905403 ],
            "SEL": [ 3905112 ],
            "I1": [ 3905407 ],
            "I0": [ 3905406 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905391 ],
            "SEL": [ 3905112 ],
            "I1": [ 3905399 ],
            "I0": [ 3905398 ]
          }
        },
        "_sha256.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.18-3.21",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877476 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "LED0_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.40-3.44"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877471 ],
            "PAD": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905390 ],
            "SEL": [ 3905112 ],
            "I1": [ 3905394 ],
            "I0": [ 3905393 ]
          }
        },
        "_sha256.reset_ALU_I0_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905054 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905053 ],
            "A": [ 3906383 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906214 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "_sha256.reset_ALU_I3_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905128 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905127 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905208 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905207 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905506 ],
            "SEL": [ 3905172 ],
            "I1": [ 3905510 ],
            "I0": [ 3905509 ]
          }
        },
        "_sha256.reset_ALU_I3_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905196 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905195 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905191 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905190 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905186 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905185 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905178 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905177 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905123 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905122 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905066 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905065 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905061 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905060 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905694 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906219 ],
            "I0": [ 3906218 ]
          }
        },
        "_sha256.reset_ALU_I3_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905181 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905180 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905173 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905172 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905168 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905167 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905163 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905162 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905158 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905157 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905153 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905152 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905148 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905147 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905143 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905142 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905138 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905137 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905133 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905132 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905118 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905117 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905113 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905112 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905108 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905107 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905103 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905102 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905098 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905097 ],
            "A": [ 3906381 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906319 ],
            "SEL": [ 3905707 ],
            "I1": [ 3906323 ],
            "I0": [ 3906322 ]
          }
        },
        "LED1_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.46-3.50"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3906383 ],
            "PAD": [  ]
          }
        },
        "_sha256.reset_ALU_I3_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905093 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905092 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905088 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905087 ],
            "A": [ 3906381 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906243 ],
            "CLK": [  ],
            "D": [ 3905225 ],
            "C": [ 3905231 ],
            "B": [ 3905219 ],
            "A": [ 3905216 ]
          }
        },
        "_sha256.reset_ALU_I3_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905083 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905082 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905078 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905077 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905445 ],
            "SEL": [ 3905204 ],
            "I1": [ 3905449 ],
            "I0": [ 3905448 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905324 ],
            "SEL": [ 3905201 ],
            "I1": [ 3905446 ],
            "I0": [ 3905445 ]
          }
        },
        "_sha256.reset_ALU_I3_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905073 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905072 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905205 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905204 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905320 ],
            "SEL": [ 3905167 ],
            "I1": [ 3905507 ],
            "I0": [ 3905506 ]
          }
        },
        "_sha256.reset_ALU_I3_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905202 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905201 ],
            "A": [ 3906381 ]
          }
        },
        "_sha256.reset_ALU_I3_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "_sha256.reset_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3906383 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905230 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905231 ],
            "A": [ 3906383 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905227 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905228 ],
            "A": [ 3906381 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905224 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905225 ],
            "A": [ 3906381 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905221 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905222 ],
            "A": [ 3906381 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905218 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905219 ],
            "A": [ 3906381 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905215 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905216 ],
            "A": [ 3906381 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905212 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905213 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905381 ],
            "SEL": [ 3905162 ],
            "I1": [ 3905568 ],
            "I0": [ 3905567 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_6_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3906383 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905309 ],
            "CLK": [  ],
            "D": [ 3906381 ],
            "C": [ 3906383 ],
            "B": [ 3906383 ],
            "A": [ 3905308 ]
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905306 ],
            "CLK": [  ],
            "D": [ 3906381 ],
            "C": [ 3906383 ],
            "B": [ 3906381 ],
            "A": [ 3905305 ]
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905301 ],
            "CLK": [  ],
            "D": [ 3906381 ],
            "C": [ 3906383 ],
            "B": [ 3906383 ],
            "A": [ 3905300 ]
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905296 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3906383 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905649 ],
            "CLK": [  ],
            "D": [ 3906381 ],
            "C": [ 3906383 ],
            "B": [ 3905231 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905647 ],
            "CLK": [  ],
            "D": [ 3906381 ],
            "C": [ 3906383 ],
            "B": [ 3905228 ],
            "A": [ 3906381 ]
          }
        },
        "LED2_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.52-3.56"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3906383 ],
            "PAD": [  ]
          }
        },
        "LED3_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.58-3.62"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3906383 ],
            "PAD": [  ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905643 ],
            "CLK": [  ],
            "D": [ 3906381 ],
            "C": [ 3906383 ],
            "B": [ 3905225 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905639 ],
            "CLK": [  ],
            "D": [ 3906381 ],
            "C": [ 3906383 ],
            "B": [ 3905222 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905635 ],
            "CLK": [  ],
            "D": [ 3906381 ],
            "C": [ 3906383 ],
            "B": [ 3905219 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905631 ],
            "CLK": [  ],
            "D": [ 3906381 ],
            "C": [ 3906383 ],
            "B": [ 3905216 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905627 ],
            "CLK": [  ],
            "D": [ 3906381 ],
            "C": [ 3906383 ],
            "B": [ 3905213 ],
            "A": [ 3906383 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905317 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905382 ],
            "SEL": [ 3905162 ],
            "I1": [ 3905597 ],
            "I0": [ 3905596 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905346 ],
            "SEL": [ 3905147 ],
            "I1": [ 3905385 ],
            "I0": [ 3905384 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_5_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3906383 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906304 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905681 ],
            "A": [ 3906383 ]
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906302 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905308 ],
            "A": [ 3906381 ]
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906300 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905305 ],
            "A": [ 3906381 ]
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906298 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905300 ],
            "A": [ 3906381 ]
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905507 ],
            "SEL": [ 3905172 ],
            "I1": [ 3905539 ],
            "I0": [ 3905538 ]
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_3_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3906383 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905379 ],
            "SEL": [ 3905065 ],
            "I1": [ 3905382 ],
            "I0": [ 3905381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905973 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905974 ],
            "A": [ 3906383 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905955 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905956 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905937 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905938 ],
            "A": [ 3906381 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906297 ],
            "SEL": [ 3905721 ],
            "I1": [ 3906320 ],
            "I0": [ 3906319 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905920 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905921 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905902 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905903 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905868 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905869 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905850 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905851 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905832 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905833 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905814 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905815 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905797 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905798 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905763 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905764 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905746 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905747 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905729 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905730 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905700 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905701 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906025 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3906024 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905870 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905873 ],
            "I0": [ 3905872 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905698 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905886 ],
            "I0": [ 3905885 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905904 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905907 ],
            "I0": [ 3905906 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906020 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3906019 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906015 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3906014 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906010 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3906009 ],
            "A": [ 3906381 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906344 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905296 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906343 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905375 ],
            "CLK": [  ],
            "D": [ 3905225 ],
            "C": [ 3905228 ],
            "B": [ 3905231 ],
            "A": [ 3905213 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905374 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906325 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905370 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905369 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905362 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905361 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906221 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905357 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905356 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906222 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906239 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3905225 ],
            "B": [ 3905231 ],
            "A": [ 3905219 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906238 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905322 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905339 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905338 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905333 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905332 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906226 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905327 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905326 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906227 ],
            "CLK": [  ],
            "D": [ 3905727 ],
            "C": [ 3905725 ],
            "B": [ 3905723 ],
            "A": [ 3905721 ]
          }
        },
        "tx.data_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3906381 ],
            "CE": [ 3905294 ],
            "Q": [ 3905657 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905652 ]
          }
        },
        "start_LUT4_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905319 ],
            "CLK": [  ],
            "D": [ 3905320 ],
            "C": [ 3905314 ],
            "B": [ 3905234 ],
            "A": [ 3905236 ]
          }
        },
        "start_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905236 ],
            "CLK": [  ],
            "D": [ 3905317 ],
            "C": [ 3905296 ],
            "B": [ 3905312 ],
            "A": [ 3905292 ]
          }
        },
        "start_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905314 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3905312 ],
            "B": [ 3905296 ],
            "A": [ 3905292 ]
          }
        },
        "start_DFFS_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905312 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [ 3905314 ],
            "B": [ 3905236 ],
            "A": [ 3905234 ]
          }
        },
        "send_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905294 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3905292 ],
            "A": [ 3905296 ]
          }
        },
        "send_DFFS_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877474 ],
            "CE": [  ],
            "Q": [ 3905292 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [ 3905294 ],
            "B": [ 3905236 ],
            "A": [ 3905234 ]
          }
        },
        "pos_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905211 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3905236 ],
            "A": [ 3905234 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905748 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905751 ],
            "I0": [ 3905750 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905765 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905768 ],
            "I0": [ 3905767 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905782 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905785 ],
            "I0": [ 3905784 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905799 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905802 ],
            "I0": [ 3905801 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905816 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905819 ],
            "I0": [ 3905818 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905834 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905837 ],
            "I0": [ 3905836 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905852 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905855 ],
            "I0": [ 3905854 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906064 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3906063 ],
            "A": [ 3906381 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906360 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906359 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906326 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906365 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905680 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906364 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3905680 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906352 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "LED0_OBUF_O_I_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877474 ],
            "Q": [ 3877471 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877471 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906061 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3906060 ],
            "A": [ 3906381 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905354 ],
            "SEL": [ 3905222 ],
            "I1": [ 3905362 ],
            "I0": [ 3905361 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905702 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905705 ],
            "I0": [ 3905704 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905731 ],
            "SEL": [ 3905707 ],
            "I1": [ 3905734 ],
            "I0": [ 3905733 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905353 ],
            "SEL": [ 3905222 ],
            "I1": [ 3905357 ],
            "I0": [ 3905356 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905340 ],
            "SEL": [ 3905324 ],
            "I1": [ 3905339 ],
            "I0": [ 3905338 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905334 ],
            "SEL": [ 3905324 ],
            "I1": [ 3905333 ],
            "I0": [ 3905332 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905345 ],
            "SEL": [ 3905346 ],
            "I1": [ 3905323 ],
            "I0": [ 3905328 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905328 ],
            "SEL": [ 3905324 ],
            "I1": [ 3905327 ],
            "I0": [ 3905326 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT6_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905348 ],
            "SEL": [ 3905346 ],
            "I1": [ 3905334 ],
            "I0": [ 3905340 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905350 ],
            "SEL": [ 3905219 ],
            "I1": [ 3905354 ],
            "I0": [ 3905353 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905351 ],
            "SEL": [ 3905219 ],
            "I1": [ 3905367 ],
            "I0": [ 3905366 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905387 ],
            "SEL": [ 3905117 ],
            "I1": [ 3905391 ],
            "I0": [ 3905390 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905388 ],
            "SEL": [ 3905117 ],
            "I1": [ 3905404 ],
            "I0": [ 3905403 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905416 ],
            "SEL": [ 3905117 ],
            "I1": [ 3905420 ],
            "I0": [ 3905419 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905417 ],
            "SEL": [ 3905117 ],
            "I1": [ 3905433 ],
            "I0": [ 3905432 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905448 ],
            "SEL": [ 3905072 ],
            "I1": [ 3905452 ],
            "I0": [ 3905451 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905449 ],
            "SEL": [ 3905072 ],
            "I1": [ 3905465 ],
            "I0": [ 3905464 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905366 ],
            "SEL": [ 3905222 ],
            "I1": [ 3905370 ],
            "I0": [ 3905369 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905323 ],
            "SEL": [ 3905324 ],
            "I1": [ 3905319 ],
            "I0": [ 3905322 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905477 ],
            "SEL": [ 3905072 ],
            "I1": [ 3905481 ],
            "I0": [ 3905480 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905478 ],
            "SEL": [ 3905072 ],
            "I1": [ 3905494 ],
            "I0": [ 3905493 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905509 ],
            "SEL": [ 3905180 ],
            "I1": [ 3905513 ],
            "I0": [ 3905512 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905510 ],
            "SEL": [ 3905180 ],
            "I1": [ 3905526 ],
            "I0": [ 3905525 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905538 ],
            "SEL": [ 3905180 ],
            "I1": [ 3905542 ],
            "I0": [ 3905541 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905539 ],
            "SEL": [ 3905180 ],
            "I1": [ 3905555 ],
            "I0": [ 3905554 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905567 ],
            "SEL": [ 3905157 ],
            "I1": [ 3905571 ],
            "I0": [ 3905570 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905568 ],
            "SEL": [ 3905157 ],
            "I1": [ 3905584 ],
            "I0": [ 3905583 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905596 ],
            "SEL": [ 3905157 ],
            "I1": [ 3905600 ],
            "I0": [ 3905599 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905597 ],
            "SEL": [ 3905157 ],
            "I1": [ 3905613 ],
            "I0": [ 3905612 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906349 ],
            "SEL": [ 3906353 ],
            "I1": [ 3906365 ],
            "I0": [ 3906364 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3906353 ],
            "SEL": [ 3905305 ],
            "I1": [ 3905684 ],
            "I0": [ 3906357 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905367 ],
            "SEL": [ 3905222 ],
            "I1": [ 3905375 ],
            "I0": [ 3905374 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3905446 ],
            "SEL": [ 3905204 ],
            "I1": [ 3905478 ],
            "I0": [ 3905477 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906056 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3906055 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905898 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905899 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905696 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905697 ],
            "A": [ 3906381 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3906383 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3905692 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3905693 ],
            "A": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3906067 ],
            "CLK": [  ],
            "D": [ 3906383 ],
            "C": [ 3906383 ],
            "B": [ 3906381 ],
            "A": [ 3906381 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3906381 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_5_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3906383 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3906383 ]
          }
        }
      },
      "netnames": {
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906338 ] ,
          "attributes": {
            "ROUTING": "R9C6_F2;;1;R9C6_I0MUX2;R9C6_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906336 ] ,
          "attributes": {
            "ROUTING": "R9C6_OF0;;1;R9C6_I1MUX1;R9C6_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906335 ] ,
          "attributes": {
            "ROUTING": "R9C6_OF2;;1;R9C6_I0MUX1;R9C6_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906331 ] ,
          "attributes": {
            "ROUTING": "R9C6_F5;;1;R9C6_I1MUX4;R9C6_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906330 ] ,
          "attributes": {
            "ROUTING": "R9C6_F4;;1;R9C6_I0MUX4;R9C6_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906326 ] ,
          "attributes": {
            "ROUTING": "R9C6_F7;;1;R9C6_I1MUX6;R9C6_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906325 ] ,
          "attributes": {
            "ROUTING": "R9C6_F6;;1;R9C6_I0MUX6;R9C6_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906323 ] ,
          "attributes": {
            "ROUTING": "R9C6_OF4;;1;R9C6_I1MUX5;R9C6_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906322 ] ,
          "attributes": {
            "ROUTING": "R9C6_OF6;;1;R9C6_I0MUX5;R9C6_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3906320 ] ,
          "attributes": {
            "ROUTING": "R9C6_OF1;;1;R9C6_I1MUX3;R9C6_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3906319 ] ,
          "attributes": {
            "ROUTING": "R9C6_OF5;;1;R9C6_I0MUX3;R9C6_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "tx.tx_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 3906317 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF1;;1;R14C6_S21;R14C6_OF1_S210;1;R15C6_X02;R15C6_S211_X02;1;R15C6_A2;R15C6_X02_A2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:137.23-137.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_3_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3906314 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_3_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3906311 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3906308 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_3_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3906307 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3906304 ] ,
          "attributes": {
            "ROUTING": "R13C7_F1;;1;R13C7_W13;R13C7_F1_W130;1;R13C6_A3;R13C6_W131_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3906302 ] ,
          "attributes": {
            "ROUTING": "R13C7_F2;;1;R13C7_S10;R13C7_F2_S100;1;R14C7_A4;R14C7_S101_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3906300 ] ,
          "attributes": {
            "ROUTING": "R13C7_F3;;1;R13C7_W10;R13C7_F3_W100;1;R13C6_S20;R13C6_W101_S200;1;R13C6_A4;R13C6_S200_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len_DFFRE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3906298 ] ,
          "attributes": {
            "ROUTING": "R13C7_F4;;1;R13C7_W24;R13C7_F4_W240;1;R13C6_X03;R13C6_W241_X03;1;R13C6_A1;R13C6_X03_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.tx_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3906297 ] ,
          "attributes": {
            "ROUTING": "R15C6_X08;R15C6_S272_X08;1;R15C6_CE1;R15C6_X08_CE1;1;R13C6_S27;R13C6_S262_S270;1;R14C6_E27;R14C6_S271_E270;1;R14C7_CE2;R14C7_E271_CE2;1;R13C6_CE1;R13C6_X07_CE1;1;R13C6_CE0;R13C6_X07_CE0;1;R9C6_OF3;;1;R9C6_S23;R9C6_OF3_S230;1;R11C6_S26;R11C6_S232_S260;1;R13C6_X07;R13C6_S262_X07;1;R13C6_CE2;R13C6_X07_CE2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:38.11-38.27"
          }
        },
        "tx.data_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906293 ] ,
          "attributes": {
            "ROUTING": "R14C3_F5;;1;R14C3_I1MUX4;R14C3_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906292 ] ,
          "attributes": {
            "ROUTING": "R14C3_F4;;1;R14C3_I0MUX4;R14C3_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906288 ] ,
          "attributes": {
            "ROUTING": "R14C3_F7;;1;R14C3_I1MUX6;R14C3_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906287 ] ,
          "attributes": {
            "ROUTING": "R14C3_F6;;1;R14C3_I0MUX6;R14C3_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906283 ] ,
          "attributes": {
            "ROUTING": "R15C4_F1;;1;R15C4_I1MUX0;R15C4_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906282 ] ,
          "attributes": {
            "ROUTING": "R15C4_F0;;1;R15C4_I0MUX0;R15C4_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906278 ] ,
          "attributes": {
            "ROUTING": "R15C4_F3;;1;R15C4_I1MUX2;R15C4_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906277 ] ,
          "attributes": {
            "ROUTING": "R15C4_F2;;1;R15C4_I0MUX2;R15C4_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1": {
          "hide_name": 0,
          "bits": [ 3906275 ] ,
          "attributes": {
            "ROUTING": "R15C4_OF0;;1;R15C4_I1MUX1;R15C4_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0": {
          "hide_name": 0,
          "bits": [ 3906274 ] ,
          "attributes": {
            "ROUTING": "R15C4_OF2;;1;R15C4_I0MUX1;R15C4_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906270 ] ,
          "attributes": {
            "ROUTING": "R13C4_F1;;1;R13C4_I1MUX0;R13C4_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906269 ] ,
          "attributes": {
            "ROUTING": "R13C4_F0;;1;R13C4_I0MUX0;R13C4_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906265 ] ,
          "attributes": {
            "ROUTING": "R13C4_F3;;1;R13C4_I1MUX2;R13C4_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906264 ] ,
          "attributes": {
            "ROUTING": "R13C4_F2;;1;R13C4_I0MUX2;R13C4_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3906262 ] ,
          "attributes": {
            "ROUTING": "R13C4_OF0;;1;R13C4_I1MUX1;R13C4_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 3906261 ] ,
          "attributes": {
            "ROUTING": "R13C4_OF2;;1;R13C4_I0MUX1;R13C4_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906257 ] ,
          "attributes": {
            "ROUTING": "R14C4_F5;;1;R14C4_I1MUX4;R14C4_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906256 ] ,
          "attributes": {
            "ROUTING": "R14C4_F4;;1;R14C4_I0MUX4;R14C4_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906252 ] ,
          "attributes": {
            "ROUTING": "R14C4_F7;;1;R14C4_I1MUX6;R14C4_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906251 ] ,
          "attributes": {
            "ROUTING": "R14C4_F6;;1;R14C4_I0MUX6;R14C4_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3906249 ] ,
          "attributes": {
            "ROUTING": "R14C4_OF4;;1;R14C4_I1MUX5;R14C4_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3906248 ] ,
          "attributes": {
            "ROUTING": "R14C4_OF6;;1;R14C4_I0MUX5;R14C4_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906244 ] ,
          "attributes": {
            "ROUTING": "R15C3_F1;;1;R15C3_I1MUX0;R15C3_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906243 ] ,
          "attributes": {
            "ROUTING": "R15C3_F0;;1;R15C3_I0MUX0;R15C3_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906239 ] ,
          "attributes": {
            "ROUTING": "R15C3_F3;;1;R15C3_I1MUX2;R15C3_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906238 ] ,
          "attributes": {
            "ROUTING": "R15C3_F2;;1;R15C3_I0MUX2;R15C3_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3906236 ] ,
          "attributes": {
            "ROUTING": "R15C3_OF0;;1;R15C3_I1MUX1;R15C3_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3906235 ] ,
          "attributes": {
            "ROUTING": "R15C3_OF2;;1;R15C3_I0MUX1;R15C3_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.data_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906233 ] ,
          "attributes": {
            "ROUTING": "R14C3_OF4;;1;R14C3_I1MUX5;R14C3_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.data_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906232 ] ,
          "attributes": {
            "ROUTING": "R14C3_OF6;;1;R14C3_I0MUX5;R14C3_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906227 ] ,
          "attributes": {
            "ROUTING": "R4C9_F1;;1;R4C9_I1MUX0;R4C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906226 ] ,
          "attributes": {
            "ROUTING": "R4C9_F0;;1;R4C9_I0MUX0;R4C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906222 ] ,
          "attributes": {
            "ROUTING": "R4C9_F3;;1;R4C9_I1MUX2;R4C9_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906221 ] ,
          "attributes": {
            "ROUTING": "R4C9_F2;;1;R4C9_I0MUX2;R4C9_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906219 ] ,
          "attributes": {
            "ROUTING": "R4C9_OF0;;1;R4C9_I1MUX1;R4C9_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906218 ] ,
          "attributes": {
            "ROUTING": "R4C9_OF2;;1;R4C9_I0MUX1;R4C9_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906214 ] ,
          "attributes": {
            "ROUTING": "R3C7_F1;;1;R3C7_I1MUX0;R3C7_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906213 ] ,
          "attributes": {
            "ROUTING": "R3C7_F0;;1;R3C7_I0MUX0;R3C7_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906209 ] ,
          "attributes": {
            "ROUTING": "R3C7_F3;;1;R3C7_I1MUX2;R3C7_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906208 ] ,
          "attributes": {
            "ROUTING": "R3C7_F2;;1;R3C7_I0MUX2;R3C7_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906206 ] ,
          "attributes": {
            "ROUTING": "R3C7_OF0;;1;R3C7_I1MUX1;R3C7_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906205 ] ,
          "attributes": {
            "ROUTING": "R3C7_OF2;;1;R3C7_I0MUX1;R3C7_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET": {
          "hide_name": 0,
          "bits": [ 3906203 ] ,
          "attributes": {
            "ROUTING": "R3C7_OF1;;1;R3C7_SN10;R3C7_OF1_SN10;1;R4C7_S21;R4C7_S111_S210;1;R6C7_E21;R6C7_S212_E210;1;R6C8_LSR0;R6C8_E211_LSR0;1"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906199 ] ,
          "attributes": {
            "ROUTING": "R3C8_F1;;1;R3C8_I1MUX0;R3C8_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906198 ] ,
          "attributes": {
            "ROUTING": "R3C8_F0;;1;R3C8_I0MUX0;R3C8_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906194 ] ,
          "attributes": {
            "ROUTING": "R3C8_F3;;1;R3C8_I1MUX2;R3C8_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906193 ] ,
          "attributes": {
            "ROUTING": "R3C8_F2;;1;R3C8_I0MUX2;R3C8_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906191 ] ,
          "attributes": {
            "ROUTING": "R3C8_OF0;;1;R3C8_I1MUX1;R3C8_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906190 ] ,
          "attributes": {
            "ROUTING": "R3C8_OF2;;1;R3C8_I0MUX1;R3C8_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET": {
          "hide_name": 0,
          "bits": [ 3906188 ] ,
          "attributes": {
            "ROUTING": "R3C8_OF1;;1;R3C8_S21;R3C8_OF1_S210;1;R5C8_X06;R5C8_S212_X06;1;R5C8_LSR0;R5C8_X06_LSR0;1"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906184 ] ,
          "attributes": {
            "ROUTING": "R5C9_F1;;1;R5C9_I1MUX0;R5C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906183 ] ,
          "attributes": {
            "ROUTING": "R5C9_F0;;1;R5C9_I0MUX0;R5C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906179 ] ,
          "attributes": {
            "ROUTING": "R5C9_F3;;1;R5C9_I1MUX2;R5C9_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906178 ] ,
          "attributes": {
            "ROUTING": "R5C9_F2;;1;R5C9_I0MUX2;R5C9_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906176 ] ,
          "attributes": {
            "ROUTING": "R5C9_OF0;;1;R5C9_I1MUX1;R5C9_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906175 ] ,
          "attributes": {
            "ROUTING": "R5C9_OF2;;1;R5C9_I0MUX1;R5C9_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET": {
          "hide_name": 0,
          "bits": [ 3906173 ] ,
          "attributes": {
            "ROUTING": "R5C9_OF1;;1;R5C9_S21;R5C9_OF1_S210;1;R6C9_X08;R6C9_S211_X08;1;R6C9_LSR2;R6C9_X08_LSR2;1"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906169 ] ,
          "attributes": {
            "ROUTING": "R5C9_F5;;1;R5C9_I1MUX4;R5C9_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906168 ] ,
          "attributes": {
            "ROUTING": "R5C9_F4;;1;R5C9_I0MUX4;R5C9_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906164 ] ,
          "attributes": {
            "ROUTING": "R5C9_F7;;1;R5C9_I1MUX6;R5C9_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906163 ] ,
          "attributes": {
            "ROUTING": "R5C9_F6;;1;R5C9_I0MUX6;R5C9_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906161 ] ,
          "attributes": {
            "ROUTING": "R5C9_OF4;;1;R5C9_I1MUX5;R5C9_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906160 ] ,
          "attributes": {
            "ROUTING": "R5C9_OF6;;1;R5C9_I0MUX5;R5C9_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET": {
          "hide_name": 0,
          "bits": [ 3906158 ] ,
          "attributes": {
            "ROUTING": "R5C9_OF5;;1;R5C9_S25;R5C9_OF5_S250;1;R6C9_X06;R6C9_S251_X06;1;R6C9_LSR1;R6C9_X06_LSR1;1"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906154 ] ,
          "attributes": {
            "ROUTING": "R3C9_F1;;1;R3C9_I1MUX0;R3C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906153 ] ,
          "attributes": {
            "ROUTING": "R3C9_F0;;1;R3C9_I0MUX0;R3C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906149 ] ,
          "attributes": {
            "ROUTING": "R3C9_F3;;1;R3C9_I1MUX2;R3C9_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906148 ] ,
          "attributes": {
            "ROUTING": "R3C9_F2;;1;R3C9_I0MUX2;R3C9_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906146 ] ,
          "attributes": {
            "ROUTING": "R3C9_OF0;;1;R3C9_I1MUX1;R3C9_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906145 ] ,
          "attributes": {
            "ROUTING": "R3C9_OF2;;1;R3C9_I0MUX1;R3C9_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET": {
          "hide_name": 0,
          "bits": [ 3906143 ] ,
          "attributes": {
            "ROUTING": "R3C9_OF1;;1;R3C9_S21;R3C9_OF1_S210;1;R5C9_S24;R5C9_S212_S240;1;R6C9_X05;R6C9_S241_X05;1;R6C9_LSR0;R6C9_X05_LSR0;1"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906139 ] ,
          "attributes": {
            "ROUTING": "R9C8_F1;;1;R9C8_I1MUX0;R9C8_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906138 ] ,
          "attributes": {
            "ROUTING": "R9C8_F0;;1;R9C8_I0MUX0;R9C8_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906134 ] ,
          "attributes": {
            "ROUTING": "R9C8_F3;;1;R9C8_I1MUX2;R9C8_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906133 ] ,
          "attributes": {
            "ROUTING": "R9C8_F2;;1;R9C8_I0MUX2;R9C8_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906131 ] ,
          "attributes": {
            "ROUTING": "R9C8_OF0;;1;R9C8_I1MUX1;R9C8_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906130 ] ,
          "attributes": {
            "ROUTING": "R9C8_OF2;;1;R9C8_I0MUX1;R9C8_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET": {
          "hide_name": 0,
          "bits": [ 3906128 ] ,
          "attributes": {
            "ROUTING": "R9C8_OF1;;1;R9C8_SN10;R9C8_OF1_SN10;1;R8C8_E21;R8C8_N111_E210;1;R8C9_LSR0;R8C9_E211_LSR0;1"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906124 ] ,
          "attributes": {
            "ROUTING": "R9C9_F1;;1;R9C9_I1MUX0;R9C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906123 ] ,
          "attributes": {
            "ROUTING": "R9C9_F0;;1;R9C9_I0MUX0;R9C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906119 ] ,
          "attributes": {
            "ROUTING": "R9C9_F3;;1;R9C9_I1MUX2;R9C9_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906118 ] ,
          "attributes": {
            "ROUTING": "R9C9_F2;;1;R9C9_I0MUX2;R9C9_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906116 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF0;;1;R9C9_I1MUX1;R9C9_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906115 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF2;;1;R9C9_I0MUX1;R9C9_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET": {
          "hide_name": 0,
          "bits": [ 3906113 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF1;;1;R9C9_N21;R9C9_OF1_N210;1;R8C9_X08;R8C9_N211_X08;1;R8C9_LSR2;R8C9_X08_LSR2;1"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906109 ] ,
          "attributes": {
            "ROUTING": "R9C9_F5;;1;R9C9_I1MUX4;R9C9_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906108 ] ,
          "attributes": {
            "ROUTING": "R9C9_F4;;1;R9C9_I0MUX4;R9C9_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906104 ] ,
          "attributes": {
            "ROUTING": "R9C9_F7;;1;R9C9_I1MUX6;R9C9_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906103 ] ,
          "attributes": {
            "ROUTING": "R9C9_F6;;1;R9C9_I0MUX6;R9C9_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906101 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF4;;1;R9C9_I1MUX5;R9C9_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906100 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF6;;1;R9C9_I0MUX5;R9C9_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906096 ] ,
          "attributes": {
            "ROUTING": "R6C4_F1;;1;R6C4_I1MUX0;R6C4_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906095 ] ,
          "attributes": {
            "ROUTING": "R6C4_F0;;1;R6C4_I0MUX0;R6C4_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906091 ] ,
          "attributes": {
            "ROUTING": "R6C4_F3;;1;R6C4_I1MUX2;R6C4_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906090 ] ,
          "attributes": {
            "ROUTING": "R6C4_F2;;1;R6C4_I0MUX2;R6C4_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906088 ] ,
          "attributes": {
            "ROUTING": "R6C4_OF0;;1;R6C4_I1MUX1;R6C4_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906087 ] ,
          "attributes": {
            "ROUTING": "R6C4_OF2;;1;R6C4_I0MUX1;R6C4_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3906076 ] ,
          "attributes": {
            "ROUTING": "R6C6_OF2;;1;R6C6_I0MUX1;R6C6_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3906075 ] ,
          "attributes": {
            "ROUTING": "R6C6_F3;;1;R6C6_I1MUX2;R6C6_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3906074 ] ,
          "attributes": {
            "ROUTING": "R6C6_F2;;1;R6C6_I0MUX2;R6C6_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3906072 ] ,
          "attributes": {
            "ROUTING": "R6C6_OF0;;1;R6C6_I1MUX1;R6C6_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3906071 ] ,
          "attributes": {
            "ROUTING": "R6C6_F0;;1;R6C6_I0MUX0;R6C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3906069 ] ,
          "attributes": {
            "ROUTING": "R6C6_F1;;1;R6C6_I1MUX0;R6C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3906067 ] ,
          "attributes": {
            "ROUTING": "R7C10_F2;;1;R7C10_D6;R7C10_F2_D6;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3906066 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3906064 ] ,
          "attributes": {
            "ROUTING": "R7C9_X05;R7C9_F2_X05;1;R7C9_B6;R7C9_X05_B6;1;R7C9_F2;;1;R7C9_N22;R7C9_F2_N220;1;R6C9_X01;R6C9_N221_X01;1;R6C9_A0;R6C9_X01_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count[19]": {
          "hide_name": 0,
          "bits": [ 3906063 ] ,
          "attributes": {
            "ROUTING": "R6C9_Q0;;1;R6C9_SN10;R6C9_Q0_SN10;1;R7C9_B2;R7C9_S111_B2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3906061 ] ,
          "attributes": {
            "ROUTING": "R7C9_N13;R7C9_F3_N130;1;R7C9_C6;R7C9_N130_C6;1;R7C9_F3;;1;R7C9_S13;R7C9_F3_S130;1;R8C9_A0;R8C9_S131_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count[20]": {
          "hide_name": 0,
          "bits": [ 3906060 ] ,
          "attributes": {
            "ROUTING": "R8C9_Q0;;1;R8C9_N13;R8C9_Q0_N130;1;R7C9_B3;R7C9_N131_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3906059 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3906056 ] ,
          "attributes": {
            "ROUTING": "R7C9_X07;R7C9_F4_X07;1;R7C9_D6;R7C9_X07_D6;1;R7C9_F4;;1;R7C9_S10;R7C9_F4_S100;1;R8C9_A5;R8C9_S101_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count[21]": {
          "hide_name": 0,
          "bits": [ 3906055 ] ,
          "attributes": {
            "ROUTING": "R8C9_Q5;;1;R8C9_N25;R8C9_Q5_N250;1;R7C9_B4;R7C9_N251_B4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3906054 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3906051 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3906048 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3906045 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3906043 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3906037 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3906034 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3906031 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3906028 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3906025 ] ,
          "attributes": {
            "ROUTING": "R6C8_N25;R6C8_N111_N250;1;R6C8_B7;R6C8_N250_B7;1;R7C8_F4;;1;R7C8_SN10;R7C8_F4_SN10;1;R6C8_A0;R6C8_N111_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count[15]": {
          "hide_name": 0,
          "bits": [ 3906024 ] ,
          "attributes": {
            "ROUTING": "R6C8_Q0;;1;R6C8_SN20;R6C8_Q0_SN20;1;R7C8_B4;R7C8_S121_B4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3906023 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3906020 ] ,
          "attributes": {
            "ROUTING": "R6C8_X06;R6C8_N251_X06;1;R6C8_C7;R6C8_X06_C7;1;R7C8_F5;;1;R7C8_N25;R7C8_F5_N250;1;R5C8_A1;R5C8_N252_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count[16]": {
          "hide_name": 0,
          "bits": [ 3906019 ] ,
          "attributes": {
            "ROUTING": "R5C8_Q1;;1;R5C8_S21;R5C8_Q1_S210;1;R7C8_X08;R7C8_S212_X08;1;R7C8_B5;R7C8_X08_B5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3906018 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3906015 ] ,
          "attributes": {
            "ROUTING": "R6C9_W22;R6C9_N121_W220;1;R6C8_D7;R6C8_W221_D7;1;R7C9_F0;;1;R7C9_SN20;R7C9_F0_SN20;1;R6C9_A5;R6C9_N121_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count[17]": {
          "hide_name": 0,
          "bits": [ 3906014 ] ,
          "attributes": {
            "ROUTING": "R6C9_Q5;;1;R6C9_S25;R6C9_Q5_S250;1;R7C9_X04;R7C9_S251_X04;1;R7C9_B0;R7C9_X04_B0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3906013 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3906010 ] ,
          "attributes": {
            "ROUTING": "R7C9_X06;R7C9_F1_X06;1;R7C9_A6;R7C9_X06_A6;1;R7C9_F1;;1;R7C9_SN10;R7C9_F1_SN10;1;R6C9_A3;R6C9_N111_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count[18]": {
          "hide_name": 0,
          "bits": [ 3906009 ] ,
          "attributes": {
            "ROUTING": "R6C9_Q3;;1;R6C9_S23;R6C9_Q3_S230;1;R7C9_B1;R7C9_S231_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3906008 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3906006 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3906002 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3906000 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3905996 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3905994 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3905991 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3905989 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3905986 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3905983 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3905980 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3905978 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET": {
          "hide_name": 0,
          "bits": [ 3905975 ] ,
          "attributes": {
            "ROUTING": "R6C4_OF1;;1;R6C4_SN10;R6C4_OF1_SN10;1;R7C4_E21;R7C4_S111_E210;1;R7C5_LSR0;R7C5_E211_LSR0;1"
          }
        },
        "tx.clk_count[0]": {
          "hide_name": 0,
          "bits": [ 3905974 ] ,
          "attributes": {
            "ROUTING": "R7C5_Q1;;1;R7C5_E21;R7C5_Q1_E210;1;R7C6_B1;R7C6_E211_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D[0]": {
          "hide_name": 0,
          "bits": [ 3905973 ] ,
          "attributes": {
            "ROUTING": "R7C6_SN10;R7C6_F1_SN10;1;R6C6_A1;R6C6_N111_A1;1;R7C6_F1;;1;R7C6_W13;R7C6_F1_W130;1;R7C5_A1;R7C5_W131_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905968 ] ,
          "attributes": {
            "ROUTING": "R4C6_F1;;1;R4C6_I1MUX0;R4C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905967 ] ,
          "attributes": {
            "ROUTING": "R4C6_F0;;1;R4C6_I0MUX0;R4C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905963 ] ,
          "attributes": {
            "ROUTING": "R4C6_F3;;1;R4C6_I1MUX2;R4C6_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905962 ] ,
          "attributes": {
            "ROUTING": "R4C6_F2;;1;R4C6_I0MUX2;R4C6_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905960 ] ,
          "attributes": {
            "ROUTING": "R4C6_OF0;;1;R4C6_I1MUX1;R4C6_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905959 ] ,
          "attributes": {
            "ROUTING": "R4C6_OF2;;1;R4C6_I0MUX1;R4C6_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET": {
          "hide_name": 0,
          "bits": [ 3905957 ] ,
          "attributes": {
            "ROUTING": "R4C6_OF1;;1;R4C6_S21;R4C6_OF1_S210;1;R6C6_X08;R6C6_S212_X08;1;R6C6_LSR2;R6C6_X08_LSR2;1"
          }
        },
        "tx.clk_count[1]": {
          "hide_name": 0,
          "bits": [ 3905956 ] ,
          "attributes": {
            "ROUTING": "R6C6_Q4;;1;R6C6_SN10;R6C6_Q4_SN10;1;R7C6_B2;R7C6_S111_B2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D[4]": {
          "hide_name": 0,
          "bits": [ 3905955 ] ,
          "attributes": {
            "ROUTING": "R6C6_SEL2;R6C6_X07_SEL2;1;R7C6_N22;R7C6_F2_N220;1;R6C6_X07;R6C6_N221_X07;1;R6C6_SEL0;R6C6_X07_SEL0;1;R7C6_F2;;1;R7C6_SN20;R7C6_F2_SN20;1;R6C6_A4;R6C6_N121_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905950 ] ,
          "attributes": {
            "ROUTING": "R8C5_F1;;1;R8C5_I1MUX0;R8C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905949 ] ,
          "attributes": {
            "ROUTING": "R8C5_F0;;1;R8C5_I0MUX0;R8C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905945 ] ,
          "attributes": {
            "ROUTING": "R8C5_F3;;1;R8C5_I1MUX2;R8C5_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905944 ] ,
          "attributes": {
            "ROUTING": "R8C5_F2;;1;R8C5_I0MUX2;R8C5_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905942 ] ,
          "attributes": {
            "ROUTING": "R8C5_OF0;;1;R8C5_I1MUX1;R8C5_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905941 ] ,
          "attributes": {
            "ROUTING": "R8C5_OF2;;1;R8C5_I0MUX1;R8C5_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET": {
          "hide_name": 0,
          "bits": [ 3905939 ] ,
          "attributes": {
            "ROUTING": "R8C5_OF1;;1;R8C5_N21;R8C5_OF1_N210;1;R7C5_X08;R7C5_N211_X08;1;R7C5_LSR2;R7C5_X08_LSR2;1"
          }
        },
        "tx.clk_count[2]": {
          "hide_name": 0,
          "bits": [ 3905938 ] ,
          "attributes": {
            "ROUTING": "R7C5_Q5;;1;R7C5_E13;R7C5_Q5_E130;1;R7C6_B3;R7C6_E131_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3905937 ] ,
          "attributes": {
            "ROUTING": "R7C6_S13;R7C6_F3_S130;1;R7C6_E25;R7C6_S130_E250;1;R7C7_A6;R7C7_E251_A6;1;R7C5_S20;R7C5_W101_S200;1;R7C5_A5;R7C5_S200_A5;1;R7C6_W10;R7C6_F3_W100;1;R7C6_F3;;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905933 ] ,
          "attributes": {
            "ROUTING": "R7C4_F1;;1;R7C4_I1MUX0;R7C4_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905932 ] ,
          "attributes": {
            "ROUTING": "R7C4_F0;;1;R7C4_I0MUX0;R7C4_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905928 ] ,
          "attributes": {
            "ROUTING": "R7C4_F3;;1;R7C4_I1MUX2;R7C4_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905927 ] ,
          "attributes": {
            "ROUTING": "R7C4_F2;;1;R7C4_I0MUX2;R7C4_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905925 ] ,
          "attributes": {
            "ROUTING": "R7C4_OF0;;1;R7C4_I1MUX1;R7C4_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905924 ] ,
          "attributes": {
            "ROUTING": "R7C4_OF2;;1;R7C4_I0MUX1;R7C4_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET": {
          "hide_name": 0,
          "bits": [ 3905922 ] ,
          "attributes": {
            "ROUTING": "R7C4_OF1;;1;R7C4_SN10;R7C4_OF1_SN10;1;R6C4_W21;R6C4_N111_W210;1;R6C3_S21;R6C3_W211_S210;1;R7C3_E21;R7C3_S211_E210;1;R7C4_LSR2;R7C4_E211_LSR2;1"
          }
        },
        "tx.clk_count[3]": {
          "hide_name": 0,
          "bits": [ 3905921 ] ,
          "attributes": {
            "ROUTING": "R7C4_Q4;;1;R7C4_E24;R7C4_Q4_E240;1;R7C6_X03;R7C6_E242_X03;1;R7C6_B4;R7C6_X03_B4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D[3]": {
          "hide_name": 0,
          "bits": [ 3905920 ] ,
          "attributes": {
            "ROUTING": "R7C6_N10;R7C6_F4_N100;1;R6C6_D1;R6C6_N101_D1;1;R7C6_F4;;1;R7C6_EW10;R7C6_F4_EW10;1;R7C5_W25;R7C5_W111_W250;1;R7C4_A4;R7C4_W251_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905915 ] ,
          "attributes": {
            "ROUTING": "R9C5_F1;;1;R9C5_I1MUX0;R9C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905914 ] ,
          "attributes": {
            "ROUTING": "R9C5_F0;;1;R9C5_I0MUX0;R9C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905910 ] ,
          "attributes": {
            "ROUTING": "R9C5_F3;;1;R9C5_I1MUX2;R9C5_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905909 ] ,
          "attributes": {
            "ROUTING": "R9C5_F2;;1;R9C5_I0MUX2;R9C5_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905907 ] ,
          "attributes": {
            "ROUTING": "R9C5_OF0;;1;R9C5_I1MUX1;R9C5_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905906 ] ,
          "attributes": {
            "ROUTING": "R9C5_OF2;;1;R9C5_I0MUX1;R9C5_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET": {
          "hide_name": 0,
          "bits": [ 3905904 ] ,
          "attributes": {
            "ROUTING": "R9C5_OF1;;1;R9C5_N21;R9C5_OF1_N210;1;R7C5_X06;R7C5_N212_X06;1;R7C5_LSR1;R7C5_X06_LSR1;1"
          }
        },
        "tx.clk_count[4]": {
          "hide_name": 0,
          "bits": [ 3905903 ] ,
          "attributes": {
            "ROUTING": "R7C5_Q2;;1;R7C5_E22;R7C5_Q2_E220;1;R7C6_X01;R7C6_E221_X01;1;R7C6_B5;R7C6_X01_B5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3905902 ] ,
          "attributes": {
            "ROUTING": "R7C6_E13;R7C6_F5_E130;1;R7C7_B6;R7C7_E131_B6;1;R7C6_F5;;1;R7C6_W25;R7C6_F5_W250;1;R7C5_A2;R7C5_W251_A2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3905900 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF5;;1;R9C9_N25;R9C9_OF5_N250;1;R8C9_X06;R8C9_N251_X06;1;R8C9_LSR1;R8C9_X06_LSR1;1"
          }
        },
        "tx.clk_count[22]": {
          "hide_name": 0,
          "bits": [ 3905899 ] ,
          "attributes": {
            "ROUTING": "R8C9_Q2;;1;R8C9_N10;R8C9_Q2_N100;1;R7C9_B5;R7C9_N101_B5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3905898 ] ,
          "attributes": {
            "ROUTING": "R7C9_EW10;R7C9_F5_EW10;1;R7C10_A6;R7C10_E111_A6;1;R7C9_F5;;1;R7C9_S25;R7C9_F5_S250;1;R8C9_A2;R8C9_S251_A2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905894 ] ,
          "attributes": {
            "ROUTING": "R4C9_F5;;1;R4C9_I1MUX4;R4C9_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905893 ] ,
          "attributes": {
            "ROUTING": "R4C9_F4;;1;R4C9_I0MUX4;R4C9_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905889 ] ,
          "attributes": {
            "ROUTING": "R4C9_F7;;1;R4C9_I1MUX6;R4C9_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905888 ] ,
          "attributes": {
            "ROUTING": "R4C9_F6;;1;R4C9_I0MUX6;R4C9_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905886 ] ,
          "attributes": {
            "ROUTING": "R4C9_OF4;;1;R4C9_I1MUX5;R4C9_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905885 ] ,
          "attributes": {
            "ROUTING": "R4C9_OF6;;1;R4C9_I0MUX5;R4C9_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905881 ] ,
          "attributes": {
            "ROUTING": "R5C5_F1;;1;R5C5_I1MUX0;R5C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905880 ] ,
          "attributes": {
            "ROUTING": "R5C5_F0;;1;R5C5_I0MUX0;R5C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905876 ] ,
          "attributes": {
            "ROUTING": "R5C5_F3;;1;R5C5_I1MUX2;R5C5_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905875 ] ,
          "attributes": {
            "ROUTING": "R5C5_F2;;1;R5C5_I0MUX2;R5C5_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905873 ] ,
          "attributes": {
            "ROUTING": "R5C5_OF0;;1;R5C5_I1MUX1;R5C5_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905872 ] ,
          "attributes": {
            "ROUTING": "R5C5_OF2;;1;R5C5_I0MUX1;R5C5_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET": {
          "hide_name": 0,
          "bits": [ 3905870 ] ,
          "attributes": {
            "ROUTING": "R5C5_OF1;;1;R5C5_E21;R5C5_OF1_E210;1;R5C7_LSR2;R5C7_E212_LSR2;1"
          }
        },
        "tx.clk_count[5]": {
          "hide_name": 0,
          "bits": [ 3905869 ] ,
          "attributes": {
            "ROUTING": "R5C7_Q4;;1;R5C7_S24;R5C7_Q4_S240;1;R7C7_X05;R7C7_S242_X05;1;R7C7_B0;R7C7_X05_B0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D[2]": {
          "hide_name": 0,
          "bits": [ 3905868 ] ,
          "attributes": {
            "ROUTING": "R7C7_N10;R7C7_F0_N100;1;R6C7_W20;R6C7_N101_W200;1;R6C6_X01;R6C6_W201_X01;1;R6C6_C1;R6C6_X01_C1;1;R7C7_F0;;1;R7C7_N20;R7C7_F0_N200;1;R5C7_X07;R5C7_N202_X07;1;R5C7_A4;R5C7_X07_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905863 ] ,
          "attributes": {
            "ROUTING": "R5C4_F1;;1;R5C4_I1MUX0;R5C4_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905862 ] ,
          "attributes": {
            "ROUTING": "R5C4_F0;;1;R5C4_I0MUX0;R5C4_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905858 ] ,
          "attributes": {
            "ROUTING": "R5C4_F3;;1;R5C4_I1MUX2;R5C4_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905857 ] ,
          "attributes": {
            "ROUTING": "R5C4_F2;;1;R5C4_I0MUX2;R5C4_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905855 ] ,
          "attributes": {
            "ROUTING": "R5C4_OF0;;1;R5C4_I1MUX1;R5C4_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905854 ] ,
          "attributes": {
            "ROUTING": "R5C4_OF2;;1;R5C4_I0MUX1;R5C4_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET": {
          "hide_name": 0,
          "bits": [ 3905852 ] ,
          "attributes": {
            "ROUTING": "R5C4_OF1;;1;R5C4_E10;R5C4_OF1_E100;1;R5C5_E20;R5C5_E101_E200;1;R5C7_S20;R5C7_E202_S200;1;R6C7_X07;R6C7_S201_X07;1;R6C7_LSR1;R6C7_X07_LSR1;1"
          }
        },
        "tx.clk_count[6]": {
          "hide_name": 0,
          "bits": [ 3905851 ] ,
          "attributes": {
            "ROUTING": "R6C7_Q3;;1;R6C7_S23;R6C7_Q3_S230;1;R7C7_B1;R7C7_S231_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D[1]": {
          "hide_name": 0,
          "bits": [ 3905850 ] ,
          "attributes": {
            "ROUTING": "R6C7_W21;R6C7_N211_W210;1;R6C6_B1;R6C6_W211_B1;1;R7C7_F1;;1;R7C7_N21;R7C7_F1_N210;1;R6C7_X02;R6C7_N211_X02;1;R6C7_A3;R6C7_X02_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905845 ] ,
          "attributes": {
            "ROUTING": "R6C5_F1;;1;R6C5_I1MUX0;R6C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905844 ] ,
          "attributes": {
            "ROUTING": "R6C5_F0;;1;R6C5_I0MUX0;R6C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905840 ] ,
          "attributes": {
            "ROUTING": "R6C5_F3;;1;R6C5_I1MUX2;R6C5_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905839 ] ,
          "attributes": {
            "ROUTING": "R6C5_F2;;1;R6C5_I0MUX2;R6C5_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905837 ] ,
          "attributes": {
            "ROUTING": "R6C5_OF0;;1;R6C5_I1MUX1;R6C5_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905836 ] ,
          "attributes": {
            "ROUTING": "R6C5_OF2;;1;R6C5_I0MUX1;R6C5_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET": {
          "hide_name": 0,
          "bits": [ 3905834 ] ,
          "attributes": {
            "ROUTING": "R6C5_OF1;;1;R6C5_E21;R6C5_OF1_E210;1;R6C7_LSR0;R6C7_E212_LSR0;1"
          }
        },
        "tx.clk_count[7]": {
          "hide_name": 0,
          "bits": [ 3905833 ] ,
          "attributes": {
            "ROUTING": "R6C7_Q0;;1;R6C7_S20;R6C7_Q0_S200;1;R7C7_X01;R7C7_S201_X01;1;R7C7_B2;R7C7_X01_B2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D[5]": {
          "hide_name": 0,
          "bits": [ 3905832 ] ,
          "attributes": {
            "ROUTING": "R6C7_W25;R6C7_N111_W250;1;R6C6_X04;R6C6_W251_X04;1;R6C6_SEL1;R6C6_X04_SEL1;1;R7C7_F2;;1;R7C7_SN10;R7C7_F2_SN10;1;R6C7_A0;R6C7_N111_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905827 ] ,
          "attributes": {
            "ROUTING": "R5C7_F1;;1;R5C7_I1MUX0;R5C7_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905826 ] ,
          "attributes": {
            "ROUTING": "R5C7_F0;;1;R5C7_I0MUX0;R5C7_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905822 ] ,
          "attributes": {
            "ROUTING": "R5C7_F3;;1;R5C7_I1MUX2;R5C7_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905821 ] ,
          "attributes": {
            "ROUTING": "R5C7_F2;;1;R5C7_I0MUX2;R5C7_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905819 ] ,
          "attributes": {
            "ROUTING": "R5C7_OF0;;1;R5C7_I1MUX1;R5C7_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905818 ] ,
          "attributes": {
            "ROUTING": "R5C7_OF2;;1;R5C7_I0MUX1;R5C7_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET": {
          "hide_name": 0,
          "bits": [ 3905816 ] ,
          "attributes": {
            "ROUTING": "R5C7_OF1;;1;R5C7_S21;R5C7_OF1_S210;1;R6C7_X08;R6C7_S211_X08;1;R6C7_LSR2;R6C7_X08_LSR2;1"
          }
        },
        "tx.clk_count[8]": {
          "hide_name": 0,
          "bits": [ 3905815 ] ,
          "attributes": {
            "ROUTING": "R6C7_Q5;;1;R6C7_SN10;R6C7_Q5_SN10;1;R7C7_B3;R7C7_S111_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3905814 ] ,
          "attributes": {
            "ROUTING": "R7C7_X06;R7C7_F3_X06;1;R7C7_C6;R7C7_X06_C6;1;R7C7_F3;;1;R7C7_SN20;R7C7_F3_SN20;1;R6C7_A5;R6C7_N121_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905810 ] ,
          "attributes": {
            "ROUTING": "R8C6_F1;;1;R8C6_I1MUX0;R8C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905809 ] ,
          "attributes": {
            "ROUTING": "R8C6_F0;;1;R8C6_I0MUX0;R8C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905805 ] ,
          "attributes": {
            "ROUTING": "R8C6_F3;;1;R8C6_I1MUX2;R8C6_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905804 ] ,
          "attributes": {
            "ROUTING": "R8C6_F2;;1;R8C6_I0MUX2;R8C6_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905802 ] ,
          "attributes": {
            "ROUTING": "R8C6_OF0;;1;R8C6_I1MUX1;R8C6_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905801 ] ,
          "attributes": {
            "ROUTING": "R8C6_OF2;;1;R8C6_I0MUX1;R8C6_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET": {
          "hide_name": 0,
          "bits": [ 3905799 ] ,
          "attributes": {
            "ROUTING": "R8C6_OF1;;1;R8C6_E21;R8C6_OF1_E210;1;R8C7_LSR2;R8C7_E211_LSR2;1"
          }
        },
        "tx.clk_count[9]": {
          "hide_name": 0,
          "bits": [ 3905798 ] ,
          "attributes": {
            "ROUTING": "R8C7_Q4;;1;R8C7_N24;R8C7_Q4_N240;1;R7C7_X03;R7C7_N241_X03;1;R7C7_B4;R7C7_X03_B4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3905797 ] ,
          "attributes": {
            "ROUTING": "R7C7_X07;R7C7_F4_X07;1;R7C7_D6;R7C7_X07_D6;1;R7C7_F4;;1;R7C7_S10;R7C7_F4_S100;1;R8C7_A4;R8C7_S101_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905793 ] ,
          "attributes": {
            "ROUTING": "R9C7_F1;;1;R9C7_I1MUX0;R9C7_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905792 ] ,
          "attributes": {
            "ROUTING": "R9C7_F0;;1;R9C7_I0MUX0;R9C7_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905788 ] ,
          "attributes": {
            "ROUTING": "R9C7_F3;;1;R9C7_I1MUX2;R9C7_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905787 ] ,
          "attributes": {
            "ROUTING": "R9C7_F2;;1;R9C7_I0MUX2;R9C7_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905785 ] ,
          "attributes": {
            "ROUTING": "R9C7_OF0;;1;R9C7_I1MUX1;R9C7_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905784 ] ,
          "attributes": {
            "ROUTING": "R9C7_OF2;;1;R9C7_I0MUX1;R9C7_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET": {
          "hide_name": 0,
          "bits": [ 3905782 ] ,
          "attributes": {
            "ROUTING": "R9C7_OF1;;1;R9C7_N21;R9C7_OF1_N210;1;R8C7_X08;R8C7_N211_X08;1;R8C7_LSR1;R8C7_X08_LSR1;1"
          }
        },
        "tx.clk_count[10]": {
          "hide_name": 0,
          "bits": [ 3905781 ] ,
          "attributes": {
            "ROUTING": "R8C7_Q2;;1;R8C7_N10;R8C7_Q2_N100;1;R7C7_B5;R7C7_N101_B5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3905780 ] ,
          "attributes": {
            "ROUTING": "R7C7_EW10;R7C7_F5_EW10;1;R7C8_A7;R7C8_E111_A7;1;R7C7_F5;;1;R7C7_S13;R7C7_F5_S130;1;R8C7_A2;R8C7_S131_A2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905776 ] ,
          "attributes": {
            "ROUTING": "R4C7_F1;;1;R4C7_I1MUX0;R4C7_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905775 ] ,
          "attributes": {
            "ROUTING": "R4C7_F0;;1;R4C7_I0MUX0;R4C7_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905771 ] ,
          "attributes": {
            "ROUTING": "R4C7_F3;;1;R4C7_I1MUX2;R4C7_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905770 ] ,
          "attributes": {
            "ROUTING": "R4C7_F2;;1;R4C7_I0MUX2;R4C7_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905768 ] ,
          "attributes": {
            "ROUTING": "R4C7_OF0;;1;R4C7_I1MUX1;R4C7_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905767 ] ,
          "attributes": {
            "ROUTING": "R4C7_OF2;;1;R4C7_I0MUX1;R4C7_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET": {
          "hide_name": 0,
          "bits": [ 3905765 ] ,
          "attributes": {
            "ROUTING": "R4C7_OF1;;1;R4C7_E10;R4C7_OF1_E100;1;R4C8_S24;R4C8_E101_S240;1;R6C8_X05;R6C8_S242_X05;1;R6C8_LSR1;R6C8_X05_LSR1;1"
          }
        },
        "tx.clk_count[11]": {
          "hide_name": 0,
          "bits": [ 3905764 ] ,
          "attributes": {
            "ROUTING": "R6C8_Q2;;1;R6C8_S22;R6C8_Q2_S220;1;R7C8_X07;R7C8_S221_X07;1;R7C8_B0;R7C8_X07_B0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3905763 ] ,
          "attributes": {
            "ROUTING": "R7C8_X05;R7C8_F0_X05;1;R7C8_B7;R7C8_X05_B7;1;R7C8_F0;;1;R7C8_N20;R7C8_F0_N200;1;R6C8_X07;R6C8_N201_X07;1;R6C8_A2;R6C8_X07_A2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905759 ] ,
          "attributes": {
            "ROUTING": "R8C8_F1;;1;R8C8_I1MUX0;R8C8_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905758 ] ,
          "attributes": {
            "ROUTING": "R8C8_F0;;1;R8C8_I0MUX0;R8C8_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905754 ] ,
          "attributes": {
            "ROUTING": "R8C8_F3;;1;R8C8_I1MUX2;R8C8_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905753 ] ,
          "attributes": {
            "ROUTING": "R8C8_F2;;1;R8C8_I0MUX2;R8C8_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905751 ] ,
          "attributes": {
            "ROUTING": "R8C8_OF0;;1;R8C8_I1MUX1;R8C8_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905750 ] ,
          "attributes": {
            "ROUTING": "R8C8_OF2;;1;R8C8_I0MUX1;R8C8_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET": {
          "hide_name": 0,
          "bits": [ 3905748 ] ,
          "attributes": {
            "ROUTING": "R8C8_OF1;;1;R8C8_SN10;R8C8_OF1_SN10;1;R7C8_E21;R7C8_N111_E210;1;R7C9_S21;R7C9_E211_S210;1;R8C9_W21;R8C9_S211_W210;1;R8C8_LSR2;R8C8_W211_LSR2;1"
          }
        },
        "tx.clk_count[12]": {
          "hide_name": 0,
          "bits": [ 3905747 ] ,
          "attributes": {
            "ROUTING": "R8C8_Q4;;1;R8C8_N13;R8C8_Q4_N130;1;R7C8_B1;R7C8_N131_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3905746 ] ,
          "attributes": {
            "ROUTING": "R7C8_X06;R7C8_F1_X06;1;R7C8_C7;R7C8_X06_C7;1;R7C8_F1;;1;R7C8_S10;R7C8_F1_S100;1;R8C8_A4;R8C8_S101_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905742 ] ,
          "attributes": {
            "ROUTING": "R4C8_F1;;1;R4C8_I1MUX0;R4C8_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905741 ] ,
          "attributes": {
            "ROUTING": "R4C8_F0;;1;R4C8_I0MUX0;R4C8_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905737 ] ,
          "attributes": {
            "ROUTING": "R4C8_F3;;1;R4C8_I1MUX2;R4C8_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905736 ] ,
          "attributes": {
            "ROUTING": "R4C8_F2;;1;R4C8_I0MUX2;R4C8_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905734 ] ,
          "attributes": {
            "ROUTING": "R4C8_OF0;;1;R4C8_I1MUX1;R4C8_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905733 ] ,
          "attributes": {
            "ROUTING": "R4C8_OF2;;1;R4C8_I0MUX1;R4C8_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET": {
          "hide_name": 0,
          "bits": [ 3905731 ] ,
          "attributes": {
            "ROUTING": "R4C8_OF1;;1;R4C8_S21;R4C8_OF1_S210;1;R6C8_X08;R6C8_S212_X08;1;R6C8_LSR2;R6C8_X08_LSR2;1"
          }
        },
        "tx.clk_count[13]": {
          "hide_name": 0,
          "bits": [ 3905730 ] ,
          "attributes": {
            "ROUTING": "R6C8_Q5;;1;R6C8_SN10;R6C8_Q5_SN10;1;R7C8_B2;R7C8_S111_B2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3905729 ] ,
          "attributes": {
            "ROUTING": "R7C8_D7;R7C8_F2_D7;1;R7C8_F2;;1;R7C8_SN20;R7C8_F2_SN20;1;R6C8_A5;R6C8_N121_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "send_LUT2_I1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3905727 ] ,
          "attributes": {
            "ROUTING": "R5C5_W20;R5C5_N201_W200;1;R5C4_D1;R5C4_W201_D1;1;R8C6_X06;R8C6_S212_X06;1;R8C6_D1;R8C6_X06_D1;1;R9C8_E21;R9C8_E212_E210;1;R9C9_X06;R9C9_E211_X06;1;R9C9_D1;R9C9_X06_D1;1;R9C6_E21;R9C6_S211_E210;1;R9C7_X06;R9C7_E211_X06;1;R9C7_D1;R9C7_X06_D1;1;R4C7_X06;R4C7_N212_X06;1;R4C7_D1;R4C7_X06_D1;1;R6C6_W10;R6C6_OF1_W100;1;R6C5_N20;R6C5_W101_N200;1;R5C5_D1;R5C5_N201_D1;1;R6C9_N24;R6C9_E241_N240;1;R5C9_D5;R5C9_N241_D5;1;R4C6_X08;R4C6_N212_X08;1;R4C6_D1;R4C6_X08_D1;1;R8C8_X08;R8C8_S212_X08;1;R8C8_D1;R8C8_X08_D1;1;R6C6_S21;R6C6_OF1_S210;1;R8C6_S21;R8C6_S212_S210;1;R9C6_X08;R9C6_S211_X08;1;R9C6_D1;R9C6_X08_D1;1;R4C7_N24;R4C7_N212_N240;1;R3C7_X03;R3C7_N241_X03;1;R3C7_D1;R3C7_X03_D1;1;R6C6_N21;R6C6_OF1_N210;1;R5C6_X08;R5C6_N211_X08;1;R5C6_D1;R5C6_X08_D1;1;R5C8_E21;R5C8_N211_E210;1;R5C9_X06;R5C9_E211_X06;1;R5C9_D1;R5C9_X06_D1;1;R3C8_X08;R3C8_N211_X08;1;R3C8_D1;R3C8_X08_D1;1;R8C5_X06;R8C5_S212_X06;1;R8C5_D1;R8C5_X06_D1;1;R6C7_N21;R6C7_E211_N210;1;R5C7_X08;R5C7_N211_X08;1;R5C7_D1;R5C7_X08_D1;1;R6C8_S21;R6C8_E212_S210;1;R8C8_S21;R8C8_S212_S210;1;R9C8_X08;R9C8_S211_X08;1;R9C8_D1;R9C8_X08_D1;1;R6C4_X06;R6C4_W212_X06;1;R6C4_D1;R6C4_X06_D1;1;R6C5_X06;R6C5_W211_X06;1;R6C5_D1;R6C5_X06_D1;1;R4C8_X08;R4C8_N212_X08;1;R4C8_D1;R4C8_X08_D1;1;R6C8_E24;R6C8_E212_E240;1;R6C9_S24;R6C9_E241_S240;1;R8C9_S24;R8C9_S242_S240;1;R9C9_D5;R9C9_S241_D5;1;R4C9_X02;R4C9_E211_X02;1;R4C9_D5;R4C9_X02_D5;1;R6C5_S21;R6C5_W211_S210;1;R8C5_S21;R8C5_S212_S210;1;R9C5_X08;R9C5_S211_X08;1;R9C5_D1;R9C5_X08_D1;1;R4C8_E21;R4C8_N212_E210;1;R4C9_X06;R4C9_E211_X06;1;R4C9_D1;R4C9_X06_D1;1;R6C6_E21;R6C6_OF1_E210;1;R6C8_N21;R6C8_E212_N210;1;R4C8_N21;R4C8_N212_N210;1;R3C8_E21;R3C8_N211_E210;1;R3C9_X06;R3C9_E211_X06;1;R3C9_D1;R3C9_X06_D1;1;R6C6_OF1;;1;R6C6_W21;R6C6_OF1_W210;1;R6C4_S21;R6C4_W212_S210;1;R7C4_X08;R7C4_S211_X08;1;R7C4_D1;R7C4_X08_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "send_LUT2_I1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3905725 ] ,
          "attributes": {
            "ROUTING": "R9C8_X04;R9C8_S271_X04;1;R9C8_C1;R9C8_X04_C1;1;R9C9_N22;R9C9_E221_N220;1;R9C9_C1;R9C9_N220_C1;1;R6C4_N23;R6C4_W231_N230;1;R5C4_X02;R5C4_N231_X02;1;R5C4_C1;R5C4_X02_C1;1;R8C8_C1;R8C8_X04_C1;1;R8C8_X04;R8C8_S272_X04;1;R4C9_C1;R4C9_N220_C1;1;R4C9_N22;R4C9_N222_N220;1;R3C9_X01;R3C9_N221_X01;1;R3C9_C1;R3C9_X01_C1;1;R6C5_X01;R6C5_W222_X01;1;R6C5_C1;R6C5_X01_C1;1;R4C7_C1;R4C7_N262_C1;1;R8C6_C1;R8C6_W261_C1;1;R8C8_S27;R8C8_S272_S270;1;R9C8_E27;R9C8_S271_E270;1;R9C9_X08;R9C9_E271_X08;1;R9C9_C5;R9C9_X08_C5;1;R6C5_N22;R6C5_W222_N220;1;R5C5_X01;R5C5_N221_X01;1;R5C5_C1;R5C5_X01_C1;1;R4C8_N22;R4C8_N272_N220;1;R3C8_X01;R3C8_N221_X01;1;R3C8_C1;R3C8_X01_C1;1;R4C7_W26;R4C7_N262_W260;1;R4C6_C1;R4C6_W261_C1;1;R5C9_X01;R5C9_N221_X01;1;R5C9_C1;R5C9_X01_C1;1;R6C8_N27;R6C8_F7_N270;1;R4C8_X04;R4C8_N272_X04;1;R4C8_C1;R4C8_X04_C1;1;R4C7_N26;R4C7_N262_N260;1;R3C7_C1;R3C7_N261_C1;1;R6C4_S23;R6C4_W231_S230;1;R7C4_X02;R7C4_S231_X02;1;R7C4_C1;R7C4_X02_C1;1;R6C7_W22;R6C7_W121_W220;1;R6C5_W23;R6C5_W222_W230;1;R6C4_X02;R6C4_W231_X02;1;R6C4_C1;R6C4_X02_C1;1;R8C5_S26;R8C5_W262_S260;1;R9C5_C1;R9C5_S261_C1;1;R4C9_C5;R4C9_N222_C5;1;R8C6_S26;R8C6_W261_S260;1;R9C6_C1;R9C6_S261_C1;1;R6C7_N26;R6C7_W121_N260;1;R5C7_W26;R5C7_N261_W260;1;R5C6_C1;R5C6_W261_C1;1;R8C7_W26;R8C7_S262_W260;1;R8C5_C1;R8C5_W262_C1;1;R6C8_S27;R6C8_F7_S270;1;R8C8_S22;R8C8_S272_S220;1;R5C7_C1;R5C7_N261_C1;1;R9C8_E22;R9C8_S221_E220;1;R6C7_S26;R6C7_W121_S260;1;R8C7_S26;R8C7_S262_S260;1;R9C7_C1;R9C7_S261_C1;1;R6C8_F7;;1;R6C8_EW20;R6C8_F7_EW20;1;R6C9_N22;R6C9_E121_N220;1;R5C9_C5;R5C9_N221_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "send_LUT2_I1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3905723 ] ,
          "attributes": {
            "ROUTING": "R5C9_X04;R5C9_N272_X04;1;R5C9_B1;R5C9_X04_B1;1;R7C9_N27;R7C9_W130_N270;1;R5C9_B5;R5C9_N272_B5;1;R5C7_B1;R5C7_N232_B1;1;R8C8_B1;R8C8_S231_B1;1;R4C7_B1;R4C7_N231_B1;1;R7C7_N23;R7C7_W231_N230;1;R5C7_N23;R5C7_N232_N230;1;R3C7_B1;R3C7_N232_B1;1;R5C5_W21;R5C5_W212_W210;1;R5C4_B1;R5C4_W211_B1;1;R8C5_X05;R8C5_S261_X05;1;R8C5_B1;R8C5_X05_B1;1;R7C4_X07;R7C4_W262_X07;1;R7C4_B1;R7C4_X07_B1;1;R4C9_X05;R4C9_N202_X05;1;R4C9_B1;R4C9_X05_B1;1;R6C6_W23;R6C6_N231_W230;1;R6C5_B1;R6C5_W231_B1;1;R8C6_B1;R8C6_S231_B1;1;R7C6_S23;R7C6_W232_S230;1;R9C6_B1;R9C6_S232_B1;1;R3C9_W21;R3C9_N211_W210;1;R3C8_B1;R3C8_W211_B1;1;R9C7_B1;R9C7_W231_B1;1;R4C9_X01;R4C9_N202_X01;1;R4C9_B5;R4C9_X01_B5;1;R4C8_X05;R4C8_W201_X05;1;R4C8_B1;R4C8_X05_B1;1;R4C9_N21;R4C9_N202_N210;1;R3C9_B1;R3C9_N211_B1;1;R5C6_B1;R5C6_W211_B1;1;R5C9_W20;R5C9_N201_W200;1;R5C7_W21;R5C7_W202_W210;1;R5C5_B1;R5C5_W212_B1;1;R4C9_W20;R4C9_N202_W200;1;R4C7_W21;R4C7_W202_W210;1;R4C6_B1;R4C6_W211_B1;1;R7C9_N10;R7C9_F6_N100;1;R6C9_N20;R6C9_N101_N200;1;R9C8_W23;R9C8_S232_W230;1;R7C6_N23;R7C6_W232_N230;1;R9C9_X04;R9C9_S272_X04;1;R9C9_B1;R9C9_X04_B1;1;R7C5_S26;R7C5_W261_S260;1;R9C5_X07;R9C5_S262_X07;1;R9C5_B1;R9C5_X07_B1;1;R7C8_W23;R7C8_W131_W230;1;R7C6_W26;R7C6_W232_W260;1;R7C4_N26;R7C4_W262_N260;1;R6C4_X05;R6C4_N261_X05;1;R6C4_B1;R6C4_X05_B1;1;R7C9_S27;R7C9_W130_S270;1;R9C9_B5;R9C9_S272_B5;1;R7C9_F6;;1;R7C9_W13;R7C9_F6_W130;1;R7C8_S23;R7C8_W131_S230;1;R9C8_B1;R9C8_S232_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "send_LUT2_I1_I0[6]": {
          "hide_name": 0,
          "bits": [ 3905721 ] ,
          "attributes": {
            "ROUTING": "R7C5_S27;R7C5_W271_S270;1;R8C5_A1;R8C5_S271_A1;1;R4C8_A1;R4C8_W272_A1;1;R9C6_W27;R9C6_W272_W270;1;R9C5_A1;R9C5_W271_A1;1;R5C9_X07;R5C9_W261_X07;1;R5C9_A5;R5C9_X07_A5;1;R4C8_W27;R4C8_W272_W270;1;R4C7_A1;R4C7_W271_A1;1;R4C9_A1;R4C9_W271_A1;1;R4C10_W27;R4C10_N271_W270;1;R4C9_A5;R4C9_W271_A5;1;R9C7_A1;R9C7_W271_A1;1;R9C8_X03;R9C8_W262_X03;1;R9C8_A1;R9C8_X03_A1;1;R7C4_N27;R7C4_W272_N270;1;R6C4_A1;R6C4_N271_A1;1;R9C9_X03;R9C9_W261_X03;1;R9C9_A1;R9C9_X03_A1;1;R7C7_N27;R7C7_W271_N270;1;R5C7_N27;R5C7_N272_N270;1;R3C7_A1;R3C7_N272_A1;1;R7C5_N27;R7C5_W271_N270;1;R6C5_A1;R6C5_N271_A1;1;R7C8_S26;R7C8_W262_S260;1;R8C8_X03;R8C8_S261_X03;1;R8C8_A1;R8C8_X03_A1;1;R5C7_A1;R5C7_W271_A1;1;R7C10_W26;R7C10_F6_W260;1;R7C8_W27;R7C8_W262_W270;1;R7C6_W27;R7C6_W272_W270;1;R7C4_A1;R7C4_W272_A1;1;R5C5_A1;R5C5_W271_A1;1;R5C6_W27;R5C6_W272_W270;1;R5C4_A1;R5C4_W272_A1;1;R5C6_N27;R5C6_W272_N270;1;R4C6_A1;R4C6_N271_A1;1;R5C9_X03;R5C9_W261_X03;1;R5C9_A1;R5C9_X03_A1;1;R5C10_W26;R5C10_N262_W260;1;R5C8_W27;R5C8_W262_W270;1;R5C6_A1;R5C6_W272_A1;1;R9C9_X07;R9C9_W261_X07;1;R9C9_A5;R9C9_X07_A5;1;R8C10_W26;R8C10_S261_W260;1;R8C8_W27;R8C8_W262_W270;1;R8C6_A1;R8C6_W272_A1;1;R3C9_A1;R3C9_W271_A1;1;R7C10_S26;R7C10_F6_S260;1;R9C10_W26;R9C10_S262_W260;1;R9C8_W27;R9C8_W262_W270;1;R9C6_X04;R9C6_W272_X04;1;R9C6_SEL3;R9C6_X04_SEL3;1;R7C10_F6;;1;R7C10_N26;R7C10_F6_N260;1;R5C10_N27;R5C10_N262_N270;1;R3C10_W27;R3C10_N272_W270;1;R3C8_A1;R3C8_W272_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905717 ] ,
          "attributes": {
            "ROUTING": "R5C6_F1;;1;R5C6_I1MUX0;R5C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905716 ] ,
          "attributes": {
            "ROUTING": "R5C6_F0;;1;R5C6_I0MUX0;R5C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "send_LUT2_I1_I0[4]": {
          "hide_name": 0,
          "bits": [ 3905712 ] ,
          "attributes": {
            "ROUTING": "R9C5_SEL2;R9C5_X05_SEL2;1;R8C6_SEL0;R8C6_X05_SEL0;1;R5C7_SEL2;R5C7_X05_SEL2;1;R9C9_SEL4;R9C9_X05_SEL4;1;R4C8_N25;R4C8_N242_N250;1;R3C8_W25;R3C8_N251_W250;1;R3C7_X08;R3C7_W251_X08;1;R3C7_SEL0;R3C7_X08_SEL0;1;R9C7_W22;R9C7_S222_W220;1;R9C5_X05;R9C5_W222_X05;1;R9C5_SEL0;R9C5_X05_SEL0;1;R8C5_SEL0;R8C5_W261_SEL0;1;R6C5_SEL2;R6C5_X05_SEL2;1;R4C9_N24;R4C9_E241_N240;1;R3C9_X05;R3C9_N241_X05;1;R3C9_SEL2;R3C9_X05_SEL2;1;R5C9_SEL4;R5C9_X05_SEL4;1;R5C7_W22;R5C7_N222_W220;1;R5C6_X05;R5C6_W221_X05;1;R5C6_SEL2;R5C6_X05_SEL2;1;R3C8_SEL2;R3C8_X05_SEL2;1;R6C5_X05;R6C5_N261_X05;1;R6C5_SEL0;R6C5_X05_SEL0;1;R4C6_SEL0;R4C6_X07_SEL0;1;R5C7_N22;R5C7_N222_N220;1;R3C7_X07;R3C7_N222_X07;1;R3C7_SEL2;R3C7_X07_SEL2;1;R4C6_X07;R4C6_W242_X07;1;R4C6_SEL2;R4C6_X07_SEL2;1;R7C7_N22;R7C7_W121_N220;1;R5C7_X05;R5C7_N222_X05;1;R5C7_SEL0;R5C7_X05_SEL0;1;R9C9_SEL2;R9C9_X05_SEL2;1;R4C9_SEL2;R4C9_X07_SEL2;1;R8C8_SEL0;R8C8_X06_SEL0;1;R5C4_SEL0;R5C4_W261_SEL0;1;R9C7_SEL0;R9C7_X07_SEL0;1;R9C6_SEL4;R9C6_X05_SEL4;1;R7C7_S22;R7C7_W121_S220;1;R9C7_X07;R9C7_S222_X07;1;R9C7_SEL2;R9C7_X07_SEL2;1;R5C9_SEL0;R5C9_X05_SEL0;1;R6C4_SEL2;R6C4_W261_SEL2;1;R5C5_SEL0;R5C5_X05_SEL0;1;R8C6_X05;R8C6_S261_X05;1;R8C6_SEL2;R8C6_X05_SEL2;1;R4C8_N24;R4C8_N242_N240;1;R3C8_X05;R3C8_N241_X05;1;R3C8_SEL0;R3C8_X05_SEL0;1;R4C8_SEL0;R4C8_X07_SEL0;1;R9C8_SEL2;R9C8_X06_SEL2;1;R4C9_SEL6;R4C9_X07_SEL6;1;R4C9_SEL4;R4C9_X07_SEL4;1;R5C9_SEL2;R5C9_X05_SEL2;1;R8C6_W26;R8C6_S261_W260;1;R8C5_SEL2;R8C5_W261_SEL2;1;R9C8_X06;R9C8_S272_X06;1;R9C8_SEL0;R9C8_X06_SEL0;1;R6C5_W26;R6C5_N261_W260;1;R6C4_SEL0;R6C4_W261_SEL0;1;R4C8_E24;R4C8_N242_E240;1;R4C9_X07;R4C9_E241_X07;1;R4C9_SEL0;R4C9_X07_SEL0;1;R5C6_X07;R5C6_W242_X07;1;R5C6_SEL0;R5C6_X07_SEL0;1;R7C4_SEL0;R7C4_W261_SEL0;1;R9C6_SEL6;R9C6_X05_SEL6;1;R5C5_X05;R5C5_N262_X05;1;R5C5_SEL2;R5C5_X05_SEL2;1;R7C8_S27;R7C8_F7_S270;1;R8C8_X06;R8C8_S271_X06;1;R8C8_SEL2;R8C8_X06_SEL2;1;R9C9_SEL0;R9C9_X05_SEL0;1;R5C9_X05;R5C9_N262_X05;1;R5C9_SEL6;R5C9_X05_SEL6;1;R4C7_SEL2;R4C7_X07_SEL2;1;R9C6_SEL0;R9C6_X05_SEL0;1;R7C5_N26;R7C5_W262_N260;1;R5C5_W26;R5C5_N262_W260;1;R5C4_SEL2;R5C4_W261_SEL2;1;R4C7_X07;R4C7_W241_X07;1;R4C7_SEL0;R4C7_X07_SEL0;1;R7C8_N10;R7C8_F7_N100;1;R6C8_N24;R6C8_N101_N240;1;R4C8_X07;R4C8_N242_X07;1;R4C8_SEL2;R4C8_X07_SEL2;1;R3C9_X08;R3C9_N272_X08;1;R3C9_SEL0;R3C9_X08_SEL0;1;R7C6_S26;R7C6_W261_S260;1;R9C6_X05;R9C6_S262_X05;1;R9C6_SEL2;R9C6_X05_SEL2;1;R7C9_S26;R7C9_E121_S260;1;R9C9_X05;R9C9_S262_X05;1;R9C9_SEL6;R9C9_X05_SEL6;1;R7C7_W26;R7C7_W121_W260;1;R7C5_W26;R7C5_W262_W260;1;R7C4_SEL2;R7C4_W261_SEL2;1;R7C8_F7;;1;R7C8_EW20;R7C8_F7_EW20;1;R7C9_N26;R7C9_E121_N260;1;R5C9_N27;R5C9_N262_N270;1;R4C8_W24;R4C8_N242_W240;1;R5C8_W24;R5C8_N241_W240;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905710 ] ,
          "attributes": {
            "ROUTING": "R5C6_F3;;1;R5C6_I1MUX2;R5C6_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905709 ] ,
          "attributes": {
            "ROUTING": "R5C6_F2;;1;R5C6_I0MUX2;R5C6_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "send_LUT2_I1_I0[5]": {
          "hide_name": 0,
          "bits": [ 3905707 ] ,
          "attributes": {
            "ROUTING": "R5C6_N25;R5C6_N242_N250;1;R4C6_X04;R4C6_N251_X04;1;R4C6_SEL1;R4C6_X04_SEL1;1;R9C8_X01;R9C8_S202_X01;1;R9C8_SEL1;R9C8_X01_SEL1;1;R5C6_W24;R5C6_N242_W240;1;R5C5_X03;R5C5_W241_X03;1;R5C5_SEL1;R5C5_X03_SEL1;1;R3C7_SEL1;R3C7_N262_SEL1;1;R9C8_E20;R9C8_S202_E200;1;R9C9_X01;R9C9_E201_X01;1;R9C9_SEL1;R9C9_X01_SEL1;1;R7C6_W24;R7C6_W101_W240;1;R7C4_X03;R7C4_W242_X03;1;R7C4_SEL1;R7C4_X03_SEL1;1;R7C6_N24;R7C6_W101_N240;1;R5C6_X03;R5C6_N242_X03;1;R5C6_SEL1;R5C6_X03_SEL1;1;R7C7_E10;R7C7_F6_E100;1;R7C8_S20;R7C8_E101_S200;1;R8C8_X01;R8C8_S201_X01;1;R8C8_SEL1;R8C8_X01_SEL1;1;R5C9_SEL1;R5C9_N261_SEL1;1;R9C6_SEL1;R9C6_X01_SEL1;1;R6C4_X04;R6C4_W271_X04;1;R6C4_SEL1;R6C4_X04_SEL1;1;R5C8_N26;R5C8_E261_N260;1;R4C8_SEL1;R4C8_N261_SEL1;1;R6C7_E26;R6C7_N261_E260;1;R6C9_N26;R6C9_E262_N260;1;R5C9_SEL5;R5C9_N261_SEL5;1;R6C5_W83;R6C5_W262_W830;1;R6C4_N26;R6C4_E838_N260;1;R5C4_SEL1;R5C4_N261_SEL1;1;R8C7_E26;R8C7_S261_E260;1;R8C9_S26;R8C9_E262_S260;1;R9C9_SEL5;R9C9_S261_SEL5;1;R8C5_SEL1;R8C5_X01_SEL1;1;R8C6_SEL1;R8C6_X01_SEL1;1;R8C6_W20;R8C6_S201_W200;1;R8C5_X01;R8C5_W201_X01;1;R7C7_W10;R7C7_F6_W100;1;R7C6_S20;R7C6_W101_S200;1;R9C6_X01;R9C6_S202_X01;1;R9C6_SEL5;R9C6_X01_SEL5;1;R3C8_X03;R3C8_E261_X03;1;R3C8_SEL1;R3C8_X03_SEL1;1;R3C7_E26;R3C7_N262_E260;1;R3C9_X03;R3C9_E262_X03;1;R3C9_SEL1;R3C9_X03_SEL1;1;R4C9_SEL1;R4C9_N261_SEL1;1;R6C5_W27;R6C5_W262_W270;1;R9C7_SEL1;R9C7_S262_SEL1;1;R5C9_N26;R5C9_E262_N260;1;R4C9_SEL5;R4C9_N261_SEL5;1;R5C7_E26;R5C7_N262_E260;1;R8C6_X01;R8C6_S201_X01;1;R5C7_SEL1;R5C7_N262_SEL1;1;R7C7_S26;R7C7_F6_S260;1;R9C7_W26;R9C7_S262_W260;1;R9C5_X03;R9C5_W262_X03;1;R9C5_SEL1;R9C5_X03_SEL1;1;R6C7_W26;R6C7_N261_W260;1;R6C5_X03;R6C5_W262_X03;1;R6C5_SEL1;R6C5_X03_SEL1;1;R7C7_F6;;1;R7C7_N26;R7C7_F6_N260;1;R5C7_N26;R5C7_N262_N260;1;R4C7_SEL1;R4C7_N261_SEL1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905705 ] ,
          "attributes": {
            "ROUTING": "R5C6_OF0;;1;R5C6_I1MUX1;R5C6_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905704 ] ,
          "attributes": {
            "ROUTING": "R5C6_OF2;;1;R5C6_I0MUX1;R5C6_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET": {
          "hide_name": 0,
          "bits": [ 3905702 ] ,
          "attributes": {
            "ROUTING": "R5C6_OF1;;1;R5C6_E21;R5C6_OF1_E210;1;R5C8_LSR1;R5C8_E212_LSR1;1"
          }
        },
        "tx.clk_count[14]": {
          "hide_name": 0,
          "bits": [ 3905701 ] ,
          "attributes": {
            "ROUTING": "R5C8_Q3;;1;R5C8_S23;R5C8_Q3_S230;1;R7C8_B3;R7C8_S232_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3905700 ] ,
          "attributes": {
            "ROUTING": "R6C8_A7;R6C8_N231_A7;1;R7C8_F3;;1;R7C8_N23;R7C8_F3_N230;1;R5C8_X02;R5C8_N232_X02;1;R5C8_A3;R5C8_X02_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3905698 ] ,
          "attributes": {
            "ROUTING": "R4C9_OF5;;1;R4C9_S25;R4C9_OF5_S250;1;R6C9_E25;R6C9_S252_E250;1;R6C10_S25;R6C10_E251_S250;1;R7C10_X06;R7C10_S251_X06;1;R7C10_LSR2;R7C10_X06_LSR2;1"
          }
        },
        "tx.clk_count[23]": {
          "hide_name": 0,
          "bits": [ 3905697 ] ,
          "attributes": {
            "ROUTING": "R7C10_Q4;;1;R7C10_X07;R7C10_Q4_X07;1;R7C10_B0;R7C10_X07_B0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3905696 ] ,
          "attributes": {
            "ROUTING": "R7C10_B6;R7C10_X05_B6;1;R7C10_F0;;1;R7C10_X05;R7C10_F0_X05;1;R7C10_A4;R7C10_X05_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.clk_count_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3905694 ] ,
          "attributes": {
            "ROUTING": "R4C9_OF1;;1;R4C9_S21;R4C9_OF1_S210;1;R6C9_E21;R6C9_S212_E210;1;R6C10_LSR1;R6C10_E211_LSR1;1"
          }
        },
        "tx.clk_count[24]": {
          "hide_name": 0,
          "bits": [ 3905693 ] ,
          "attributes": {
            "ROUTING": "R6C10_Q3;;1;R6C10_SN10;R6C10_Q3_SN10;1;R7C10_B1;R7C10_S111_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24",
            "hdlname": "tx clk_count"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3905692 ] ,
          "attributes": {
            "ROUTING": "R7C10_N13;R7C10_F1_N130;1;R7C10_C6;R7C10_N130_C6;1;R7C10_F1;;1;R7C10_SN10;R7C10_F1_SN10;1;R6C10_A3;R6C10_N111_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3905689 ] ,
          "attributes": {
            "ROUTING": "R14C6_F6;;1;R14C6_X03;R14C6_F6_X03;1;R14C6_B2;R14C6_X03_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3905687 ] ,
          "attributes": {
            "ROUTING": "R13C6_F6;;1;R13C6_S13;R13C6_F6_S130;1;R14C6_A2;R14C6_S131_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905684 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF0;;1;R14C7_I1MUX1;R14C7_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.buff_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 3905683 ] ,
          "attributes": {
            "ROUTING": "R14C7_F1;;1;R14C7_I1MUX0;R14C7_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.len[0]": {
          "hide_name": 0,
          "bits": [ 3905681 ] ,
          "attributes": {
            "ROUTING": "R14C7_SEL0;R14C7_E261_SEL0;1;R14C6_E26;R14C6_S121_E260;1;R14C7_SEL2;R14C7_E261_SEL2;1;R13C6_X06;R13C6_Q3_X06;1;R13C6_C6;R13C6_X06_C6;1;R13C6_E23;R13C6_Q3_E230;1;R13C7_B1;R13C7_E231_B1;1;R13C6_SN10;R13C6_Q3_SN10;1;R14C6_D6;R14C6_S111_D6;1;R13C6_Q3;;1;R13C6_SN20;R13C6_Q3_SN20;1;R14C6_B4;R14C6_S121_B4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:26.16-26.19",
            "hdlname": "tx len"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3905680 ] ,
          "attributes": {
            "ROUTING": "R14C6_A0;R14C6_N100_A0;1;R14C6_F4;;1;R14C6_N10;R14C6_F4_N100;1;R14C6_A1;R14C6_N100_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.buff_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3905678 ] ,
          "attributes": {
            "ROUTING": "R14C7_F0;;1;R14C7_I0MUX0;R14C7_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.buff[0]": {
          "hide_name": 0,
          "bits": [ 3905676 ] ,
          "attributes": {
            "ROUTING": "R15C6_N20;R15C6_Q0_N200;1;R14C6_X07;R14C6_N201_X07;1;R14C6_A4;R14C6_X07_A4;1;R15C6_Q0;;1;R15C6_N10;R15C6_Q0_N100;1;R14C6_B6;R14C6_N101_B6;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:25.16-25.20",
            "hdlname": "tx buff"
          }
        },
        "tx.buff[1]": {
          "hide_name": 0,
          "bits": [ 3905673 ] ,
          "attributes": {
            "ROUTING": "R15C6_Q4;;1;R15C6_SN20;R15C6_Q4_SN20;1;R14C6_A6;R14C6_N121_A6;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:25.16-25.20",
            "hdlname": "tx buff"
          }
        },
        "char[0]": {
          "hide_name": 0,
          "bits": [ 3905672 ] ,
          "attributes": {
            "ROUTING": "R15C4_OF1;;1;R15C4_E21;R15C4_OF1_E210;1;R15C6_X06;R15C6_E212_X06;1;R15C6_A4;R15C6_X06_A4;1",
            "hdlname": "tx data",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:9.25-9.29"
          }
        },
        "tx.buff[2]": {
          "hide_name": 0,
          "bits": [ 3905669 ] ,
          "attributes": {
            "ROUTING": "R13C3_Q3;;1;R13C3_EW10;R13C3_Q3_EW10;1;R13C4_E25;R13C4_E111_E250;1;R13C6_A6;R13C6_E252_A6;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:25.16-25.20",
            "hdlname": "tx buff"
          }
        },
        "char[1]": {
          "hide_name": 0,
          "bits": [ 3905668 ] ,
          "attributes": {
            "ROUTING": "R13C4_OF1;;1;R13C4_W21;R13C4_OF1_W210;1;R13C3_X02;R13C3_W211_X02;1;R13C3_A3;R13C3_X02_A3;1",
            "hdlname": "tx data",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:9.25-9.29"
          }
        },
        "tx.buff[3]": {
          "hide_name": 0,
          "bits": [ 3905665 ] ,
          "attributes": {
            "ROUTING": "R13C5_Q4;;1;R13C5_E13;R13C5_Q4_E130;1;R13C6_B6;R13C6_E131_B6;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:25.16-25.20",
            "hdlname": "tx buff"
          }
        },
        "char[2]": {
          "hide_name": 0,
          "bits": [ 3905664 ] ,
          "attributes": {
            "ROUTING": "R14C4_OF5;;1;R14C4_N13;R14C4_OF5_N130;1;R13C4_E27;R13C4_N131_E270;1;R13C5_A4;R13C5_E271_A4;1",
            "hdlname": "tx data",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:9.25-9.29"
          }
        },
        "tx.buff[4]": {
          "hide_name": 0,
          "bits": [ 3905661 ] ,
          "attributes": {
            "ROUTING": "R16C3_Q2;;1;R16C3_N22;R16C3_Q2_N220;1;R14C3_E22;R14C3_N222_E220;1;R14C5_E22;R14C5_E222_E220;1;R14C7_X01;R14C7_E222_X01;1;R14C7_A0;R14C7_X01_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:25.16-25.20",
            "hdlname": "tx buff"
          }
        },
        "char[3]": {
          "hide_name": 0,
          "bits": [ 3905660 ] ,
          "attributes": {
            "ROUTING": "R15C3_OF1;;1;R15C3_S21;R15C3_OF1_S210;1;R16C3_X02;R16C3_S211_X02;1;R16C3_A2;R16C3_X02_A2;1",
            "hdlname": "tx data",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:9.25-9.29"
          }
        },
        "tx.buff[5]": {
          "hide_name": 0,
          "bits": [ 3905657 ] ,
          "attributes": {
            "ROUTING": "R16C5_Q3;;1;R16C5_N13;R16C5_Q3_N130;1;R15C5_E27;R15C5_N131_E270;1;R15C7_N27;R15C7_E272_N270;1;R14C7_A1;R14C7_N271_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:25.16-25.20",
            "hdlname": "tx buff"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906348 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF2;;1;R14C6_I0MUX1;R14C6_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.buff[7]": {
          "hide_name": 0,
          "bits": [ 3905653 ] ,
          "attributes": {
            "ROUTING": "R15C5_Q2;;1;R15C5_SN10;R15C5_Q2_SN10;1;R14C5_E25;R14C5_N111_E250;1;R14C7_X04;R14C7_E252_X04;1;R14C7_B1;R14C7_X04_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:25.16-25.20",
            "hdlname": "tx buff"
          }
        },
        "char[6]": {
          "hide_name": 0,
          "bits": [ 3905652 ] ,
          "attributes": {
            "ROUTING": "R15C5_A2;R15C5_S251_A2;1;R14C3_OF5;;1;R14C3_E25;R14C3_OF5_E250;1;R14C5_S25;R14C5_E252_S250;1;R16C5_A3;R16C5_S252_A3;1",
            "hdlname": "tx data",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:9.25-9.29"
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3905649 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3905647 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3[0]": {
          "hide_name": 0,
          "bits": [ 3905646 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3905643 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3[1]": {
          "hide_name": 0,
          "bits": [ 3905642 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3905639 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3[2]": {
          "hide_name": 0,
          "bits": [ 3905638 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3905635 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3905634 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3905631 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3[4]": {
          "hide_name": 0,
          "bits": [ 3905630 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3905627 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_I3[5]": {
          "hide_name": 0,
          "bits": [ 3905626 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905621 ] ,
          "attributes": {
            "ROUTING": "R11C7_F1;;1;R11C7_I1MUX0;R11C7_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905620 ] ,
          "attributes": {
            "ROUTING": "R11C7_F0;;1;R11C7_I0MUX0;R11C7_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905616 ] ,
          "attributes": {
            "ROUTING": "R11C7_F3;;1;R11C7_I1MUX2;R11C7_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905615 ] ,
          "attributes": {
            "ROUTING": "R11C7_F2;;1;R11C7_I0MUX2;R11C7_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905613 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF0;;1;R11C7_I1MUX1;R11C7_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905612 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF2;;1;R11C7_I0MUX1;R11C7_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905608 ] ,
          "attributes": {
            "ROUTING": "R11C7_F5;;1;R11C7_I1MUX4;R11C7_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905607 ] ,
          "attributes": {
            "ROUTING": "R11C7_F4;;1;R11C7_I0MUX4;R11C7_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905603 ] ,
          "attributes": {
            "ROUTING": "R11C7_F7;;1;R11C7_I1MUX6;R11C7_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905602 ] ,
          "attributes": {
            "ROUTING": "R11C7_F6;;1;R11C7_I0MUX6;R11C7_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905600 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF4;;1;R11C7_I1MUX5;R11C7_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905599 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF6;;1;R11C7_I0MUX5;R11C7_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3905597 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF1;;1;R11C7_I1MUX3;R11C7_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3905596 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF5;;1;R11C7_I0MUX3;R11C7_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905592 ] ,
          "attributes": {
            "ROUTING": "R11C8_F1;;1;R11C8_I1MUX0;R11C8_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905591 ] ,
          "attributes": {
            "ROUTING": "R11C8_F0;;1;R11C8_I0MUX0;R11C8_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905587 ] ,
          "attributes": {
            "ROUTING": "R11C8_F3;;1;R11C8_I1MUX2;R11C8_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905586 ] ,
          "attributes": {
            "ROUTING": "R11C8_F2;;1;R11C8_I0MUX2;R11C8_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905584 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF0;;1;R11C8_I1MUX1;R11C8_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905583 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF2;;1;R11C8_I0MUX1;R11C8_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905579 ] ,
          "attributes": {
            "ROUTING": "R11C8_F5;;1;R11C8_I1MUX4;R11C8_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905578 ] ,
          "attributes": {
            "ROUTING": "R11C8_F4;;1;R11C8_I0MUX4;R11C8_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905574 ] ,
          "attributes": {
            "ROUTING": "R11C8_F7;;1;R11C8_I1MUX6;R11C8_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905573 ] ,
          "attributes": {
            "ROUTING": "R11C8_F6;;1;R11C8_I0MUX6;R11C8_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905571 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF4;;1;R11C8_I1MUX5;R11C8_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905570 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF6;;1;R11C8_I0MUX5;R11C8_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3905568 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF1;;1;R11C8_I1MUX3;R11C8_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3905567 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF5;;1;R11C8_I0MUX3;R11C8_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905563 ] ,
          "attributes": {
            "ROUTING": "R13C8_F1;;1;R13C8_I1MUX0;R13C8_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905562 ] ,
          "attributes": {
            "ROUTING": "R13C8_F0;;1;R13C8_I0MUX0;R13C8_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905558 ] ,
          "attributes": {
            "ROUTING": "R13C8_F3;;1;R13C8_I1MUX2;R13C8_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905557 ] ,
          "attributes": {
            "ROUTING": "R13C8_F2;;1;R13C8_I0MUX2;R13C8_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905555 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF0;;1;R13C8_I1MUX1;R13C8_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905554 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF2;;1;R13C8_I0MUX1;R13C8_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905550 ] ,
          "attributes": {
            "ROUTING": "R13C8_F5;;1;R13C8_I1MUX4;R13C8_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905549 ] ,
          "attributes": {
            "ROUTING": "R13C8_F4;;1;R13C8_I0MUX4;R13C8_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905545 ] ,
          "attributes": {
            "ROUTING": "R13C8_F7;;1;R13C8_I1MUX6;R13C8_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905544 ] ,
          "attributes": {
            "ROUTING": "R13C8_F6;;1;R13C8_I0MUX6;R13C8_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905542 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF4;;1;R13C8_I1MUX5;R13C8_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905541 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF6;;1;R13C8_I0MUX5;R13C8_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3905539 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF1;;1;R13C8_I1MUX3;R13C8_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3905538 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF5;;1;R13C8_I0MUX3;R13C8_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905534 ] ,
          "attributes": {
            "ROUTING": "R13C9_F1;;1;R13C9_I1MUX0;R13C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905533 ] ,
          "attributes": {
            "ROUTING": "R13C9_F0;;1;R13C9_I0MUX0;R13C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905529 ] ,
          "attributes": {
            "ROUTING": "R13C9_F3;;1;R13C9_I1MUX2;R13C9_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905528 ] ,
          "attributes": {
            "ROUTING": "R13C9_F2;;1;R13C9_I0MUX2;R13C9_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905526 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF0;;1;R13C9_I1MUX1;R13C9_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905525 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF2;;1;R13C9_I0MUX1;R13C9_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905521 ] ,
          "attributes": {
            "ROUTING": "R13C9_F5;;1;R13C9_I1MUX4;R13C9_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905520 ] ,
          "attributes": {
            "ROUTING": "R13C9_F4;;1;R13C9_I0MUX4;R13C9_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905516 ] ,
          "attributes": {
            "ROUTING": "R13C9_F7;;1;R13C9_I1MUX6;R13C9_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905515 ] ,
          "attributes": {
            "ROUTING": "R13C9_F6;;1;R13C9_I0MUX6;R13C9_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905513 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF4;;1;R13C9_I1MUX5;R13C9_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905512 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF6;;1;R13C9_I0MUX5;R13C9_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3905510 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF1;;1;R13C9_I1MUX3;R13C9_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3905509 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF5;;1;R13C9_I0MUX3;R13C9_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3905507 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF3;;1;R13C8_I1MUX7;R13C8_OF3_DUMMY_I1MUX7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0": {
          "hide_name": 0,
          "bits": [ 3905506 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF3;;1;R13C8_I0MUX7;R13C8_OF3_DUMMY_I0MUX7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905502 ] ,
          "attributes": {
            "ROUTING": "R13C13_F1;;1;R13C13_I1MUX0;R13C13_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905501 ] ,
          "attributes": {
            "ROUTING": "R13C13_F0;;1;R13C13_I0MUX0;R13C13_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905497 ] ,
          "attributes": {
            "ROUTING": "R13C13_F3;;1;R13C13_I1MUX2;R13C13_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905496 ] ,
          "attributes": {
            "ROUTING": "R13C13_F2;;1;R13C13_I0MUX2;R13C13_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905494 ] ,
          "attributes": {
            "ROUTING": "R13C13_OF0;;1;R13C13_I1MUX1;R13C13_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905493 ] ,
          "attributes": {
            "ROUTING": "R13C13_OF2;;1;R13C13_I0MUX1;R13C13_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905489 ] ,
          "attributes": {
            "ROUTING": "R13C13_F5;;1;R13C13_I1MUX4;R13C13_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905488 ] ,
          "attributes": {
            "ROUTING": "R13C13_F4;;1;R13C13_I0MUX4;R13C13_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905484 ] ,
          "attributes": {
            "ROUTING": "R13C13_F7;;1;R13C13_I1MUX6;R13C13_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905483 ] ,
          "attributes": {
            "ROUTING": "R13C13_F6;;1;R13C13_I0MUX6;R13C13_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905481 ] ,
          "attributes": {
            "ROUTING": "R13C13_OF4;;1;R13C13_I1MUX5;R13C13_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905480 ] ,
          "attributes": {
            "ROUTING": "R13C13_OF6;;1;R13C13_I0MUX5;R13C13_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3905478 ] ,
          "attributes": {
            "ROUTING": "R13C13_OF1;;1;R13C13_I1MUX3;R13C13_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3905477 ] ,
          "attributes": {
            "ROUTING": "R13C13_OF5;;1;R13C13_I0MUX3;R13C13_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905473 ] ,
          "attributes": {
            "ROUTING": "R13C14_F1;;1;R13C14_I1MUX0;R13C14_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905472 ] ,
          "attributes": {
            "ROUTING": "R13C14_F0;;1;R13C14_I0MUX0;R13C14_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905468 ] ,
          "attributes": {
            "ROUTING": "R13C14_F3;;1;R13C14_I1MUX2;R13C14_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905467 ] ,
          "attributes": {
            "ROUTING": "R13C14_F2;;1;R13C14_I0MUX2;R13C14_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905465 ] ,
          "attributes": {
            "ROUTING": "R13C14_OF0;;1;R13C14_I1MUX1;R13C14_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905464 ] ,
          "attributes": {
            "ROUTING": "R13C14_OF2;;1;R13C14_I0MUX1;R13C14_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905460 ] ,
          "attributes": {
            "ROUTING": "R13C14_F5;;1;R13C14_I1MUX4;R13C14_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905459 ] ,
          "attributes": {
            "ROUTING": "R13C14_F4;;1;R13C14_I0MUX4;R13C14_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905455 ] ,
          "attributes": {
            "ROUTING": "R13C14_F7;;1;R13C14_I1MUX6;R13C14_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905454 ] ,
          "attributes": {
            "ROUTING": "R13C14_F6;;1;R13C14_I0MUX6;R13C14_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905452 ] ,
          "attributes": {
            "ROUTING": "R13C14_OF4;;1;R13C14_I1MUX5;R13C14_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905451 ] ,
          "attributes": {
            "ROUTING": "R13C14_OF6;;1;R13C14_I0MUX5;R13C14_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3905449 ] ,
          "attributes": {
            "ROUTING": "R13C14_OF1;;1;R13C14_I1MUX3;R13C14_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3905448 ] ,
          "attributes": {
            "ROUTING": "R13C14_OF5;;1;R13C14_I0MUX3;R13C14_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3905446 ] ,
          "attributes": {
            "ROUTING": "R13C13_OF3;;1;R13C13_I1MUX7;R13C13_OF3_DUMMY_I1MUX7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3905445 ] ,
          "attributes": {
            "ROUTING": "R13C14_OF3;;1;R13C13_I0MUX7;R13C13_OF3_DUMMY_I0MUX7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905441 ] ,
          "attributes": {
            "ROUTING": "R11C12_F1;;1;R11C12_I1MUX0;R11C12_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905440 ] ,
          "attributes": {
            "ROUTING": "R11C12_F0;;1;R11C12_I0MUX0;R11C12_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905436 ] ,
          "attributes": {
            "ROUTING": "R11C12_F3;;1;R11C12_I1MUX2;R11C12_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905435 ] ,
          "attributes": {
            "ROUTING": "R11C12_F2;;1;R11C12_I0MUX2;R11C12_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905433 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF0;;1;R11C12_I1MUX1;R11C12_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905432 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF2;;1;R11C12_I0MUX1;R11C12_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905428 ] ,
          "attributes": {
            "ROUTING": "R11C12_F5;;1;R11C12_I1MUX4;R11C12_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905427 ] ,
          "attributes": {
            "ROUTING": "R11C12_F4;;1;R11C12_I0MUX4;R11C12_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905423 ] ,
          "attributes": {
            "ROUTING": "R11C12_F7;;1;R11C12_I1MUX6;R11C12_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905422 ] ,
          "attributes": {
            "ROUTING": "R11C12_F6;;1;R11C12_I0MUX6;R11C12_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905420 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF4;;1;R11C12_I1MUX5;R11C12_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905419 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF6;;1;R11C12_I0MUX5;R11C12_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3905417 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF1;;1;R11C12_I1MUX3;R11C12_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3905416 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF5;;1;R11C12_I0MUX3;R11C12_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905412 ] ,
          "attributes": {
            "ROUTING": "R11C13_F1;;1;R11C13_I1MUX0;R11C13_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905411 ] ,
          "attributes": {
            "ROUTING": "R11C13_F0;;1;R11C13_I0MUX0;R11C13_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905407 ] ,
          "attributes": {
            "ROUTING": "R11C13_F3;;1;R11C13_I1MUX2;R11C13_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905406 ] ,
          "attributes": {
            "ROUTING": "R11C13_F2;;1;R11C13_I0MUX2;R11C13_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905404 ] ,
          "attributes": {
            "ROUTING": "R11C13_OF0;;1;R11C13_I1MUX1;R11C13_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905403 ] ,
          "attributes": {
            "ROUTING": "R11C13_OF2;;1;R11C13_I0MUX1;R11C13_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905399 ] ,
          "attributes": {
            "ROUTING": "R11C13_F5;;1;R11C13_I1MUX4;R11C13_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905398 ] ,
          "attributes": {
            "ROUTING": "R11C13_F4;;1;R11C13_I0MUX4;R11C13_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905394 ] ,
          "attributes": {
            "ROUTING": "R11C13_F7;;1;R11C13_I1MUX6;R11C13_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905393 ] ,
          "attributes": {
            "ROUTING": "R11C13_F6;;1;R11C13_I0MUX6;R11C13_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905391 ] ,
          "attributes": {
            "ROUTING": "R11C13_OF4;;1;R11C13_I1MUX5;R11C13_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905390 ] ,
          "attributes": {
            "ROUTING": "R11C13_OF6;;1;R11C13_I0MUX5;R11C13_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3905388 ] ,
          "attributes": {
            "ROUTING": "R11C13_OF1;;1;R11C13_I1MUX3;R11C13_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3905387 ] ,
          "attributes": {
            "ROUTING": "R11C13_OF5;;1;R11C13_I0MUX3;R11C13_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3905385 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF3;;1;R11C12_I1MUX7;R11C12_OF3_DUMMY_I1MUX7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3905384 ] ,
          "attributes": {
            "ROUTING": "R11C13_OF3;;1;R11C12_I0MUX7;R11C12_OF3_DUMMY_I0MUX7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3905382 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF3;;1;R11C7_I1MUX7;R11C7_OF3_DUMMY_I1MUX7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3905381 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF3;;1;R11C7_I0MUX7;R11C7_OF3_DUMMY_I0MUX7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "start_LUT4_I1_F[6]": {
          "hide_name": 0,
          "bits": [ 3905379 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF7;;1;R11C7_W13;R11C7_OF7_W130;1;R11C6_S23;R11C6_W131_S230;1;R12C6_X02;R12C6_S231_X02;1;R12C6_SEL3;R12C6_X02_SEL3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905375 ] ,
          "attributes": {
            "ROUTING": "R14C5_F1;;1;R14C5_I1MUX0;R14C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905374 ] ,
          "attributes": {
            "ROUTING": "R14C5_F0;;1;R14C5_I0MUX0;R14C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905370 ] ,
          "attributes": {
            "ROUTING": "R14C5_F3;;1;R14C5_I1MUX2;R14C5_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905369 ] ,
          "attributes": {
            "ROUTING": "R14C5_F2;;1;R14C5_I0MUX2;R14C5_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905367 ] ,
          "attributes": {
            "ROUTING": "R14C5_OF0;;1;R14C5_I1MUX1;R14C5_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905366 ] ,
          "attributes": {
            "ROUTING": "R14C5_OF2;;1;R14C5_I0MUX1;R14C5_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905362 ] ,
          "attributes": {
            "ROUTING": "R14C5_F5;;1;R14C5_I1MUX4;R14C5_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905361 ] ,
          "attributes": {
            "ROUTING": "R14C5_F4;;1;R14C5_I0MUX4;R14C5_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3905357 ] ,
          "attributes": {
            "ROUTING": "R14C5_F7;;1;R14C5_I1MUX6;R14C5_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3905356 ] ,
          "attributes": {
            "ROUTING": "R14C5_F6;;1;R14C5_I0MUX6;R14C5_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3905354 ] ,
          "attributes": {
            "ROUTING": "R14C5_OF4;;1;R14C5_I1MUX5;R14C5_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3905353 ] ,
          "attributes": {
            "ROUTING": "R14C5_OF6;;1;R14C5_I0MUX5;R14C5_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3905351 ] ,
          "attributes": {
            "ROUTING": "R14C5_OF1;;1;R14C5_I1MUX3;R14C5_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3905350 ] ,
          "attributes": {
            "ROUTING": "R14C5_OF5;;1;R14C5_I0MUX3;R14C5_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT6_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3905348 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF5;;1;R12C6_I0MUX3;R12C6_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 3905346 ] ,
          "attributes": {
            "ROUTING": "R12C6_SEL5;R12C6_X01_SEL5;1;R11C12_OF7;;1;R11C12_W27;R11C12_OF7_W270;1;R11C10_W22;R11C10_W272_W220;1;R11C8_W22;R11C8_W222_W220;1;R11C6_S22;R11C6_W222_S220;1;R12C6_X01;R12C6_S221_X01;1;R12C6_SEL1;R12C6_X01_SEL1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 3905345 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF1;;1;R12C6_I1MUX3;R12C6_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_O": {
          "hide_name": 0,
          "bits": [ 3905340 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF6;;1;R12C6_I0MUX5;R12C6_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 3905339 ] ,
          "attributes": {
            "ROUTING": "R12C6_F7;;1;R12C6_I1MUX6;R12C6_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 3905338 ] ,
          "attributes": {
            "ROUTING": "R12C6_F6;;1;R12C6_I0MUX6;R12C6_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_O": {
          "hide_name": 0,
          "bits": [ 3905334 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF4;;1;R12C6_I1MUX5;R12C6_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 3905333 ] ,
          "attributes": {
            "ROUTING": "R12C6_F5;;1;R12C6_I1MUX4;R12C6_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 3905332 ] ,
          "attributes": {
            "ROUTING": "R12C6_F4;;1;R12C6_I0MUX4;R12C6_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3905328 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF2;;1;R12C6_I0MUX1;R12C6_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3905327 ] ,
          "attributes": {
            "ROUTING": "R12C6_F3;;1;R12C6_I1MUX2;R12C6_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3905326 ] ,
          "attributes": {
            "ROUTING": "R12C6_F2;;1;R12C6_I0MUX2;R12C6_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3905324 ] ,
          "attributes": {
            "ROUTING": "R12C6_SEL0;R12C6_X05_SEL0;1;R12C6_SEL2;R12C6_X05_SEL2;1;R12C6_SEL6;R12C6_X05_SEL6;1;R13C13_OF7;;1;R13C13_W27;R13C13_OF7_W270;1;R13C11_W27;R13C11_W272_W270;1;R13C9_W22;R13C9_W272_W220;1;R13C7_N22;R13C7_W222_N220;1;R12C7_W22;R12C7_N221_W220;1;R12C6_X05;R12C6_W221_X05;1;R12C6_SEL4;R12C6_X05_SEL4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3905323 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF0;;1;R12C6_I1MUX1;R12C6_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3905322 ] ,
          "attributes": {
            "ROUTING": "R12C6_F0;;1;R12C6_I0MUX0;R12C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3905320 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF7;;1;R13C8_W27;R13C8_OF7_W270;1;R13C6_N27;R13C6_W272_N270;1;R12C6_X06;R12C6_N271_X06;1;R12C6_D1;R12C6_X06_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3905319 ] ,
          "attributes": {
            "ROUTING": "R12C6_F1;;1;R12C6_I1MUX0;R12C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_I3[6]": {
          "hide_name": 0,
          "bits": [ 3905317 ] ,
          "attributes": {
            "ROUTING": "R12C5_F2;;1;R12C5_D7;R12C5_F2_D7;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3905314 ] ,
          "attributes": {
            "ROUTING": "R12C5_EW20;R12C5_F5_EW20;1;R12C6_C1;R12C6_E121_C1;1;R12C5_F5;;1;R12C5_S10;R12C5_F5_S100;1;R13C5_C0;R13C5_S101_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 3905312 ] ,
          "attributes": {
            "ROUTING": "R13C5_SN10;R13C5_Q0_SN10;1;R12C5_C5;R12C5_N111_C5;1;R13C5_Q0;;1;R13C5_N10;R13C5_Q0_N100;1;R12C5_B7;R12C5_N101_B7;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:16.9-16.14"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906344 ] ,
          "attributes": {
            "ROUTING": "R9C6_F1;;1;R9C6_I1MUX0;R9C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3905309 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:27.19-27.27|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len[1]": {
          "hide_name": 0,
          "bits": [ 3905308 ] ,
          "attributes": {
            "ROUTING": "R14C7_X07;R14C7_Q4_X07;1;R14C7_B0;R14C7_X07_B0;1;R13C6_N20;R13C6_W201_N200;1;R11C6_X01;R11C6_N202_X01;1;R11C6_A1;R11C6_X01_A1;1;R14C7_E10;R14C7_Q4_E100;1;R14C7_C1;R14C7_E100_C1;1;R14C7_N13;R14C7_Q4_N130;1;R13C7_B2;R13C7_N131_B2;1;R14C7_W10;R14C7_Q4_W100;1;R14C6_C6;R14C6_W101_C6;1;R14C7_Q4;;1;R14C7_N10;R14C7_Q4_N100;1;R13C7_W20;R13C7_N101_W200;1;R13C6_D6;R13C6_W201_D6;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:26.16-26.19",
            "hdlname": "tx len"
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3905306 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:27.19-27.27|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len[2]": {
          "hide_name": 0,
          "bits": [ 3905305 ] ,
          "attributes": {
            "ROUTING": "R13C6_N24;R13C6_Q4_N240;1;R11C6_X07;R11C6_N242_X07;1;R11C6_A2;R11C6_X07_A2;1;R13C7_S23;R13C7_E131_S230;1;R14C7_X02;R14C7_S231_X02;1;R14C7_SEL1;R14C7_X02_SEL1;1;R13C6_E13;R13C6_Q4_E130;1;R13C7_B3;R13C7_E131_B3;1;R13C6_Q4;;1;R13C6_S10;R13C6_Q4_S100;1;R14C6_C2;R14C6_S101_C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "tx len"
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3905303 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:27.19-27.27|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3905301 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:27.19-27.27|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.len[3]": {
          "hide_name": 0,
          "bits": [ 3905300 ] ,
          "attributes": {
            "ROUTING": "R13C6_N21;R13C6_Q1_N210;1;R11C6_X02;R11C6_N212_X02;1;R11C6_A3;R11C6_X02_A3;1;R13C6_S21;R13C6_Q1_S210;1;R14C6_X02;R14C6_S211_X02;1;R14C6_SEL1;R14C6_X02_SEL1;1;R13C6_Q1;;1;R13C6_E21;R13C6_Q1_E210;1;R13C7_B4;R13C7_E211_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "tx len"
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3905298 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:27.19-27.27|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "send_LUT2_I1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3905296 ] ,
          "attributes": {
            "ROUTING": "R12C5_S22;R12C5_W221_S220;1;R13C5_X01;R13C5_S221_X01;1;R13C5_A7;R13C5_X01_A7;1;R12C6_W22;R12C6_S121_W220;1;R12C5_X01;R12C5_W221_X01;1;R12C5_B5;R12C5_X01_B5;1;R11C6_SN20;R11C6_F4_SN20;1;R12C6_W26;R12C6_S121_W260;1;R12C5_C7;R12C5_W261_C7;1;R11C6_F4;;1;R11C6_N24;R11C6_F4_N240;1;R9C6_X03;R9C6_N242_X03;1;R9C6_A1;R9C6_X03_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "send_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3905294 ] ,
          "attributes": {
            "ROUTING": "R13C6_LSR2;R13C6_E271_LSR2;1;R15C6_LSR1;R15C6_X07_LSR1;1;R15C5_X05;R15C5_S241_X05;1;R15C5_CE1;R15C5_X05_CE1;1;R16C5_W24;R16C5_S242_W240;1;R16C3_X07;R16C3_W242_X07;1;R16C3_CE1;R16C3_X07_CE1;1;R15C6_CE0;R15C6_X07_CE0;1;R13C6_LSR0;R13C6_E271_LSR0;1;R13C7_S27;R13C7_E272_S270;1;R14C7_LSR2;R14C7_S271_LSR2;1;R13C5_X08;R13C5_F7_X08;1;R13C5_CE2;R13C5_X08_CE2;1;R13C5_W27;R13C5_F7_W270;1;R13C3_X08;R13C3_W272_X08;1;R13C3_CE1;R13C3_X08_CE1;1;R15C5_E24;R15C5_S241_E240;1;R15C6_X07;R15C6_E241_X07;1;R15C6_CE2;R15C6_X07_CE2;1;R13C5_S10;R13C5_F7_S100;1;R14C5_S24;R14C5_S101_S240;1;R16C5_X05;R16C5_S242_X05;1;R16C5_CE1;R16C5_X05_CE1;1;R13C5_E27;R13C5_F7_E270;1;R13C6_LSR1;R13C6_E271_LSR1;1;R13C5_F7;;1;R13C5_X04;R13C5_F7_X04;1;R13C5_C2;R13C5_X04_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "send": {
          "hide_name": 0,
          "bits": [ 3905292 ] ,
          "attributes": {
            "ROUTING": "R13C5_X05;R13C5_Q2_X05;1;R13C5_B7;R13C5_X05_B7;1;R12C5_A5;R12C5_N121_A5;1;R13C5_Q2;;1;R13C5_SN20;R13C5_Q2_SN20;1;R12C5_A7;R12C5_N121_A7;1",
            "hdlname": "tx send",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:8.23-8.27"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906343 ] ,
          "attributes": {
            "ROUTING": "R9C6_F0;;1;R9C6_I0MUX0;R9C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_6_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3905255 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_6_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3905252 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_6_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3905249 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_6_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3905246 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_6_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3905243 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3905240 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_6_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3905239 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "send_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3905236 ] ,
          "attributes": {
            "ROUTING": "R12C5_EW10;R12C5_F7_EW10;1;R12C6_A1;R12C6_E111_A1;1;R13C5_S21;R13C5_S111_S210;1;R15C5_E21;R15C5_S212_E210;1;R15C6_B6;R15C6_E211_B6;1;R13C5_B2;R13C5_S111_B2;1;R12C5_F7;;1;R12C5_SN10;R12C5_F7_SN10;1;R13C5_B0;R13C5_S111_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "send_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3905234 ] ,
          "attributes": {
            "ROUTING": "R14C6_N23;R14C6_E231_N230;1;R12C6_B1;R12C6_N232_B1;1;R14C5_E23;R14C5_OF3_E230;1;R14C6_S23;R14C6_E231_S230;1;R15C6_A6;R15C6_S231_A6;1;R13C5_N20;R13C5_N101_N200;1;R13C5_A0;R13C5_N200_A0;1;R13C5_A2;R13C5_E200_A2;1;R14C5_OF3;;1;R14C5_N10;R14C5_OF3_N100;1;R13C5_E20;R13C5_N101_E200;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos[0]": {
          "hide_name": 0,
          "bits": [ 3905231 ] ,
          "attributes": {
            "ROUTING": "R15C4_SEL0;R15C4_X07_SEL0;1;R14C4_S20;R14C4_Q0_S200;1;R15C4_X07;R15C4_S201_X07;1;R15C4_SEL2;R15C4_X07_SEL2;1;R14C4_N20;R14C4_Q0_N200;1;R12C4_X05;R12C4_N202_X05;1;R12C4_B1;R12C4_X05_B1;1;R14C4_D4;R14C4_S100_D4;1;R14C4_S10;R14C4_Q0_S100;1;R14C4_D5;R14C4_S100_D5;1;R14C4_D6;R14C4_S130_D6;1;R14C4_S13;R14C4_Q0_S130;1;R14C4_D7;R14C4_S130_D7;1;R13C4_A0;R13C4_N111_A0;1;R13C4_A1;R13C4_N111_A1;1;R13C4_A2;R13C4_N111_A2;1;R14C4_E13;R14C4_Q0_E130;1;R14C5_B1;R14C5_E131_B1;1;R14C3_A7;R14C3_W131_A7;1;R14C3_A4;R14C3_W131_A4;1;R14C3_A6;R14C3_W131_A6;1;R14C4_W13;R14C4_Q0_W130;1;R14C3_A5;R14C3_W131_A5;1;R15C4_S21;R15C4_S111_S210;1;R16C4_B1;R16C4_S211_B1;1;R15C3_C0;R15C3_X02_C0;1;R15C3_X02;R15C3_W211_X02;1;R15C3_C1;R15C3_X02_C1;1;R14C4_Q0;;1;R14C4_SN10;R14C4_Q0_SN10;1;R15C4_W21;R15C4_S111_W210;1;R15C3_B3;R15C3_W211_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:19.15-19.18"
          }
        },
        "pos_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3905230 ] ,
          "attributes": {
            "ROUTING": "R16C4_F1;;1;R16C4_N21;R16C4_F1_N210;1;R14C4_X02;R14C4_N212_X02;1;R14C4_A0;R14C4_X02_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos[1]": {
          "hide_name": 0,
          "bits": [ 3905228 ] ,
          "attributes": {
            "ROUTING": "R12C4_B2;R12C4_N212_B2;1;R15C4_W22;R15C4_S121_W220;1;R15C3_X01;R15C3_W221_X01;1;R15C3_SEL1;R15C3_X01_SEL1;1;R15C4_S22;R15C4_S121_S220;1;R16C4_X01;R16C4_S221_X01;1;R16C4_B2;R16C4_X01_B2;1;R14C4_X06;R14C4_Q1_X06;1;R14C4_A7;R14C4_X06_A7;1;R15C4_D2;R15C4_S121_D2;1;R15C4_D3;R15C4_S121_D3;1;R15C4_D0;R15C4_S121_D0;1;R14C4_SN20;R14C4_Q1_SN20;1;R15C4_D1;R15C4_S121_D1;1;R13C4_B0;R13C4_N211_B0;1;R13C4_B1;R13C4_N211_B1;1;R14C4_N21;R14C4_Q1_N210;1;R13C4_B2;R13C4_N211_B2;1;R14C4_EW20;R14C4_Q1_EW20;1;R14C5_C1;R14C5_E121_C1;1;R14C3_B6;R14C3_W111_B6;1;R14C3_B7;R14C3_W111_B7;1;R14C3_B4;R14C3_W111_B4;1;R14C4_EW10;R14C4_Q1_EW10;1;R14C3_B5;R14C3_W111_B5;1;R14C4_Q1;;1;R14C4_A4;R14C4_X06_A4;1;R14C4_A6;R14C4_X06_A6;1;R14C4_A5;R14C4_X06_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:19.15-19.18"
          }
        },
        "pos_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3905227 ] ,
          "attributes": {
            "ROUTING": "R16C4_F2;;1;R16C4_N22;R16C4_F2_N220;1;R14C4_X01;R14C4_N222_X01;1;R14C4_A1;R14C4_X01_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos[2]": {
          "hide_name": 0,
          "bits": [ 3905225 ] ,
          "attributes": {
            "ROUTING": "R14C4_W20;R14C4_N101_W200;1;R14C3_X01;R14C3_W201_X01;1;R14C3_SEL5;R14C3_X01_SEL5;1;R14C4_N26;R14C4_N121_N260;1;R12C4_X01;R12C4_N262_X01;1;R12C4_B3;R12C4_X01_B3;1;R15C4_C0;R15C4_X04_C0;1;R15C4_C3;R15C4_X04_C3;1;R15C4_C2;R15C4_X04_C2;1;R15C4_X04;R15C4_Q5_X04;1;R15C4_C1;R15C4_X04_C1;1;R15C4_SN10;R15C4_Q5_SN10;1;R16C4_B3;R16C4_S111_B3;1;R15C3_D0;R15C3_W121_D0;1;R15C4_EW20;R15C4_Q5_EW20;1;R15C3_D1;R15C3_W121_D1;1;R15C4_W10;R15C4_Q5_W100;1;R15C3_C3;R15C3_W101_C3;1;R14C4_B6;R14C4_N101_B6;1;R14C4_B4;R14C4_N101_B4;1;R14C4_B7;R14C4_N101_B7;1;R15C4_N10;R15C4_Q5_N100;1;R14C4_B5;R14C4_N101_B5;1;R13C4_C2;R13C4_X02_C2;1;R13C4_C0;R13C4_X02_C0;1;R13C4_X02;R13C4_N252_X02;1;R13C4_C1;R13C4_X02_C1;1;R15C4_N25;R15C4_Q5_N250;1;R13C4_A3;R13C4_N252_A3;1;R15C4_Q5;;1;R15C4_SN20;R15C4_Q5_SN20;1;R14C4_E22;R14C4_N121_E220;1;R14C5_D1;R14C5_E221_D1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:19.15-19.18"
          }
        },
        "pos_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3905224 ] ,
          "attributes": {
            "ROUTING": "R16C4_F3;;1;R16C4_SN20;R16C4_F3_SN20;1;R15C4_A5;R15C4_N121_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos[3]": {
          "hide_name": 0,
          "bits": [ 3905222 ] ,
          "attributes": {
            "ROUTING": "R14C5_SEL2;R14C5_X08_SEL2;1;R14C3_SEL6;R14C3_X08_SEL6;1;R14C4_W27;R14C4_N271_W270;1;R14C3_X08;R14C3_W271_X08;1;R14C3_SEL4;R14C3_X08_SEL4;1;R14C5_SEL0;R14C5_X08_SEL0;1;R14C5_SEL4;R14C5_X08_SEL4;1;R15C4_N27;R15C4_W131_N270;1;R14C4_X04;R14C4_N271_X04;1;R14C4_SEL5;R14C4_X04_SEL5;1;R14C5_X08;R14C5_N211_X08;1;R14C5_SEL6;R14C5_X08_SEL6;1;R13C4_N21;R13C4_N202_N210;1;R12C4_X08;R12C4_N211_X08;1;R12C4_B4;R12C4_X08_B4;1;R15C3_SEL2;R15C3_X05_SEL2;1;R15C4_W20;R15C4_W101_W200;1;R15C3_X05;R15C3_W201_X05;1;R15C3_SEL0;R15C3_X05_SEL0;1;R15C4_A2;R15C4_W131_A2;1;R15C4_A1;R15C4_W131_A1;1;R15C4_A0;R15C4_W131_A0;1;R15C5_W13;R15C5_Q1_W130;1;R15C4_A3;R15C4_W131_A3;1;R15C4_S24;R15C4_W101_S240;1;R16C4_X03;R16C4_S241_X03;1;R16C4_B4;R16C4_X03_B4;1;R15C5_W10;R15C5_Q1_W100;1;R15C4_N20;R15C4_W101_N200;1;R13C4_D0;R13C4_N202_D0;1;R13C4_D1;R13C4_X06_D1;1;R13C4_X06;R13C4_W211_X06;1;R13C4_D2;R13C4_X06_D2;1;R15C5_Q1;;1;R15C5_N21;R15C5_Q1_N210;1;R13C5_W21;R13C5_N212_W210;1;R13C4_B3;R13C4_W211_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:19.15-19.18"
          }
        },
        "pos_DFFRE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3905221 ] ,
          "attributes": {
            "ROUTING": "R16C4_F4;;1;R16C4_N13;R16C4_F4_N130;1;R15C4_E27;R15C4_N131_E270;1;R15C5_A1;R15C5_E271_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos[4]": {
          "hide_name": 0,
          "bits": [ 3905219 ] ,
          "attributes": {
            "ROUTING": "R14C4_SEL4;R14C4_E261_SEL4;1;R13C4_SEL2;R13C4_X08_SEL2;1;R14C3_E13;R14C3_Q0_E130;1;R14C3_E26;R14C3_E130_E260;1;R14C4_SEL6;R14C4_E261_SEL6;1;R13C3_E25;R13C3_N111_E250;1;R13C4_X08;R13C4_E251_X08;1;R13C4_SEL0;R13C4_X08_SEL0;1;R14C5_X01;R14C5_E202_X01;1;R14C5_SEL1;R14C5_X01_SEL1;1;R14C3_E20;R14C3_Q0_E200;1;R14C5_SEL5;R14C5_X01_SEL5;1;R14C4_N25;R14C4_E111_N250;1;R12C4_B5;R12C4_N252_B5;1;R14C3_D4;R14C3_S100_D4;1;R14C3_S10;R14C3_Q0_S100;1;R14C3_D5;R14C3_S100_D5;1;R14C3_D7;R14C3_S130_D7;1;R14C3_S13;R14C3_Q0_S130;1;R14C3_D6;R14C3_S130_D6;1;R14C3_S20;R14C3_Q0_S200;1;R15C3_X07;R15C3_S201_X07;1;R15C3_A3;R15C3_X07_A3;1;R15C3_B1;R15C3_S111_B1;1;R14C3_SN10;R14C3_Q0_SN10;1;R15C3_B0;R15C3_S111_B0;1;R15C4_B2;R15C4_S211_B2;1;R15C4_B1;R15C4_S211_B1;1;R15C4_B3;R15C4_S211_B3;1;R15C4_B0;R15C4_S211_B0;1;R14C3_Q0;;1;R14C3_EW10;R14C3_Q0_EW10;1;R14C4_S21;R14C4_E111_S210;1;R16C4_X08;R16C4_S212_X08;1;R16C4_B5;R16C4_X08_B5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:19.15-19.18"
          }
        },
        "pos_DFFRE_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3905218 ] ,
          "attributes": {
            "ROUTING": "R16C4_F5;;1;R16C4_N25;R16C4_F5_N250;1;R14C4_W25;R14C4_N252_W250;1;R14C3_A0;R14C3_W251_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos[5]": {
          "hide_name": 0,
          "bits": [ 3905216 ] ,
          "attributes": {
            "ROUTING": "R14C4_N22;R14C4_E121_N220;1;R13C4_X01;R13C4_N221_X01;1;R13C4_SEL1;R13C4_X01_SEL1;1;R14C5_N23;R14C5_E232_N230;1;R12C5_B0;R12C5_N232_B0;1;R14C3_E23;R14C3_Q3_E230;1;R14C5_X02;R14C5_E232_X02;1;R14C5_SEL3;R14C5_X02_SEL3;1;R14C4_S26;R14C4_E121_S260;1;R15C4_SEL1;R15C4_S261_SEL1;1;R15C3_A0;R15C3_S271_A0;1;R14C3_S27;R14C3_W130_S270;1;R15C3_A1;R15C3_S271_A1;1;R14C3_C6;R14C3_X06_C6;1;R14C3_X06;R14C3_Q3_X06;1;R14C3_C5;R14C3_X06_C5;1;R14C3_W13;R14C3_Q3_W130;1;R14C3_C7;R14C3_X06_C7;1;R14C3_C4;R14C3_X06_C4;1;R14C4_C7;R14C4_E121_C7;1;R14C4_C6;R14C4_E121_C6;1;R14C4_C4;R14C4_E121_C4;1;R14C3_EW20;R14C3_Q3_EW20;1;R14C4_C5;R14C4_E121_C5;1;R14C3_Q3;;1;R14C3_S23;R14C3_Q3_S230;1;R16C3_E23;R16C3_S232_E230;1;R16C5_B0;R16C5_E232_B0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:19.15-19.18"
          }
        },
        "pos_DFFRE_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3905215 ] ,
          "attributes": {
            "ROUTING": "R16C5_F0;;1;R16C5_N20;R16C5_F0_N200;1;R14C5_W20;R14C5_N202_W200;1;R14C3_X05;R14C3_W202_X05;1;R14C3_A3;R14C3_X05_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos[6]": {
          "hide_name": 0,
          "bits": [ 3905213 ] ,
          "attributes": {
            "ROUTING": "R14C5_N20;R14C5_N252_N200;1;R12C5_X07;R12C5_N202_X07;1;R12C5_B1;R12C5_X07_B1;1;R16C5_X04;R16C5_Q5_X04;1;R16C5_B1;R16C5_X04_B1;1;R16C5_Q5;;1;R16C5_N25;R16C5_Q5_N250;1;R14C5_A1;R14C5_N252_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:19.15-19.18"
          }
        },
        "pos_DFFRE_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3905212 ] ,
          "attributes": {
            "ROUTING": "R16C5_F1;;1;R16C5_X06;R16C5_F1_X06;1;R16C5_A5;R16C5_X06_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pos_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3905211 ] ,
          "attributes": {
            "ROUTING": "R16C6_W21;R16C6_S111_W210;1;R16C5_CE2;R16C5_W211_CE2;1;R15C6_S10;R15C6_F6_S100;1;R15C6_W21;R15C6_S100_W210;1;R15C5_CE0;R15C5_W211_CE0;1;R15C5_W21;R15C5_W111_W210;1;R15C4_CE2;R15C4_W211_CE2;1;R15C6_EW10;R15C6_F6_EW10;1;R14C3_CE1;R14C3_W211_CE1;1;R14C4_W21;R14C4_W212_W210;1;R14C3_CE0;R14C3_W211_CE0;1;R14C4_CE0;R14C4_X05_CE0;1;R15C6_F6;;1;R15C6_W26;R15C6_F6_W260;1;R15C4_N26;R15C4_W262_N260;1;R15C6_SN10;R15C6_F6_SN10;1;R14C4_X05;R14C4_N261_X05;1;R14C6_W21;R14C6_N111_W210;1"
          }
        },
        "sec_clk_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3905208 ] ,
          "attributes": {
            "ROUTING": "R12C8_F3;;1;R12C8_W23;R12C8_F3_W230;1;R12C7_X06;R12C7_W231_X06;1;R12C7_A5;R12C7_X06_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[2]": {
          "hide_name": 0,
          "bits": [ 3905207 ] ,
          "attributes": {
            "ROUTING": "R12C7_SN20;R12C7_Q5_SN20;1;R11C7_C1;R11C7_N121_C1;1;R12C7_Q5;;1;R12C7_EW10;R12C7_Q5_EW10;1;R12C8_S25;R12C8_E111_S250;1;R12C8_B3;R12C8_S250_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "sec_clk_DFFR_Q_D[30]": {
          "hide_name": 0,
          "bits": [ 3905205 ] ,
          "attributes": {
            "ROUTING": "R12C13_F1;;1;R12C13_EW10;R12C13_F1_EW10;1;R12C14_A0;R12C14_E111_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[30]": {
          "hide_name": 0,
          "bits": [ 3905204 ] ,
          "attributes": {
            "ROUTING": "R12C13_S21;R12C13_W111_S210;1;R13C13_X02;R13C13_S211_X02;1;R13C13_SEL3;R13C13_X02_SEL3;1;R12C14_S20;R12C14_Q0_S200;1;R13C14_X01;R13C14_S201_X01;1;R13C14_SEL3;R13C14_X01_SEL3;1;R12C14_Q0;;1;R12C14_EW10;R12C14_Q0_EW10;1;R12C13_B1;R12C13_W111_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "sec_clk_DFFR_Q_D[31]": {
          "hide_name": 0,
          "bits": [ 3905202 ] ,
          "attributes": {
            "ROUTING": "R12C13_F2;;1;R12C13_E22;R12C13_F2_E220;1;R12C14_X05;R12C14_E221_X05;1;R12C14_A2;R12C14_X05_A2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[31]": {
          "hide_name": 0,
          "bits": [ 3905201 ] ,
          "attributes": {
            "ROUTING": "R12C14_EW20;R12C14_Q2_EW20;1;R12C13_S22;R12C13_W121_S220;1;R13C13_X01;R13C13_S221_X01;1;R13C13_SEL7;R13C13_X01_SEL7;1;R12C14_Q2;;1;R12C14_W22;R12C14_Q2_W220;1;R12C13_X01;R12C13_W221_X01;1;R12C13_B2;R12C13_X01_B2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I3_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3905200 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "_sha256.reset_ALU_I0_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3905199 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3905196 ] ,
          "attributes": {
            "ROUTING": "R12C8_F4;;1;R12C8_W24;R12C8_F4_W240;1;R12C7_X03;R12C7_W241_X03;1;R12C7_A0;R12C7_X03_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[3]": {
          "hide_name": 0,
          "bits": [ 3905195 ] ,
          "attributes": {
            "ROUTING": "R12C7_N10;R12C7_Q0_N100;1;R11C7_D1;R11C7_N101_D1;1;R12C7_Q0;;1;R12C7_E20;R12C7_Q0_E200;1;R12C8_X01;R12C8_E201_X01;1;R12C8_B4;R12C8_X01_B4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3905194 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3905191 ] ,
          "attributes": {
            "ROUTING": "R12C8_F5;;1;R12C8_W25;R12C8_F5_W250;1;R12C7_A3;R12C7_W251_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[4]": {
          "hide_name": 0,
          "bits": [ 3905190 ] ,
          "attributes": {
            "ROUTING": "R12C9_S23;R12C9_E232_S230;1;R13C9_A6;R13C9_S231_A6;1;R12C7_Q3;;1;R12C7_E23;R12C7_Q3_E230;1;R12C8_B5;R12C8_E231_B5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3905189 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3905186 ] ,
          "attributes": {
            "ROUTING": "R12C9_F0;;1;R12C9_N20;R12C9_F0_N200;1;R11C9_X07;R11C9_N201_X07;1;R11C9_A2;R11C9_X07_A2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[5]": {
          "hide_name": 0,
          "bits": [ 3905185 ] ,
          "attributes": {
            "ROUTING": "R12C9_S21;R12C9_S111_S210;1;R13C9_X08;R13C9_S211_X08;1;R13C9_B6;R13C9_X08_B6;1;R11C9_Q2;;1;R11C9_SN10;R11C9_Q2_SN10;1;R12C9_B0;R12C9_S111_B0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3905184 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3905181 ] ,
          "attributes": {
            "ROUTING": "R12C9_F5;;1;R12C9_N25;R12C9_F5_N250;1;R11C9_A1;R11C9_N251_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[10]": {
          "hide_name": 0,
          "bits": [ 3905180 ] ,
          "attributes": {
            "ROUTING": "R13C8_SEL1;R13C8_S261_SEL1;1;R12C9_W26;R12C9_S121_W260;1;R12C8_S26;R12C8_W261_S260;1;R13C8_SEL5;R13C8_S261_SEL5;1;R13C9_SEL5;R13C9_X01_SEL5;1;R12C9_S22;R12C9_S121_S220;1;R13C9_X01;R13C9_S221_X01;1;R13C9_SEL1;R13C9_X01_SEL1;1;R11C9_Q1;;1;R11C9_SN20;R11C9_Q1_SN20;1;R12C9_B5;R12C9_S121_B5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "sec_clk_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3905178 ] ,
          "attributes": {
            "ROUTING": "R12C9_F1;;1;R12C9_SN20;R12C9_F1_SN20;1;R11C9_A4;R11C9_N121_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[6]": {
          "hide_name": 0,
          "bits": [ 3905177 ] ,
          "attributes": {
            "ROUTING": "R13C9_X05;R13C9_S242_X05;1;R13C9_C6;R13C9_X05_C6;1;R11C9_Q4;;1;R11C9_S24;R11C9_Q4_S240;1;R12C9_X05;R12C9_S241_X05;1;R12C9_B1;R12C9_X05_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3905176 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3905173 ] ,
          "attributes": {
            "ROUTING": "R12C10_F0;;1;R12C10_S10;R12C10_F0_S100;1;R13C10_A4;R13C10_S101_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[11]": {
          "hide_name": 0,
          "bits": [ 3905172 ] ,
          "attributes": {
            "ROUTING": "R13C10_EW10;R13C10_Q4_EW10;1;R13C9_W21;R13C9_W111_W210;1;R13C8_X02;R13C8_W211_X02;1;R13C8_SEL3;R13C8_X02_SEL3;1;R13C10_S10;R13C10_Q4_S100;1;R13C10_W21;R13C10_S100_W210;1;R13C9_X02;R13C9_W211_X02;1;R13C9_SEL3;R13C9_X02_SEL3;1;R13C10_Q4;;1;R13C10_N13;R13C10_Q4_N130;1;R12C10_B0;R12C10_N131_B0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3905171 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3905168 ] ,
          "attributes": {
            "ROUTING": "R12C10_F1;;1;R12C10_S13;R12C10_F1_S130;1;R13C10_A3;R13C10_S131_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[12]": {
          "hide_name": 0,
          "bits": [ 3905167 ] ,
          "attributes": {
            "ROUTING": "R13C10_W10;R13C10_Q3_W100;1;R13C9_W24;R13C9_W101_W240;1;R13C8_SEL7;R13C8_W241_SEL7;1;R13C10_Q3;;1;R13C10_N23;R13C10_Q3_N230;1;R12C10_B1;R12C10_N231_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3905166 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3905163 ] ,
          "attributes": {
            "ROUTING": "R12C10_F2;;1;R12C10_S22;R12C10_F2_S220;1;R13C10_X07;R13C10_S221_X07;1;R13C10_A2;R13C10_X07_A2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[13]": {
          "hide_name": 0,
          "bits": [ 3905162 ] ,
          "attributes": {
            "ROUTING": "R12C8_N20;R12C8_W202_N200;1;R11C8_X01;R11C8_N201_X01;1;R11C8_SEL3;R11C8_X01_SEL3;1;R12C10_W20;R12C10_N101_W200;1;R12C8_W20;R12C8_W202_W200;1;R12C7_N20;R12C7_W201_N200;1;R11C7_X01;R11C7_N201_X01;1;R11C7_SEL3;R11C7_X01_SEL3;1;R13C10_Q2;;1;R13C10_N10;R13C10_Q2_N100;1;R12C10_W24;R12C10_N101_W240;1;R12C10_B2;R12C10_W240_B2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3905161 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3905158 ] ,
          "attributes": {
            "ROUTING": "R12C10_F3;;1;R12C10_N23;R12C10_F3_N230;1;R11C10_X02;R11C10_N231_X02;1;R11C10_A1;R11C10_X02_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[14]": {
          "hide_name": 0,
          "bits": [ 3905157 ] ,
          "attributes": {
            "ROUTING": "R11C7_SEL5;R11C7_X02_SEL5;1;R11C8_W21;R11C8_W212_W210;1;R11C7_X02;R11C7_W211_X02;1;R11C7_SEL1;R11C7_X02_SEL1;1;R11C8_SEL5;R11C8_X02_SEL5;1;R11C10_W21;R11C10_Q1_W210;1;R11C8_X02;R11C8_W212_X02;1;R11C8_SEL1;R11C8_X02_SEL1;1;R11C10_Q1;;1;R11C10_SN10;R11C10_Q1_SN10;1;R12C10_B3;R12C10_S111_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3905156 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3905153 ] ,
          "attributes": {
            "ROUTING": "R12C10_F4;;1;R12C10_SN10;R12C10_F4_SN10;1;R11C10_A0;R11C10_N111_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[15]": {
          "hide_name": 0,
          "bits": [ 3905152 ] ,
          "attributes": {
            "ROUTING": "R11C8_SEL6;R11C8_X06_SEL6;1;R11C8_SEL2;R11C8_X06_SEL2;1;R11C7_SEL4;R11C7_X06_SEL4;1;R11C7_SEL6;R11C7_X06_SEL6;1;R11C8_SEL4;R11C8_X06_SEL4;1;R11C7_SEL0;R11C7_X06_SEL0;1;R11C8_X06;R11C8_W211_X06;1;R11C8_SEL0;R11C8_X06_SEL0;1;R11C10_EW10;R11C10_Q0_EW10;1;R11C9_W21;R11C9_W111_W210;1;R11C7_X06;R11C7_W212_X06;1;R11C7_SEL2;R11C7_X06_SEL2;1;R11C10_Q0;;1;R11C10_SN20;R11C10_Q0_SN20;1;R12C10_B4;R12C10_S121_B4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3905151 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3905148 ] ,
          "attributes": {
            "ROUTING": "R12C10_F5;;1;R12C10_N25;R12C10_F5_N250;1;R11C10_A2;R11C10_N251_A2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[16]": {
          "hide_name": 0,
          "bits": [ 3905147 ] ,
          "attributes": {
            "ROUTING": "R11C10_E22;R11C10_Q2_E220;1;R11C12_X01;R11C12_E222_X01;1;R11C12_SEL7;R11C12_X01_SEL7;1;R11C10_Q2;;1;R11C10_S22;R11C10_Q2_S220;1;R12C10_X01;R12C10_S221_X01;1;R12C10_B5;R12C10_X01_B5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3905146 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3905143 ] ,
          "attributes": {
            "ROUTING": "R12C11_F0;;1;R12C11_S20;R12C11_F0_S200;1;R13C11_X07;R13C11_S201_X07;1;R13C11_A4;R13C11_X07_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[17]": {
          "hide_name": 0,
          "bits": [ 3905142 ] ,
          "attributes": {
            "ROUTING": "R13C11_E13;R13C11_Q4_E130;1;R13C12_E27;R13C12_E131_E270;1;R13C14_A6;R13C14_E272_A6;1;R13C11_Q4;;1;R13C11_N24;R13C11_Q4_N240;1;R12C11_X05;R12C11_N241_X05;1;R12C11_B0;R12C11_X05_B0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3905141 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3905138 ] ,
          "attributes": {
            "ROUTING": "R12C11_F1;;1;R12C11_N21;R12C11_F1_N210;1;R11C11_A5;R11C11_N211_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[18]": {
          "hide_name": 0,
          "bits": [ 3905137 ] ,
          "attributes": {
            "ROUTING": "R11C13_X04;R11C13_E252_X04;1;R11C13_SEL3;R11C13_X04_SEL3;1;R11C11_E25;R11C11_Q5_E250;1;R11C12_X04;R11C12_E251_X04;1;R11C12_SEL3;R11C12_X04_SEL3;1;R11C11_Q5;;1;R11C11_SN10;R11C11_Q5_SN10;1;R12C11_B1;R12C11_S111_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3905136 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3905133 ] ,
          "attributes": {
            "ROUTING": "R12C11_F2;;1;R12C11_S10;R12C11_F2_S100;1;R13C11_A5;R13C11_S101_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[19]": {
          "hide_name": 0,
          "bits": [ 3905132 ] ,
          "attributes": {
            "ROUTING": "R13C11_E25;R13C11_Q5_E250;1;R13C13_E25;R13C13_E252_E250;1;R13C14_X08;R13C14_E251_X08;1;R13C14_B6;R13C14_X08_B6;1;R13C11_Q5;;1;R13C11_N13;R13C11_Q5_N130;1;R12C11_B2;R12C11_N131_B2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3905131 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3905128 ] ,
          "attributes": {
            "ROUTING": "R12C8_F2;;1;R12C8_W22;R12C8_F2_W220;1;R12C7_X05;R12C7_W221_X05;1;R12C7_A4;R12C7_X05_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[1]": {
          "hide_name": 0,
          "bits": [ 3905127 ] ,
          "attributes": {
            "ROUTING": "R12C7_N13;R12C7_Q4_N130;1;R11C7_B1;R11C7_N131_B1;1;R12C7_Q4;;1;R12C7_E13;R12C7_Q4_E130;1;R12C8_B2;R12C8_E131_B2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3905126 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3905123 ] ,
          "attributes": {
            "ROUTING": "R12C9_F2;;1;R12C9_EW10;R12C9_F2_EW10;1;R12C10_S21;R12C10_E111_S210;1;R13C10_A5;R13C10_S211_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[7]": {
          "hide_name": 0,
          "bits": [ 3905122 ] ,
          "attributes": {
            "ROUTING": "R13C9_N27;R13C9_W131_N270;1;R13C9_D6;R13C9_N270_D6;1;R13C10_Q5;;1;R13C10_W13;R13C10_Q5_W130;1;R13C9_N23;R13C9_W131_N230;1;R12C9_B2;R12C9_N231_B2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3905121 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3905118 ] ,
          "attributes": {
            "ROUTING": "R12C11_F3;;1;R12C11_SN10;R12C11_F3_SN10;1;R11C11_A1;R11C11_N111_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[20]": {
          "hide_name": 0,
          "bits": [ 3905117 ] ,
          "attributes": {
            "ROUTING": "R11C12_SEL5;R11C12_X02_SEL5;1;R11C13_SEL5;R11C13_X02_SEL5;1;R11C12_X02;R11C12_E211_X02;1;R11C12_SEL1;R11C12_X02_SEL1;1;R11C11_E21;R11C11_Q1_E210;1;R11C13_X02;R11C13_E212_X02;1;R11C13_SEL1;R11C13_X02_SEL1;1;R11C11_Q1;;1;R11C11_S21;R11C11_Q1_S210;1;R12C11_B3;R12C11_S211_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3905116 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3905113 ] ,
          "attributes": {
            "ROUTING": "R12C11_F4;;1;R12C11_SN20;R12C11_F4_SN20;1;R11C11_A4;R11C11_N121_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[21]": {
          "hide_name": 0,
          "bits": [ 3905112 ] ,
          "attributes": {
            "ROUTING": "R11C13_SEL2;R11C13_X07_SEL2;1;R11C12_SEL0;R11C12_X07_SEL0;1;R11C13_SEL0;R11C13_X07_SEL0;1;R11C13_SEL4;R11C13_X07_SEL4;1;R11C12_SEL2;R11C12_X07_SEL2;1;R11C13_X07;R11C13_E242_X07;1;R11C13_SEL6;R11C13_X07_SEL6;1;R11C12_SEL6;R11C12_X07_SEL6;1;R11C11_E24;R11C11_Q4_E240;1;R11C12_X07;R11C12_E241_X07;1;R11C12_SEL4;R11C12_X07_SEL4;1;R11C11_Q4;;1;R11C11_S24;R11C11_Q4_S240;1;R12C11_X03;R12C11_S241_X03;1;R12C11_B4;R12C11_X03_B4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3905111 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3905108 ] ,
          "attributes": {
            "ROUTING": "R12C11_F5;;1;R12C11_N25;R12C11_F5_N250;1;R11C11_A3;R11C11_N251_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[22]": {
          "hide_name": 0,
          "bits": [ 3905107 ] ,
          "attributes": {
            "ROUTING": "R11C11_E10;R11C11_Q3_E100;1;R11C12_D1;R11C12_E101_D1;1;R11C11_Q3;;1;R11C11_SN20;R11C11_Q3_SN20;1;R12C11_B5;R12C11_S121_B5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3905106 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3905103 ] ,
          "attributes": {
            "ROUTING": "R12C12_F0;;1;R12C12_S20;R12C12_F0_S200;1;R13C12_X07;R13C12_S201_X07;1;R13C12_A5;R13C12_X07_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[23]": {
          "hide_name": 0,
          "bits": [ 3905102 ] ,
          "attributes": {
            "ROUTING": "R13C12_SN20;R13C12_Q5_SN20;1;R12C12_N26;R12C12_N121_N260;1;R11C12_C1;R11C12_N261_C1;1;R13C12_Q5;;1;R13C12_N13;R13C12_Q5_N130;1;R12C12_B0;R12C12_N131_B0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3905101 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[24]": {
          "hide_name": 0,
          "bits": [ 3905098 ] ,
          "attributes": {
            "ROUTING": "R12C12_F1;;1;R12C12_S13;R12C12_F1_S130;1;R13C12_A1;R13C12_S131_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[24]": {
          "hide_name": 0,
          "bits": [ 3905097 ] ,
          "attributes": {
            "ROUTING": "R11C12_B1;R11C12_N212_B1;1;R13C12_Q1;;1;R13C12_N21;R13C12_Q1_N210;1;R12C12_B1;R12C12_N211_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3905096 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[25]": {
          "hide_name": 0,
          "bits": [ 3905093 ] ,
          "attributes": {
            "ROUTING": "R12C12_F2;;1;R12C12_S10;R12C12_F2_S100;1;R13C12_A4;R13C12_S101_A4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[25]": {
          "hide_name": 0,
          "bits": [ 3905092 ] ,
          "attributes": {
            "ROUTING": "R13C12_E24;R13C12_Q4_E240;1;R13C14_C6;R13C14_E242_C6;1;R13C12_Q4;;1;R13C12_N24;R13C12_Q4_N240;1;R12C12_X03;R12C12_N241_X03;1;R12C12_B2;R12C12_X03_B2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3905091 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[26]": {
          "hide_name": 0,
          "bits": [ 3905088 ] ,
          "attributes": {
            "ROUTING": "R12C12_F3;;1;R12C12_S23;R12C12_F3_S230;1;R13C12_X02;R13C12_S231_X02;1;R13C12_A3;R13C12_X02_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[26]": {
          "hide_name": 0,
          "bits": [ 3905087 ] ,
          "attributes": {
            "ROUTING": "R13C12_SN10;R13C12_Q3_SN10;1;R12C12_N25;R12C12_N111_N250;1;R11C12_A1;R11C12_N251_A1;1;R13C12_Q3;;1;R13C12_N23;R13C12_Q3_N230;1;R12C12_B3;R12C12_N231_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3905086 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[27]": {
          "hide_name": 0,
          "bits": [ 3905083 ] ,
          "attributes": {
            "ROUTING": "R12C12_F4;;1;R12C12_S24;R12C12_F4_S240;1;R13C12_X05;R13C12_S241_X05;1;R13C12_A2;R13C12_X05_A2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[27]": {
          "hide_name": 0,
          "bits": [ 3905082 ] ,
          "attributes": {
            "ROUTING": "R13C12_E22;R13C12_Q2_E220;1;R13C14_D6;R13C14_E222_D6;1;R13C12_Q2;;1;R13C12_N10;R13C12_Q2_N100;1;R12C12_B4;R12C12_N101_B4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3905081 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[28]": {
          "hide_name": 0,
          "bits": [ 3905078 ] ,
          "attributes": {
            "ROUTING": "R12C12_F5;;1;R12C12_S25;R12C12_F5_S250;1;R13C12_A0;R13C12_S251_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[28]": {
          "hide_name": 0,
          "bits": [ 3905077 ] ,
          "attributes": {
            "ROUTING": "R13C13_SEL0;R13C13_X05_SEL0;1;R13C14_SEL2;R13C14_X05_SEL2;1;R13C14_SEL4;R13C14_X05_SEL4;1;R13C13_SEL4;R13C13_X05_SEL4;1;R13C13_SEL6;R13C13_X05_SEL6;1;R13C13_X05;R13C13_E201_X05;1;R13C13_SEL2;R13C13_X05_SEL2;1;R13C14_SEL0;R13C14_X05_SEL0;1;R13C12_E20;R13C12_Q0_E200;1;R13C14_X05;R13C14_E202_X05;1;R13C14_SEL6;R13C14_X05_SEL6;1;R13C12_Q0;;1;R13C12_N20;R13C12_Q0_N200;1;R12C12_X01;R12C12_N201_X01;1;R12C12_B5;R12C12_X01_B5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3905076 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[29]": {
          "hide_name": 0,
          "bits": [ 3905073 ] ,
          "attributes": {
            "ROUTING": "R12C13_F0;;1;R12C13_X05;R12C13_F0_X05;1;R12C13_A5;R12C13_X05_A5;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[29]": {
          "hide_name": 0,
          "bits": [ 3905072 ] ,
          "attributes": {
            "ROUTING": "R13C13_SEL5;R13C13_X04_SEL5;1;R13C14_SEL1;R13C14_S261_SEL1;1;R12C13_S25;R12C13_Q5_S250;1;R13C13_X04;R13C13_S251_X04;1;R13C13_SEL1;R13C13_X04_SEL1;1;R12C13_EW20;R12C13_Q5_EW20;1;R12C14_S26;R12C14_E121_S260;1;R13C14_SEL5;R13C14_S261_SEL5;1;R12C13_Q5;;1;R12C13_X04;R12C13_Q5_X04;1;R12C13_B0;R12C13_X04_B0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3905071 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "_sha256.reset_ALU_I0_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3905069 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3905066 ] ,
          "attributes": {
            "ROUTING": "R12C9_F3;;1;R12C9_N23;R12C9_F3_N230;1;R11C9_X02;R11C9_N231_X02;1;R11C9_A0;R11C9_X02_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[8]": {
          "hide_name": 0,
          "bits": [ 3905065 ] ,
          "attributes": {
            "ROUTING": "R11C9_W10;R11C9_Q0_W100;1;R11C8_W24;R11C8_W101_W240;1;R11C7_SEL7;R11C7_W241_SEL7;1;R11C9_Q0;;1;R11C9_S20;R11C9_Q0_S200;1;R12C9_X01;R12C9_S201_X01;1;R12C9_B3;R12C9_X01_B3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3905064 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3905061 ] ,
          "attributes": {
            "ROUTING": "R12C9_F4;;1;R12C9_SN10;R12C9_F4_SN10;1;R11C9_A3;R11C9_N111_A3;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[9]": {
          "hide_name": 0,
          "bits": [ 3905060 ] ,
          "attributes": {
            "ROUTING": "R13C8_SEL2;R13C8_X06_SEL2;1;R13C9_SEL6;R13C9_X06_SEL6;1;R13C9_SEL4;R13C9_X06_SEL4;1;R13C8_SEL4;R13C8_X06_SEL4;1;R13C9_SEL2;R13C9_X06_SEL2;1;R13C8_SEL0;R13C8_X06_SEL0;1;R13C9_W23;R13C9_S232_W230;1;R13C8_X06;R13C8_W231_X06;1;R13C8_SEL6;R13C8_X06_SEL6;1;R13C9_X06;R13C9_S232_X06;1;R13C9_SEL0;R13C9_X06_SEL0;1;R11C9_Q3;;1;R11C9_S23;R11C9_Q3_S230;1;R12C9_X08;R12C9_S231_X08;1;R12C9_B4;R12C9_X08_B4;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3905059 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "_sha256.reset_ALU_I0_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3905057 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3905054 ] ,
          "attributes": {
            "ROUTING": "R12C8_F1;;1;R12C8_W13;R12C8_F1_W130;1;R12C7_A1;R12C7_W131_A1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sec_clk[0]": {
          "hide_name": 0,
          "bits": [ 3905053 ] ,
          "attributes": {
            "ROUTING": "R12C7_SN10;R12C7_Q1_SN10;1;R11C7_A1;R11C7_N111_A1;1;R12C7_Q1;;1;R12C7_E21;R12C7_Q1_E210;1;R12C8_B1;R12C8_E211_B1;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "_sha256.reset_ALU_I0_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3905052 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3906383 ] ,
          "attributes": {
            "ROUTING": "R7C8_D3;R7C8_X03_D3;1;R7C9_D4;R7C9_W270_D4;1;R7C6_C5;R7C6_X08_C5;1;R12C8_D4;R12C8_X04_D4;1;R16C4_E27;R16C4_VCC_E270;1;R16C4_D1;R16C4_E270_D1;1;R7C8_D4;R7C8_X04_D4;1;R12C11_C4;R12C11_X08_C4;1;R12C12_C4;R12C12_X08_C4;1;R13C7_C0;R13C7_X04_C0;1;R7C7_D0;R7C7_X08_D0;1;R7C8_C1;R7C8_X04_C1;1;R12C10_C3;R12C10_X04_C3;1;R12C8_D2;R12C8_X03_D2;1;R16C4_C0;R16C4_X04_C0;1;R12C11_C3;R12C11_X04_C3;1;R12C8_C4;R12C8_X08_C4;1;R7C9_C5;R7C9_X08_C5;1;R12C12_C5;R12C12_X08_C5;1;R7C9_W27;R7C9_VCC_W270;1;R7C9_D5;R7C9_W270_D5;1;R12C8_C5;R12C8_X08_C5;1;R7C9_D0;R7C9_X03_D0;1;R1C1_S22;R1C1_VCC_S220;1;R1C1_C4;R1C1_S220_C4;1;R12C11_C0;R12C11_X04_C0;1;R12C4_C5;R12C4_S220_C5;1;R7C8_C0;R7C8_X04_C0;1;R11C6_C3;R11C6_X04_C3;1;R16C4_D5;R16C4_X04_D5;1;R7C8_C5;R7C8_S220_C5;1;R12C4_C1;R12C4_X04_C1;1;R12C9_D0;R12C9_X03_D0;1;R7C8_D5;R7C8_X04_D5;1;R12C12_C2;R12C12_X04_C2;1;R7C8_D0;R7C8_X03_D0;1;R12C8_X03;R12C8_VCC_X03;1;R12C8_A1;R12C8_X03_A1;1;R11C6_C1;R11C6_X04_C1;1;R12C8_C0;R12C8_X04_C0;1;R12C13_D1;R12C13_X03_D1;1;R12C11_C2;R12C11_X04_C2;1;R12C12_D3;R12C12_X08_D3;1;R16C4_D2;R16C4_E260_D2;1;R22C1_S26;R22C1_VCC_S260;1;R22C1_D1;R22C1_S260_D1;1;R12C11_D4;R12C11_X07_D4;1;R12C8_C1;R12C8_X04_C1;1;R7C9_X08;R7C9_VCC_X08;1;R7C9_C4;R7C9_X08_C4;1;R12C9_D4;R12C9_X04_D4;1;R7C7_D1;R7C7_X08_D1;1;R7C9_D1;R7C9_X03_D1;1;R12C11_X04;R12C11_VCC_X04;1;R12C11_C1;R12C11_X04_C1;1;R12C11_D0;R12C11_X08_D0;1;R13C7_C3;R13C7_X04_C3;1;R12C8_C2;R12C8_X04_C2;1;R25C1_W22;R25C1_VCC_W220;1;R25C1_D1;R25C1_E221_D1;1;R16C1_W22;R16C1_VCC_W220;1;R16C1_D1;R16C1_E221_D1;1;R7C6_C3;R7C6_X04_C3;1;R13C7_D3;R13C7_X08_D3;1;R7C7_C0;R7C7_X04_C0;1;R12C9_C0;R12C9_X04_C0;1;R7C6_D3;R7C6_X08_D3;1;R7C7_D3;R7C7_X08_D3;1;R12C9_D3;R12C9_X03_D3;1;R12C4_C3;R12C4_X04_C3;1;R12C12_C0;R12C12_X04_C0;1;R16C5_D1;R16C5_X03_D1;1;R7C6_N20;R7C6_VCC_N200;1;R7C6_A1;R7C6_N200_A1;1;R7C8_C2;R7C8_X04_C2;1;R7C6_D1;R7C6_X08_D1;1;R12C10_C1;R12C10_X04_C1;1;R12C4_C0;R12C4_X04_C0;1;R11C6_B1;R11C6_X04_B1;1;R12C9_D5;R12C9_X04_D5;1;R7C9_C2;R7C9_W220_C2;1;R21C1_W20;R21C1_VCC_W200;1;R21C1_D1;R21C1_E201_D1;1;R12C10_C0;R12C10_X04_C0;1;R7C8_S22;R7C8_VCC_S220;1;R7C8_C4;R7C8_S220_C4;1;R12C12_C1;R12C12_X04_C1;1;R12C4_S22;R12C4_VCC_S220;1;R12C4_C4;R12C4_S220_C4;1;R12C11_C5;R12C11_X08_C5;1;R16C4_N20;R16C4_VCC_N200;1;R16C4_A1;R16C4_N200_A1;1;R13C7_C2;R13C7_X04_C2;1;R12C11_X07;R12C11_VCC_X07;1;R12C11_D5;R12C11_X07_D5;1;R12C13_C0;R12C13_N220_C0;1;R7C7_C3;R7C7_X04_C3;1;R13C7_D1;R13C7_X08_D1;1;R7C6_D2;R7C6_X08_D2;1;R13C7_X03;R13C7_VCC_X03;1;R13C7_A1;R13C7_X03_A1;1;R7C7_C1;R7C7_X04_C1;1;R12C11_D2;R12C11_X08_D2;1;R12C13_N22;R12C13_VCC_N220;1;R12C13_C1;R12C13_N220_C1;1;R12C9_C1;R12C9_X04_C1;1;R12C10_C4;R12C10_X08_C4;1;R7C8_X04;R7C8_VCC_X04;1;R7C8_C3;R7C8_X04_C3;1;R7C9_W22;R7C9_VCC_W220;1;R7C9_C3;R7C9_W220_C3;1;R12C10_D3;R12C10_X08_D3;1;R7C10_C1;R7C10_X04_C1;1;R7C9_D3;R7C9_X03_D3;1;R12C9_C5;R12C9_N221_C5;1;R7C6_D5;R7C6_X04_D5;1;R7C6_C0;R7C6_X04_C0;1;R7C7_D5;R7C7_X04_D5;1;R12C9_C2;R12C9_X04_C2;1;R16C4_C2;R16C4_X04_C2;1;R12C10_D4;R12C10_X04_D4;1;R12C13_D0;R12C13_X03_D0;1;R16C4_C1;R16C4_X04_C1;1;R11C6_C2;R11C6_X04_C2;1;R12C10_D0;R12C10_X08_D0;1;R7C9_X03;R7C9_VCC_X03;1;R7C9_D2;R7C9_X03_D2;1;R13C7_X04;R13C7_VCC_X04;1;R13C7_C1;R13C7_X04_C1;1;R7C10_D0;R7C10_X03_D0;1;R7C6_C2;R7C6_X04_C2;1;R12C12_D5;R12C12_X04_D5;1;R12C9_D1;R12C9_X03_D1;1;R13C9_N22;R13C9_VCC_N220;1;R12C9_C4;R12C9_N221_C4;1;R12C9_X04;R12C9_VCC_X04;1;R12C9_C3;R12C9_X04_C3;1;R7C10_C0;R7C10_X04_C0;1;R7C7_D4;R7C7_X04_D4;1;R7C7_D2;R7C7_X08_D2;1;R12C10_D5;R12C10_X04_D5;1;R26C1_W20;R26C1_VCC_W200;1;R26C1_D1;R26C1_E201_D1;1;R16C5_X03;R16C5_VCC_X03;1;R16C5_D0;R16C5_X03_D0;1;R7C9_C0;R7C9_E241_C0;1;R12C9_X03;R12C9_VCC_X03;1;R12C9_D2;R12C9_X03_D2;1;R12C8_X04;R12C8_VCC_X04;1;R12C8_C3;R12C8_X04_C3;1;R12C10_X04;R12C10_VCC_X04;1;R12C10_C2;R12C10_X04_C2;1;R12C12_D2;R12C12_X08_D2;1;R12C11_D3;R12C11_X08_D3;1;R7C7_C4;R7C7_X08_C4;1;R13C7_C4;R13C7_X08_C4;1;R16C4_D4;R16C4_X04_D4;1;R7C8_D1;R7C8_X03_D1;1;R12C12_D0;R12C12_X08_D0;1;R16C4_C5;R16C4_S220_C5;1;R7C7_X04;R7C7_VCC_X04;1;R7C7_C2;R7C7_X04_C2;1;R7C10_D2;R7C10_X03_D2;1;R12C12_C3;R12C12_X04_C3;1;R12C5_C1;R12C5_X04_C1;1;R12C13_X03;R12C13_VCC_X03;1;R12C13_D2;R12C13_X03_D2;1;R7C8_E24;R7C8_VCC_E240;1;R7C9_C1;R7C9_E241_C1;1;R12C10_D1;R12C10_X08_D1;1;R12C4_X04;R12C4_VCC_X04;1;R12C4_C2;R12C4_X04_C2;1;R16C4_X04;R16C4_VCC_X04;1;R16C4_C3;R16C4_X04_C3;1;R12C5_X04;R12C5_VCC_X04;1;R12C5_C0;R12C5_X04_C0;1;R13C7_X07;R13C7_VCC_X07;1;R13C7_D4;R13C7_X07_D4;1;R12C8_X07;R12C8_VCC_X07;1;R12C8_D5;R12C8_X07_D5;1;R7C6_C1;R7C6_X04_C1;1;R7C10_X04;R7C10_VCC_X04;1;R7C10_C2;R7C10_X04_C2;1;R12C12_X04;R12C12_VCC_X04;1;R12C12_D4;R12C12_X04_D4;1;R12C5_X03;R12C5_VCC_X03;1;R12C5_A1;R12C5_X03_A1;1;R7C10_X03;R7C10_VCC_X03;1;R7C10_D1;R7C10_X03_D1;1;R11C6_C0;R11C6_X04_C0;1;R7C8_X03;R7C8_VCC_X03;1;R7C8_D2;R7C8_X03_D2;1;R7C6_X04;R7C6_VCC_X04;1;R7C6_D4;R7C6_X04_D4;1;R12C8_D1;R12C8_X08_D1;1;R16C5_C1;R16C5_N220_C1;1;R7C6_X08;R7C6_VCC_X08;1;R7C6_C4;R7C6_X08_C4;1;R12C12_X08;R12C12_VCC_X08;1;R12C12_D1;R12C12_X08_D1;1;R16C4_E26;R16C4_VCC_E260;1;R16C4_D3;R16C4_E260_D3;1;R16C4_S22;R16C4_VCC_S220;1;R16C4_C4;R16C4_S220_C4;1;R16C5_N22;R16C5_VCC_N220;1;R16C5_C0;R16C5_N220_C0;1;R12C11_X08;R12C11_VCC_X08;1;R12C11_D1;R12C11_X08_D1;1;R12C10_D2;R12C10_X08_D2;1;R12C10_X08;R12C10_VCC_X08;1;R12C10_C5;R12C10_X08_C5;1;R13C7_X08;R13C7_VCC_X08;1;R13C7_D2;R13C7_X08_D2;1;R11C6_X04;R11C6_VCC_X04;1;R11C6_B3;R11C6_X04_B3;1;R12C13_W22;R12C13_VCC_W220;1;R12C13_C2;R12C13_W220_C2;1;R7C7_X08;R7C7_VCC_X08;1;R7C7_C5;R7C7_X08_C5;1;VCC;;1;R12C8_X08;R12C8_VCC_X08;1;R12C8_D3;R12C8_X08_D3;1"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3906349 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF0;;1;R14C6_I1MUX1;R14C6_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906351 ] ,
          "attributes": {
            "ROUTING": "R14C6_F2;;1;R14C6_I0MUX2;R14C6_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx": {
          "hide_name": 0,
          "bits": [ 3890054 ] ,
          "attributes": {
            "ROUTING": "R15C6_Q2;;1;R15C6_S22;R15C6_Q2_S220;1;R17C6_W22;R17C6_S222_W220;1;R17C4_S22;R17C4_W222_S220;1;R19C4_W22;R19C4_S222_W220;1;R19C2_S22;R19C2_W222_S220;1;R21C2_S22;R21C2_S222_S220;1;R23C2_S23;R23C2_S222_S230;1;R25C2_S26;R25C2_S232_S260;1;R27C2_S27;R27C2_S262_S270;1;R29C2_A0;R29C2_S272_A0;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:11.23-11.25",
            "hdlname": "tx tx"
          }
        },
        "RXD_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3890052 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906352 ] ,
          "attributes": {
            "ROUTING": "R14C6_F3;;1;R14C6_I1MUX2;R14C6_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3906353 ] ,
          "attributes": {
            "ROUTING": "R14C6_SEL2;R14C6_X06_SEL2;1;R14C7_OF1;;1;R14C7_W21;R14C7_OF1_W210;1;R14C6_X06;R14C6_W211_X06;1;R14C6_SEL0;R14C6_X06_SEL0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3906357 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF2;;1;R14C7_I0MUX1;R14C7_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906359 ] ,
          "attributes": {
            "ROUTING": "R14C7_F2;;1;R14C7_I0MUX2;R14C7_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906360 ] ,
          "attributes": {
            "ROUTING": "R14C7_F3;;1;R14C7_I1MUX2;R14C7_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3906364 ] ,
          "attributes": {
            "ROUTING": "R14C6_F0;;1;R14C6_I0MUX0;R14C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3906381 ] ,
          "attributes": {
            "ROUTING": "R8C8_N25;R8C8_VSS_N250;1;R7C8_A1;R7C8_N251_A1;1;R7C8_A3;R7C8_N210_A3;1;R12C9_A2;R12C9_N210_A2;1;R12C8_A5;R12C8_W210_A5;1;R7C8_X02;R7C8_E211_X02;1;R7C8_A0;R7C8_X02_A0;1;R13C7_W21;R13C7_VSS_W210;1;R13C7_A4;R13C7_W210_A4;1;R7C9_A2;R7C9_N210_A2;1;R12C13_A0;R12C13_E210_A0;1;R13C2_E21;R13C2_VSS_E210;1;R13C3_LSR1;R13C3_E211_LSR1;1;R7C8_A5;R7C8_W210_A5;1;R7C7_A1;R7C7_E210_A1;1;R7C6_A3;R7C6_N210_A3;1;R12C5_D1;R12C5_E270_D1;1;R14C5_S21;R14C5_VSS_S210;1;R15C5_X08;R15C5_S211_X08;1;R15C5_LSR1;R15C5_X08_LSR1;1;R11C6_S25;R11C6_VSS_S250;1;R11C6_B2;R11C6_S250_B2;1;R12C13_N21;R12C13_VSS_N210;1;R12C13_A2;R12C13_N210_A2;1;R12C12_A0;R12C12_E210_A0;1;R16C4_A3;R16C4_W251_A3;1;R13C7_A2;R13C7_N210_A2;1;R12C4_D2;R12C4_S270_D2;1;R7C10_A0;R7C10_E210_A0;1;R12C9_A4;R12C9_W210_A4;1;R12C10_A4;R12C10_W210_A4;1;R7C10_E21;R7C10_VSS_E210;1;R7C10_A1;R7C10_E210_A1;1;R12C9_A1;R12C9_E210_A1;1;R12C8_A3;R12C8_N210_A3;1;R12C5_E21;R12C5_VSS_E210;1;R12C5_A0;R12C5_E210_A0;1;R12C11_A2;R12C11_S251_A2;1;R12C12_A4;R12C12_W210_A4;1;R12C10_W21;R12C10_VSS_W210;1;R12C10_A5;R12C10_W210_A5;1;R7C7_A2;R7C7_S251_A2;1;R12C10_A1;R12C10_E210_A1;1;R7C8_W21;R7C8_VSS_W210;1;R7C8_A4;R7C8_W210_A4;1;R16C5_A1;R16C5_E210_A1;1;R12C11_A5;R12C11_W210_A5;1;R7C6_N21;R7C6_VSS_N210;1;R7C6_A2;R7C6_N210_A2;1;R7C6_A4;R7C6_W210_A4;1;R16C5_W25;R16C5_VSS_W250;1;R16C4_A2;R16C4_W251_A2;1;R7C7_E21;R7C7_VSS_E210;1;R7C7_A0;R7C7_E210_A0;1;R7C10_S25;R7C10_VSS_S250;1;R7C10_B2;R7C10_S250_B2;1;R12C9_W21;R12C9_VSS_W210;1;R12C9_A5;R12C9_W210_A5;1;R7C8_N21;R7C8_VSS_N210;1;R7C8_A2;R7C8_N210_A2;1;R12C11_A1;R12C11_E210_A1;1;R11C11_S25;R11C11_VSS_S250;1;R12C11_A3;R12C11_S251_A3;1;R16C4_A4;R16C4_W210_A4;1;R12C10_E21;R12C10_VSS_E210;1;R12C10_A0;R12C10_E210_A0;1;R12C5_S27;R12C5_VSS_S270;1;R13C5_LSR2;R13C5_S271_LSR2;1;R12C8_N21;R12C8_VSS_N210;1;R12C8_A2;R12C8_N210_A2;1;R15C6_LSR0;R15C6_N271_LSR0;1;R12C12_A2;R12C12_N210_A2;1;R12C4_E21;R12C4_VSS_E210;1;R12C4_A1;R12C4_E210_A1;1;R7C7_A4;R7C7_W210_A4;1;R12C12_W21;R12C12_VSS_W210;1;R12C12_A5;R12C12_W210_A5;1;R12C11_W21;R12C11_VSS_W210;1;R12C11_A4;R12C11_W210_A4;1;R12C4_D5;R12C4_W270_D5;1;R12C5_E27;R12C5_VSS_E270;1;R12C5_D0;R12C5_E270_D0;1;R12C12_N21;R12C12_VSS_N210;1;R12C12_A3;R12C12_N210_A3;1;R17C5_N27;R17C5_VSS_N270;1;R16C5_LSR1;R16C5_N271_LSR1;1;R7C10_N21;R7C10_VSS_N210;1;R7C10_A2;R7C10_N210_A2;1;R16C5_E21;R16C5_VSS_E210;1;R16C5_A0;R16C5_E210_A0;1;R12C11_E21;R12C11_VSS_E210;1;R12C11_A0;R12C11_E210_A0;1;R11C6_D3;R11C6_S270_D3;1;R7C7_W21;R7C7_VSS_W210;1;R7C7_A5;R7C7_W210_A5;1;R12C12_E21;R12C12_VSS_E210;1;R12C12_A1;R12C12_E210_A1;1;R12C4_E27;R12C4_VSS_E270;1;R12C4_D1;R12C4_E270_D1;1;R6C7_S25;R6C7_VSS_S250;1;R7C7_A3;R7C7_S251_A3;1;R12C13_E21;R12C13_VSS_E210;1;R12C13_A1;R12C13_E210_A1;1;R16C3_LSR1;R16C3_W211_LSR1;1;R12C4_W27;R12C4_VSS_W270;1;R12C4_D4;R12C4_W270_D4;1;R12C4_S27;R12C4_VSS_S270;1;R12C4_D3;R12C4_S270_D3;1;R7C9_A0;R7C9_E210_A0;1;R12C4_A3;R12C4_N210_A3;1;R16C4_W21;R16C4_VSS_W210;1;R16C4_A5;R16C4_W210_A5;1;R12C4_A4;R12C4_W210_A4;1;R7C9_E21;R7C9_VSS_E210;1;R7C9_A1;R7C9_E210_A1;1;R12C10_A3;R12C10_N210_A3;1;R11C6_E27;R11C6_VSS_E270;1;R11C6_D1;R11C6_E270_D1;1;R13C7_N21;R13C7_VSS_N210;1;R13C7_A3;R13C7_N210_A3;1;R7C6_W21;R7C6_VSS_W210;1;R7C6_A5;R7C6_W210_A5;1;R15C6_E21;R15C6_VSS_E210;1;R15C6_A0;R15C6_E210_A0;1;R12C4_W21;R12C4_VSS_W210;1;R12C4_A5;R12C4_W210_A5;1;R12C10_N21;R12C10_VSS_N210;1;R12C10_A2;R12C10_N210_A2;1;R7C9_A5;R7C9_W210_A5;1;R12C4_N21;R12C4_VSS_N210;1;R12C4_A2;R12C4_N210_A2;1;R12C9_N21;R12C9_VSS_N210;1;R12C9_A3;R12C9_N210_A3;1;R12C8_W21;R12C8_VSS_W210;1;R12C8_A4;R12C8_W210_A4;1;R7C9_N21;R7C9_VSS_N210;1;R7C9_A3;R7C9_N210_A3;1;R12C9_E21;R12C9_VSS_E210;1;R12C9_A0;R12C9_E210_A0;1;R7C9_W21;R7C9_VSS_W210;1;R7C9_A4;R7C9_W210_A4;1;R16C6_N27;R16C6_VSS_N270;1;R15C6_LSR2;R15C6_N271_LSR2;1;VSS;;1;R11C6_S27;R11C6_VSS_S270;1;R11C6_D2;R11C6_S270_D2;1"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906339 ] ,
          "attributes": {
            "ROUTING": "R9C6_F3;;1;R9C6_I1MUX2;R9C6_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "_sha256.clk": {
          "hide_name": 0,
          "bits": [ 3877476 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R16C3_CLK0;R16C3_GB00_CLK0;5;R16C4_GBO0;R16C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R16C5_CLK2;R16C5_GB00_CLK2;5;R14C3_CLK1;R14C3_GB00_CLK1;5;R14C4_GBO0;R14C4_GT00_GBO0;5;R14C3_CLK0;R14C3_GB00_CLK0;5;R15C5_CLK0;R15C5_GB00_CLK0;5;R15C4_GBO0;R15C4_GT00_GBO0;5;R15C4_CLK2;R15C4_GB00_CLK2;5;R14C4_CLK0;R14C4_GB00_CLK0;5;R12C14_CLK1;R12C14_GB00_CLK1;5;R12C12_GBO0;R12C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R12C14_CLK0;R12C14_GB00_CLK0;5;R11C11_CLK2;R11C11_GB00_CLK2;5;R11C12_GBO0;R11C12_GT00_GBO0;5;R11C11_CLK0;R11C11_GB00_CLK0;5;R13C11_CLK2;R13C11_GB00_CLK2;5;R13C12_GBO0;R13C12_GT00_GBO0;5;R11C10_CLK1;R11C10_GB00_CLK1;5;R11C8_GBO0;R11C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R11C10_CLK0;R11C10_GB00_CLK0;5;R13C10_CLK1;R13C10_GB00_CLK1;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R12C13_CLK2;R12C13_GB00_CLK2;5;R13C10_CLK2;R13C10_GB00_CLK2;5;R11C9_CLK0;R11C9_GB00_CLK0;5;R11C9_CLK1;R11C9_GB00_CLK1;5;R11C9_CLK2;R11C9_GB00_CLK2;5;R12C7_CLK1;R12C7_GB00_CLK1;5;R12C8_GBO0;R12C8_GT00_GBO0;5;R12C7_CLK0;R12C7_GB00_CLK0;5;R12C7_CLK2;R12C7_GB00_CLK2;5;R13C12_CLK0;R13C12_GB00_CLK0;5;R13C12_CLK1;R13C12_GB00_CLK1;5;R13C12_CLK2;R13C12_GB00_CLK2;5;R11C11_CLK1;R11C11_GB00_CLK1;5;R13C5_CLK1;R13C5_GB00_CLK1;5;R13C4_GBO0;R13C4_GT00_GBO0;5;R13C5_CLK0;R13C5_GB00_CLK0;5;R15C5_CLK1;R15C5_GB00_CLK1;5;R16C5_CLK1;R16C5_GB00_CLK1;5;R16C3_CLK1;R16C3_GB00_CLK1;5;R13C5_CLK2;R13C5_GB00_CLK2;5;R13C3_CLK1;R13C3_GB00_CLK1;5;R15C6_CLK2;R15C6_GB00_CLK2;5;R15C6_CLK0;R15C6_GB00_CLK0;5;R6C10_CLK1;R6C10_GB00_CLK1;5;R6C8_GBO0;R6C8_GT00_GBO0;5;R2C8_GT00;R2C8_SPINE8_GT00;5;R10C27_SPINE8;R10C27_PCLKR1_SPINE8;5;R7C10_CLK2;R7C10_GB00_CLK2;5;R7C8_GBO0;R7C8_GT00_GBO0;5;R5C8_CLK1;R5C8_GB00_CLK1;5;R5C8_GBO0;R5C8_GT00_GBO0;5;R6C8_CLK2;R6C8_GB00_CLK2;5;R8C8_CLK2;R8C8_GB00_CLK2;5;R8C8_GBO0;R8C8_GT00_GBO0;5;R6C8_CLK1;R6C8_GB00_CLK1;5;R8C7_CLK1;R8C7_GB00_CLK1;5;R8C7_CLK2;R8C7_GB00_CLK2;5;R6C7_CLK2;R6C7_GB00_CLK2;5;R6C7_CLK0;R6C7_GB00_CLK0;5;R6C7_CLK1;R6C7_GB00_CLK1;5;R5C7_CLK2;R5C7_GB00_CLK2;5;R8C9_CLK1;R8C9_GB00_CLK1;5;R7C5_CLK1;R7C5_GB00_CLK1;5;R7C4_GBO0;R7C4_GT00_GBO0;5;R2C4_GT00;R2C4_SPINE8_GT00;5;R7C4_CLK2;R7C4_GB00_CLK2;5;R7C5_CLK2;R7C5_GB00_CLK2;5;R6C6_CLK2;R6C6_GB00_CLK2;5;R6C4_GBO0;R6C4_GT00_GBO0;5;R7C5_CLK0;R7C5_GB00_CLK0;5;R8C9_CLK2;R8C9_GB00_CLK2;5;R8C9_CLK0;R8C9_GB00_CLK0;5;R6C9_CLK0;R6C9_GB00_CLK0;5;R6C9_CLK1;R6C9_GB00_CLK1;5;R6C9_CLK2;R6C9_GB00_CLK2;5;R5C8_CLK0;R5C8_GB00_CLK0;5;R6C8_CLK0;R6C8_GB00_CLK0;5;R13C6_CLK0;R13C6_GB00_CLK0;5;R13C6_CLK2;R13C6_GB00_CLK2;5;R14C7_CLK2;R14C7_GB00_CLK2;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R13C6_CLK1;R13C6_GB00_CLK1;5;R15C6_CLK1;R15C6_GB00_CLK1;5",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:6.23-6.26",
            "hdlname": "tx clk"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 3877474 ] ,
          "attributes": {
            "ROUTING": "R12C11_N27;R12C11_E271_N270;1;R11C11_LSR1;R11C11_N271_LSR1;1;R13C12_LSR1;R13C12_X06_LSR1;1;R14C3_LSR0;R14C3_X07_LSR0;1;R13C12_X06;R13C12_E232_X06;1;R13C12_LSR2;R13C12_X06_LSR2;1;R11C10_LSR1;R11C10_X05_LSR1;1;R12C10_S26;R12C10_E262_S260;1;R13C10_X05;R13C10_S261_X05;1;R13C10_LSR1;R13C10_X05_LSR1;1;R12C7_LSR2;R12C7_E211_LSR2;1;R12C14_LSR1;R12C14_E272_LSR1;1;R15C6_W24;R15C6_S242_W240;1;R15C5_X07;R15C5_W241_X07;1;R15C5_LSR0;R15C5_X07_LSR0;1;R11C9_LSR2;R11C9_X05_LSR2;1;R14C6_W24;R14C6_S241_W240;1;R14C4_X07;R14C4_W242_X07;1;R14C4_LSR0;R14C4_X07_LSR0;1;R14C4_W24;R14C4_S241_W240;1;R14C3_X07;R14C3_W241_X07;1;R14C3_LSR1;R14C3_X07_LSR1;1;R15C4_S25;R15C4_S242_S250;1;R16C4_W25;R16C4_S251_W250;1;R16C3_X08;R16C3_W251_X08;1;R16C3_CE0;R16C3_X08_CE0;1;R12C12_E27;R12C12_E272_E270;1;R12C13_LSR2;R12C13_E271_LSR2;1;R12C7_LSR1;R12C7_E211_LSR1;1;R13C10_E23;R13C10_S231_E230;1;R13C11_X06;R13C11_E231_X06;1;R13C11_LSR2;R13C11_X06_LSR2;1;R11C9_LSR1;R11C9_X05_LSR1;1;R12C10_N26;R12C10_E262_N260;1;R11C10_X05;R11C10_N261_X05;1;R11C10_LSR0;R11C10_X05_LSR0;1;R12C10_E27;R12C10_E262_E270;1;R12C12_S27;R12C12_E272_S270;1;R13C12_LSR0;R13C12_S271_LSR0;1;R13C6_S24;R13C6_S101_S240;1;R15C6_S25;R15C6_S242_S250;1;R16C6_W25;R16C6_S251_W250;1;R16C5_X08;R16C5_W251_X08;1;R16C5_LSR2;R16C5_X08_LSR2;1;R12C8_E26;R12C8_E232_E260;1;R12C9_N26;R12C9_E261_N260;1;R11C9_X05;R11C9_N261_X05;1;R11C9_LSR0;R11C9_X05_LSR0;1;R12C12_E23;R12C12_E232_E230;1;R12C14_X06;R12C14_E232_X06;1;R12C14_LSR0;R12C14_X06_LSR0;1;R13C4_S24;R13C4_W242_S240;1;R15C4_X05;R15C4_S242_X05;1;R15C4_LSR2;R15C4_X05_LSR2;1;R11C11_LSR2;R11C11_X08_LSR2;1;R13C5_LSR0;R13C5_X07_LSR0;1;R12C6_E21;R12C6_S100_E210;1;R12C7_LSR0;R12C7_E211_LSR0;1;R12C6_S10;R12C6_OF3_S100;1;R13C6_W24;R13C6_S101_W240;1;R13C5_X07;R13C5_W241_X07;1;R13C5_LSR1;R13C5_X07_LSR1;1;R12C10_E23;R12C10_E232_E230;1;R12C11_N23;R12C11_E231_N230;1;R11C11_X08;R11C11_N231_X08;1;R11C11_LSR0;R11C11_X08_LSR0;1;R12C6_OF3;;1;R12C6_E23;R12C6_OF3_E230;1;R12C8_E23;R12C8_E232_E230;1;R12C10_S23;R12C10_E232_S230;1;R13C10_X08;R13C10_S231_X08;1;R13C10_LSR2;R13C10_X08_LSR2;1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:54.10-54.47"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3906365 ] ,
          "attributes": {
            "ROUTING": "R14C6_F1;;1;R14C6_I1MUX0;R14C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "LED0_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 3877471 ] ,
          "attributes": {
            "ROUTING": "R15C3_W24;R15C3_N101_W240;1;R15C1_X03;R15C1_W242_X03;1;R15C1_A0;R15C1_X03_A0;1;R16C3_Q1;;1;R16C3_N10;R16C3_Q1_N100;1;R16C3_A1;R16C3_N100_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        }
      }
    }
  }
}
