// Seed: 2539052445
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd87,
    parameter id_2 = 32'd12
) (
    input tri id_0,
    input tri1 _id_1,
    input supply0 _id_2
    , id_4
);
  wire [id_2  !=?  -1 : -  id_1] id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd50
) (
    _id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  input wire id_2;
  input wire _id_1;
  logic [7:0] id_4;
  assign id_3 = id_3[-1 :-1];
  reg id_5;
  always @(id_5 or id_5) id_5 = -1'b0;
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
  integer [id_1 : id_1] id_8;
  wire id_9;
  assign id_3[1'h0] = id_3[1];
  assign id_4[-1]   = id_9 ? (-1) : id_3;
endmodule
