/* Generated by Yosys 0.19 (git sha1 a45c131b37c, clang 13.1.6 -fPIC -Os) */

module lakeroad_lattice_ecp5_gt2_2(a, b, out0);
  wire _0_;
  wire _1_;
  input [1:0] a;
  wire [1:0] a;
  input [1:0] b;
  wire [1:0] b;
  output out0;
  wire out0;
  CCU2C #(
    .INIT0(16'h9f95),
    .INIT1(16'h9f95),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) CCU2C_0 (
    .A0(b[0]),
    .A1(b[1]),
    .B0(a[0]),
    .B1(a[1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h0),
    .COUT(out0),
    .D0(1'h1),
    .D1(1'h1),
    .S0(_1_),
    .S1(_0_)
  );
endmodule

