// Seed: 4233508012
module module_0 (
    input wire id_0,
    input tri id_1,
    input wor id_2,
    input wire id_3,
    output supply0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7
);
  wire id_9;
  assign id_4 = id_9 && 1;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input wire id_2,
    output wand id_3,
    output tri id_4,
    output tri0 id_5,
    input tri id_6,
    output tri0 id_7,
    output tri id_8,
    input uwire id_9,
    output tri1 id_10,
    output supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    input wire id_14,
    output wand id_15,
    output tri id_16
);
  assign id_1 = 1;
  wire  id_18;
  logic id_19 = -1;
  assign id_10 = -1'b0 - -1;
  assign id_0  = id_19;
  assign id_1  = (-1);
  wire id_20;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_6,
      id_9,
      id_4,
      id_15,
      id_6,
      id_9
  );
  assign modCall_1.id_4 = 0;
  always_latch $clog2(59);
  ;
  logic id_21;
  wire [(  1  ) : 1] id_22, id_23, id_24;
endmodule
