#define	_PCI_CORE_H_
#define	_PADLINE(line)	pad ## line
#define	_XSTR(line)	_PADLINE(line)
#define	PAD		_XSTR(__LINE__)
struct sbpciregs ;
#define PCI_RST_OE	0x01
#define PCI_RST		0x02
#define PCI_CLK_OE	0x04
#define PCI_CLK		0x08
#define PCI_INT_ARB	0x01
#define PCI_EXT_ARB	0x02
#define PCI_PARKID_MASK		0x1c
#define PCI_PARKID_SHIFT	2
#define PCI_PARKID_EXT0		0
#define PCI_PARKID_EXT1		1
#define PCI_PARKID_EXT2		2
#define PCI_PARKID_EXT3		3
#define PCI_PARKID_INT		3
#define PCI11_PARKID_INT	4
#define PCI_PARKID_LAST		4
#define PCI11_PARKID_LAST	5
#define PCI_CLKRUN_DSBL	0x8000
#define PCI_INTA	0x01
#define PCI_INTB	0x02
#define PCI_SERR	0x04
#define PCI_PERR	0x08
#define PCI_PME		0x10
#define	MAILBOX_F0_0	0x100
#define	MAILBOX_F0_1	0x200
#define	MAILBOX_F1_0	0x400
#define	MAILBOX_F1_1	0x800
#define	MAILBOX_F2_0	0x1000
#define	MAILBOX_F2_1	0x2000
#define	MAILBOX_F3_0	0x4000
#define	MAILBOX_F3_1	0x8000
#define BCAST_ADDR_MASK	0xff
#define SBTOPCI0_MASK	0xfc000000
#define SBTOPCI1_MASK	0xfc000000
#define SBTOPCI2_MASK	0xc0000000
#define SBTOPCI_MEM	0
#define SBTOPCI_IO	1
#define SBTOPCI_CFG0	2
#define SBTOPCI_CFG1	3
#define	SBTOPCI_PREF	0x4
#define	SBTOPCI_BURST	0x8
#define	SBTOPCI_RC_MASK		0x30
#define	SBTOPCI_RC_READ		0x00
#define	SBTOPCI_RC_READLINE	0x10
#define	SBTOPCI_RC_READMULTI	0x20
#define SRSH_PI_OFFSET	0
#define SRSH_PI_MASK	0xf000
#define SRSH_PI_SHIFT	12
