Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a15095b7849840a9b995253af538153b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_counter_tb_behav xil_defaultlib.clk_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab5_Task2/Lab5_Task2.srcs/sources_1/new/clk.sv" Line 1. Module clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk
Compiling module xil_defaultlib.clk_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_counter_tb_behav
