INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/PCAddImmediate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddImmediate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/PCAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/Mux_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/Mux_32_PCSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32_PCSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/Mux_32_ALUSrcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32_ALUSrcA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/Mux_32_ALUM2Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32_ALUM2Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/Mux_32ALUSrcB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32_ALUSrcB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/InstructionsMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionsMemory
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/InstructionsMemory.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/ImmediateExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/ImmediateExtend.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/main_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_CPU
INFO: [VRFC 10-2458] undeclared symbol nrd, assumed default net type wire [E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/main_CPU.v:55]
INFO: [VRFC 10-2458] undeclared symbol nwr, assumed default net type wire [E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/main_CPU.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol nRD, assumed default net type wire [E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/test.v:55]
INFO: [VRFC 10-2458] undeclared symbol nWR, assumed default net type wire [E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/test.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/Single_CPU/Single_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
