-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity streamingDataCommuto_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_sampleOut_V_superSample_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    p_sampleOut_V_superSample_full_n : IN STD_LOGIC;
    p_sampleOut_V_superSample_write : OUT STD_LOGIC;
    p_sampleIn_V_superSample_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    p_sampleIn_V_superSample_empty_n : IN STD_LOGIC;
    p_sampleIn_V_superSample_read : OUT STD_LOGIC );
end;


architecture behav of streamingDataCommuto_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_1F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_10E : STD_LOGIC_VECTOR (8 downto 0) := "100001110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln436_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal delay_line_stall_1_l_reg_2663 : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_1_l_reg_2663_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_28_reg_3067 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op289_write_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal control_count_V_4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal control_bits_V_4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal sample_in_read_count_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal delay_line_stall_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal delayline_Array_samp_295_ce0 : STD_LOGIC;
    signal delayline_Array_samp_295_we0 : STD_LOGIC;
    signal delayline_Array_samp_295_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal delayline_Array_samp_83_ce0 : STD_LOGIC;
    signal delayline_Array_samp_83_we0 : STD_LOGIC;
    signal delayline_Array_samp_83_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal delayline_Array_vali_97_ce0 : STD_LOGIC;
    signal delayline_Array_vali_97_we0 : STD_LOGIC;
    signal delayline_Array_vali_97_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal control_delayline_Ar_77_ce0 : STD_LOGIC;
    signal control_delayline_Ar_77_we0 : STD_LOGIC;
    signal control_delayline_Ar_77_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_sampleOut_V_superSample_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal t_047_reg_454 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_n_fu_1206_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2490_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln203_fu_1214_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_2494 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_2499 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_75_reg_2504 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_76_reg_2509 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_77_reg_2514 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_reg_2519 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_reg_2524 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_80_reg_2529 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_81_reg_2534 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_reg_2539 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_83_reg_2544 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_84_reg_2549 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_85_reg_2554 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_86_reg_2559 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_87_reg_2564 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_88_reg_2569 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_reg_2574 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_90_reg_2579 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_91_reg_2584 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_92_reg_2589 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_93_reg_2594 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_94_reg_2599 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_95_reg_2604 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_96_reg_2609 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_97_reg_2614 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_98_reg_2619 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_99_reg_2624 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_100_reg_2629 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_101_reg_2634 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_reg_2639 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_reg_2644 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_104_reg_2649 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_fu_1528_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_reg_2654 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln436_reg_2659 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2659_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2659_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2659_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2659_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2659_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2659_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2659_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2659_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2659_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2659_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_1_l_reg_2663_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_1_l_reg_2663_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_1_l_reg_2663_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_1_l_reg_2663_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_1_l_reg_2663_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_1_l_reg_2663_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_1_l_reg_2663_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_1_l_reg_2663_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_fu_1870_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2667 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2667_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2667_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2667_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2667_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2667_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2667_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2667_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_95_fu_1908_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_95_reg_2672 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_95_reg_2672_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_95_reg_2672_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_95_reg_2672_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_95_reg_2672_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_95_reg_2672_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_95_reg_2672_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_95_reg_2672_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_96_fu_1946_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_96_reg_2677 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_96_reg_2677_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_96_reg_2677_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_96_reg_2677_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_96_reg_2677_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_96_reg_2677_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_96_reg_2677_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_96_reg_2677_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_97_reg_2682 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_98_reg_2687 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_99_reg_2692 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_100_reg_2697 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_101_reg_2702 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_102_reg_2707 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_103_reg_2712 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_104_reg_2717 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_105_reg_2722 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_106_reg_2727 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_107_reg_2732 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_108_reg_2737 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_109_reg_2742 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_110_reg_2747 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_111_reg_2752 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_112_reg_2757 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_113_reg_2762 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_114_reg_2767 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_115_reg_2772 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_116_reg_2777 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_117_reg_2782 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_118_reg_2787 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_119_reg_2792 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_120_reg_2797 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_121_reg_2802 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_122_reg_2807 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_123_reg_2812 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_124_reg_2817 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_125_reg_2822 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_126_reg_2827 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_127_reg_2832 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_128_reg_2837 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_129_reg_2842 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_130_reg_2847 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_131_reg_2852 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_132_reg_2857 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_133_reg_2862 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_134_reg_2867 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_135_reg_2872 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_136_reg_2877 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_137_reg_2882 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_138_reg_2887 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_139_reg_2892 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_140_reg_2897 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_141_reg_2902 : STD_LOGIC_VECTOR (0 downto 0);
    signal commuted_output_samp_reg_2907 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_91_reg_2912 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_61_reg_2917 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_62_reg_2922 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_63_reg_2927 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_64_reg_2932 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_65_reg_2937 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_66_reg_2942 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_67_reg_2947 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_68_reg_2952 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_69_reg_2957 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_70_reg_2962 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_71_reg_2967 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_72_reg_2972 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_73_reg_2977 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_74_reg_2982 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_75_reg_2987 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_76_reg_2992 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_77_reg_2997 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_78_reg_3002 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_79_reg_3007 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_80_reg_3012 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_81_reg_3017 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_82_reg_3022 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_83_reg_3027 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_84_reg_3032 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_85_reg_3037 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_86_reg_3042 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_87_reg_3047 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_88_reg_3052 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_89_reg_3057 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_90_reg_3062 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln498_28_fu_2445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal grp_genChain_2_fu_833_ap_start : STD_LOGIC;
    signal grp_genChain_2_fu_833_ap_done : STD_LOGIC;
    signal grp_genChain_2_fu_833_ap_idle : STD_LOGIC;
    signal grp_genChain_2_fu_833_ap_ready : STD_LOGIC;
    signal grp_genChain_2_fu_833_ap_ce : STD_LOGIC;
    signal grp_genChain_2_fu_833_control_bits_V_55 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_genChain_2_fu_833_p_in_0_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_1_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_2_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_3_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_4_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_5_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_6_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_7_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_8_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_9_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_10_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_11_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_12_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_13_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_14_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_p_in_15_valid_read : STD_LOGIC;
    signal grp_genChain_2_fu_833_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_5 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_8 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_11 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_14 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_17 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_20 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_23 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_26 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_29 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_32 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_2_fu_833_ap_return_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op170_call_state4 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call56 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call56 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call56 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call56 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call56 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call56 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call56 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call56 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call56 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call56 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call56 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call56 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp170 : BOOLEAN;
    signal call_ret_process_3_fu_914_ap_start : STD_LOGIC;
    signal call_ret_process_3_fu_914_ap_done : STD_LOGIC;
    signal call_ret_process_3_fu_914_ap_idle : STD_LOGIC;
    signal call_ret_process_3_fu_914_ap_ready : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_0_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_1_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_2_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_3_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_4_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_5_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_6_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_7_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_8_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_9_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_10_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_11_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_12_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_13_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_14_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_p_in_15_valid_read : STD_LOGIC;
    signal call_ret_process_3_fu_914_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_3_fu_914_ap_return_33 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_34 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_36 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_37 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_39 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_40 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_42 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_43 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_45 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_46 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_return_47 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_3_fu_914_ap_ce : STD_LOGIC;
    signal ap_predicate_op223_call_state12 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call102 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call102 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call102 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call102 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call102 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call102 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call102 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call102 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call102 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call102 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call102 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call102 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp223 : BOOLEAN;
    signal call_ret_i_process_4_fu_1056_ap_start : STD_LOGIC;
    signal call_ret_i_process_4_fu_1056_ap_done : STD_LOGIC;
    signal call_ret_i_process_4_fu_1056_ap_idle : STD_LOGIC;
    signal call_ret_i_process_4_fu_1056_ap_ready : STD_LOGIC;
    signal call_ret_i_process_4_fu_1056_p_in_0_valid_read : STD_LOGIC;
    signal call_ret_i_process_4_fu_1056_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_5 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_8 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_11 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_14 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_17 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_20 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_23 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_26 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_29 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_32 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_4_fu_1056_ap_ce : STD_LOGIC;
    signal ap_predicate_op117_call_state4 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call3 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call3 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call3 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call3 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call3 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp117 : BOOLEAN;
    signal ap_phi_mux_t_047_phi_fu_458_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_468 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_468 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_468 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_65_reg_479 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_65_reg_479 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_65_reg_479 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_66_reg_490 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_66_reg_490 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_67_reg_503 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_67_reg_503 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_67_reg_503 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_68_reg_514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_68_reg_514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_68_reg_514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_69_reg_525 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_69_reg_525 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_69_reg_525 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_70_reg_536 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_70_reg_536 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_70_reg_536 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_71_reg_547 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_71_reg_547 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_71_reg_547 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_72_reg_558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_72_reg_558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_72_reg_558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_73_reg_569 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_73_reg_569 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_73_reg_569 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_74_reg_580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_74_reg_580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_74_reg_580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_75_reg_591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_75_reg_591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_75_reg_591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_76_reg_602 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_76_reg_602 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_76_reg_602 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_77_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_77_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_77_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_78_reg_624 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_78_reg_624 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_78_reg_624 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_79_reg_635 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_79_reg_635 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_79_reg_635 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_80_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_80_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_80_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_81_reg_657 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_81_reg_657 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_81_reg_657 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_82_reg_668 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_82_reg_668 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_82_reg_668 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_83_reg_679 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_83_reg_679 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_83_reg_679 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_84_reg_690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_84_reg_690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_84_reg_690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_85_reg_701 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_85_reg_701 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_85_reg_701 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_86_reg_712 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_86_reg_712 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_86_reg_712 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_87_reg_723 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_87_reg_723 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_87_reg_723 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_88_reg_734 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_88_reg_734 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_88_reg_734 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_89_reg_745 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_89_reg_745 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_89_reg_745 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_90_reg_756 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_90_reg_756 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_90_reg_756 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_91_reg_767 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_91_reg_767 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_91_reg_767 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_92_reg_778 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_92_reg_778 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_92_reg_778 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_93_reg_789 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_93_reg_789 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_93_reg_789 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_94_reg_800 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_94_reg_800 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_94_reg_800 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_95_reg_811 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_95_reg_811 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_95_reg_811 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_96_reg_822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_96_reg_822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_96_reg_822 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_2_fu_833_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op170_call_state4_state3 : BOOLEAN;
    signal call_ret_process_3_fu_914_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op223_call_state12_state11 : BOOLEAN;
    signal call_ret_i_process_4_fu_1056_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op117_call_state4_state3 : BOOLEAN;
    signal add_ln700_fu_1578_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_3_fu_1538_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln457_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sampleIn_V_superSa_nbread_fu_426_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln66_fu_1856_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln498_15_fu_2367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_18_fu_2385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_17_fu_2379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_19_fu_2391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_16_fu_2373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_22_fu_2409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_21_fu_2403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_25_fu_2427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_24_fu_2421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_26_fu_2433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_23_fu_2415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_27_fu_2439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_20_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_902 : BOOLEAN;
    signal ap_condition_76 : BOOLEAN;
    signal ap_condition_899 : BOOLEAN;

    component genChain_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        control_bits_V_55 : IN STD_LOGIC_VECTOR (3 downto 0);
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        p_in_1_valid_read : IN STD_LOGIC;
        p_in_2_valid_read : IN STD_LOGIC;
        p_in_3_valid_read : IN STD_LOGIC;
        p_in_4_valid_read : IN STD_LOGIC;
        p_in_5_valid_read : IN STD_LOGIC;
        p_in_6_valid_read : IN STD_LOGIC;
        p_in_7_valid_read : IN STD_LOGIC;
        p_in_8_valid_read : IN STD_LOGIC;
        p_in_9_valid_read : IN STD_LOGIC;
        p_in_10_valid_read : IN STD_LOGIC;
        p_in_11_valid_read : IN STD_LOGIC;
        p_in_12_valid_read : IN STD_LOGIC;
        p_in_13_valid_read : IN STD_LOGIC;
        p_in_14_valid_read : IN STD_LOGIC;
        p_in_15_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component process_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        p_in_1_valid_read : IN STD_LOGIC;
        p_in_2_valid_read : IN STD_LOGIC;
        p_in_3_valid_read : IN STD_LOGIC;
        p_in_4_valid_read : IN STD_LOGIC;
        p_in_5_valid_read : IN STD_LOGIC;
        p_in_6_valid_read : IN STD_LOGIC;
        p_in_7_valid_read : IN STD_LOGIC;
        p_in_8_valid_read : IN STD_LOGIC;
        p_in_9_valid_read : IN STD_LOGIC;
        p_in_10_valid_read : IN STD_LOGIC;
        p_in_11_valid_read : IN STD_LOGIC;
        p_in_12_valid_read : IN STD_LOGIC;
        p_in_13_valid_read : IN STD_LOGIC;
        p_in_14_valid_read : IN STD_LOGIC;
        p_in_15_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component process_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component fft_top_mux_164_11iI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fft_top_mux_164_12iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component process_3_delayli7jG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component process_3_delayli9j0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component genChain_3_controRg6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    delayline_Array_samp_295_U : component process_3_delayli7jG
    generic map (
        DataWidth => 16,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_E,
        ce0 => delayline_Array_samp_295_ce0,
        we0 => delayline_Array_samp_295_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_95_reg_811,
        q0 => delayline_Array_samp_295_q0);

    delayline_Array_samp_83_U : component process_3_delayli7jG
    generic map (
        DataWidth => 16,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_E,
        ce0 => delayline_Array_samp_83_ce0,
        we0 => delayline_Array_samp_83_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_96_reg_822,
        q0 => delayline_Array_samp_83_q0);

    delayline_Array_vali_97_U : component process_3_delayli9j0
    generic map (
        DataWidth => 1,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_E,
        ce0 => delayline_Array_vali_97_ce0,
        we0 => delayline_Array_vali_97_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490,
        q0 => delayline_Array_vali_97_q0);

    control_delayline_Ar_77_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_77_ce0,
        we0 => control_delayline_Ar_77_we0,
        d0 => zext_ln66_fu_1856_p1,
        q0 => control_delayline_Ar_77_q0);

    grp_genChain_2_fu_833 : component genChain_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_genChain_2_fu_833_ap_start,
        ap_done => grp_genChain_2_fu_833_ap_done,
        ap_idle => grp_genChain_2_fu_833_ap_idle,
        ap_ready => grp_genChain_2_fu_833_ap_ready,
        ap_ce => grp_genChain_2_fu_833_ap_ce,
        control_bits_V_55 => grp_genChain_2_fu_833_control_bits_V_55,
        p_in_0_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_42,
        p_in_1_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_39,
        p_in_2_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_36,
        p_in_3_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_33,
        p_in_4_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_30,
        p_in_5_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_27,
        p_in_6_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_24,
        p_in_7_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_21,
        p_in_8_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_18,
        p_in_9_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_15,
        p_in_10_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_12,
        p_in_11_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_9,
        p_in_12_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_6,
        p_in_13_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_3,
        p_in_14_sample_M_real_V_read => call_ret_i_process_4_fu_1056_ap_return_0,
        p_in_15_sample_M_real_V_read => delayline_Array_samp_295_q0,
        p_in_0_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_43,
        p_in_1_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_40,
        p_in_2_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_37,
        p_in_3_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_34,
        p_in_4_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_31,
        p_in_5_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_28,
        p_in_6_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_25,
        p_in_7_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_22,
        p_in_8_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_19,
        p_in_9_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_16,
        p_in_10_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_13,
        p_in_11_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_10,
        p_in_12_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_7,
        p_in_13_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_4,
        p_in_14_sample_M_imag_V_read => call_ret_i_process_4_fu_1056_ap_return_1,
        p_in_15_sample_M_imag_V_read => delayline_Array_samp_83_q0,
        p_in_0_valid_read => grp_genChain_2_fu_833_p_in_0_valid_read,
        p_in_1_valid_read => grp_genChain_2_fu_833_p_in_1_valid_read,
        p_in_2_valid_read => grp_genChain_2_fu_833_p_in_2_valid_read,
        p_in_3_valid_read => grp_genChain_2_fu_833_p_in_3_valid_read,
        p_in_4_valid_read => grp_genChain_2_fu_833_p_in_4_valid_read,
        p_in_5_valid_read => grp_genChain_2_fu_833_p_in_5_valid_read,
        p_in_6_valid_read => grp_genChain_2_fu_833_p_in_6_valid_read,
        p_in_7_valid_read => grp_genChain_2_fu_833_p_in_7_valid_read,
        p_in_8_valid_read => grp_genChain_2_fu_833_p_in_8_valid_read,
        p_in_9_valid_read => grp_genChain_2_fu_833_p_in_9_valid_read,
        p_in_10_valid_read => grp_genChain_2_fu_833_p_in_10_valid_read,
        p_in_11_valid_read => grp_genChain_2_fu_833_p_in_11_valid_read,
        p_in_12_valid_read => grp_genChain_2_fu_833_p_in_12_valid_read,
        p_in_13_valid_read => grp_genChain_2_fu_833_p_in_13_valid_read,
        p_in_14_valid_read => grp_genChain_2_fu_833_p_in_14_valid_read,
        p_in_15_valid_read => grp_genChain_2_fu_833_p_in_15_valid_read,
        ap_return_0 => grp_genChain_2_fu_833_ap_return_0,
        ap_return_1 => grp_genChain_2_fu_833_ap_return_1,
        ap_return_2 => grp_genChain_2_fu_833_ap_return_2,
        ap_return_3 => grp_genChain_2_fu_833_ap_return_3,
        ap_return_4 => grp_genChain_2_fu_833_ap_return_4,
        ap_return_5 => grp_genChain_2_fu_833_ap_return_5,
        ap_return_6 => grp_genChain_2_fu_833_ap_return_6,
        ap_return_7 => grp_genChain_2_fu_833_ap_return_7,
        ap_return_8 => grp_genChain_2_fu_833_ap_return_8,
        ap_return_9 => grp_genChain_2_fu_833_ap_return_9,
        ap_return_10 => grp_genChain_2_fu_833_ap_return_10,
        ap_return_11 => grp_genChain_2_fu_833_ap_return_11,
        ap_return_12 => grp_genChain_2_fu_833_ap_return_12,
        ap_return_13 => grp_genChain_2_fu_833_ap_return_13,
        ap_return_14 => grp_genChain_2_fu_833_ap_return_14,
        ap_return_15 => grp_genChain_2_fu_833_ap_return_15,
        ap_return_16 => grp_genChain_2_fu_833_ap_return_16,
        ap_return_17 => grp_genChain_2_fu_833_ap_return_17,
        ap_return_18 => grp_genChain_2_fu_833_ap_return_18,
        ap_return_19 => grp_genChain_2_fu_833_ap_return_19,
        ap_return_20 => grp_genChain_2_fu_833_ap_return_20,
        ap_return_21 => grp_genChain_2_fu_833_ap_return_21,
        ap_return_22 => grp_genChain_2_fu_833_ap_return_22,
        ap_return_23 => grp_genChain_2_fu_833_ap_return_23,
        ap_return_24 => grp_genChain_2_fu_833_ap_return_24,
        ap_return_25 => grp_genChain_2_fu_833_ap_return_25,
        ap_return_26 => grp_genChain_2_fu_833_ap_return_26,
        ap_return_27 => grp_genChain_2_fu_833_ap_return_27,
        ap_return_28 => grp_genChain_2_fu_833_ap_return_28,
        ap_return_29 => grp_genChain_2_fu_833_ap_return_29,
        ap_return_30 => grp_genChain_2_fu_833_ap_return_30,
        ap_return_31 => grp_genChain_2_fu_833_ap_return_31,
        ap_return_32 => grp_genChain_2_fu_833_ap_return_32,
        ap_return_33 => grp_genChain_2_fu_833_ap_return_33,
        ap_return_34 => grp_genChain_2_fu_833_ap_return_34,
        ap_return_35 => grp_genChain_2_fu_833_ap_return_35,
        ap_return_36 => grp_genChain_2_fu_833_ap_return_36,
        ap_return_37 => grp_genChain_2_fu_833_ap_return_37,
        ap_return_38 => grp_genChain_2_fu_833_ap_return_38,
        ap_return_39 => grp_genChain_2_fu_833_ap_return_39,
        ap_return_40 => grp_genChain_2_fu_833_ap_return_40,
        ap_return_41 => grp_genChain_2_fu_833_ap_return_41,
        ap_return_42 => grp_genChain_2_fu_833_ap_return_42,
        ap_return_43 => grp_genChain_2_fu_833_ap_return_43,
        ap_return_44 => grp_genChain_2_fu_833_ap_return_44);

    call_ret_process_3_fu_914 : component process_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_process_3_fu_914_ap_start,
        ap_done => call_ret_process_3_fu_914_ap_done,
        ap_idle => call_ret_process_3_fu_914_ap_idle,
        ap_ready => call_ret_process_3_fu_914_ap_ready,
        p_in_0_sample_M_real_V_read => temp_tagged_output_t_reg_2667_pp0_iter9_reg,
        p_in_1_sample_M_real_V_read => temp_tagged_output_t_97_reg_2682,
        p_in_2_sample_M_real_V_read => temp_tagged_output_t_100_reg_2697,
        p_in_3_sample_M_real_V_read => temp_tagged_output_t_103_reg_2712,
        p_in_4_sample_M_real_V_read => temp_tagged_output_t_106_reg_2727,
        p_in_5_sample_M_real_V_read => temp_tagged_output_t_109_reg_2742,
        p_in_6_sample_M_real_V_read => temp_tagged_output_t_112_reg_2757,
        p_in_7_sample_M_real_V_read => temp_tagged_output_t_115_reg_2772,
        p_in_8_sample_M_real_V_read => temp_tagged_output_t_118_reg_2787,
        p_in_9_sample_M_real_V_read => temp_tagged_output_t_121_reg_2802,
        p_in_10_sample_M_real_V_read => temp_tagged_output_t_124_reg_2817,
        p_in_11_sample_M_real_V_read => temp_tagged_output_t_127_reg_2832,
        p_in_12_sample_M_real_V_read => temp_tagged_output_t_130_reg_2847,
        p_in_13_sample_M_real_V_read => temp_tagged_output_t_133_reg_2862,
        p_in_14_sample_M_real_V_read => temp_tagged_output_t_136_reg_2877,
        p_in_15_sample_M_real_V_read => temp_tagged_output_t_139_reg_2892,
        p_in_0_sample_M_imag_V_read => temp_tagged_output_t_95_reg_2672_pp0_iter9_reg,
        p_in_1_sample_M_imag_V_read => temp_tagged_output_t_98_reg_2687,
        p_in_2_sample_M_imag_V_read => temp_tagged_output_t_101_reg_2702,
        p_in_3_sample_M_imag_V_read => temp_tagged_output_t_104_reg_2717,
        p_in_4_sample_M_imag_V_read => temp_tagged_output_t_107_reg_2732,
        p_in_5_sample_M_imag_V_read => temp_tagged_output_t_110_reg_2747,
        p_in_6_sample_M_imag_V_read => temp_tagged_output_t_113_reg_2762,
        p_in_7_sample_M_imag_V_read => temp_tagged_output_t_116_reg_2777,
        p_in_8_sample_M_imag_V_read => temp_tagged_output_t_119_reg_2792,
        p_in_9_sample_M_imag_V_read => temp_tagged_output_t_122_reg_2807,
        p_in_10_sample_M_imag_V_read => temp_tagged_output_t_125_reg_2822,
        p_in_11_sample_M_imag_V_read => temp_tagged_output_t_128_reg_2837,
        p_in_12_sample_M_imag_V_read => temp_tagged_output_t_131_reg_2852,
        p_in_13_sample_M_imag_V_read => temp_tagged_output_t_134_reg_2867,
        p_in_14_sample_M_imag_V_read => temp_tagged_output_t_137_reg_2882,
        p_in_15_sample_M_imag_V_read => temp_tagged_output_t_140_reg_2897,
        p_in_0_valid_read => call_ret_process_3_fu_914_p_in_0_valid_read,
        p_in_1_valid_read => call_ret_process_3_fu_914_p_in_1_valid_read,
        p_in_2_valid_read => call_ret_process_3_fu_914_p_in_2_valid_read,
        p_in_3_valid_read => call_ret_process_3_fu_914_p_in_3_valid_read,
        p_in_4_valid_read => call_ret_process_3_fu_914_p_in_4_valid_read,
        p_in_5_valid_read => call_ret_process_3_fu_914_p_in_5_valid_read,
        p_in_6_valid_read => call_ret_process_3_fu_914_p_in_6_valid_read,
        p_in_7_valid_read => call_ret_process_3_fu_914_p_in_7_valid_read,
        p_in_8_valid_read => call_ret_process_3_fu_914_p_in_8_valid_read,
        p_in_9_valid_read => call_ret_process_3_fu_914_p_in_9_valid_read,
        p_in_10_valid_read => call_ret_process_3_fu_914_p_in_10_valid_read,
        p_in_11_valid_read => call_ret_process_3_fu_914_p_in_11_valid_read,
        p_in_12_valid_read => call_ret_process_3_fu_914_p_in_12_valid_read,
        p_in_13_valid_read => call_ret_process_3_fu_914_p_in_13_valid_read,
        p_in_14_valid_read => call_ret_process_3_fu_914_p_in_14_valid_read,
        p_in_15_valid_read => call_ret_process_3_fu_914_p_in_15_valid_read,
        ap_return_0 => call_ret_process_3_fu_914_ap_return_0,
        ap_return_1 => call_ret_process_3_fu_914_ap_return_1,
        ap_return_2 => call_ret_process_3_fu_914_ap_return_2,
        ap_return_3 => call_ret_process_3_fu_914_ap_return_3,
        ap_return_4 => call_ret_process_3_fu_914_ap_return_4,
        ap_return_5 => call_ret_process_3_fu_914_ap_return_5,
        ap_return_6 => call_ret_process_3_fu_914_ap_return_6,
        ap_return_7 => call_ret_process_3_fu_914_ap_return_7,
        ap_return_8 => call_ret_process_3_fu_914_ap_return_8,
        ap_return_9 => call_ret_process_3_fu_914_ap_return_9,
        ap_return_10 => call_ret_process_3_fu_914_ap_return_10,
        ap_return_11 => call_ret_process_3_fu_914_ap_return_11,
        ap_return_12 => call_ret_process_3_fu_914_ap_return_12,
        ap_return_13 => call_ret_process_3_fu_914_ap_return_13,
        ap_return_14 => call_ret_process_3_fu_914_ap_return_14,
        ap_return_15 => call_ret_process_3_fu_914_ap_return_15,
        ap_return_16 => call_ret_process_3_fu_914_ap_return_16,
        ap_return_17 => call_ret_process_3_fu_914_ap_return_17,
        ap_return_18 => call_ret_process_3_fu_914_ap_return_18,
        ap_return_19 => call_ret_process_3_fu_914_ap_return_19,
        ap_return_20 => call_ret_process_3_fu_914_ap_return_20,
        ap_return_21 => call_ret_process_3_fu_914_ap_return_21,
        ap_return_22 => call_ret_process_3_fu_914_ap_return_22,
        ap_return_23 => call_ret_process_3_fu_914_ap_return_23,
        ap_return_24 => call_ret_process_3_fu_914_ap_return_24,
        ap_return_25 => call_ret_process_3_fu_914_ap_return_25,
        ap_return_26 => call_ret_process_3_fu_914_ap_return_26,
        ap_return_27 => call_ret_process_3_fu_914_ap_return_27,
        ap_return_28 => call_ret_process_3_fu_914_ap_return_28,
        ap_return_29 => call_ret_process_3_fu_914_ap_return_29,
        ap_return_30 => call_ret_process_3_fu_914_ap_return_30,
        ap_return_31 => call_ret_process_3_fu_914_ap_return_31,
        ap_return_32 => call_ret_process_3_fu_914_ap_return_32,
        ap_return_33 => call_ret_process_3_fu_914_ap_return_33,
        ap_return_34 => call_ret_process_3_fu_914_ap_return_34,
        ap_return_35 => call_ret_process_3_fu_914_ap_return_35,
        ap_return_36 => call_ret_process_3_fu_914_ap_return_36,
        ap_return_37 => call_ret_process_3_fu_914_ap_return_37,
        ap_return_38 => call_ret_process_3_fu_914_ap_return_38,
        ap_return_39 => call_ret_process_3_fu_914_ap_return_39,
        ap_return_40 => call_ret_process_3_fu_914_ap_return_40,
        ap_return_41 => call_ret_process_3_fu_914_ap_return_41,
        ap_return_42 => call_ret_process_3_fu_914_ap_return_42,
        ap_return_43 => call_ret_process_3_fu_914_ap_return_43,
        ap_return_44 => call_ret_process_3_fu_914_ap_return_44,
        ap_return_45 => call_ret_process_3_fu_914_ap_return_45,
        ap_return_46 => call_ret_process_3_fu_914_ap_return_46,
        ap_return_47 => call_ret_process_3_fu_914_ap_return_47,
        ap_ce => call_ret_process_3_fu_914_ap_ce);

    call_ret_i_process_4_fu_1056 : component process_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_i_process_4_fu_1056_ap_start,
        ap_done => call_ret_i_process_4_fu_1056_ap_done,
        ap_idle => call_ret_i_process_4_fu_1056_ap_idle,
        ap_ready => call_ret_i_process_4_fu_1056_ap_ready,
        p_in_0_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_468,
        p_in_1_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_67_reg_503,
        p_in_2_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_69_reg_525,
        p_in_3_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_71_reg_547,
        p_in_4_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_73_reg_569,
        p_in_5_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_75_reg_591,
        p_in_6_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_77_reg_613,
        p_in_7_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_79_reg_635,
        p_in_8_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_81_reg_657,
        p_in_9_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_83_reg_679,
        p_in_10_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_85_reg_701,
        p_in_11_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_87_reg_723,
        p_in_12_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_89_reg_745,
        p_in_13_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_91_reg_767,
        p_in_14_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_93_reg_789,
        p_in_0_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_65_reg_479,
        p_in_1_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_68_reg_514,
        p_in_2_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_70_reg_536,
        p_in_3_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_72_reg_558,
        p_in_4_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_74_reg_580,
        p_in_5_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_76_reg_602,
        p_in_6_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_78_reg_624,
        p_in_7_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_80_reg_646,
        p_in_8_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_82_reg_668,
        p_in_9_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_84_reg_690,
        p_in_10_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_86_reg_712,
        p_in_11_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_88_reg_734,
        p_in_12_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_90_reg_756,
        p_in_13_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_92_reg_778,
        p_in_14_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_94_reg_800,
        p_in_0_valid_read => call_ret_i_process_4_fu_1056_p_in_0_valid_read,
        ap_return_0 => call_ret_i_process_4_fu_1056_ap_return_0,
        ap_return_1 => call_ret_i_process_4_fu_1056_ap_return_1,
        ap_return_2 => call_ret_i_process_4_fu_1056_ap_return_2,
        ap_return_3 => call_ret_i_process_4_fu_1056_ap_return_3,
        ap_return_4 => call_ret_i_process_4_fu_1056_ap_return_4,
        ap_return_5 => call_ret_i_process_4_fu_1056_ap_return_5,
        ap_return_6 => call_ret_i_process_4_fu_1056_ap_return_6,
        ap_return_7 => call_ret_i_process_4_fu_1056_ap_return_7,
        ap_return_8 => call_ret_i_process_4_fu_1056_ap_return_8,
        ap_return_9 => call_ret_i_process_4_fu_1056_ap_return_9,
        ap_return_10 => call_ret_i_process_4_fu_1056_ap_return_10,
        ap_return_11 => call_ret_i_process_4_fu_1056_ap_return_11,
        ap_return_12 => call_ret_i_process_4_fu_1056_ap_return_12,
        ap_return_13 => call_ret_i_process_4_fu_1056_ap_return_13,
        ap_return_14 => call_ret_i_process_4_fu_1056_ap_return_14,
        ap_return_15 => call_ret_i_process_4_fu_1056_ap_return_15,
        ap_return_16 => call_ret_i_process_4_fu_1056_ap_return_16,
        ap_return_17 => call_ret_i_process_4_fu_1056_ap_return_17,
        ap_return_18 => call_ret_i_process_4_fu_1056_ap_return_18,
        ap_return_19 => call_ret_i_process_4_fu_1056_ap_return_19,
        ap_return_20 => call_ret_i_process_4_fu_1056_ap_return_20,
        ap_return_21 => call_ret_i_process_4_fu_1056_ap_return_21,
        ap_return_22 => call_ret_i_process_4_fu_1056_ap_return_22,
        ap_return_23 => call_ret_i_process_4_fu_1056_ap_return_23,
        ap_return_24 => call_ret_i_process_4_fu_1056_ap_return_24,
        ap_return_25 => call_ret_i_process_4_fu_1056_ap_return_25,
        ap_return_26 => call_ret_i_process_4_fu_1056_ap_return_26,
        ap_return_27 => call_ret_i_process_4_fu_1056_ap_return_27,
        ap_return_28 => call_ret_i_process_4_fu_1056_ap_return_28,
        ap_return_29 => call_ret_i_process_4_fu_1056_ap_return_29,
        ap_return_30 => call_ret_i_process_4_fu_1056_ap_return_30,
        ap_return_31 => call_ret_i_process_4_fu_1056_ap_return_31,
        ap_return_32 => call_ret_i_process_4_fu_1056_ap_return_32,
        ap_return_33 => call_ret_i_process_4_fu_1056_ap_return_33,
        ap_return_34 => call_ret_i_process_4_fu_1056_ap_return_34,
        ap_return_35 => call_ret_i_process_4_fu_1056_ap_return_35,
        ap_return_36 => call_ret_i_process_4_fu_1056_ap_return_36,
        ap_return_37 => call_ret_i_process_4_fu_1056_ap_return_37,
        ap_return_38 => call_ret_i_process_4_fu_1056_ap_return_38,
        ap_return_39 => call_ret_i_process_4_fu_1056_ap_return_39,
        ap_return_40 => call_ret_i_process_4_fu_1056_ap_return_40,
        ap_return_41 => call_ret_i_process_4_fu_1056_ap_return_41,
        ap_return_42 => call_ret_i_process_4_fu_1056_ap_return_42,
        ap_return_43 => call_ret_i_process_4_fu_1056_ap_return_43,
        ap_return_44 => call_ret_i_process_4_fu_1056_ap_return_44,
        ap_ce => call_ret_i_process_4_fu_1056_ap_ce);

    fft_top_mux_164_11iI_U281 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => call_ret_i_process_4_fu_1056_ap_return_42,
        din1 => call_ret_i_process_4_fu_1056_ap_return_39,
        din2 => call_ret_i_process_4_fu_1056_ap_return_36,
        din3 => call_ret_i_process_4_fu_1056_ap_return_33,
        din4 => call_ret_i_process_4_fu_1056_ap_return_30,
        din5 => call_ret_i_process_4_fu_1056_ap_return_27,
        din6 => call_ret_i_process_4_fu_1056_ap_return_24,
        din7 => call_ret_i_process_4_fu_1056_ap_return_21,
        din8 => call_ret_i_process_4_fu_1056_ap_return_18,
        din9 => call_ret_i_process_4_fu_1056_ap_return_15,
        din10 => call_ret_i_process_4_fu_1056_ap_return_12,
        din11 => call_ret_i_process_4_fu_1056_ap_return_9,
        din12 => call_ret_i_process_4_fu_1056_ap_return_6,
        din13 => call_ret_i_process_4_fu_1056_ap_return_3,
        din14 => call_ret_i_process_4_fu_1056_ap_return_0,
        din15 => delayline_Array_samp_295_q0,
        din16 => control_bits_V_4,
        dout => temp_tagged_output_t_fu_1870_p18);

    fft_top_mux_164_11iI_U282 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => call_ret_i_process_4_fu_1056_ap_return_43,
        din1 => call_ret_i_process_4_fu_1056_ap_return_40,
        din2 => call_ret_i_process_4_fu_1056_ap_return_37,
        din3 => call_ret_i_process_4_fu_1056_ap_return_34,
        din4 => call_ret_i_process_4_fu_1056_ap_return_31,
        din5 => call_ret_i_process_4_fu_1056_ap_return_28,
        din6 => call_ret_i_process_4_fu_1056_ap_return_25,
        din7 => call_ret_i_process_4_fu_1056_ap_return_22,
        din8 => call_ret_i_process_4_fu_1056_ap_return_19,
        din9 => call_ret_i_process_4_fu_1056_ap_return_16,
        din10 => call_ret_i_process_4_fu_1056_ap_return_13,
        din11 => call_ret_i_process_4_fu_1056_ap_return_10,
        din12 => call_ret_i_process_4_fu_1056_ap_return_7,
        din13 => call_ret_i_process_4_fu_1056_ap_return_4,
        din14 => call_ret_i_process_4_fu_1056_ap_return_1,
        din15 => delayline_Array_samp_83_q0,
        din16 => control_bits_V_4,
        dout => temp_tagged_output_t_95_fu_1908_p18);

    fft_top_mux_164_12iS_U283 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => call_ret_i_process_4_fu_1056_ap_return_44,
        din1 => call_ret_i_process_4_fu_1056_ap_return_41,
        din2 => call_ret_i_process_4_fu_1056_ap_return_38,
        din3 => call_ret_i_process_4_fu_1056_ap_return_35,
        din4 => call_ret_i_process_4_fu_1056_ap_return_32,
        din5 => call_ret_i_process_4_fu_1056_ap_return_29,
        din6 => call_ret_i_process_4_fu_1056_ap_return_26,
        din7 => call_ret_i_process_4_fu_1056_ap_return_23,
        din8 => call_ret_i_process_4_fu_1056_ap_return_20,
        din9 => call_ret_i_process_4_fu_1056_ap_return_17,
        din10 => call_ret_i_process_4_fu_1056_ap_return_14,
        din11 => call_ret_i_process_4_fu_1056_ap_return_11,
        din12 => call_ret_i_process_4_fu_1056_ap_return_8,
        din13 => call_ret_i_process_4_fu_1056_ap_return_5,
        din14 => call_ret_i_process_4_fu_1056_ap_return_2,
        din15 => delayline_Array_vali_97_q0,
        din16 => control_bits_V_4,
        dout => temp_tagged_output_t_96_fu_1946_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2659_pp0_iter10_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    call_ret_i_process_4_fu_1056_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                call_ret_i_process_4_fu_1056_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op117_call_state4_state3 = ap_const_boolean_1))) then 
                    call_ret_i_process_4_fu_1056_ap_start_reg <= ap_const_logic_1;
                elsif ((call_ret_i_process_4_fu_1056_ap_ready = ap_const_logic_1)) then 
                    call_ret_i_process_4_fu_1056_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    call_ret_process_3_fu_914_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                call_ret_process_3_fu_914_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_predicate_op223_call_state12_state11 = ap_const_boolean_1))) then 
                    call_ret_process_3_fu_914_ap_start_reg <= ap_const_logic_1;
                elsif ((call_ret_process_3_fu_914_ap_ready = ap_const_logic_1)) then 
                    call_ret_process_3_fu_914_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_genChain_2_fu_833_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_genChain_2_fu_833_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op170_call_state4_state3 = ap_const_boolean_1))) then 
                    grp_genChain_2_fu_833_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_genChain_2_fu_833_ap_ready = ap_const_logic_1)) then 
                    grp_genChain_2_fu_833_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_65_reg_479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_65_reg_479 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_65_reg_479 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_65_reg_479;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_66_reg_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_66_reg_490 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_66_reg_490 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_66_reg_490;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_67_reg_503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_67_reg_503 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_67_reg_503 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_67_reg_503;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_68_reg_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_68_reg_514 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_68_reg_514 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_68_reg_514;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_69_reg_525_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_69_reg_525 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_69_reg_525 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_69_reg_525;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_70_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_70_reg_536 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_70_reg_536 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_70_reg_536;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_71_reg_547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_71_reg_547 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_71_reg_547 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_71_reg_547;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_72_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_72_reg_558 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_72_reg_558 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_72_reg_558;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_73_reg_569_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_73_reg_569 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_73_reg_569 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_73_reg_569;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_74_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_74_reg_580 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_74_reg_580 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_74_reg_580;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_75_reg_591_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_75_reg_591 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_75_reg_591 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_75_reg_591;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_76_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_76_reg_602 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_76_reg_602 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_76_reg_602;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_77_reg_613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_77_reg_613 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_77_reg_613 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_77_reg_613;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_78_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_78_reg_624 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_78_reg_624 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_78_reg_624;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_79_reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_79_reg_635 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_79_reg_635 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_79_reg_635;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_80_reg_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_80_reg_646 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_80_reg_646 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_80_reg_646;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_81_reg_657_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_81_reg_657 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_81_reg_657 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_81_reg_657;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_82_reg_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_82_reg_668 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_82_reg_668 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_82_reg_668;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_83_reg_679_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_83_reg_679 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_83_reg_679 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_83_reg_679;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_84_reg_690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_84_reg_690 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_84_reg_690 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_84_reg_690;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_85_reg_701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_85_reg_701 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_85_reg_701 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_85_reg_701;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_86_reg_712_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_86_reg_712 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_86_reg_712 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_86_reg_712;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_87_reg_723_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_87_reg_723 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_87_reg_723 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_87_reg_723;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_88_reg_734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_88_reg_734 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_88_reg_734 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_88_reg_734;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_89_reg_745_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_89_reg_745 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_89_reg_745 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_89_reg_745;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_90_reg_756_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_90_reg_756 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_90_reg_756 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_90_reg_756;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_91_reg_767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_91_reg_767 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_91_reg_767 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_91_reg_767;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_92_reg_778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_92_reg_778 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_92_reg_778 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_92_reg_778;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_93_reg_789_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_93_reg_789 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_93_reg_789 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_93_reg_789;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_94_reg_800_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_94_reg_800 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_94_reg_800 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_94_reg_800;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_95_reg_811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_95_reg_811 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_95_reg_811 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_95_reg_811;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_96_reg_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_96_reg_822 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_96_reg_822 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_96_reg_822;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1206_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_468 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_468 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_468;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_65_reg_479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_65_reg_479 <= tmp_s_reg_2499;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_65_reg_479 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_65_reg_479;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_66_reg_490;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_67_reg_503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_67_reg_503 <= tmp_75_reg_2504;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_67_reg_503 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_67_reg_503;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_68_reg_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_68_reg_514 <= tmp_76_reg_2509;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_68_reg_514 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_68_reg_514;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_69_reg_525_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_69_reg_525 <= tmp_77_reg_2514;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_69_reg_525 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_69_reg_525;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_70_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_70_reg_536 <= tmp_78_reg_2519;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_70_reg_536 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_70_reg_536;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_71_reg_547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_71_reg_547 <= tmp_79_reg_2524;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_71_reg_547 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_71_reg_547;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_72_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_72_reg_558 <= tmp_80_reg_2529;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_72_reg_558 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_72_reg_558;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_73_reg_569_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_73_reg_569 <= tmp_81_reg_2534;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_73_reg_569 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_73_reg_569;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_74_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_74_reg_580 <= tmp_82_reg_2539;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_74_reg_580 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_74_reg_580;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_75_reg_591_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_75_reg_591 <= tmp_83_reg_2544;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_75_reg_591 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_75_reg_591;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_76_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_76_reg_602 <= tmp_84_reg_2549;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_76_reg_602 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_76_reg_602;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_77_reg_613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_77_reg_613 <= tmp_85_reg_2554;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_77_reg_613 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_77_reg_613;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_78_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_78_reg_624 <= tmp_86_reg_2559;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_78_reg_624 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_78_reg_624;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_79_reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_79_reg_635 <= tmp_87_reg_2564;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_79_reg_635 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_79_reg_635;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_80_reg_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_80_reg_646 <= tmp_88_reg_2569;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_80_reg_646 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_80_reg_646;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_81_reg_657_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_81_reg_657 <= tmp_89_reg_2574;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_81_reg_657 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_81_reg_657;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_82_reg_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_82_reg_668 <= tmp_90_reg_2579;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_82_reg_668 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_82_reg_668;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_83_reg_679_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_83_reg_679 <= tmp_91_reg_2584;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_83_reg_679 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_83_reg_679;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_84_reg_690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_84_reg_690 <= tmp_92_reg_2589;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_84_reg_690 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_84_reg_690;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_85_reg_701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_85_reg_701 <= tmp_93_reg_2594;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_85_reg_701 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_85_reg_701;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_86_reg_712_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_86_reg_712 <= tmp_94_reg_2599;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_86_reg_712 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_86_reg_712;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_87_reg_723_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_87_reg_723 <= tmp_95_reg_2604;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_87_reg_723 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_87_reg_723;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_88_reg_734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_88_reg_734 <= tmp_96_reg_2609;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_88_reg_734 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_88_reg_734;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_89_reg_745_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_89_reg_745 <= tmp_97_reg_2614;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_89_reg_745 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_89_reg_745;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_90_reg_756_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_90_reg_756 <= tmp_98_reg_2619;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_90_reg_756 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_90_reg_756;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_91_reg_767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_91_reg_767 <= tmp_99_reg_2624;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_91_reg_767 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_91_reg_767;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_92_reg_778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_92_reg_778 <= tmp_100_reg_2629;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_92_reg_778 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_92_reg_778;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_93_reg_789_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_93_reg_789 <= tmp_101_reg_2634;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_93_reg_789 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_93_reg_789;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_94_reg_800_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_94_reg_800 <= tmp_102_reg_2639;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_94_reg_800 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_94_reg_800;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_95_reg_811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_95_reg_811 <= tmp_103_reg_2644;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_95_reg_811 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_95_reg_811;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_96_reg_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_96_reg_822 <= tmp_104_reg_2649;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_96_reg_822 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_96_reg_822;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2490 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_468 <= trunc_ln203_reg_2494;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_468 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_468;
                end if;
            end if; 
        end if;
    end process;

    t_047_reg_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2659 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_047_reg_454 <= t_reg_2654;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2659 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_047_reg_454 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_1_l_reg_2663_pp0_iter9_reg = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter9_reg = ap_const_lv1_1)))) then
                and_ln498_28_reg_3067 <= and_ln498_28_fu_2445_p2;
                commuted_output_samp_61_reg_2917 <= call_ret_process_3_fu_914_ap_return_3;
                commuted_output_samp_62_reg_2922 <= call_ret_process_3_fu_914_ap_return_4;
                commuted_output_samp_63_reg_2927 <= call_ret_process_3_fu_914_ap_return_5;
                commuted_output_samp_64_reg_2932 <= call_ret_process_3_fu_914_ap_return_6;
                commuted_output_samp_65_reg_2937 <= call_ret_process_3_fu_914_ap_return_7;
                commuted_output_samp_66_reg_2942 <= call_ret_process_3_fu_914_ap_return_8;
                commuted_output_samp_67_reg_2947 <= call_ret_process_3_fu_914_ap_return_9;
                commuted_output_samp_68_reg_2952 <= call_ret_process_3_fu_914_ap_return_10;
                commuted_output_samp_69_reg_2957 <= call_ret_process_3_fu_914_ap_return_11;
                commuted_output_samp_70_reg_2962 <= call_ret_process_3_fu_914_ap_return_12;
                commuted_output_samp_71_reg_2967 <= call_ret_process_3_fu_914_ap_return_13;
                commuted_output_samp_72_reg_2972 <= call_ret_process_3_fu_914_ap_return_14;
                commuted_output_samp_73_reg_2977 <= call_ret_process_3_fu_914_ap_return_15;
                commuted_output_samp_74_reg_2982 <= call_ret_process_3_fu_914_ap_return_16;
                commuted_output_samp_75_reg_2987 <= call_ret_process_3_fu_914_ap_return_17;
                commuted_output_samp_76_reg_2992 <= call_ret_process_3_fu_914_ap_return_18;
                commuted_output_samp_77_reg_2997 <= call_ret_process_3_fu_914_ap_return_19;
                commuted_output_samp_78_reg_3002 <= call_ret_process_3_fu_914_ap_return_20;
                commuted_output_samp_79_reg_3007 <= call_ret_process_3_fu_914_ap_return_21;
                commuted_output_samp_80_reg_3012 <= call_ret_process_3_fu_914_ap_return_22;
                commuted_output_samp_81_reg_3017 <= call_ret_process_3_fu_914_ap_return_23;
                commuted_output_samp_82_reg_3022 <= call_ret_process_3_fu_914_ap_return_24;
                commuted_output_samp_83_reg_3027 <= call_ret_process_3_fu_914_ap_return_25;
                commuted_output_samp_84_reg_3032 <= call_ret_process_3_fu_914_ap_return_26;
                commuted_output_samp_85_reg_3037 <= call_ret_process_3_fu_914_ap_return_27;
                commuted_output_samp_86_reg_3042 <= call_ret_process_3_fu_914_ap_return_28;
                commuted_output_samp_87_reg_3047 <= call_ret_process_3_fu_914_ap_return_29;
                commuted_output_samp_88_reg_3052 <= call_ret_process_3_fu_914_ap_return_30;
                commuted_output_samp_89_reg_3057 <= call_ret_process_3_fu_914_ap_return_31;
                commuted_output_samp_90_reg_3062 <= call_ret_process_3_fu_914_ap_return_32;
                commuted_output_samp_91_reg_2912 <= call_ret_process_3_fu_914_ap_return_0;
                commuted_output_samp_reg_2907 <= call_ret_process_3_fu_914_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2490 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                control_bits_V_4 <= control_count_V_4;
                control_count_V_4 <= add_ln700_fu_1578_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_fu_1206_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delay_line_stall_1 <= icmp_ln457_fu_1544_p2;
                sample_in_read_count_4 <= add_ln700_3_fu_1538_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2490 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delay_line_stall_1_l_reg_2663 <= delay_line_stall_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                delay_line_stall_1_l_reg_2663_pp0_iter10_reg <= delay_line_stall_1_l_reg_2663_pp0_iter9_reg;
                delay_line_stall_1_l_reg_2663_pp0_iter2_reg <= delay_line_stall_1_l_reg_2663;
                delay_line_stall_1_l_reg_2663_pp0_iter3_reg <= delay_line_stall_1_l_reg_2663_pp0_iter2_reg;
                delay_line_stall_1_l_reg_2663_pp0_iter4_reg <= delay_line_stall_1_l_reg_2663_pp0_iter3_reg;
                delay_line_stall_1_l_reg_2663_pp0_iter5_reg <= delay_line_stall_1_l_reg_2663_pp0_iter4_reg;
                delay_line_stall_1_l_reg_2663_pp0_iter6_reg <= delay_line_stall_1_l_reg_2663_pp0_iter5_reg;
                delay_line_stall_1_l_reg_2663_pp0_iter7_reg <= delay_line_stall_1_l_reg_2663_pp0_iter6_reg;
                delay_line_stall_1_l_reg_2663_pp0_iter8_reg <= delay_line_stall_1_l_reg_2663_pp0_iter7_reg;
                delay_line_stall_1_l_reg_2663_pp0_iter9_reg <= delay_line_stall_1_l_reg_2663_pp0_iter8_reg;
                empty_n_reg_2490_pp0_iter10_reg <= empty_n_reg_2490_pp0_iter9_reg;
                empty_n_reg_2490_pp0_iter2_reg <= empty_n_reg_2490_pp0_iter1_reg;
                empty_n_reg_2490_pp0_iter3_reg <= empty_n_reg_2490_pp0_iter2_reg;
                empty_n_reg_2490_pp0_iter4_reg <= empty_n_reg_2490_pp0_iter3_reg;
                empty_n_reg_2490_pp0_iter5_reg <= empty_n_reg_2490_pp0_iter4_reg;
                empty_n_reg_2490_pp0_iter6_reg <= empty_n_reg_2490_pp0_iter5_reg;
                empty_n_reg_2490_pp0_iter7_reg <= empty_n_reg_2490_pp0_iter6_reg;
                empty_n_reg_2490_pp0_iter8_reg <= empty_n_reg_2490_pp0_iter7_reg;
                empty_n_reg_2490_pp0_iter9_reg <= empty_n_reg_2490_pp0_iter8_reg;
                icmp_ln436_reg_2659_pp0_iter10_reg <= icmp_ln436_reg_2659_pp0_iter9_reg;
                icmp_ln436_reg_2659_pp0_iter2_reg <= icmp_ln436_reg_2659_pp0_iter1_reg;
                icmp_ln436_reg_2659_pp0_iter3_reg <= icmp_ln436_reg_2659_pp0_iter2_reg;
                icmp_ln436_reg_2659_pp0_iter4_reg <= icmp_ln436_reg_2659_pp0_iter3_reg;
                icmp_ln436_reg_2659_pp0_iter5_reg <= icmp_ln436_reg_2659_pp0_iter4_reg;
                icmp_ln436_reg_2659_pp0_iter6_reg <= icmp_ln436_reg_2659_pp0_iter5_reg;
                icmp_ln436_reg_2659_pp0_iter7_reg <= icmp_ln436_reg_2659_pp0_iter6_reg;
                icmp_ln436_reg_2659_pp0_iter8_reg <= icmp_ln436_reg_2659_pp0_iter7_reg;
                icmp_ln436_reg_2659_pp0_iter9_reg <= icmp_ln436_reg_2659_pp0_iter8_reg;
                temp_tagged_output_t_95_reg_2672_pp0_iter3_reg <= temp_tagged_output_t_95_reg_2672;
                temp_tagged_output_t_95_reg_2672_pp0_iter4_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter3_reg;
                temp_tagged_output_t_95_reg_2672_pp0_iter5_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter4_reg;
                temp_tagged_output_t_95_reg_2672_pp0_iter6_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter5_reg;
                temp_tagged_output_t_95_reg_2672_pp0_iter7_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter6_reg;
                temp_tagged_output_t_95_reg_2672_pp0_iter8_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter7_reg;
                temp_tagged_output_t_95_reg_2672_pp0_iter9_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter8_reg;
                temp_tagged_output_t_96_reg_2677_pp0_iter3_reg <= temp_tagged_output_t_96_reg_2677;
                temp_tagged_output_t_96_reg_2677_pp0_iter4_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter3_reg;
                temp_tagged_output_t_96_reg_2677_pp0_iter5_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter4_reg;
                temp_tagged_output_t_96_reg_2677_pp0_iter6_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter5_reg;
                temp_tagged_output_t_96_reg_2677_pp0_iter7_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter6_reg;
                temp_tagged_output_t_96_reg_2677_pp0_iter8_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter7_reg;
                temp_tagged_output_t_96_reg_2677_pp0_iter9_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter8_reg;
                temp_tagged_output_t_reg_2667_pp0_iter3_reg <= temp_tagged_output_t_reg_2667;
                temp_tagged_output_t_reg_2667_pp0_iter4_reg <= temp_tagged_output_t_reg_2667_pp0_iter3_reg;
                temp_tagged_output_t_reg_2667_pp0_iter5_reg <= temp_tagged_output_t_reg_2667_pp0_iter4_reg;
                temp_tagged_output_t_reg_2667_pp0_iter6_reg <= temp_tagged_output_t_reg_2667_pp0_iter5_reg;
                temp_tagged_output_t_reg_2667_pp0_iter7_reg <= temp_tagged_output_t_reg_2667_pp0_iter6_reg;
                temp_tagged_output_t_reg_2667_pp0_iter8_reg <= temp_tagged_output_t_reg_2667_pp0_iter7_reg;
                temp_tagged_output_t_reg_2667_pp0_iter9_reg <= temp_tagged_output_t_reg_2667_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_n_reg_2490 <= p_sampleIn_V_superSa_nbread_fu_426_p2_0;
                empty_n_reg_2490_pp0_iter1_reg <= empty_n_reg_2490;
                icmp_ln436_reg_2659 <= icmp_ln436_fu_1562_p2;
                icmp_ln436_reg_2659_pp0_iter1_reg <= icmp_ln436_reg_2659;
                tmp_100_reg_2629 <= p_sampleIn_V_superSample_dout(479 downto 464);
                tmp_101_reg_2634 <= p_sampleIn_V_superSample_dout(239 downto 224);
                tmp_102_reg_2639 <= p_sampleIn_V_superSample_dout(495 downto 480);
                tmp_103_reg_2644 <= p_sampleIn_V_superSample_dout(255 downto 240);
                tmp_104_reg_2649 <= p_sampleIn_V_superSample_dout(511 downto 496);
                tmp_75_reg_2504 <= p_sampleIn_V_superSample_dout(31 downto 16);
                tmp_76_reg_2509 <= p_sampleIn_V_superSample_dout(287 downto 272);
                tmp_77_reg_2514 <= p_sampleIn_V_superSample_dout(47 downto 32);
                tmp_78_reg_2519 <= p_sampleIn_V_superSample_dout(303 downto 288);
                tmp_79_reg_2524 <= p_sampleIn_V_superSample_dout(63 downto 48);
                tmp_80_reg_2529 <= p_sampleIn_V_superSample_dout(319 downto 304);
                tmp_81_reg_2534 <= p_sampleIn_V_superSample_dout(79 downto 64);
                tmp_82_reg_2539 <= p_sampleIn_V_superSample_dout(335 downto 320);
                tmp_83_reg_2544 <= p_sampleIn_V_superSample_dout(95 downto 80);
                tmp_84_reg_2549 <= p_sampleIn_V_superSample_dout(351 downto 336);
                tmp_85_reg_2554 <= p_sampleIn_V_superSample_dout(111 downto 96);
                tmp_86_reg_2559 <= p_sampleIn_V_superSample_dout(367 downto 352);
                tmp_87_reg_2564 <= p_sampleIn_V_superSample_dout(127 downto 112);
                tmp_88_reg_2569 <= p_sampleIn_V_superSample_dout(383 downto 368);
                tmp_89_reg_2574 <= p_sampleIn_V_superSample_dout(143 downto 128);
                tmp_90_reg_2579 <= p_sampleIn_V_superSample_dout(399 downto 384);
                tmp_91_reg_2584 <= p_sampleIn_V_superSample_dout(159 downto 144);
                tmp_92_reg_2589 <= p_sampleIn_V_superSample_dout(415 downto 400);
                tmp_93_reg_2594 <= p_sampleIn_V_superSample_dout(175 downto 160);
                tmp_94_reg_2599 <= p_sampleIn_V_superSample_dout(431 downto 416);
                tmp_95_reg_2604 <= p_sampleIn_V_superSample_dout(191 downto 176);
                tmp_96_reg_2609 <= p_sampleIn_V_superSample_dout(447 downto 432);
                tmp_97_reg_2614 <= p_sampleIn_V_superSample_dout(207 downto 192);
                tmp_98_reg_2619 <= p_sampleIn_V_superSample_dout(463 downto 448);
                tmp_99_reg_2624 <= p_sampleIn_V_superSample_dout(223 downto 208);
                tmp_s_reg_2499 <= p_sampleIn_V_superSample_dout(271 downto 256);
                trunc_ln203_reg_2494 <= trunc_ln203_fu_1214_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                t_reg_2654 <= t_fu_1528_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_1_l_reg_2663_pp0_iter8_reg = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter8_reg = ap_const_lv1_1)))) then
                temp_tagged_output_t_100_reg_2697 <= grp_genChain_2_fu_833_ap_return_3;
                temp_tagged_output_t_101_reg_2702 <= grp_genChain_2_fu_833_ap_return_4;
                temp_tagged_output_t_102_reg_2707 <= grp_genChain_2_fu_833_ap_return_5;
                temp_tagged_output_t_103_reg_2712 <= grp_genChain_2_fu_833_ap_return_6;
                temp_tagged_output_t_104_reg_2717 <= grp_genChain_2_fu_833_ap_return_7;
                temp_tagged_output_t_105_reg_2722 <= grp_genChain_2_fu_833_ap_return_8;
                temp_tagged_output_t_106_reg_2727 <= grp_genChain_2_fu_833_ap_return_9;
                temp_tagged_output_t_107_reg_2732 <= grp_genChain_2_fu_833_ap_return_10;
                temp_tagged_output_t_108_reg_2737 <= grp_genChain_2_fu_833_ap_return_11;
                temp_tagged_output_t_109_reg_2742 <= grp_genChain_2_fu_833_ap_return_12;
                temp_tagged_output_t_110_reg_2747 <= grp_genChain_2_fu_833_ap_return_13;
                temp_tagged_output_t_111_reg_2752 <= grp_genChain_2_fu_833_ap_return_14;
                temp_tagged_output_t_112_reg_2757 <= grp_genChain_2_fu_833_ap_return_15;
                temp_tagged_output_t_113_reg_2762 <= grp_genChain_2_fu_833_ap_return_16;
                temp_tagged_output_t_114_reg_2767 <= grp_genChain_2_fu_833_ap_return_17;
                temp_tagged_output_t_115_reg_2772 <= grp_genChain_2_fu_833_ap_return_18;
                temp_tagged_output_t_116_reg_2777 <= grp_genChain_2_fu_833_ap_return_19;
                temp_tagged_output_t_117_reg_2782 <= grp_genChain_2_fu_833_ap_return_20;
                temp_tagged_output_t_118_reg_2787 <= grp_genChain_2_fu_833_ap_return_21;
                temp_tagged_output_t_119_reg_2792 <= grp_genChain_2_fu_833_ap_return_22;
                temp_tagged_output_t_120_reg_2797 <= grp_genChain_2_fu_833_ap_return_23;
                temp_tagged_output_t_121_reg_2802 <= grp_genChain_2_fu_833_ap_return_24;
                temp_tagged_output_t_122_reg_2807 <= grp_genChain_2_fu_833_ap_return_25;
                temp_tagged_output_t_123_reg_2812 <= grp_genChain_2_fu_833_ap_return_26;
                temp_tagged_output_t_124_reg_2817 <= grp_genChain_2_fu_833_ap_return_27;
                temp_tagged_output_t_125_reg_2822 <= grp_genChain_2_fu_833_ap_return_28;
                temp_tagged_output_t_126_reg_2827 <= grp_genChain_2_fu_833_ap_return_29;
                temp_tagged_output_t_127_reg_2832 <= grp_genChain_2_fu_833_ap_return_30;
                temp_tagged_output_t_128_reg_2837 <= grp_genChain_2_fu_833_ap_return_31;
                temp_tagged_output_t_129_reg_2842 <= grp_genChain_2_fu_833_ap_return_32;
                temp_tagged_output_t_130_reg_2847 <= grp_genChain_2_fu_833_ap_return_33;
                temp_tagged_output_t_131_reg_2852 <= grp_genChain_2_fu_833_ap_return_34;
                temp_tagged_output_t_132_reg_2857 <= grp_genChain_2_fu_833_ap_return_35;
                temp_tagged_output_t_133_reg_2862 <= grp_genChain_2_fu_833_ap_return_36;
                temp_tagged_output_t_134_reg_2867 <= grp_genChain_2_fu_833_ap_return_37;
                temp_tagged_output_t_135_reg_2872 <= grp_genChain_2_fu_833_ap_return_38;
                temp_tagged_output_t_136_reg_2877 <= grp_genChain_2_fu_833_ap_return_39;
                temp_tagged_output_t_137_reg_2882 <= grp_genChain_2_fu_833_ap_return_40;
                temp_tagged_output_t_138_reg_2887 <= grp_genChain_2_fu_833_ap_return_41;
                temp_tagged_output_t_139_reg_2892 <= grp_genChain_2_fu_833_ap_return_42;
                temp_tagged_output_t_140_reg_2897 <= grp_genChain_2_fu_833_ap_return_43;
                temp_tagged_output_t_141_reg_2902 <= grp_genChain_2_fu_833_ap_return_44;
                temp_tagged_output_t_97_reg_2682 <= grp_genChain_2_fu_833_ap_return_0;
                temp_tagged_output_t_98_reg_2687 <= grp_genChain_2_fu_833_ap_return_1;
                temp_tagged_output_t_99_reg_2692 <= grp_genChain_2_fu_833_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1)))) then
                temp_tagged_output_t_95_reg_2672 <= temp_tagged_output_t_95_fu_1908_p18;
                temp_tagged_output_t_96_reg_2677 <= temp_tagged_output_t_96_fu_1946_p18;
                temp_tagged_output_t_reg_2667 <= temp_tagged_output_t_fu_1870_p18;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln700_3_fu_1538_p2 <= std_logic_vector(unsigned(sample_in_read_count_4) + unsigned(ap_const_lv8_1));
    add_ln700_fu_1578_p2 <= std_logic_vector(unsigned(control_count_V_4) + unsigned(ap_const_lv4_1));
    and_ln498_15_fu_2367_p2 <= (call_ret_process_3_fu_914_ap_return_35 and call_ret_process_3_fu_914_ap_return_34);
    and_ln498_16_fu_2373_p2 <= (and_ln498_fu_2361_p2 and and_ln498_15_fu_2367_p2);
    and_ln498_17_fu_2379_p2 <= (call_ret_process_3_fu_914_ap_return_37 and call_ret_process_3_fu_914_ap_return_36);
    and_ln498_18_fu_2385_p2 <= (call_ret_process_3_fu_914_ap_return_39 and call_ret_process_3_fu_914_ap_return_38);
    and_ln498_19_fu_2391_p2 <= (and_ln498_18_fu_2385_p2 and and_ln498_17_fu_2379_p2);
    and_ln498_20_fu_2397_p2 <= (and_ln498_19_fu_2391_p2 and and_ln498_16_fu_2373_p2);
    and_ln498_21_fu_2403_p2 <= (call_ret_process_3_fu_914_ap_return_41 and call_ret_process_3_fu_914_ap_return_40);
    and_ln498_22_fu_2409_p2 <= (call_ret_process_3_fu_914_ap_return_43 and call_ret_process_3_fu_914_ap_return_42);
    and_ln498_23_fu_2415_p2 <= (and_ln498_22_fu_2409_p2 and and_ln498_21_fu_2403_p2);
    and_ln498_24_fu_2421_p2 <= (call_ret_process_3_fu_914_ap_return_45 and call_ret_process_3_fu_914_ap_return_44);
    and_ln498_25_fu_2427_p2 <= (call_ret_process_3_fu_914_ap_return_47 and call_ret_process_3_fu_914_ap_return_46);
    and_ln498_26_fu_2433_p2 <= (and_ln498_25_fu_2427_p2 and and_ln498_24_fu_2421_p2);
    and_ln498_27_fu_2439_p2 <= (and_ln498_26_fu_2433_p2 and and_ln498_23_fu_2415_p2);
    and_ln498_28_fu_2445_p2 <= (and_ln498_27_fu_2439_p2 and and_ln498_20_fu_2397_p2);
    and_ln498_fu_2361_p2 <= (call_ret_process_3_fu_914_ap_return_33 and call_ret_process_3_fu_914_ap_return_2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp117_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp117 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp170_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp170 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp223_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp223 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage0_iter11_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op289_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call102_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call102 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op289_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call3_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call3 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op289_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call56_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call56 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op289_write_state13 = ap_const_boolean_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_76_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_76 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_899_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_899 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_902_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_902 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, icmp_ln436_reg_2659_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2659_pp0_iter10_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_t_047_phi_fu_458_p6_assign_proc : process(t_047_reg_454, t_reg_2654, icmp_ln436_reg_2659, ap_condition_902)
    begin
        if ((ap_const_boolean_1 = ap_condition_902)) then
            if ((icmp_ln436_reg_2659 = ap_const_lv1_1)) then 
                ap_phi_mux_t_047_phi_fu_458_p6 <= ap_const_lv9_0;
            elsif ((icmp_ln436_reg_2659 = ap_const_lv1_0)) then 
                ap_phi_mux_t_047_phi_fu_458_p6 <= t_reg_2654;
            else 
                ap_phi_mux_t_047_phi_fu_458_p6 <= t_047_reg_454;
            end if;
        else 
            ap_phi_mux_t_047_phi_fu_458_p6 <= t_047_reg_454;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_65_reg_479 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_66_reg_490 <= "X";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_67_reg_503 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_68_reg_514 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_69_reg_525 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_70_reg_536 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_71_reg_547 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_72_reg_558 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_73_reg_569 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_74_reg_580 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_75_reg_591 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_76_reg_602 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_77_reg_613 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_78_reg_624 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_79_reg_635 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_80_reg_646 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_81_reg_657 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_82_reg_668 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_83_reg_679 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_84_reg_690 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_85_reg_701 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_86_reg_712 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_87_reg_723 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_88_reg_734 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_89_reg_745 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_90_reg_756 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_91_reg_767 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_92_reg_778 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_93_reg_789 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_94_reg_800 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_95_reg_811 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_96_reg_822 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_468 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op117_call_state4_assign_proc : process(delay_line_stall_1_l_reg_2663, empty_n_reg_2490_pp0_iter1_reg)
    begin
                ap_predicate_op117_call_state4 <= ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op117_call_state4_state3_assign_proc : process(empty_n_reg_2490, delay_line_stall_1)
    begin
                ap_predicate_op117_call_state4_state3 <= ((delay_line_stall_1 = ap_const_lv1_0) or (empty_n_reg_2490 = ap_const_lv1_1));
    end process;


    ap_predicate_op170_call_state4_assign_proc : process(delay_line_stall_1_l_reg_2663, empty_n_reg_2490_pp0_iter1_reg)
    begin
                ap_predicate_op170_call_state4 <= ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op170_call_state4_state3_assign_proc : process(empty_n_reg_2490, delay_line_stall_1)
    begin
                ap_predicate_op170_call_state4_state3 <= ((delay_line_stall_1 = ap_const_lv1_0) or (empty_n_reg_2490 = ap_const_lv1_1));
    end process;


    ap_predicate_op223_call_state12_assign_proc : process(empty_n_reg_2490_pp0_iter9_reg, delay_line_stall_1_l_reg_2663_pp0_iter9_reg)
    begin
                ap_predicate_op223_call_state12 <= ((delay_line_stall_1_l_reg_2663_pp0_iter9_reg = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter9_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op223_call_state12_state11_assign_proc : process(empty_n_reg_2490_pp0_iter8_reg, delay_line_stall_1_l_reg_2663_pp0_iter8_reg)
    begin
                ap_predicate_op223_call_state12_state11 <= ((delay_line_stall_1_l_reg_2663_pp0_iter8_reg = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter8_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op289_write_state13_assign_proc : process(delay_line_stall_1_l_reg_2663_pp0_iter10_reg, and_ln498_28_reg_3067, empty_n_reg_2490_pp0_iter10_reg)
    begin
                ap_predicate_op289_write_state13 <= (((empty_n_reg_2490_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln498_28_reg_3067)) or ((delay_line_stall_1_l_reg_2663_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln498_28_reg_3067)));
    end process;


    ap_ready_assign_proc : process(icmp_ln436_fu_1562_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_fu_1562_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to10)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to10 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    call_ret_i_process_4_fu_1056_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp117)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp117) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ret_i_process_4_fu_1056_ap_ce <= ap_const_logic_1;
        else 
            call_ret_i_process_4_fu_1056_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    call_ret_i_process_4_fu_1056_ap_start <= call_ret_i_process_4_fu_1056_ap_start_reg;
    call_ret_i_process_4_fu_1056_p_in_0_valid_read <= ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490(0);

    call_ret_process_3_fu_914_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp223)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp223) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ret_process_3_fu_914_ap_ce <= ap_const_logic_1;
        else 
            call_ret_process_3_fu_914_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    call_ret_process_3_fu_914_ap_start <= call_ret_process_3_fu_914_ap_start_reg;
    call_ret_process_3_fu_914_p_in_0_valid_read <= temp_tagged_output_t_96_reg_2677_pp0_iter9_reg(0);
    call_ret_process_3_fu_914_p_in_10_valid_read <= temp_tagged_output_t_126_reg_2827(0);
    call_ret_process_3_fu_914_p_in_11_valid_read <= temp_tagged_output_t_129_reg_2842(0);
    call_ret_process_3_fu_914_p_in_12_valid_read <= temp_tagged_output_t_132_reg_2857(0);
    call_ret_process_3_fu_914_p_in_13_valid_read <= temp_tagged_output_t_135_reg_2872(0);
    call_ret_process_3_fu_914_p_in_14_valid_read <= temp_tagged_output_t_138_reg_2887(0);
    call_ret_process_3_fu_914_p_in_15_valid_read <= temp_tagged_output_t_141_reg_2902(0);
    call_ret_process_3_fu_914_p_in_1_valid_read <= temp_tagged_output_t_99_reg_2692(0);
    call_ret_process_3_fu_914_p_in_2_valid_read <= temp_tagged_output_t_102_reg_2707(0);
    call_ret_process_3_fu_914_p_in_3_valid_read <= temp_tagged_output_t_105_reg_2722(0);
    call_ret_process_3_fu_914_p_in_4_valid_read <= temp_tagged_output_t_108_reg_2737(0);
    call_ret_process_3_fu_914_p_in_5_valid_read <= temp_tagged_output_t_111_reg_2752(0);
    call_ret_process_3_fu_914_p_in_6_valid_read <= temp_tagged_output_t_114_reg_2767(0);
    call_ret_process_3_fu_914_p_in_7_valid_read <= temp_tagged_output_t_117_reg_2782(0);
    call_ret_process_3_fu_914_p_in_8_valid_read <= temp_tagged_output_t_120_reg_2797(0);
    call_ret_process_3_fu_914_p_in_9_valid_read <= temp_tagged_output_t_123_reg_2812(0);

    control_delayline_Ar_77_ce0_assign_proc : process(delay_line_stall_1_l_reg_2663, ap_block_pp0_stage0_11001, empty_n_reg_2490_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1)))) then 
            control_delayline_Ar_77_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_77_we0_assign_proc : process(delay_line_stall_1_l_reg_2663, ap_block_pp0_stage0_11001, empty_n_reg_2490_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1)))) then 
            control_delayline_Ar_77_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_295_ce0_assign_proc : process(delay_line_stall_1_l_reg_2663, ap_block_pp0_stage0_11001, empty_n_reg_2490_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_295_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_295_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_295_we0_assign_proc : process(delay_line_stall_1_l_reg_2663, ap_block_pp0_stage0_11001, empty_n_reg_2490_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_295_we0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_295_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_83_ce0_assign_proc : process(delay_line_stall_1_l_reg_2663, ap_block_pp0_stage0_11001, empty_n_reg_2490_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_83_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_83_we0_assign_proc : process(delay_line_stall_1_l_reg_2663, ap_block_pp0_stage0_11001, empty_n_reg_2490_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_83_we0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_vali_97_ce0_assign_proc : process(delay_line_stall_1_l_reg_2663, ap_block_pp0_stage0_11001, empty_n_reg_2490_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_vali_97_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_vali_97_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_vali_97_we0_assign_proc : process(delay_line_stall_1_l_reg_2663, ap_block_pp0_stage0_11001, empty_n_reg_2490_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_1_l_reg_2663 = ap_const_lv1_0) or (empty_n_reg_2490_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_vali_97_we0 <= ap_const_logic_1;
        else 
            delayline_Array_vali_97_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_n_fu_1206_p1 <= p_sampleIn_V_superSa_nbread_fu_426_p2_0;

    grp_genChain_2_fu_833_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp170)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp170) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_genChain_2_fu_833_ap_ce <= ap_const_logic_1;
        else 
            grp_genChain_2_fu_833_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_genChain_2_fu_833_ap_start <= grp_genChain_2_fu_833_ap_start_reg;
    grp_genChain_2_fu_833_control_bits_V_55 <= control_delayline_Ar_77_q0(4 - 1 downto 0);
    grp_genChain_2_fu_833_p_in_0_valid_read <= call_ret_i_process_4_fu_1056_ap_return_44(0);
    grp_genChain_2_fu_833_p_in_10_valid_read <= call_ret_i_process_4_fu_1056_ap_return_14(0);
    grp_genChain_2_fu_833_p_in_11_valid_read <= call_ret_i_process_4_fu_1056_ap_return_11(0);
    grp_genChain_2_fu_833_p_in_12_valid_read <= call_ret_i_process_4_fu_1056_ap_return_8(0);
    grp_genChain_2_fu_833_p_in_13_valid_read <= call_ret_i_process_4_fu_1056_ap_return_5(0);
    grp_genChain_2_fu_833_p_in_14_valid_read <= call_ret_i_process_4_fu_1056_ap_return_2(0);
    grp_genChain_2_fu_833_p_in_15_valid_read <= delayline_Array_vali_97_q0(0);
    grp_genChain_2_fu_833_p_in_1_valid_read <= call_ret_i_process_4_fu_1056_ap_return_41(0);
    grp_genChain_2_fu_833_p_in_2_valid_read <= call_ret_i_process_4_fu_1056_ap_return_38(0);
    grp_genChain_2_fu_833_p_in_3_valid_read <= call_ret_i_process_4_fu_1056_ap_return_35(0);
    grp_genChain_2_fu_833_p_in_4_valid_read <= call_ret_i_process_4_fu_1056_ap_return_32(0);
    grp_genChain_2_fu_833_p_in_5_valid_read <= call_ret_i_process_4_fu_1056_ap_return_29(0);
    grp_genChain_2_fu_833_p_in_6_valid_read <= call_ret_i_process_4_fu_1056_ap_return_26(0);
    grp_genChain_2_fu_833_p_in_7_valid_read <= call_ret_i_process_4_fu_1056_ap_return_23(0);
    grp_genChain_2_fu_833_p_in_8_valid_read <= call_ret_i_process_4_fu_1056_ap_return_20(0);
    grp_genChain_2_fu_833_p_in_9_valid_read <= call_ret_i_process_4_fu_1056_ap_return_17(0);
    icmp_ln436_fu_1562_p2 <= "1" when (ap_phi_mux_t_047_phi_fu_458_p6 = ap_const_lv9_10E) else "0";
    icmp_ln457_fu_1544_p2 <= "0" when (sample_in_read_count_4 = ap_const_lv8_FF) else "1";
    p_sampleIn_V_superSa_nbread_fu_426_p2_0 <= (0=>(p_sampleIn_V_superSample_empty_n), others=>'-');

    p_sampleIn_V_superSample_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, p_sampleIn_V_superSample_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_sampleIn_V_superSample_empty_n = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_sampleIn_V_superSample_read <= ap_const_logic_1;
        else 
            p_sampleIn_V_superSample_read <= ap_const_logic_0;
        end if; 
    end process;


    p_sampleOut_V_superSample_blk_n_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_sampleOut_V_superSample_blk_n <= p_sampleOut_V_superSample_full_n;
        else 
            p_sampleOut_V_superSample_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_sampleOut_V_superSample_din <= (((((((((((((((((((((((((((((((commuted_output_samp_90_reg_3062 & commuted_output_samp_89_reg_3057) & commuted_output_samp_88_reg_3052) & commuted_output_samp_87_reg_3047) & commuted_output_samp_86_reg_3042) & commuted_output_samp_85_reg_3037) & commuted_output_samp_84_reg_3032) & commuted_output_samp_83_reg_3027) & commuted_output_samp_82_reg_3022) & commuted_output_samp_81_reg_3017) & commuted_output_samp_80_reg_3012) & commuted_output_samp_79_reg_3007) & commuted_output_samp_78_reg_3002) & commuted_output_samp_77_reg_2997) & commuted_output_samp_76_reg_2992) & commuted_output_samp_reg_2907) & commuted_output_samp_75_reg_2987) & commuted_output_samp_74_reg_2982) & commuted_output_samp_73_reg_2977) & commuted_output_samp_72_reg_2972) & commuted_output_samp_71_reg_2967) & commuted_output_samp_70_reg_2962) & commuted_output_samp_69_reg_2957) & commuted_output_samp_68_reg_2952) & commuted_output_samp_67_reg_2947) & commuted_output_samp_66_reg_2942) & commuted_output_samp_65_reg_2937) & commuted_output_samp_64_reg_2932) & commuted_output_samp_63_reg_2927) & commuted_output_samp_62_reg_2922) & commuted_output_samp_61_reg_2917) & commuted_output_samp_91_reg_2912);

    p_sampleOut_V_superSample_write_assign_proc : process(ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1))) then 
            p_sampleOut_V_superSample_write <= ap_const_logic_1;
        else 
            p_sampleOut_V_superSample_write <= ap_const_logic_0;
        end if; 
    end process;

    t_fu_1528_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(ap_phi_mux_t_047_phi_fu_458_p6));
    trunc_ln203_fu_1214_p1 <= p_sampleIn_V_superSample_dout(16 - 1 downto 0);
    zext_ln66_fu_1856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(control_bits_V_4),32));
end behav;
