verilog work "Reg18b.v"
verilog work "Mux16x1.v"
verilog work "DecoPrioridad.v"
verilog work "Timer5ms.v"
verilog work "RAMReplacement_ROM.v"
verilog work "DCS.v"
verilog work "CONTROLCPU.v"
verilog work "Conta4bv2.v"
verilog work "BancoRegistros.v"
verilog work "ALU.v"
verilog work "Micro_Con_ROM.v"
verilog work "DCM_12MHz.v"
verilog work "async.v"
verilog work "Proyecto2_NOREFPOT_ROM.v"
verilog work "ipcore_dir/rAm_synth.v"
