/// Auto-generated register definitions for LPTIM1
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::lptim1 {

// ============================================================================
// LPTIM1 - Low power timer
// Base Address: 0x40007C00
// ============================================================================

/// LPTIM1 Register Structure
struct LPTIM1_Registers {

    /// Interrupt and Status Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t LPTIM_ISR;

    /// Interrupt Clear Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t LPTIM_ICR;

    /// Interrupt Enable Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LPTIM_IER;

    /// Configuration Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LPTIM_CFGR;

    /// Control Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LPTIM_CR;

    /// Compare Register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LPTIM_CMP;

    /// Autoreload Register
    /// Offset: 0x0018
    /// Reset value: 0x00000001
    /// Access: read-write
    volatile uint32_t LPTIM_ARR;

    /// Counter Register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t LPTIM_CNT;
    uint8_t RESERVED_0020[4]; ///< Reserved

    /// LPTIM configuration register 2
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LPTIM_CFGR2;
};

static_assert(sizeof(LPTIM1_Registers) >= 40, "LPTIM1_Registers size mismatch");

/// LPTIM1 peripheral instance
inline LPTIM1_Registers* LPTIM1() {
    return reinterpret_cast<LPTIM1_Registers*>(0x40007C00);
}

}  // namespace alloy::hal::st::stm32g0::lptim1
