Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/gtech.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt1p05vn40c'
  Loading link library 'saed32sram_tt1p05vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine regfile line 48 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab10/design/regfile.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mem_var_reg     | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regfile line 59 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab10/design/regfile.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_1_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     rdata_2_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    regfile/67    |   32   |   32    |      5       | N  |
|    regfile/73    |   32   |   32    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'regfile'.
1
