
ubuntu-preinstalled/prlimit:     file format elf32-littlearm


Disassembly of section .init:

00001028 <.init>:
    1028:	push	{r3, lr}
    102c:	bl	1e14 <__assert_fail@plt+0xad8>
    1030:	pop	{r3, pc}

Disassembly of section .plt:

00001034 <calloc@plt-0x14>:
    1034:	push	{lr}		; (str lr, [sp, #-4]!)
    1038:	ldr	lr, [pc, #4]	; 1044 <calloc@plt-0x4>
    103c:	add	lr, pc, lr
    1040:	ldr	pc, [lr, #8]!
    1044:	andeq	r3, r1, ip, ror lr

00001048 <calloc@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #77824	; 0x13000
    1050:	ldr	pc, [ip, #3708]!	; 0xe7c

00001054 <raise@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #77824	; 0x13000
    105c:	ldr	pc, [ip, #3700]!	; 0xe74

00001060 <scols_line_refer_data@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #77824	; 0x13000
    1068:	ldr	pc, [ip, #3692]!	; 0xe6c

0000106c <strcmp@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #77824	; 0x13000
    1074:	ldr	pc, [ip, #3684]!	; 0xe64

00001078 <__cxa_finalize@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #77824	; 0x13000
    1080:	ldr	pc, [ip, #3676]!	; 0xe5c

00001084 <strtol@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #77824	; 0x13000
    108c:	ldr	pc, [ip, #3668]!	; 0xe54

00001090 <strcspn@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #77824	; 0x13000
    1098:	ldr	pc, [ip, #3660]!	; 0xe4c

0000109c <scols_table_enable_noheadings@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #77824	; 0x13000
    10a4:	ldr	pc, [ip, #3652]!	; 0xe44

000010a8 <scols_table_new_column@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #77824	; 0x13000
    10b0:	ldr	pc, [ip, #3644]!	; 0xe3c

000010b4 <free@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #77824	; 0x13000
    10bc:	ldr	pc, [ip, #3636]!	; 0xe34

000010c0 <scols_table_enable_raw@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #77824	; 0x13000
    10c8:	ldr	pc, [ip, #3628]!	; 0xe2c

000010cc <ferror@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #77824	; 0x13000
    10d4:	ldr	pc, [ip, #3620]!	; 0xe24

000010d8 <strndup@plt>:
    10d8:			; <UNDEFINED> instruction: 0xe7fd4778
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #77824	; 0x13000
    10e4:	ldr	pc, [ip, #3608]!	; 0xe18

000010e8 <_exit@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #77824	; 0x13000
    10f0:	ldr	pc, [ip, #3600]!	; 0xe10

000010f4 <memcpy@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #77824	; 0x13000
    10fc:	ldr	pc, [ip, #3592]!	; 0xe08

00001100 <execvp@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #77824	; 0x13000
    1108:	ldr	pc, [ip, #3584]!	; 0xe00

0000110c <__strtoull_internal@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #77824	; 0x13000
    1114:	ldr	pc, [ip, #3576]!	; 0xdf8

00001118 <dcgettext@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #77824	; 0x13000
    1120:	ldr	pc, [ip, #3568]!	; 0xdf0

00001124 <strdup@plt>:
    1124:			; <UNDEFINED> instruction: 0xe7fd4778
    1128:	add	ip, pc, #0, 12
    112c:	add	ip, ip, #77824	; 0x13000
    1130:	ldr	pc, [ip, #3556]!	; 0xde4

00001134 <__stack_chk_fail@plt>:
    1134:	add	ip, pc, #0, 12
    1138:	add	ip, ip, #77824	; 0x13000
    113c:	ldr	pc, [ip, #3548]!	; 0xddc

00001140 <textdomain@plt>:
    1140:	add	ip, pc, #0, 12
    1144:	add	ip, ip, #77824	; 0x13000
    1148:	ldr	pc, [ip, #3540]!	; 0xdd4

0000114c <err@plt>:
    114c:	add	ip, pc, #0, 12
    1150:	add	ip, ip, #77824	; 0x13000
    1154:	ldr	pc, [ip, #3532]!	; 0xdcc

00001158 <scols_new_table@plt>:
    1158:	add	ip, pc, #0, 12
    115c:	add	ip, ip, #77824	; 0x13000
    1160:	ldr	pc, [ip, #3524]!	; 0xdc4

00001164 <__fpending@plt>:
    1164:	add	ip, pc, #0, 12
    1168:	add	ip, ip, #77824	; 0x13000
    116c:	ldr	pc, [ip, #3516]!	; 0xdbc

00001170 <prlimit64@plt>:
    1170:	add	ip, pc, #0, 12
    1174:	add	ip, ip, #77824	; 0x13000
    1178:	ldr	pc, [ip, #3508]!	; 0xdb4

0000117c <malloc@plt>:
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #77824	; 0x13000
    1184:	ldr	pc, [ip, #3500]!	; 0xdac

00001188 <__libc_start_main@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #77824	; 0x13000
    1190:	ldr	pc, [ip, #3492]!	; 0xda4

00001194 <scols_table_new_line@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #77824	; 0x13000
    119c:	ldr	pc, [ip, #3484]!	; 0xd9c

000011a0 <scols_unref_table@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #77824	; 0x13000
    11a8:	ldr	pc, [ip, #3476]!	; 0xd94

000011ac <__gmon_start__@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #77824	; 0x13000
    11b4:	ldr	pc, [ip, #3468]!	; 0xd8c

000011b8 <getopt_long@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #77824	; 0x13000
    11c0:	ldr	pc, [ip, #3460]!	; 0xd84

000011c4 <__ctype_b_loc@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #77824	; 0x13000
    11cc:	ldr	pc, [ip, #3452]!	; 0xd7c

000011d0 <getpid@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #77824	; 0x13000
    11d8:	ldr	pc, [ip, #3444]!	; 0xd74

000011dc <exit@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #77824	; 0x13000
    11e4:	ldr	pc, [ip, #3436]!	; 0xd6c

000011e8 <strtoul@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #77824	; 0x13000
    11f0:	ldr	pc, [ip, #3428]!	; 0xd64

000011f4 <strlen@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #77824	; 0x13000
    11fc:	ldr	pc, [ip, #3420]!	; 0xd5c

00001200 <strchr@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #77824	; 0x13000
    1208:	ldr	pc, [ip, #3412]!	; 0xd54

0000120c <warnx@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #77824	; 0x13000
    1214:	ldr	pc, [ip, #3404]!	; 0xd4c

00001218 <__errno_location@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #77824	; 0x13000
    1220:	ldr	pc, [ip, #3396]!	; 0xd44

00001224 <strncasecmp@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #77824	; 0x13000
    122c:	ldr	pc, [ip, #3388]!	; 0xd3c

00001230 <__cxa_atexit@plt>:
    1230:			; <UNDEFINED> instruction: 0xe7fd4778
    1234:	add	ip, pc, #0, 12
    1238:	add	ip, ip, #77824	; 0x13000
    123c:	ldr	pc, [ip, #3376]!	; 0xd30

00001240 <__vasprintf_chk@plt>:
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #77824	; 0x13000
    1248:	ldr	pc, [ip, #3368]!	; 0xd28

0000124c <strtoull@plt>:
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #77824	; 0x13000
    1254:	ldr	pc, [ip, #3360]!	; 0xd20

00001258 <fgetc@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #77824	; 0x13000
    1260:	ldr	pc, [ip, #3352]!	; 0xd18

00001264 <__printf_chk@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #77824	; 0x13000
    126c:	ldr	pc, [ip, #3344]!	; 0xd10

00001270 <strtod@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #77824	; 0x13000
    1278:	ldr	pc, [ip, #3336]!	; 0xd08

0000127c <__fprintf_chk@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #77824	; 0x13000
    1284:	ldr	pc, [ip, #3328]!	; 0xd00

00001288 <fclose@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #77824	; 0x13000
    1290:	ldr	pc, [ip, #3320]!	; 0xcf8

00001294 <setlocale@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #77824	; 0x13000
    129c:	ldr	pc, [ip, #3312]!	; 0xcf0

000012a0 <errx@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #77824	; 0x13000
    12a8:	ldr	pc, [ip, #3304]!	; 0xce8

000012ac <warn@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #77824	; 0x13000
    12b4:	ldr	pc, [ip, #3296]!	; 0xce0

000012b8 <scols_print_table@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #77824	; 0x13000
    12c0:	ldr	pc, [ip, #3288]!	; 0xcd8

000012c4 <fputc@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #77824	; 0x13000
    12cc:	ldr	pc, [ip, #3280]!	; 0xcd0

000012d0 <localeconv@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #77824	; 0x13000
    12d8:	ldr	pc, [ip, #3272]!	; 0xcc8

000012dc <__strtoll_internal@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #77824	; 0x13000
    12e4:	ldr	pc, [ip, #3264]!	; 0xcc0

000012e8 <bindtextdomain@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #77824	; 0x13000
    12f0:	ldr	pc, [ip, #3256]!	; 0xcb8

000012f4 <fputs@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #77824	; 0x13000
    12fc:	ldr	pc, [ip, #3248]!	; 0xcb0

00001300 <strncmp@plt>:
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #77824	; 0x13000
    1308:	ldr	pc, [ip, #3240]!	; 0xca8

0000130c <abort@plt>:
    130c:	add	ip, pc, #0, 12
    1310:	add	ip, ip, #77824	; 0x13000
    1314:	ldr	pc, [ip, #3232]!	; 0xca0

00001318 <__snprintf_chk@plt>:
    1318:	add	ip, pc, #0, 12
    131c:	add	ip, ip, #77824	; 0x13000
    1320:	ldr	pc, [ip, #3224]!	; 0xc98

00001324 <scols_init_debug@plt>:
    1324:	add	ip, pc, #0, 12
    1328:	add	ip, ip, #77824	; 0x13000
    132c:	ldr	pc, [ip, #3216]!	; 0xc90

00001330 <strspn@plt>:
    1330:	add	ip, pc, #0, 12
    1334:	add	ip, ip, #77824	; 0x13000
    1338:	ldr	pc, [ip, #3208]!	; 0xc88

0000133c <__assert_fail@plt>:
    133c:	add	ip, pc, #0, 12
    1340:	add	ip, ip, #77824	; 0x13000
    1344:	ldr	pc, [ip, #3200]!	; 0xc80

Disassembly of section .text:

00001348 <.text>:
    1348:	svcmi	0x00f0e92d
    134c:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    1350:	strmi	r8, [r1], r4, lsl #22
    1354:	ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1358:			; <UNDEFINED> instruction: 0xf8df2006
    135c:	ldrbtmi	r3, [sl], #-2352	; 0xfffff6d0
    1360:	stmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1364:	stmdbmi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1368:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    136c:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    1370:	stmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1374:	movwls	r6, #63515	; 0xf81b
    1378:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    137c:	svc	0x008af7ff
    1380:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1384:			; <UNDEFINED> instruction: 0xf8df4620
    1388:	ldrbtmi	r5, [pc], #-2328	; 1390 <__assert_fail@plt+0x54>
    138c:			; <UNDEFINED> instruction: 0xf8df4479
    1390:			; <UNDEFINED> instruction: 0xf7ff6914
    1394:	strtmi	lr, [r0], -sl, lsr #31
    1398:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
    139c:			; <UNDEFINED> instruction: 0xf8df447d
    13a0:			; <UNDEFINED> instruction: 0xf1070908
    13a4:	ldrbcc	r0, [r8, #-2820]!	; 0xfffff4fc
    13a8:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    13ac:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    13b0:	blx	18bd3c2 <__assert_fail@plt+0x18bc086>
    13b4:	stmdahi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    13b8:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    13bc:	strcs	r4, [r0], #-1579	; 0xfffff9d5
    13c0:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
    13c4:	strls	r4, [r0], #-1608	; 0xfffff9b8
    13c8:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    13cc:			; <UNDEFINED> instruction: 0xf0001c43
    13d0:	ldmdacc	r6, {r0, r2, r4, r8, pc}^
    13d4:	vadd.i8	d2, d0, d28
    13d8:	ldm	pc, {r0, r1, r4, r5, r7, r8, r9, pc}^	; <UNPREDICTABLE>
    13dc:	rscseq	pc, sl, r0, lsl r0	; <UNPREDICTABLE>
    13e0:			; <UNDEFINED> instruction: 0x03b103b1
    13e4:			; <UNDEFINED> instruction: 0x03b103b1
    13e8:			; <UNDEFINED> instruction: 0x03b103b1
    13ec:			; <UNDEFINED> instruction: 0x03b103b1
    13f0:			; <UNDEFINED> instruction: 0x03b103b1
    13f4:			; <UNDEFINED> instruction: 0x03b103b1
    13f8:	strdeq	r0, [r8], #1	; <UNPREDICTABLE>
    13fc:	ldrsbeq	r0, [r6], #15
    1400:	tsteq	r1, #-1006632958	; 0xc4000002
    1404:			; <UNDEFINED> instruction: 0x03b100cd
    1408:	strheq	r0, [r4], #49	; 0x31
    140c:	ldrhteq	r0, [r2], fp
    1410:	addeq	r0, r8, r1, lsr #1
    1414:	rsbseq	r0, r6, pc, ror r0
    1418:	rsbeq	r0, r4, sp, rrx
    141c:	subseq	r0, r2, fp, asr r0
    1420:	strheq	r0, [r9], #-49	; 0xffffffcf
    1424:			; <UNDEFINED> instruction: 0x03b10040
    1428:			; <UNDEFINED> instruction: 0x03b103b1
    142c:			; <UNDEFINED> instruction: 0x03b103b1
    1430:	ldrhteq	r0, [r9], -r1
    1434:	eoreq	r0, sp, r3, lsr r0
    1438:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    143c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1440:			; <UNDEFINED> instruction: 0xe7b9631a
    1444:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1448:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    144c:			; <UNDEFINED> instruction: 0xe7b3639a
    1450:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1454:	blvs	14d2644 <__assert_fail@plt+0x14d1308>
    1458:	cmpvs	r3, #67108864	; 0x4000000
    145c:			; <UNDEFINED> instruction: 0xf8dfe7ac
    1460:	andcs	r3, sp, #92, 16	; 0x5c0000
    1464:	ldmpl	r3!, {r0, r6, r9, sl, lr}^
    1468:			; <UNDEFINED> instruction: 0xf0006818
    146c:			; <UNDEFINED> instruction: 0xe7a3fdb7
    1470:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1474:	strbmi	r2, [r1], -r5, lsl #4
    1478:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    147c:	stc2	0, cr15, [lr]
    1480:			; <UNDEFINED> instruction: 0xf8dfe79a
    1484:	andcs	r3, r0, #56, 16	; 0x380000
    1488:	ldmpl	r3!, {r0, r6, r9, sl, lr}^
    148c:			; <UNDEFINED> instruction: 0xf0006818
    1490:	ldr	pc, [r1, r5, lsr #27]
    1494:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1498:	strbmi	r2, [r1], -sl, lsl #4
    149c:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    14a0:	ldc2	0, cr15, [ip]
    14a4:			; <UNDEFINED> instruction: 0xf8dfe788
    14a8:	andcs	r3, r2, #20, 16	; 0x140000
    14ac:	ldmpl	r3!, {r0, r6, r9, sl, lr}^
    14b0:			; <UNDEFINED> instruction: 0xf0006818
    14b4:			; <UNDEFINED> instruction: 0xe77ffd93
    14b8:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    14bc:	strbmi	r2, [r1], -pc, lsl #4
    14c0:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    14c4:	stc2	0, cr15, [sl]
    14c8:			; <UNDEFINED> instruction: 0xf8dfe776
    14cc:	andcs	r3, ip, #240, 14	; 0x3c00000
    14d0:	ldmpl	r3!, {r0, r6, r9, sl, lr}^
    14d4:			; <UNDEFINED> instruction: 0xf0006818
    14d8:	strb	pc, [sp, -r1, lsl #27]!	; <UNPREDICTABLE>
    14dc:			; <UNDEFINED> instruction: 0x37dcf8df
    14e0:	strbmi	r2, [r1], -r7, lsl #4
    14e4:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    14e8:	ldc2l	0, cr15, [r8, #-0]
    14ec:			; <UNDEFINED> instruction: 0xf8dfe764
    14f0:	ldrbtmi	r4, [ip], #-2000	; 0xfffff830
    14f4:	stmdacs	r0, {r5, fp, sp, lr}
    14f8:			; <UNDEFINED> instruction: 0x83a1f040
    14fc:	sbfxcc	pc, pc, #17, #29
    1500:			; <UNDEFINED> instruction: 0xf8df2205
    1504:	ldmpl	r3!, {r6, r7, r8, r9, sl, ip}^
    1508:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    150c:			; <UNDEFINED> instruction: 0xf7ff9305
    1510:	blls	17cd28 <__assert_fail@plt+0x17b9ec>
    1514:	ldrmi	r4, [r8], -r1, lsl #12
    1518:	blx	6bd526 <__assert_fail@plt+0x6bc1ea>
    151c:	strb	r6, [fp, -r0, lsr #32]
    1520:			; <UNDEFINED> instruction: 0x0798f8df
    1524:			; <UNDEFINED> instruction: 0xf8df220a
    1528:	ldrbmi	r3, [r9], -r0, lsr #15
    152c:	ldrbtmi	r5, [fp], #-2096	; 0xfffff7d0
    1530:			; <UNDEFINED> instruction: 0xf0016800
    1534:	stmdacs	r0, {r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    1538:			; <UNDEFINED> instruction: 0xf6bf62f8
    153c:	andcs	sl, r1, sp, lsr pc
    1540:			; <UNDEFINED> instruction: 0xf8dfe1ce
    1544:	andcs	r3, r9, #120, 14	; 0x1e00000
    1548:	ldmpl	r3!, {r0, r6, r9, sl, lr}^
    154c:			; <UNDEFINED> instruction: 0xf0006818
    1550:	ldr	pc, [r1, -r5, asr #26]!
    1554:			; <UNDEFINED> instruction: 0x3764f8df
    1558:	strbmi	r2, [r1], -fp, lsl #4
    155c:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    1560:	ldc2	0, cr15, [ip, #-0]
    1564:			; <UNDEFINED> instruction: 0xf8dfe728
    1568:	andcs	r3, r6, #84, 14	; 0x1500000
    156c:	ldmpl	r3!, {r0, r6, r9, sl, lr}^
    1570:			; <UNDEFINED> instruction: 0xf0006818
    1574:			; <UNDEFINED> instruction: 0xe71ffd33
    1578:			; <UNDEFINED> instruction: 0x3740f8df
    157c:	strbmi	r2, [r1], -lr, lsl #4
    1580:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    1584:	stc2	0, cr15, [sl, #-0]
    1588:			; <UNDEFINED> instruction: 0xf8dfe716
    158c:	andcs	r3, r4, #48, 14	; 0xc00000
    1590:	ldmpl	r3!, {r0, r6, r9, sl, lr}^
    1594:			; <UNDEFINED> instruction: 0xf0006818
    1598:	str	pc, [sp, -r1, lsr #26]
    159c:			; <UNDEFINED> instruction: 0x371cf8df
    15a0:	strbmi	r2, [r1], -r8, lsl #4
    15a4:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    15a8:	ldc2	0, cr15, [r8, #-0]
    15ac:			; <UNDEFINED> instruction: 0xf8dfe704
    15b0:	andcs	r3, r3, #12, 14	; 0x300000
    15b4:	ldmpl	r3!, {r0, r6, r9, sl, lr}^
    15b8:			; <UNDEFINED> instruction: 0xf0006818
    15bc:	ldrbt	pc, [fp], pc, lsl #26	; <UNPREDICTABLE>
    15c0:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    15c4:	strbmi	r2, [r1], -r1, lsl #4
    15c8:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    15cc:	stc2	0, cr15, [r6, #-0]
    15d0:			; <UNDEFINED> instruction: 0xf8dfe6f2
    15d4:	andcs	r1, r5, #248, 12	; 0xf800000
    15d8:	ldrbtmi	r2, [r9], #-0
    15dc:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    15e0:	usatcs	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    15e4:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    15e8:	ldrbtmi	r5, [fp], #-2226	; 0xfffff74e
    15ec:			; <UNDEFINED> instruction: 0x46016812
    15f0:			; <UNDEFINED> instruction: 0xf7ff2001
    15f4:	andcs	lr, r0, r8, lsr lr
    15f8:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
    15fc:			; <UNDEFINED> instruction: 0x36d8f8df
    1600:	movwls	r5, #30963	; 0x78f3
    1604:	strbmi	r6, [fp, #-2075]	; 0xfffff7e5
    1608:			; <UNDEFINED> instruction: 0xf8dfda06
    160c:	ldrbtmi	r3, [fp], #-1744	; 0xfffff930
    1610:	blcs	1b684 <__assert_fail@plt+0x1a348>
    1614:	rscshi	pc, lr, #64	; 0x40
    1618:			; <UNDEFINED> instruction: 0x36c4f8df
    161c:	bvs	ff692810 <__assert_fail@plt+0xff6914d4>
    1620:			; <UNDEFINED> instruction: 0xf0002a00
    1624:	andcs	r8, r0, ip, ror #2
    1628:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
    162c:	strbmi	r9, [r4, #-3080]	; 0xfffff3f8
    1630:	bicshi	pc, r7, r0
    1634:			; <UNDEFINED> instruction: 0xf8df6826
    1638:	cfmadd32	mvax5, mvfx3, mvfx8, mvfx12
    163c:			; <UNDEFINED> instruction: 0xf8df9a10
    1640:	cfmadd32	mvax5, mvfx2, mvfx8, mvfx8
    1644:			; <UNDEFINED> instruction: 0xf8dfaa90
    1648:	ldrbtmi	fp, [fp], #-1700	; 0xfffff95c
    164c:	ldrbtmi	r4, [fp], #1146	; 0x47a
    1650:			; <UNDEFINED> instruction: 0x46924699
    1654:	stccs	0, cr14, [r6, #-276]	; 0xfffffeec
    1658:	ldmib	r4, {r3, r8, r9, sl, fp, ip, sp, pc}^
    165c:	andsle	r0, r4, r2, lsl #2
    1660:	pkhtbeq	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    1664:	stmibvs	r1!, {r1, r3, r8, r9, fp, sp, pc}
    1668:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    166c:	stmdavs	r0, {r0, r3, r6, r7, fp, sp, lr}
    1670:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1674:			; <UNDEFINED> instruction: 0xf0003001
    1678:	stmibvs	r3!, {r1, r2, r3, r4, r7, r9, pc}^
    167c:			; <UNDEFINED> instruction: 0xf100079f
    1680:	ldmib	sp, {r1, r3, r5, r6, r7, pc}^
    1684:	stmib	r4, {r1, r3, r8}^
    1688:	ldmib	r4, {r1, r8}^
    168c:	addmi	r2, fp, #4, 6	; 0x10000000
    1690:	addmi	fp, r2, #8, 30
    1694:	b	b5ecc <__assert_fail@plt+0xb4b90>
    1698:	andmi	r0, fp, r0, lsl #10
    169c:	movwls	r9, #13570	; 0x3502
    16a0:	movwcs	lr, #10717	; 0x29dd
    16a4:	svclt	0x00083301
    16a8:	svccc	0x00fff1b2
    16ac:	addhi	pc, pc, #64	; 0x40
    16b0:	ldrsbtcc	pc, [r4], -fp	; <UNPREDICTABLE>
    16b4:	streq	pc, [r8, #-260]	; 0xfffffefc
    16b8:	ldrdvc	pc, [r0], -fp
    16bc:			; <UNDEFINED> instruction: 0xf0402b00
    16c0:	stmibvs	r1!, {r2, r3, r4, r7, pc}
    16c4:	ldrtmi	r4, [r8], -sl, lsr #12
    16c8:			; <UNDEFINED> instruction: 0xf7ff68c9
    16cc:	andcc	lr, r1, r2, asr sp
    16d0:	subshi	pc, r4, #0
    16d4:	stmdblt	r3!, {r0, r1, r5, r6, r7, r8, fp, sp, lr}^
    16d8:	ldmdavs	r3!, {r1, r2, r6, r8, sl, lr}
    16dc:	andsle	r4, r3, r4, lsr r6
    16e0:	stmibvs	r5!, {r1, r2, r3, r4, r9, sl, lr}^
    16e4:			; <UNDEFINED> instruction: 0xd1b62d00
    16e8:	ldrdvc	pc, [r0], -r9
    16ec:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    16f0:	stmdavs	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    16f4:	stmdavs	r2!, {r5, r9, sl, lr}
    16f8:	subsvs	r4, r3, r4, lsr r6
    16fc:			; <UNDEFINED> instruction: 0xf7ff601a
    1700:	strbmi	lr, [r6, #-3290]	; 0xfffff326
    1704:	mvnle	r6, r3, lsr r8
    1708:	vnmls.f64	d9, d8, d8
    170c:	adcsmi	r9, r3, #16, 20	; 0x10000
    1710:	bge	fe43cf78 <__assert_fail@plt+0xfe43bc3c>
    1714:	sbcshi	pc, sp, r0
    1718:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    171c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    1720:	addhi	pc, r4, #0
    1724:	strbpl	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    1728:	blvs	fea52924 <__assert_fail@plt+0xfea515e8>
    172c:	stcl	7, cr15, [r8], {255}	; 0xff
    1730:	ldrbmi	r6, [r8], -r9, lsr #22
    1734:	ldc	7, cr15, [r2], #1020	; 0x3fc
    1738:	blcs	1c2ec <__assert_fail@plt+0x1afb0>
    173c:			; <UNDEFINED> instruction: 0xf8dfdd1f
    1740:	strcs	r6, [r0], #-1464	; 0xfffffa48
    1744:	ldrvc	pc, [r4, #2271]!	; 0x8df
    1748:	ldrbtmi	r4, [pc], #-1150	; 1750 <__assert_fail@plt+0x414>
    174c:	svccc	0x0004f855
    1750:	vqrdmulh.s<illegal width 8>	d2, d0, d4
    1754:	andscs	r8, r8, #-1879048192	; 0x90000000
    1758:	blx	930c2 <__assert_fail@plt+0x91d86>
    175c:	bl	1be370 <__assert_fail@plt+0x1bd034>
    1760:	ldmpl	r1!, {r0, r1, sl, fp}^
    1764:	bleq	bcddc <__assert_fail@plt+0xbbaa0>
    1768:			; <UNDEFINED> instruction: 0x2010f8dc
    176c:	ldc	7, cr15, [ip], {255}	; 0xff
    1770:			; <UNDEFINED> instruction: 0xf0002800
    1774:	bvs	ffee2070 <__assert_fail@plt+0xffee0d34>
    1778:	addsmi	r3, ip, #16777216	; 0x1000000
    177c:	vmlsls.f64	d13, d24, d22
    1780:	ldmdavs	r3!, {r1, r2, r6, r8, sl, lr}
    1784:			; <UNDEFINED> instruction: 0xf0009302
    1788:			; <UNDEFINED> instruction: 0xf8df809e
    178c:	cfrshl64	mvdx8, mvdx4, r1
    1790:			; <UNDEFINED> instruction: 0xf8df9a10
    1794:	cfrshl64	mvdx8, mvdx0, r3
    1798:	ldrbtmi	sl, [r9], #-2704	; 0xfffff570
    179c:	strbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    17a0:			; <UNDEFINED> instruction: 0xf8cd447b
    17a4:	mcr	0, 0, r8, cr9, cr4, {0}
    17a8:			; <UNDEFINED> instruction: 0xf8df1a10
    17ac:	ldrbtmi	r1, [sl], #-1376	; 0xfffffaa0
    17b0:	ldrbtmi	r4, [r9], #-1688	; 0xfffff968
    17b4:	pkhbtmi	r4, sl, r1, lsl #13
    17b8:	ldrbmi	r2, [r8], -r0, lsl #2
    17bc:	stcl	7, cr15, [sl], #1020	; 0x3fc
    17c0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    17c4:	andshi	pc, sp, #0
    17c8:	ldrdcc	pc, [ip], -r8	; <UNPREDICTABLE>
    17cc:	svclt	0x00c42b00
    17d0:	strcs	r4, [r0], #-1605	; 0xfffff9bb
    17d4:	adcshi	pc, sp, r0, asr #6
    17d8:	svccc	0x0004f855
    17dc:	andls	r2, sl, #0, 4
    17e0:	vqrdmulh.s<illegal width 8>	d2, d0, d4
    17e4:	blcs	121ef0 <__assert_fail@plt+0x120bb4>
    17e8:	adchi	pc, ip, r0, lsl #4
    17ec:			; <UNDEFINED> instruction: 0xf013e8df
    17f0:	rsceq	r0, r2, lr, asr #1
    17f4:	ldrsbteq	r0, [pc], r3
    17f8:	andcs	r0, r5, #148	; 0x94
    17fc:	andcs	r4, r0, r1, asr r6
    1800:	stc	7, cr15, [sl], {255}	; 0xff
    1804:	ldmdavs	sl, {r0, r1, r5, r7, r8, fp, sp, lr}
    1808:	svccs	0x00004601
    180c:	ldrtmi	sp, [fp], -pc, asr #32
    1810:			; <UNDEFINED> instruction: 0xf7ff2001
    1814:	ldmib	r4, {r3, r5, r8, sl, fp, sp, lr, pc}^
    1818:	mrrcne	3, 0, r2, r9, cr2
    181c:			; <UNDEFINED> instruction: 0xf1b2bf08
    1820:	ldrshtle	r3, [r5], -pc
    1824:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1828:	ldrbtmi	r2, [r9], #-1
    182c:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1830:	movwcs	lr, #18900	; 0x49d4
    1834:	svclt	0x00081c5f
    1838:	svccc	0x00fff1b2
    183c:			; <UNDEFINED> instruction: 0xf8dfd014
    1840:	ldrdcs	r1, [r1], -r4
    1844:			; <UNDEFINED> instruction: 0xf7ff4479
    1848:			; <UNDEFINED> instruction: 0xf8dfed0e
    184c:	movwcs	r2, #1228	; 0x4cc
    1850:	ldmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}
    1854:	smmlareq	sp, r5, r7, lr
    1858:	ldrdeq	lr, [r2, -r4]
    185c:	ldmib	sp, {r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}^
    1860:	stmib	r4, {r2, r3, r8, r9, sp}^
    1864:	ldr	r2, [r0, -r4, lsl #6]
    1868:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    186c:	andcs	r2, r0, r5, lsl #4
    1870:			; <UNDEFINED> instruction: 0xf7ff4479
    1874:			; <UNDEFINED> instruction: 0xf8dfec52
    1878:	ldrbtmi	r1, [r9], #-1192	; 0xfffffb58
    187c:	andcs	r4, r1, r2, lsl #12
    1880:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    1884:	ldrcs	pc, [ip], #2271	; 0x8df
    1888:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    188c:			; <UNDEFINED> instruction: 0xe7186817
    1890:	ldrne	pc, [r4], #2271	; 0x8df
    1894:	andcs	r2, r0, r5, lsl #4
    1898:			; <UNDEFINED> instruction: 0xf7ff4479
    189c:			; <UNDEFINED> instruction: 0xf8dfec3e
    18a0:	ldrbtmi	r1, [r9], #-1164	; 0xfffffb74
    18a4:	andcs	r4, r1, r2, lsl #12
    18a8:	ldcl	7, cr15, [ip], {255}	; 0xff
    18ac:	stmib	sp, {r6, r7, r8, r9, sl, sp, lr, pc}^
    18b0:			; <UNDEFINED> instruction: 0xf7ff0205
    18b4:	ldmib	sp, {r1, r2, r3, r7, sl, fp, sp, lr, pc}^
    18b8:	strmi	r1, [r7], -r5, lsl #4
    18bc:	cdp	7, 1, cr14, cr8, cr7, {5}
    18c0:	vmov	r9, s16
    18c4:			; <UNDEFINED> instruction: 0x4658aa90
    18c8:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    18cc:			; <UNDEFINED> instruction: 0xf7ff4658
    18d0:	blls	1fca78 <__assert_fail@plt+0x1fb73c>
    18d4:	strbmi	r6, [fp, #-2075]	; 0xfffff7e5
    18d8:	andcs	fp, r0, r8, lsr #31
    18dc:			; <UNDEFINED> instruction: 0x81b9f2c0
    18e0:	strbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    18e4:	ldrbtmi	r4, [sl], #-3049	; 0xfffff417
    18e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    18ec:	subsmi	r9, sl, pc, lsl #22
    18f0:	orrshi	pc, sl, r0, asr #32
    18f4:	ldc	0, cr11, [sp], #68	; 0x44
    18f8:	pop	{r2, r8, r9, fp, pc}
    18fc:			; <UNDEFINED> instruction: 0xf04f8ff0
    1900:	addsvs	r0, sl, r2, lsl #28
    1904:	subsvs	r2, sl, r1, lsl #4
    1908:	stmib	r3, {r0, r1, r9, sp}^
    190c:	andcs	lr, r5, #805306368	; 0x30000000
    1910:	andcs	r6, r4, #-1610612723	; 0xa000000d
    1914:	pkhtb	r6, r6, sl, asr #2
    1918:	ldmvs	r9, {r0, r1, r4, r5, r7, r8, fp, sp, lr}
    191c:	andcs	fp, r5, #1073741860	; 0x40000024
    1920:			; <UNDEFINED> instruction: 0xf7ff2000
    1924:	strdlt	lr, [r8, #-186]!	; 0xffffff46
    1928:	bl	fffbf92c <__assert_fail@plt+0xfffbe5f0>
    192c:	stmdacs	r0, {r1, r9, sl, lr}
    1930:	teqhi	ip, r0	; <UNPREDICTABLE>
    1934:	strtmi	r9, [r1], -sl
    1938:			; <UNDEFINED> instruction: 0xf7ff4638
    193c:	stmdacs	r0, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
    1940:	msrhi	CPSR_fx, r0, asr #32
    1944:	strcc	r4, [r1], #-3067	; 0xfffff405
    1948:	bvs	ff6d2b3c <__assert_fail@plt+0xff6d1800>
    194c:			; <UNDEFINED> instruction: 0xf6ff429c
    1950:	ldmdavs	r2!, {r0, r1, r6, r8, r9, sl, fp, sp, pc}
    1954:	ldmdavs	r3!, {r4, r5, r9, sl, lr}^
    1958:	subsvs	r9, r3, r2, lsl #28
    195c:			; <UNDEFINED> instruction: 0xf7ff601a
    1960:	bls	17c810 <__assert_fail@plt+0x17b4d4>
    1964:	addsmi	r6, r6, #3342336	; 0x330000
    1968:	movwls	sp, #8361	; 0x20a9
    196c:	ldmib	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
    1970:	mrrcne	3, 0, r2, r9, cr4
    1974:			; <UNDEFINED> instruction: 0xf1b2bf08
    1978:	strdle	r3, [r9], -pc	; <UNPREDICTABLE>
    197c:	strbmi	sl, [r9], -sl, lsl #16
    1980:	blx	ffd3d988 <__assert_fail@plt+0xffd3c64c>
    1984:	bcs	281b4 <__assert_fail@plt+0x26e78>
    1988:			; <UNDEFINED> instruction: 0xe7d4d0dc
    198c:	ldmdavs	r8, {r0, r1, r4, r5, r7, r8, fp, sp, lr}^
    1990:	bicle	r2, r9, r0, lsl #16
    1994:	ldmib	r6, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1998:	mrrcne	3, 0, r2, r8, cr2
    199c:			; <UNDEFINED> instruction: 0xf1b2bf08
    19a0:	strdle	r3, [ip], -pc	; <UNPREDICTABLE>
    19a4:	ldrbmi	sl, [r1], -sl, lsl #16
    19a8:	blx	ff83d9b0 <__assert_fail@plt+0xff83c674>
    19ac:	bcs	281dc <__assert_fail@plt+0x26ea0>
    19b0:	strb	sp, [r0, r8, asr #1]
    19b4:	ldmdavs	r8, {r0, r1, r4, r5, r7, r8, fp, sp, lr}
    19b8:			; <UNDEFINED> instruction: 0xd1b52800
    19bc:	ldmibmi	lr, {r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    19c0:	andcs	r2, r0, r5, lsl #4
    19c4:			; <UNDEFINED> instruction: 0xf7ff4479
    19c8:	stmdacs	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    19cc:	ldr	sp, [r9, ip, lsr #3]!
    19d0:	bne	43d23c <__assert_fail@plt+0x43bf00>
    19d4:	andcs	r2, r0, r5, lsl #4
    19d8:	bl	fe7bf9dc <__assert_fail@plt+0xfe7be6a0>
    19dc:			; <UNDEFINED> instruction: 0xd1a32800
    19e0:	strcs	lr, [r0], #-1968	; 0xfffff850
    19e4:	strbmi	r4, [r1], -r2, lsr #12
    19e8:	andcs	r3, r0, r1, lsl #8
    19ec:	blx	ffdbd9f4 <__assert_fail@plt+0xffdbc6b8>
    19f0:	mvnsle	r2, r0, lsl ip
    19f4:	strbmi	r9, [r4, #-3080]	; 0xfffff3f8
    19f8:			; <UNDEFINED> instruction: 0xf47f6826
    19fc:			; <UNDEFINED> instruction: 0xe768ae1c
    1a00:	andcs	r4, r5, #210944	; 0x33800
    1a04:	andcs	r4, r0, lr, asr #19
    1a08:	stclmi	6, cr4, [lr, #28]
    1a0c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    1a10:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    1a14:	bl	fe03fa18 <__assert_fail@plt+0xfe03e6dc>
    1a18:			; <UNDEFINED> instruction: 0xf7ff4621
    1a1c:	stmibmi	sl, {r2, r3, r5, r6, sl, fp, sp, lr, pc}^
    1a20:	ldrtmi	r2, [r8], -r5, lsl #4
    1a24:			; <UNDEFINED> instruction: 0xf7ff4479
    1a28:	blmi	fea7c810 <__assert_fail@plt+0xfea7b4d4>
    1a2c:	ldmpl	r6!, {r0, r8, sp}^
    1a30:			; <UNDEFINED> instruction: 0x46026833
    1a34:			; <UNDEFINED> instruction: 0xf7ff4620
    1a38:	stmibmi	r4, {r1, r5, sl, fp, sp, lr, pc}^
    1a3c:	ldrtmi	r2, [r8], -r5, lsl #4
    1a40:			; <UNDEFINED> instruction: 0xf7ff4479
    1a44:	ldmdavs	r3!, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    1a48:	polmis	f2, f1, f1
    1a4c:			; <UNDEFINED> instruction: 0x4602447e
    1a50:			; <UNDEFINED> instruction: 0xf7ff4620
    1a54:			; <UNDEFINED> instruction: 0x4621ec14
    1a58:			; <UNDEFINED> instruction: 0xf7ff200a
    1a5c:	ldmibmi	sp!, {r2, r4, r5, sl, fp, sp, lr, pc}
    1a60:	ldrtmi	r2, [r8], -r5, lsl #4
    1a64:			; <UNDEFINED> instruction: 0xf7ff4479
    1a68:			; <UNDEFINED> instruction: 0x4621eb58
    1a6c:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    1a70:	andcs	r4, r5, #3031040	; 0x2e4000
    1a74:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1a78:	bl	13bfa7c <__assert_fail@plt+0x13be740>
    1a7c:			; <UNDEFINED> instruction: 0xf7ff4621
    1a80:	ldmibmi	r6!, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    1a84:	ldrtmi	r2, [r8], -r5, lsl #4
    1a88:			; <UNDEFINED> instruction: 0xf7ff4479
    1a8c:	strtmi	lr, [r1], -r6, asr #22
    1a90:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    1a94:	andcs	r4, r5, #2916352	; 0x2c8000
    1a98:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1a9c:	bl	f3faa0 <__assert_fail@plt+0xf3e764>
    1aa0:	andcs	r4, r5, #176, 18	; 0x2c0000
    1aa4:			; <UNDEFINED> instruction: 0x46034479
    1aa8:	movwls	r4, #9784	; 0x2638
    1aac:	bl	d3fab0 <__assert_fail@plt+0xd3e774>
    1ab0:	bmi	feb9416c <__assert_fail@plt+0xfeb92e30>
    1ab4:	tstls	r0, r9, ror r4
    1ab8:	ldrbtmi	r4, [sl], #-2477	; 0xfffff653
    1abc:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    1ac0:	andcs	r9, r1, r1
    1ac4:	bl	ff3bfac8 <__assert_fail@plt+0xff3be78c>
    1ac8:	andcs	r4, r5, #2785280	; 0x2a8000
    1acc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1ad0:	bl	8bfad4 <__assert_fail@plt+0x8be798>
    1ad4:			; <UNDEFINED> instruction: 0xf7ff4621
    1ad8:	stmibmi	r7!, {r1, r2, r3, sl, fp, sp, lr, pc}
    1adc:	ldrtmi	r2, [r8], -r5, lsl #4
    1ae0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ae4:			; <UNDEFINED> instruction: 0x4621eb1a
    1ae8:	stc	7, cr15, [r4], {255}	; 0xff
    1aec:	andcs	r4, r5, #2670592	; 0x28c000
    1af0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1af4:	bl	43faf8 <__assert_fail@plt+0x43e7bc>
    1af8:			; <UNDEFINED> instruction: 0xf7ff4621
    1afc:	stmdavs	fp!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1b00:	stmdbvs	r9!, {r0, r2, r9, sp}^
    1b04:	strcc	r2, [r1, -r0]
    1b08:	movwls	r3, #9496	; 0x2518
    1b0c:	bl	13fb10 <__assert_fail@plt+0x13e7d4>
    1b10:	ldrtmi	r9, [r2], -r2, lsl #22
    1b14:	andls	r2, r0, r1, lsl #2
    1b18:			; <UNDEFINED> instruction: 0xf7ff4620
    1b1c:	svccs	0x0005ebb0
    1b20:	ldmibmi	r7, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    1b24:	andcs	r4, r0, sl, lsr r6
    1b28:			; <UNDEFINED> instruction: 0xf7ff4479
    1b2c:	bmi	fe57c70c <__assert_fail@plt+0xfe57b3d0>
    1b30:			; <UNDEFINED> instruction: 0x4601447a
    1b34:			; <UNDEFINED> instruction: 0xf7ff2001
    1b38:	mulcs	r0, r6, fp
    1b3c:	bl	13bfb40 <__assert_fail@plt+0x13be804>
    1b40:	andcs	r4, r5, #148480	; 0x24400
    1b44:	mulcs	r0, r1, r9
    1b48:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    1b4c:			; <UNDEFINED> instruction: 0xf7ff681c
    1b50:	blmi	17fc6e8 <__assert_fail@plt+0x17fb3ac>
    1b54:	ldmpl	r3!, {r0, r8, sp}^
    1b58:			; <UNDEFINED> instruction: 0x4602681b
    1b5c:			; <UNDEFINED> instruction: 0xf7ff4620
    1b60:	andcs	lr, r1, lr, lsl #23
    1b64:	bl	ebfb68 <__assert_fail@plt+0xebe82c>
    1b68:	sbcscs	r4, r1, #140288	; 0x22400
    1b6c:	stmmi	sl, {r0, r3, r7, r8, fp, lr}
    1b70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1b74:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    1b78:	bl	ff83fb7c <__assert_fail@plt+0xff83e840>
    1b7c:	andcs	r6, r5, #224, 18	; 0x380000
    1b80:	stmibmi	r6, {r3, r7, r8, r9, ip, sp, pc}
    1b84:	ldrbtmi	r2, [r9], #-0
    1b88:	b	ff1bfb8c <__assert_fail@plt+0xff1be850>
    1b8c:	strmi	r6, [r1], -r3, lsr #19
    1b90:	ldmdavs	sl, {r0, sp}
    1b94:	b	ff6bfb98 <__assert_fail@plt+0xff6be85c>
    1b98:	andcs	r4, r5, #2113536	; 0x204000
    1b9c:	ldrbtmi	r2, [r9], #-0
    1ba0:	b	feebfba4 <__assert_fail@plt+0xfeebe868>
    1ba4:	andcs	r4, r1, r1, lsl #12
    1ba8:	b	ff43fbac <__assert_fail@plt+0xff43e870>
    1bac:	andcs	r4, r1, sp, ror r9
    1bb0:			; <UNDEFINED> instruction: 0xf7ff4479
    1bb4:	ldmdbmi	ip!, {r2, r3, r6, r7, r9, fp, sp, lr, pc}^
    1bb8:	andcs	r2, r0, r5, lsl #4
    1bbc:			; <UNDEFINED> instruction: 0xf7ff4479
    1bc0:	stmibvs	r3!, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    1bc4:			; <UNDEFINED> instruction: 0x4601681a
    1bc8:			; <UNDEFINED> instruction: 0xf7ff2001
    1bcc:	ldmdbmi	r7!, {r6, r7, r9, fp, sp, lr, pc}^
    1bd0:	andcs	r2, r0, r5, lsl #4
    1bd4:			; <UNDEFINED> instruction: 0xf7ff4479
    1bd8:	stmibvs	r3!, {r5, r7, r9, fp, sp, lr, pc}
    1bdc:			; <UNDEFINED> instruction: 0x4601681a
    1be0:			; <UNDEFINED> instruction: 0xf7ff2001
    1be4:	ldmdbmi	r2!, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    1be8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bec:	bfi	lr, r6, (invalid: 21:13)
    1bf0:	andcs	r4, r5, #112, 18	; 0x1c0000
    1bf4:			; <UNDEFINED> instruction: 0xf7ff4479
    1bf8:			; <UNDEFINED> instruction: 0x4601ea90
    1bfc:			; <UNDEFINED> instruction: 0xf7ff2001
    1c00:	stmdbmi	sp!, {r1, r2, r5, r7, r9, fp, sp, lr, pc}^
    1c04:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1c08:	b	fe1bfc0c <__assert_fail@plt+0xfe1be8d0>
    1c0c:	andcs	r4, r1, r1, lsl #12
    1c10:	b	fe73fc14 <__assert_fail@plt+0xfe73e8d8>
    1c14:	strtmi	r4, [r0], -r9, ror #18
    1c18:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1c1c:	b	1f3fc20 <__assert_fail@plt+0x1f3e8e4>
    1c20:	andcs	r4, r1, r1, lsl #12
    1c24:	bl	f3fc28 <__assert_fail@plt+0xf3e8ec>
    1c28:	b	fe13fc2c <__assert_fail@plt+0xfe13e8f0>
    1c2c:	andcs	r4, r5, #100, 18	; 0x190000
    1c30:			; <UNDEFINED> instruction: 0xf7ff4479
    1c34:			; <UNDEFINED> instruction: 0x4601ea72
    1c38:			; <UNDEFINED> instruction: 0xf7ff2001
    1c3c:	stmdbmi	r1!, {r3, r7, r9, fp, sp, lr, pc}^
    1c40:	andcs	r2, r0, r5, lsl #4
    1c44:			; <UNDEFINED> instruction: 0xf7ff4479
    1c48:	strmi	lr, [r1], -r8, ror #20
    1c4c:			; <UNDEFINED> instruction: 0xf7ff2001
    1c50:	bl	2bc8f8 <__assert_fail@plt+0x2bb5bc>
    1c54:			; <UNDEFINED> instruction: 0xf85a0183
    1c58:			; <UNDEFINED> instruction: 0xf7ff0023
    1c5c:			; <UNDEFINED> instruction: 0xf7ffea52
    1c60:	ldmdbmi	r9, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    1c64:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1c68:	andcs	r6, r0, r3, lsl #16
    1c6c:	svclt	0x000c2b02
    1c70:	ldrbtcs	r2, [lr], #-1151	; 0xfffffb81
    1c74:	b	143fc78 <__assert_fail@plt+0x143e93c>
    1c78:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    1c7c:	eorcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1c80:	strtmi	r4, [r0], -r1, lsl #12
    1c84:	b	18bfc88 <__assert_fail@plt+0x18be94c>
    1c88:	andeq	r3, r1, lr, asr fp
    1c8c:	andeq	r0, r0, r4, lsl r1
    1c90:	andeq	r2, r0, r8, lsr r8
    1c94:	andeq	r2, r0, r2, ror #15
    1c98:	andeq	r3, r1, r2, lsl #27
    1c9c:			; <UNDEFINED> instruction: 0x000027b0
    1ca0:	andeq	r3, r1, r0, lsr #16
    1ca4:	andeq	r3, r1, lr, lsl #22
    1ca8:	strdeq	r0, [r0], -sp
    1cac:	andeq	r2, r0, r6, lsr #28
    1cb0:	andeq	r3, r1, lr, asr #25
    1cb4:	andeq	r3, r1, r2, asr #25
    1cb8:			; <UNDEFINED> instruction: 0x00013cb8
    1cbc:	andeq	r0, r0, r8, lsr r1
    1cc0:	andeq	r3, r1, sl, lsl ip
    1cc4:	andeq	r2, r0, ip, ror r6
    1cc8:	andeq	r0, r0, fp, lsr #19
    1ccc:	andeq	r2, r0, sl, asr #23
    1cd0:	andeq	r0, r0, r0, lsr r1
    1cd4:	andeq	r2, r0, r6, asr #23
    1cd8:	andeq	r0, r0, r8, lsl r1
    1cdc:	strdeq	r3, [r1], -lr
    1ce0:	strdeq	r3, [r1], -r0
    1ce4:	andeq	r3, r1, r2, asr #21
    1ce8:	andeq	r2, r0, r8, asr ip
    1cec:			; <UNDEFINED> instruction: 0x00013abe
    1cf0:	andeq	r3, r1, r2, lsr #21
    1cf4:	andeq	r3, r1, r4, ror #19
    1cf8:	andeq	r3, r1, r4, ror r4
    1cfc:	andeq	r3, r1, r2, asr #19
    1d00:	andeq	r2, r0, lr, ror #6
    1d04:	andeq	r3, r1, ip, ror #18
    1d08:	andeq	r2, r0, lr, lsl r3
    1d0c:	andeq	r2, r0, sl, lsl r3
    1d10:	muleq	r0, sl, sl
    1d14:	muleq	r0, r0, sl
    1d18:			; <UNDEFINED> instruction: 0x000138bc
    1d1c:	muleq	r0, r8, r2
    1d20:	andeq	r2, r0, r2, asr sl
    1d24:	andeq	r3, r1, r2, lsl #17
    1d28:	andeq	r2, r0, r0, ror r2
    1d2c:	andeq	r2, r0, lr, lsl sl
    1d30:	ldrdeq	r3, [r1], -r6
    1d34:	andeq	r3, r1, r4, asr #15
    1d38:	andeq	r2, r0, r4, asr #2
    1d3c:	andeq	r0, r0, r8, lsr #2
    1d40:	andeq	r2, r0, lr, lsl #3
    1d44:	andeq	r3, r1, ip, lsr #3
    1d48:	andeq	r2, r0, r4, lsl #3
    1d4c:	andeq	r2, r0, r0, lsl #3
    1d50:	andeq	r2, r0, r4, lsr #14
    1d54:	andeq	r2, r0, r4, ror r1
    1d58:	muleq	r0, r6, r1
    1d5c:	muleq	r0, r8, r1
    1d60:	andeq	r2, r0, lr, ror #4
    1d64:	andeq	r2, r0, r8, ror r2
    1d68:	muleq	r0, r8, r2
    1d6c:	andeq	r2, r0, r2, ror r2
    1d70:	andeq	r2, r0, sl, ror r2
    1d74:	andeq	r2, r0, lr, lsl #5
    1d78:	muleq	r0, r4, r2
    1d7c:	andeq	r2, r0, r2, ror #12
    1d80:	andeq	r2, r0, r4, asr r6
    1d84:	andeq	r2, r0, r8, ror #12
    1d88:	andeq	r0, r0, ip, lsl r1
    1d8c:	andeq	r2, r0, r6, ror r6
    1d90:	ldrdeq	r2, [r0], -ip
    1d94:	andeq	r1, r0, sl, lsr #30
    1d98:	andeq	r2, r0, lr, asr #15
    1d9c:	andeq	r2, r0, r6, asr r7
    1da0:	andeq	r2, r0, sl, lsr #16
    1da4:	andeq	r2, r0, r0, lsl #16
    1da8:	muleq	r0, ip, r6
    1dac:	andeq	r2, r0, r0, lsr #13
    1db0:	andeq	r2, r0, r8, lsl r7
    1db4:	andeq	r2, r0, r8, ror r7
    1db8:	andeq	r2, r0, sl, lsl #15
    1dbc:	andeq	r2, r0, sl, lsl #12
    1dc0:	strdeq	r2, [r0], -r4
    1dc4:	andeq	r1, r0, r8, lsl pc
    1dc8:	andeq	r2, r0, lr, ror r7
    1dcc:	bleq	3df10 <__assert_fail@plt+0x3cbd4>
    1dd0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1dd4:	strbtmi	fp, [sl], -r2, lsl #24
    1dd8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1ddc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1de0:	ldrmi	sl, [sl], #776	; 0x308
    1de4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1de8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1dec:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1df0:			; <UNDEFINED> instruction: 0xf85a4b06
    1df4:	stmdami	r6, {r0, r1, ip, sp}
    1df8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1dfc:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e00:	b	fe13fe04 <__assert_fail@plt+0xfe13eac8>
    1e04:	strheq	r3, [r1], -ip
    1e08:	andeq	r0, r0, r8, lsl #2
    1e0c:	andeq	r0, r0, r4, lsr #2
    1e10:	andeq	r0, r0, ip, lsr #2
    1e14:	ldr	r3, [pc, #20]	; 1e30 <__assert_fail@plt+0xaf4>
    1e18:	ldr	r2, [pc, #20]	; 1e34 <__assert_fail@plt+0xaf8>
    1e1c:	add	r3, pc, r3
    1e20:	ldr	r2, [r3, r2]
    1e24:	cmp	r2, #0
    1e28:	bxeq	lr
    1e2c:	b	11ac <__gmon_start__@plt>
    1e30:	muleq	r1, ip, r0
    1e34:	andeq	r0, r0, r0, lsr #2
    1e38:	blmi	1d3e58 <__assert_fail@plt+0x1d2b1c>
    1e3c:	bmi	1d3024 <__assert_fail@plt+0x1d1ce8>
    1e40:	addmi	r4, r3, #2063597568	; 0x7b000000
    1e44:	andle	r4, r3, sl, ror r4
    1e48:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e4c:	ldrmi	fp, [r8, -r3, lsl #2]
    1e50:	svclt	0x00004770
    1e54:	andeq	r3, r1, ip, asr #5
    1e58:	andeq	r3, r1, r8, asr #5
    1e5c:	andeq	r3, r1, r8, ror r0
    1e60:	andeq	r0, r0, r0, lsl r1
    1e64:	stmdbmi	r9, {r3, fp, lr}
    1e68:	bmi	253050 <__assert_fail@plt+0x251d14>
    1e6c:	bne	253058 <__assert_fail@plt+0x251d1c>
    1e70:	svceq	0x00cb447a
    1e74:			; <UNDEFINED> instruction: 0x01a1eb03
    1e78:	andle	r1, r3, r9, asr #32
    1e7c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e80:	ldrmi	fp, [r8, -r3, lsl #2]
    1e84:	svclt	0x00004770
    1e88:	andeq	r3, r1, r0, lsr #5
    1e8c:	muleq	r1, ip, r2
    1e90:	andeq	r3, r1, ip, asr #32
    1e94:	andeq	r0, r0, r4, lsr r1
    1e98:	blmi	2af2c0 <__assert_fail@plt+0x2adf84>
    1e9c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1ea0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1ea4:	blmi	270458 <__assert_fail@plt+0x26f11c>
    1ea8:	ldrdlt	r5, [r3, -r3]!
    1eac:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1eb0:			; <UNDEFINED> instruction: 0xf7ff6818
    1eb4:			; <UNDEFINED> instruction: 0xf7ffe8e2
    1eb8:	blmi	1c1dbc <__assert_fail@plt+0x1c0a80>
    1ebc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1ec0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1ec4:	andeq	r3, r1, sl, ror #4
    1ec8:	andeq	r3, r1, ip, lsl r0
    1ecc:	andeq	r0, r0, ip, lsl #2
    1ed0:	andeq	r3, r1, r2, asr r1
    1ed4:	andeq	r3, r1, sl, asr #4
    1ed8:	svclt	0x0000e7c4
    1edc:	mvnsmi	lr, sp, lsr #18
    1ee0:	ldcmi	3, cr11, [ip, #-448]	; 0xfffffe40
    1ee4:			; <UNDEFINED> instruction: 0xf8df460e
    1ee8:			; <UNDEFINED> instruction: 0x46078070
    1eec:			; <UNDEFINED> instruction: 0x4632447d
    1ef0:	ldrbtmi	r4, [r8], #1592	; 0x638
    1ef4:	strcs	r4, [r0], #-1577	; 0xfffff9d7
    1ef8:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1efc:	strpl	fp, [fp, r8, lsl #18]!
    1f00:	strcc	fp, [r1], #-371	; 0xfffffe8d
    1f04:	andle	r2, lr, r5, lsl #24
    1f08:	svcpl	0x0018f858
    1f0c:			; <UNDEFINED> instruction: 0x46384632
    1f10:			; <UNDEFINED> instruction: 0xf7ff4629
    1f14:	stmdacs	r0, {r3, r7, r8, fp, sp, lr, pc}
    1f18:			; <UNDEFINED> instruction: 0x57abd1f3
    1f1c:	mvnsle	r2, r0, lsl #22
    1f20:	pop	{r5, r9, sl, lr}
    1f24:	stmdbmi	sp, {r4, r5, r6, r7, r8, pc}
    1f28:	andcs	r4, r0, r2, lsr #12
    1f2c:			; <UNDEFINED> instruction: 0xf7ff4479
    1f30:			; <UNDEFINED> instruction: 0x4639e8f4
    1f34:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f38:	rscscc	pc, pc, pc, asr #32
    1f3c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1f40:	vqdmulh.s<illegal width 8>	d20, d0, d7
    1f44:	stmdbmi	r7, {r0, r2, r3, r9, ip}
    1f48:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    1f4c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1f50:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f54:	andeq	r1, r0, r4, lsr #23
    1f58:	andeq	r2, r1, sl, asr #25
    1f5c:	andeq	r1, r0, ip, lsl #23
    1f60:	andeq	r2, r0, r2, lsl #16
    1f64:	andeq	r1, r0, r0, asr fp
    1f68:	andeq	r1, r0, r2, ror #22
    1f6c:	tstcs	r1, lr, lsl #8
    1f70:	addlt	fp, r2, r0, lsl #10
    1f74:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1f78:			; <UNDEFINED> instruction: 0xf8dfab04
    1f7c:	ldrbtmi	ip, [lr], #80	; 0x50
    1f80:			; <UNDEFINED> instruction: 0xf85e4a13
    1f84:	ldrbtmi	ip, [sl], #-12
    1f88:	ldrdgt	pc, [r0], -ip
    1f8c:	andgt	pc, r4, sp, asr #17
    1f90:	stceq	0, cr15, [r0], {79}	; 0x4f
    1f94:			; <UNDEFINED> instruction: 0xf7ff9300
    1f98:	stmdacs	r0, {r2, r4, r6, r8, fp, sp, lr, pc}
    1f9c:	bmi	378bd4 <__assert_fail@plt+0x377898>
    1fa0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    1fa4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1fa8:	subsmi	r9, sl, r1, lsl #22
    1fac:	andlt	sp, r2, r9, lsl #2
    1fb0:	bl	14012c <__assert_fail@plt+0x13edf0>
    1fb4:	ldrbmi	fp, [r0, -r3]!
    1fb8:	andcs	r4, r1, r7, lsl #18
    1fbc:			; <UNDEFINED> instruction: 0xf7ff4479
    1fc0:			; <UNDEFINED> instruction: 0xf7ffe8c6
    1fc4:	svclt	0x0000e8b8
    1fc8:	andeq	r2, r1, lr, lsr pc
    1fcc:	andeq	r0, r0, r4, lsl r1
    1fd0:	andeq	r1, r0, r6, asr #22
    1fd4:	andeq	r2, r1, sl, lsl pc
    1fd8:	andeq	r1, r0, r8, lsl fp
    1fdc:	ldrbmi	lr, [r0, sp, lsr #18]!
    1fe0:	bmi	1a5383c <__assert_fail@plt+0x1a52500>
    1fe4:	blmi	1a6e1f4 <__assert_fail@plt+0x1a6ceb8>
    1fe8:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    1fec:	andcs	r4, r1, lr, lsl #12
    1ff0:	ldmpl	r3, {r5, r8, sp}^
    1ff4:	movwls	r6, #6171	; 0x181b
    1ff8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ffc:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2000:	stmdbmi	r3!, {r3, r5, r8, fp, ip, sp, pc}^
    2004:	andcs	r2, r1, r0, lsr #4
    2008:			; <UNDEFINED> instruction: 0xf7ff4479
    200c:	blmi	187c294 <__assert_fail@plt+0x187af58>
    2010:	strmi	r0, [r4], -sp, lsr #2
    2014:	andeq	lr, r0, r0, asr #19
    2018:	strtmi	r4, [fp], #-1147	; 0xfffffb85
    201c:	cmnlt	pc, #-1073741792	; 0xc0000020
    2020:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2024:	andls	pc, r0, sp, asr #17
    2028:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    202c:	ldrdge	pc, [r8, #-143]!	; 0xffffff71
    2030:			; <UNDEFINED> instruction: 0x465144fa
    2034:	ldrtmi	r4, [r8], -r0, lsl #13
    2038:	andls	pc, r0, r8, asr #17
    203c:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2040:	eorle	r2, lr, r0, lsl #16
    2044:	mulcc	r0, r7, r9
    2048:	eorsle	r2, r1, sl, lsr fp
    204c:	andcs	r4, r9, #84934656	; 0x5100000
    2050:			; <UNDEFINED> instruction: 0xf7ff4638
    2054:	stmdacs	r0, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    2058:			; <UNDEFINED> instruction: 0xf04fd13e
    205c:			; <UNDEFINED> instruction: 0xf1073aff
    2060:	ldrbmi	r0, [r1], r9
    2064:			; <UNDEFINED> instruction: 0xf9909000
    2068:	blcs	e8e070 <__assert_fail@plt+0xe8cd34>
    206c:	uadd16mi	fp, r0, lr
    2070:	movwcs	r4, #26185	; 0x6649
    2074:	stmib	r4, {r0, r3, r5, ip, lr, pc}^
    2078:	stmib	r4, {r1, r8, fp, sp, pc}^
    207c:	mvnvs	r0, r4, lsl #2
    2080:	bmi	119c254 <__assert_fail@plt+0x119af18>
    2084:	rsbvs	r6, r3, r6, lsr #32
    2088:	rsbsvs	r4, r4, sl, ror r4
    208c:	blmi	fda104 <__assert_fail@plt+0xfd8dc8>
    2090:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2094:	subsmi	r9, sl, r1, lsl #22
    2098:	andcs	sp, r0, r4, ror r1
    209c:	pop	{r1, ip, sp, pc}
    20a0:			; <UNDEFINED> instruction: 0xf04f87f0
    20a4:			; <UNDEFINED> instruction: 0x460130ff
    20a8:	strmi	r4, [r1], r2, lsl #13
    20ac:	strb	r2, [r2, r6, lsl #6]!
    20b0:	ldrbmi	r3, [r1], -r1, lsl #14
    20b4:			; <UNDEFINED> instruction: 0xf7fe4638
    20b8:	bllt	fe83e028 <__assert_fail@plt+0xfe83ccec>
    20bc:	rscscc	pc, pc, pc, asr #32
    20c0:	strmi	r2, [r1], -r4, lsl #6
    20c4:	strmi	r4, [r1], r2, lsl #13
    20c8:			; <UNDEFINED> instruction: 0xf990e7d5
    20cc:	ldmiblt	r3!, {r0, ip, sp}^
    20d0:			; <UNDEFINED> instruction: 0x46494650
    20d4:	strb	r2, [lr, r2, lsl #6]
    20d8:	strbtmi	r2, [r9], -sl, lsl #4
    20dc:			; <UNDEFINED> instruction: 0xf7ff4638
    20e0:			; <UNDEFINED> instruction: 0xf8d8e8b6
    20e4:	strmi	r3, [r2], r0
    20e8:	ldmdblt	fp, {r0, r3, r7, r9, sl, lr}
    20ec:	tstlt	r8, r0, lsl #16
    20f0:			; <UNDEFINED> instruction: 0xd1b84287
    20f4:	andcs	r4, r5, #688128	; 0xa8000
    20f8:	ldrbtmi	r2, [r9], #-0
    20fc:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2100:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    2104:			; <UNDEFINED> instruction: 0x4601595a
    2108:			; <UNDEFINED> instruction: 0xf7ff2001
    210c:	stmdbmi	r6!, {r1, r3, r6, r7, fp, sp, lr, pc}
    2110:	ldrbtmi	r1, [r9], #-3143	; 0xfffff3b9
    2114:			; <UNDEFINED> instruction: 0xf7fe4638
    2118:	stmiblt	r0!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    211c:	rscscc	pc, pc, pc, asr #32
    2120:	strmi	r2, [r1], -r6, lsl #6
    2124:	andcs	lr, sl, #43778048	; 0x29c0000
    2128:	ldrtmi	r4, [r8], -r9, ror #12
    212c:	stm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2130:	ldrdcc	pc, [r0], -r8
    2134:	bicsle	r2, sp, r0, lsl #22
    2138:	blcs	28d40 <__assert_fail@plt+0x27a04>
    213c:			; <UNDEFINED> instruction: 0xf993d0da
    2140:	bcs	a148 <__assert_fail@plt+0x8e0c>
    2144:	addsmi	sp, pc, #-2147483595	; 0x80000035
    2148:			; <UNDEFINED> instruction: 0xf04fbf1e
    214c:	movwcs	r3, #19199	; 0x4aff
    2150:			; <UNDEFINED> instruction: 0xd19046d1
    2154:	movwcs	lr, #1998	; 0x7ce
    2158:			; <UNDEFINED> instruction: 0xf8c8220a
    215c:	strbtmi	r3, [r9], -r0
    2160:	movwls	r4, #1592	; 0x638
    2164:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2168:	ldrdcc	pc, [r0], -r8
    216c:	bicle	r2, r1, r0, lsl #22
    2170:	blcs	28d78 <__assert_fail@plt+0x27a3c>
    2174:			; <UNDEFINED> instruction: 0xf993d0be
    2178:	bcs	a180 <__assert_fail@plt+0x8e44>
    217c:	addsmi	sp, pc, #-2147483602	; 0x8000002e
    2180:			; <UNDEFINED> instruction: 0xe7b7d194
    2184:	svc	0x00d6f7fe
    2188:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    218c:	andeq	r0, r0, r4, lsl r1
    2190:	andeq	r1, r0, r4, ror #21
    2194:	andeq	r2, r1, ip, ror #31
    2198:	ldrdeq	r1, [r0], -r8
    219c:	andeq	r2, r1, r4, lsr lr
    21a0:	andeq	r1, r0, sl, lsl sl
    21a4:	andeq	r2, r1, r2, lsl #30
    21a8:	strdeq	r1, [r0], -r6
    21ac:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    21b0:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    21b4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    21b8:			; <UNDEFINED> instruction: 0xf7fe4620
    21bc:			; <UNDEFINED> instruction: 0x4607efd4
    21c0:			; <UNDEFINED> instruction: 0xf7fe4620
    21c4:	strmi	lr, [r6], -r4, lsl #31
    21c8:			; <UNDEFINED> instruction: 0xf7ff4620
    21cc:			; <UNDEFINED> instruction: 0x4604e85e
    21d0:			; <UNDEFINED> instruction: 0xb128bb66
    21d4:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21d8:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    21dc:	tstle	r7, r9, lsl #22
    21e0:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    21e4:			; <UNDEFINED> instruction: 0x4620681c
    21e8:	svc	0x00bcf7fe
    21ec:	strtmi	r4, [r0], -r6, lsl #12
    21f0:	svc	0x006cf7fe
    21f4:	strtmi	r4, [r0], -r5, lsl #12
    21f8:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21fc:	bllt	f53a14 <__assert_fail@plt+0xf526d8>
    2200:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    2204:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2208:	blcs	25c21c <__assert_fail@plt+0x25aee0>
    220c:	ldfltp	f5, [r8, #44]!	; 0x2c
    2210:	rscle	r2, r5, r0, lsr #22
    2214:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    2218:	andcs	r2, r0, r5, lsl #4
    221c:			; <UNDEFINED> instruction: 0xf7fe4479
    2220:			; <UNDEFINED> instruction: 0xf7ffef7c
    2224:	andcs	lr, r1, r4, asr #16
    2228:	svc	0x005ef7fe
    222c:	svc	0x00f4f7fe
    2230:	stccs	8, cr6, [r0], {3}
    2234:	blcs	8369ec <__assert_fail@plt+0x8356b0>
    2238:	andvs	fp, r4, r8, lsl pc
    223c:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    2240:	andcs	r2, r0, r5, lsl #4
    2244:			; <UNDEFINED> instruction: 0xf7fe4479
    2248:			; <UNDEFINED> instruction: 0xf7feef68
    224c:	strb	lr, [sl, r0, ror #31]!
    2250:	mvnle	r2, r0, lsl #16
    2254:	svc	0x00e0f7fe
    2258:	blcs	81c26c <__assert_fail@plt+0x81af30>
    225c:	andvs	fp, r4, r8, lsl pc
    2260:	svclt	0x0000e7e1
    2264:	andeq	r2, r1, sl, lsl #26
    2268:	andeq	r0, r0, r8, lsr #2
    226c:	andeq	r0, r0, ip, lsl r1
    2270:	andeq	r1, r0, r4, lsl r9
    2274:	andeq	r1, r0, ip, ror #17
    2278:	andvs	r2, fp, r0, lsl #6
    227c:			; <UNDEFINED> instruction: 0xb328b410
    2280:	mulmi	r0, r0, r9
    2284:	tstle	ip, pc, lsr #24
    2288:	mulcc	r1, r0, r9
    228c:	andcc	r4, r1, r4, lsl #12
    2290:	rscsle	r2, r9, pc, lsr #22
    2294:	andvs	r2, fp, r1, lsl #6
    2298:	mulcc	r1, r4, r9
    229c:	svclt	0x00182b2f
    22a0:	andle	r2, sl, r0, lsl #22
    22a4:			; <UNDEFINED> instruction: 0xf1c04603
    22a8:	ldmdane	sl, {r1}
    22ac:			; <UNDEFINED> instruction: 0xf913600a
    22b0:	bcs	debc <__assert_fail@plt+0xcb80>
    22b4:	bcs	bf1f1c <__assert_fail@plt+0xbf0be0>
    22b8:			; <UNDEFINED> instruction: 0x4620d1f7
    22bc:	blmi	140438 <__assert_fail@plt+0x13f0fc>
    22c0:	stccs	7, cr4, [r0], {112}	; 0x70
    22c4:			; <UNDEFINED> instruction: 0x4604d0f9
    22c8:	strb	r3, [r3, r1]!
    22cc:	ldrb	r4, [r4, r4, lsl #12]!
    22d0:			; <UNDEFINED> instruction: 0x460eb570
    22d4:	mulne	r0, r0, r9
    22d8:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    22dc:	cmplt	r1, r8, lsl #12
    22e0:			; <UNDEFINED> instruction: 0x4630295c
    22e4:			; <UNDEFINED> instruction: 0xf7fed008
    22e8:	ldmdblt	r8!, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
    22ec:	strpl	r3, [r9, -r1, lsl #8]!
    22f0:	stmdbcs	r0, {r5, r9, sl, lr}
    22f4:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    22f8:			; <UNDEFINED> instruction: 0xf993192b
    22fc:			; <UNDEFINED> instruction: 0xb12b3001
    2300:	strpl	r3, [r9, -r2, lsl #8]!
    2304:	stmdbcs	r0, {r5, r9, sl, lr}
    2308:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    230c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2310:	mvnsmi	lr, sp, lsr #18
    2314:	bmi	8d3b74 <__assert_fail@plt+0x8d2838>
    2318:	blmi	8ee528 <__assert_fail@plt+0x8ed1ec>
    231c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    2320:	strmi	r4, [r8], r4, lsl #12
    2324:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2328:			; <UNDEFINED> instruction: 0xf04f9301
    232c:	strls	r0, [r0, -r0, lsl #6]
    2330:	svc	0x0072f7fe
    2334:	tstlt	r4, r7
    2338:	mulcc	r0, r4, r9
    233c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    2340:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    2344:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    2348:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    234c:	svc	0x00a8f7fe
    2350:	ldrtmi	r4, [fp], -r5, lsl #12
    2354:			; <UNDEFINED> instruction: 0x46694632
    2358:			; <UNDEFINED> instruction: 0xf7fe4620
    235c:	stmdavs	fp!, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2360:	blls	309b4 <__assert_fail@plt+0x2f678>
    2364:	rscle	r4, sl, r3, lsr #5
    2368:			; <UNDEFINED> instruction: 0xf993b11b
    236c:	blcs	e374 <__assert_fail@plt+0xd038>
    2370:	bmi	436b0c <__assert_fail@plt+0x4357d0>
    2374:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2378:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    237c:	subsmi	r9, sl, r1, lsl #22
    2380:	andlt	sp, r2, sp, lsl #2
    2384:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2388:	blcs	894bbc <__assert_fail@plt+0x893880>
    238c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2390:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    2394:	strbmi	r4, [r2], -r3, lsr #12
    2398:			; <UNDEFINED> instruction: 0xf7fe4479
    239c:			; <UNDEFINED> instruction: 0xf7feeed8
    23a0:	svclt	0x0000eeca
    23a4:	muleq	r1, lr, fp
    23a8:	andeq	r0, r0, r4, lsl r1
    23ac:			; <UNDEFINED> instruction: 0x00012dbe
    23b0:	andeq	r2, r0, r8, lsr #8
    23b4:	andeq	r2, r1, r6, asr #22
    23b8:	andeq	r2, r1, r8, ror sp
    23bc:	ldrdeq	r2, [r0], -r8
    23c0:	addlt	fp, r3, r0, lsl #10
    23c4:	tstls	r0, r7, lsl #24
    23c8:			; <UNDEFINED> instruction: 0xf7fe9001
    23cc:	ldrbtmi	lr, [ip], #-3878	; 0xfffff0da
    23d0:	ldmib	sp, {r1, r5, r8, sp}^
    23d4:	andvs	r2, r1, r0, lsl #6
    23d8:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    23dc:			; <UNDEFINED> instruction: 0xf7fe4479
    23e0:	svclt	0x0000eeb6
    23e4:	andeq	r2, r1, r6, lsr sp
    23e8:	muleq	r0, r4, r3
    23ec:			; <UNDEFINED> instruction: 0x4604b538
    23f0:			; <UNDEFINED> instruction: 0xf7ff460d
    23f4:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    23f8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    23fc:	lfmlt	f5, 1, [r8, #-0]
    2400:	strtmi	r4, [r0], -r9, lsr #12
    2404:			; <UNDEFINED> instruction: 0xffdcf7ff
    2408:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    240c:			; <UNDEFINED> instruction: 0x47706018
    2410:	strdeq	r2, [r1], -sl
    2414:	svcmi	0x00f0e92d
    2418:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    241c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    2420:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2424:			; <UNDEFINED> instruction: 0xf8df2500
    2428:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    242c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    2430:	movwls	r6, #55323	; 0xd81b
    2434:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2438:	strmi	lr, [r0, #-2505]	; 0xfffff637
    243c:	strmi	r9, [r5], -r2, lsl #4
    2440:	mcr	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2444:	stccs	6, cr4, [r0, #-16]
    2448:	adchi	pc, r9, r0
    244c:	mulvs	r0, r5, r9
    2450:			; <UNDEFINED> instruction: 0xf0002e00
    2454:			; <UNDEFINED> instruction: 0xf7fe80a4
    2458:			; <UNDEFINED> instruction: 0x462aeeb6
    245c:	strmi	r6, [r2], r1, lsl #16
    2460:			; <UNDEFINED> instruction: 0xf912e001
    2464:	rscslt	r6, r3, #1, 30
    2468:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    246c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    2470:	mcrcs	1, 1, sp, cr13, cr7, {7}
    2474:	addshi	pc, r3, r0
    2478:	bleq	c3e8b4 <__assert_fail@plt+0xc3d578>
    247c:	ldrmi	r4, [sl], -r8, lsr #12
    2480:	ldrbmi	r6, [r9], -r3, lsr #32
    2484:			; <UNDEFINED> instruction: 0xf7fe930c
    2488:	cdpls	14, 0, cr14, cr12, cr2, {2}
    248c:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    2490:	smlabteq	r0, sp, r9, lr
    2494:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    2498:			; <UNDEFINED> instruction: 0xf0402d00
    249c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    24a0:	tsthi	r6, r0	; <UNPREDICTABLE>
    24a4:	mulpl	r0, r6, r9
    24a8:			; <UNDEFINED> instruction: 0xf0002d00
    24ac:	andcs	r8, r0, #12, 2
    24b0:	cdp	3, 0, cr2, cr8, cr0, {0}
    24b4:			; <UNDEFINED> instruction: 0x4657ba10
    24b8:	andsls	pc, r8, sp, asr #17
    24bc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    24c0:			; <UNDEFINED> instruction: 0x469246b1
    24c4:			; <UNDEFINED> instruction: 0xf999469b
    24c8:	bcs	1a4a4d4 <__assert_fail@plt+0x1a49198>
    24cc:	addhi	pc, sp, r0
    24d0:	msreq	CPSR_, r2, lsr #32
    24d4:			; <UNDEFINED> instruction: 0xf0402942
    24d8:			; <UNDEFINED> instruction: 0xf99980e9
    24dc:	bcs	a4ec <__assert_fail@plt+0x91b0>
    24e0:	bicshi	pc, r3, r0
    24e4:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    24e8:	subsle	r2, r8, r0, lsl #16
    24ec:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    24f0:			; <UNDEFINED> instruction: 0x4630d055
    24f4:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    24f8:	movweq	lr, #47706	; 0xba5a
    24fc:	cmple	lr, r5, lsl #12
    2500:	mulne	r0, r9, r9
    2504:	suble	r2, sl, r0, lsl #18
    2508:			; <UNDEFINED> instruction: 0x462a4630
    250c:			; <UNDEFINED> instruction: 0xf7fe4649
    2510:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2514:			; <UNDEFINED> instruction: 0xf919d143
    2518:	strbmi	ip, [sp], #-5
    251c:	svceq	0x0030f1bc
    2520:			; <UNDEFINED> instruction: 0xf108d10a
    2524:	bl	fea04530 <__assert_fail@plt+0xfea031f4>
    2528:	bl	143144 <__assert_fail@plt+0x141e08>
    252c:			; <UNDEFINED> instruction: 0xf9150803
    2530:			; <UNDEFINED> instruction: 0xf1bccf01
    2534:	rscsle	r0, r8, r0, lsr pc
    2538:			; <UNDEFINED> instruction: 0xf833683b
    253c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    2540:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    2544:	ldrle	r4, [lr, #1705]!	; 0x6a9
    2548:	strtmi	r2, [r8], -r0, lsl #6
    254c:	bne	43ddb4 <__assert_fail@plt+0x43ca78>
    2550:	eorvs	r4, r3, sl, lsl r6
    2554:			; <UNDEFINED> instruction: 0xf7fe930c
    2558:			; <UNDEFINED> instruction: 0xf8ddedda
    255c:	strmi	r9, [r9, #48]!	; 0x30
    2560:	strmi	r6, [r2], r5, lsr #16
    2564:			; <UNDEFINED> instruction: 0xf000468b
    2568:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    256c:	adchi	pc, r6, r0
    2570:	mvnscc	pc, #16, 2
    2574:			; <UNDEFINED> instruction: 0xf1419304
    2578:	movwls	r3, #21503	; 0x53ff
    257c:	ldrdeq	lr, [r4, -sp]
    2580:	mvnscc	pc, #79	; 0x4f
    2584:	andeq	pc, r2, #111	; 0x6f
    2588:	svclt	0x0008428b
    258c:			; <UNDEFINED> instruction: 0xd3274282
    2590:	svceq	0x0000f1b9
    2594:			; <UNDEFINED> instruction: 0xf999d003
    2598:	bcs	a5a0 <__assert_fail@plt+0x9264>
    259c:	tstcs	r6, #-1073741788	; 0xc0000024
    25a0:	ldreq	pc, [r5, #-111]	; 0xffffff91
    25a4:	bmi	ff49a638 <__assert_fail@plt+0xff4992fc>
    25a8:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    25ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    25b0:	subsmi	r9, sl, sp, lsl #22
    25b4:	orrshi	pc, r6, r0, asr #32
    25b8:	andlt	r4, pc, r8, lsr #12
    25bc:	blhi	bd8b8 <__assert_fail@plt+0xbc57c>
    25c0:	svchi	0x00f0e8bd
    25c4:			; <UNDEFINED> instruction: 0xf1109b01
    25c8:			; <UNDEFINED> instruction: 0xf04f37ff
    25cc:			; <UNDEFINED> instruction: 0xf06f31ff
    25d0:			; <UNDEFINED> instruction: 0xf1430002
    25d4:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    25d8:	adcsmi	fp, r8, #8, 30
    25dc:	svcge	0x005ff4bf
    25e0:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    25e4:	rsbmi	sp, fp, #913408	; 0xdf000
    25e8:			; <UNDEFINED> instruction: 0xf999e7dc
    25ec:			; <UNDEFINED> instruction: 0xf0222002
    25f0:	bcs	1082e78 <__assert_fail@plt+0x1081b3c>
    25f4:	svcge	0x0076f47f
    25f8:	mulcs	r3, r9, r9
    25fc:			; <UNDEFINED> instruction: 0xf47f2a00
    2600:			; <UNDEFINED> instruction: 0x464eaf71
    2604:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2608:			; <UNDEFINED> instruction: 0x9018f8dd
    260c:	blge	13cd48 <__assert_fail@plt+0x13ba0c>
    2610:	ldcmi	3, cr9, [r8, #24]!
    2614:	mulne	r0, r6, r9
    2618:			; <UNDEFINED> instruction: 0x4628447d
    261c:			; <UNDEFINED> instruction: 0xf7fe9109
    2620:	stmdbls	r9, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2624:			; <UNDEFINED> instruction: 0xf0002800
    2628:	blne	10e2b14 <__assert_fail@plt+0x10e17d8>
    262c:			; <UNDEFINED> instruction: 0xf1039309
    2630:			; <UNDEFINED> instruction: 0xf1be0e01
    2634:			; <UNDEFINED> instruction: 0xf0000f00
    2638:	blls	1a2b68 <__assert_fail@plt+0x1a182c>
    263c:	mrscs	r2, (UNDEF: 0)
    2640:	blvc	ff8fcf84 <__assert_fail@plt+0xff8fbc48>
    2644:	blls	540b4 <__assert_fail@plt+0x52d78>
    2648:			; <UNDEFINED> instruction: 0xf0402b00
    264c:	b	1422b14 <__assert_fail@plt+0x14217d8>
    2650:	cmple	r7, r1, lsl #6
    2654:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2658:	rdfnee	f0, f5, f0
    265c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2660:	and	r4, r4, ip, lsr #13
    2664:	movweq	lr, #23124	; 0x5a54
    2668:	ldfccp	f7, [pc], #48	; 26a0 <__assert_fail@plt+0x1364>
    266c:	blx	36b4e <__assert_fail@plt+0x35812>
    2670:			; <UNDEFINED> instruction: 0xf1bcf20b
    2674:	blx	29267a <__assert_fail@plt+0x29133e>
    2678:	blx	fe80ae86 <__assert_fail@plt+0xfe809b4a>
    267c:	strmi	r0, [sl], #-266	; 0xfffffef6
    2680:			; <UNDEFINED> instruction: 0xf0004611
    2684:	strcs	r8, [r0], #-252	; 0xffffff04
    2688:	bcs	ba90 <__assert_fail@plt+0xa754>
    268c:	blx	fe836a3e <__assert_fail@plt+0xfe835702>
    2690:			; <UNDEFINED> instruction: 0xf04f670a
    2694:	blx	fea85e9e <__assert_fail@plt+0xfea84b62>
    2698:	ldrtmi	r2, [lr], -r2, lsl #6
    269c:	bl	10c8cfc <__assert_fail@plt+0x10c79c0>
    26a0:	blcs	32e0 <__assert_fail@plt+0x1fa4>
    26a4:	strcs	sp, [r1], #-222	; 0xffffff22
    26a8:	ldrb	r2, [fp, r0, lsl #10]
    26ac:			; <UNDEFINED> instruction: 0xf47f2a00
    26b0:			; <UNDEFINED> instruction: 0xe7a6af19
    26b4:			; <UNDEFINED> instruction: 0xf43f2d00
    26b8:			; <UNDEFINED> instruction: 0xe791af72
    26bc:	movweq	lr, #47706	; 0xba5a
    26c0:	svcge	0x0066f47f
    26c4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    26c8:	stmib	r9, {sl, ip, sp}^
    26cc:	strb	r3, [sl, -r0, lsl #8]!
    26d0:	strcc	lr, [r0], #-2525	; 0xfffff623
    26d4:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    26d8:	strb	r3, [r4, -r0, lsl #8]!
    26dc:			; <UNDEFINED> instruction: 0x4e0ae9dd
    26e0:	smlabteq	r0, sp, r9, lr
    26e4:	streq	pc, [r1, #-111]!	; 0xffffff91
    26e8:	tstlt	r3, r2, lsl #22
    26ec:			; <UNDEFINED> instruction: 0xf8c39b02
    26f0:	ldmib	sp, {sp, lr, pc}^
    26f4:	strmi	r1, [fp], -r4, lsl #4
    26f8:	svclt	0x00144313
    26fc:	movwcs	r2, #769	; 0x301
    2700:	svceq	0x0000f1be
    2704:	movwcs	fp, #3848	; 0xf08
    2708:			; <UNDEFINED> instruction: 0xf0002b00
    270c:	blls	2629e0 <__assert_fail@plt+0x2616a4>
    2710:			; <UNDEFINED> instruction: 0xf8cd2001
    2714:	tstcs	r0, r4, lsr #32
    2718:	ldfccp	f7, [pc], #12	; 272c <__assert_fail@plt+0x13f0>
    271c:	strtmi	r9, [r8], r6, lsl #22
    2720:	b	13e7730 <__assert_fail@plt+0x13e63f4>
    2724:	ldrmi	r7, [sl], r3, ror #23
    2728:	b	153a740 <__assert_fail@plt+0x1539404>
    272c:			; <UNDEFINED> instruction: 0xf10c0305
    2730:			; <UNDEFINED> instruction: 0xd11d3cff
    2734:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2738:	svccc	0x00fff1bc
    273c:	andcs	pc, r1, #10240	; 0x2800
    2740:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    2744:	ldrmi	r4, [r1], -sl, lsl #8
    2748:	strcs	sp, [r0], #-18	; 0xffffffee
    274c:	bcs	bb54 <__assert_fail@plt+0xa818>
    2750:	blx	fe836b06 <__assert_fail@plt+0xfe8357ca>
    2754:			; <UNDEFINED> instruction: 0xf04f670a
    2758:	blx	fea85f62 <__assert_fail@plt+0xfea84c26>
    275c:	ldrtmi	r2, [lr], -r2, lsl #6
    2760:	bl	10c8dc0 <__assert_fail@plt+0x10c7a84>
    2764:	blcs	33a4 <__assert_fail@plt+0x2068>
    2768:	strcs	sp, [r1], #-223	; 0xffffff21
    276c:	ldrb	r2, [ip, r0, lsl #10]
    2770:	smlabteq	r6, sp, r9, lr
    2774:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    2778:			; <UNDEFINED> instruction: 0xf04f0104
    277c:			; <UNDEFINED> instruction: 0x9c020a0a
    2780:	bleq	3e8c4 <__assert_fail@plt+0x3d588>
    2784:			; <UNDEFINED> instruction: 0xf8dd2900
    2788:	svclt	0x00088024
    278c:	tstle	r1, #720896	; 0xb0000
    2790:	movweq	lr, #43802	; 0xab1a
    2794:	andeq	lr, fp, #76800	; 0x12c00
    2798:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    279c:	movweq	lr, #43795	; 0xab13
    27a0:	andeq	lr, fp, #67584	; 0x10800
    27a4:	beq	fd3f8 <__assert_fail@plt+0xfc0bc>
    27a8:	bleq	bd4b8 <__assert_fail@plt+0xbc17c>
    27ac:	svclt	0x0008458b
    27b0:	mvnle	r4, #545259520	; 0x20800000
    27b4:	svceq	0x0000f1b8
    27b8:	tstcs	r0, r2, lsl r0
    27bc:	movweq	lr, #43802	; 0xab1a
    27c0:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    27c4:	andeq	lr, fp, #76800	; 0x12c00
    27c8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    27cc:	movweq	lr, #43795	; 0xab13
    27d0:	andeq	lr, fp, #67584	; 0x10800
    27d4:	beq	fd428 <__assert_fail@plt+0xfc0ec>
    27d8:	bleq	bd4e8 <__assert_fail@plt+0xbc1ac>
    27dc:	mvnle	r4, r8, lsl #11
    27e0:	strcs	r2, [r0, -r1, lsl #12]
    27e4:	strmi	lr, [r9, #-2509]	; 0xfffff633
    27e8:	strmi	lr, [r4, #-2525]	; 0xfffff623
    27ec:	andsls	pc, r0, sp, asr #17
    27f0:	strtmi	r4, [r9], -r0, lsr #12
    27f4:	movwcs	r2, #522	; 0x20a
    27f8:			; <UNDEFINED> instruction: 0xf870f001
    27fc:	strtmi	r4, [r9], -r0, lsr #12
    2800:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2804:			; <UNDEFINED> instruction: 0x46994690
    2808:	movwcs	r2, #522	; 0x20a
    280c:			; <UNDEFINED> instruction: 0xf866f001
    2810:	bl	11c8ee4 <__assert_fail@plt+0x11c7ba8>
    2814:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2818:			; <UNDEFINED> instruction: 0x0c0ceb4c
    281c:	bl	1308e90 <__assert_fail@plt+0x1307b54>
    2820:	ldrtmi	r0, [r2], -r7, lsl #24
    2824:			; <UNDEFINED> instruction: 0x463b18de
    2828:	streq	lr, [ip, -ip, asr #22]
    282c:	strmi	r4, [sp], -r4, lsl #12
    2830:	svceq	0x0000f1b8
    2834:			; <UNDEFINED> instruction: 0x4650d014
    2838:			; <UNDEFINED> instruction: 0xf0014659
    283c:	strbmi	pc, [r2], -pc, asr #16	; <UNPREDICTABLE>
    2840:			; <UNDEFINED> instruction: 0xf001464b
    2844:	strmi	pc, [fp], -fp, asr #16
    2848:	ldmib	sp, {r1, r9, sl, lr}^
    284c:			; <UNDEFINED> instruction: 0xf0010106
    2850:	blls	4096c <__assert_fail@plt+0x3f630>
    2854:	movwls	r1, #2075	; 0x81b
    2858:	bl	1069464 <__assert_fail@plt+0x1068128>
    285c:	movwls	r0, #4867	; 0x1303
    2860:	movwcs	lr, #10717	; 0x29dd
    2864:	svclt	0x00082b00
    2868:	sbcle	r2, r1, #40960	; 0xa000
    286c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2870:			; <UNDEFINED> instruction: 0x9010f8dd
    2874:	movwcs	lr, #2525	; 0x9dd
    2878:	movwcs	lr, #2505	; 0x9c9
    287c:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2880:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    2884:	smlabteq	r0, sp, r9, lr
    2888:	strbmi	lr, [lr], -lr, lsr #14
    288c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2890:			; <UNDEFINED> instruction: 0x9018f8dd
    2894:	blge	13cfd0 <__assert_fail@plt+0x13bc94>
    2898:	ldrt	r9, [sl], r6, lsl #6
    289c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    28a0:			; <UNDEFINED> instruction: 0xf7fe4628
    28a4:	stmdacs	r0, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    28a8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    28ac:	blls	3c290 <__assert_fail@plt+0x3af54>
    28b0:	stcls	7, cr2, [r6, #-0]
    28b4:	blx	fe894126 <__assert_fail@plt+0xfe892dea>
    28b8:	ldrmi	r2, [lr], -r5, lsl #6
    28bc:	blx	ff8e94ca <__assert_fail@plt+0xff8e818e>
    28c0:	svccs	0x00006705
    28c4:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    28c8:	tstcs	r0, r1
    28cc:	blls	bc3d0 <__assert_fail@plt+0xbb094>
    28d0:	blcs	142ac <__assert_fail@plt+0x12f70>
    28d4:	svcge	0x000af47f
    28d8:	strcc	lr, [r0], #-2525	; 0xfffff623
    28dc:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    28e0:	strbt	r3, [r0], -r0, lsl #8
    28e4:	stc	7, cr15, [r6], #-1016	; 0xfffffc08
    28e8:	muleq	r1, r2, sl
    28ec:	andeq	r0, r0, r4, lsl r1
    28f0:	andeq	r2, r1, r2, lsl r9
    28f4:	andeq	r2, r0, r4, ror #2
    28f8:	andeq	r1, r0, sl, ror #29
    28fc:			; <UNDEFINED> instruction: 0xf7ff2200
    2900:	svclt	0x0000bd89
    2904:	mvnsmi	lr, sp, lsr #18
    2908:	strmi	r4, [r7], -r8, lsl #13
    290c:			; <UNDEFINED> instruction: 0x4605b1d8
    2910:			; <UNDEFINED> instruction: 0xf7fee007
    2914:	rsclt	lr, r4, #88, 24	; 0x5800
    2918:			; <UNDEFINED> instruction: 0xf8336803
    291c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2920:	strtmi	sp, [lr], -r4, lsl #10
    2924:	blmi	80d80 <__assert_fail@plt+0x7fa44>
    2928:	mvnsle	r2, r0, lsl #24
    292c:	svceq	0x0000f1b8
    2930:			; <UNDEFINED> instruction: 0xf8c8d001
    2934:	adcsmi	r6, lr, #0
    2938:			; <UNDEFINED> instruction: 0xf996d908
    293c:	andcs	r3, r1, r0
    2940:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2944:	strdlt	r8, [r9, -r0]
    2948:	andeq	pc, r0, r8, asr #17
    294c:	ldmfd	sp!, {sp}
    2950:	svclt	0x000081f0
    2954:	mvnsmi	lr, sp, lsr #18
    2958:	strmi	r4, [r7], -r8, lsl #13
    295c:			; <UNDEFINED> instruction: 0x4605b1d8
    2960:			; <UNDEFINED> instruction: 0xf7fee007
    2964:	rsclt	lr, r4, #48, 24	; 0x3000
    2968:			; <UNDEFINED> instruction: 0xf8336803
    296c:	ldrbeq	r3, [fp], #20
    2970:	strtmi	sp, [lr], -r4, lsl #10
    2974:	blmi	80dd0 <__assert_fail@plt+0x7fa94>
    2978:	mvnsle	r2, r0, lsl #24
    297c:	svceq	0x0000f1b8
    2980:			; <UNDEFINED> instruction: 0xf8c8d001
    2984:	adcsmi	r6, lr, #0
    2988:			; <UNDEFINED> instruction: 0xf996d908
    298c:	andcs	r3, r1, r0
    2990:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2994:	strdlt	r8, [r9, -r0]
    2998:	andeq	pc, r0, r8, asr #17
    299c:	ldmfd	sp!, {sp}
    29a0:	svclt	0x000081f0
    29a4:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    29a8:	strdlt	fp, [r2], r0
    29ac:	bmi	76d5d0 <__assert_fail@plt+0x76c294>
    29b0:	cfstrsge	mvf4, [sl], {121}	; 0x79
    29b4:	blvc	140b08 <__assert_fail@plt+0x13f7cc>
    29b8:	stmpl	sl, {r1, r2, r9, sl, lr}
    29bc:	andls	r6, r1, #1179648	; 0x120000
    29c0:	andeq	pc, r0, #79	; 0x4f
    29c4:	and	r9, r5, r0, lsl #6
    29c8:	ldrtmi	r4, [r0], -r9, lsr #12
    29cc:	bl	13c09cc <__assert_fail@plt+0x13bf690>
    29d0:	cmnlt	r0, r8, lsl #8
    29d4:	stcne	8, cr15, [r8], {84}	; 0x54
    29d8:			; <UNDEFINED> instruction: 0xf854b1b1
    29dc:	strls	r5, [r0], #-3076	; 0xfffff3fc
    29e0:			; <UNDEFINED> instruction: 0x4630b195
    29e4:	bl	10c09e4 <__assert_fail@plt+0x10bf6a8>
    29e8:	mvnle	r2, r0, lsl #16
    29ec:	bmi	38a9f8 <__assert_fail@plt+0x3896bc>
    29f0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    29f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29f8:	subsmi	r9, sl, r1, lsl #22
    29fc:	andlt	sp, r2, sp, lsl #2
    2a00:	ldrhtmi	lr, [r0], #141	; 0x8d
    2a04:	ldrbmi	fp, [r0, -r3]!
    2a08:	ldrtmi	r4, [r3], -r8, lsl #16
    2a0c:	ldrtmi	r4, [sl], -r8, lsl #18
    2a10:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2a14:			; <UNDEFINED> instruction: 0xf7fe6800
    2a18:			; <UNDEFINED> instruction: 0xf7feec44
    2a1c:	svclt	0x0000eb8c
    2a20:	andeq	r2, r1, ip, lsl #10
    2a24:	andeq	r0, r0, r4, lsl r1
    2a28:	andeq	r2, r1, sl, asr #9
    2a2c:	strdeq	r2, [r1], -r4
    2a30:	andeq	r1, r0, lr, asr sp
    2a34:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2a38:	subslt	r4, r4, #16777216	; 0x1000000
    2a3c:	and	r4, r3, r3, lsl #12
    2a40:	mulle	r8, r4, r2
    2a44:	andle	r4, r5, fp, lsl #5
    2a48:	mulcs	r0, r3, r9
    2a4c:	movwcc	r4, #5656	; 0x1618
    2a50:	mvnsle	r2, r0, lsl #20
    2a54:			; <UNDEFINED> instruction: 0xf85d2000
    2a58:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2a5c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2a60:	andcs	fp, sl, #56, 10	; 0xe000000
    2a64:	strmi	r4, [sp], -r4, lsl #12
    2a68:	stc2l	7, cr15, [r0], {255}	; 0xff
    2a6c:	svccc	0x0080f5b0
    2a70:	addlt	sp, r0, #268435456	; 0x10000000
    2a74:			; <UNDEFINED> instruction: 0x4629bd38
    2a78:			; <UNDEFINED> instruction: 0xf7ff4620
    2a7c:	svclt	0x0000fca1
    2a80:	andscs	fp, r0, #56, 10	; 0xe000000
    2a84:	strmi	r4, [sp], -r4, lsl #12
    2a88:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    2a8c:	svccc	0x0080f5b0
    2a90:	addlt	sp, r0, #268435456	; 0x10000000
    2a94:			; <UNDEFINED> instruction: 0x4629bd38
    2a98:			; <UNDEFINED> instruction: 0xf7ff4620
    2a9c:	svclt	0x0000fc91
    2aa0:	strt	r2, [r3], #522	; 0x20a
    2aa4:	strt	r2, [r1], #528	; 0x210
    2aa8:	blmi	8d5338 <__assert_fail@plt+0x8d3ffc>
    2aac:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2ab0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2ab4:	strmi	r2, [r4], -r0, lsl #12
    2ab8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2abc:			; <UNDEFINED> instruction: 0xf04f9301
    2ac0:	strls	r0, [r0], -r0, lsl #6
    2ac4:	bl	fea40ac4 <__assert_fail@plt+0xfea3f788>
    2ac8:	tstlt	r4, r6
    2acc:	mulcc	r0, r4, r9
    2ad0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2ad4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2ad8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2adc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2ae0:	bl	ff7c0ae0 <__assert_fail@plt+0xff7bf7a4>
    2ae4:	ldrtmi	r4, [r3], -r5, lsl #12
    2ae8:	strbtmi	r2, [r9], -sl, lsl #4
    2aec:			; <UNDEFINED> instruction: 0xf7fe4620
    2af0:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2af4:	blls	31128 <__assert_fail@plt+0x2fdec>
    2af8:	rscle	r4, sl, r3, lsr #5
    2afc:			; <UNDEFINED> instruction: 0xf993b11b
    2b00:	blcs	eb08 <__assert_fail@plt+0xd7cc>
    2b04:	bmi	3f72a0 <__assert_fail@plt+0x3f5f64>
    2b08:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2b0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b10:	subsmi	r9, sl, r1, lsl #22
    2b14:	andlt	sp, r3, ip, lsl #2
    2b18:	bmi	2f22e0 <__assert_fail@plt+0x2f0fa4>
    2b1c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2b20:	bicsle	r6, r6, r0, lsl r8
    2b24:	strtmi	r4, [r3], -r9, lsl #18
    2b28:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2b2c:	bl	3c0b2c <__assert_fail@plt+0x3bf7f0>
    2b30:	bl	40b30 <__assert_fail@plt+0x3f7f4>
    2b34:	andeq	r2, r1, r0, lsl r4
    2b38:	andeq	r0, r0, r4, lsl r1
    2b3c:	andeq	r2, r1, sl, lsr #12
    2b40:	muleq	r0, r4, ip
    2b44:			; <UNDEFINED> instruction: 0x000123b2
    2b48:	andeq	r2, r1, r6, ror #11
    2b4c:	andeq	r1, r0, r6, asr #24
    2b50:			; <UNDEFINED> instruction: 0x4606b5f8
    2b54:			; <UNDEFINED> instruction: 0xf7ff460f
    2b58:			; <UNDEFINED> instruction: 0xf110ffa7
    2b5c:			; <UNDEFINED> instruction: 0xf1414400
    2b60:	cfstr32cs	mvfx0, [r1, #-0]
    2b64:	stccs	15, cr11, [r0], {8}
    2b68:	lfmlt	f5, 3, [r8]
    2b6c:	bl	1540b6c <__assert_fail@plt+0x153f830>
    2b70:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    2b74:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    2b78:	andvs	r4, r4, sl, lsr r6
    2b7c:	stmdbmi	r3, {r3, fp, sp, lr}
    2b80:			; <UNDEFINED> instruction: 0xf7fe4479
    2b84:	svclt	0x0000eae4
    2b88:	andeq	r2, r1, lr, lsl #11
    2b8c:	strdeq	r1, [r0], -r0
    2b90:			; <UNDEFINED> instruction: 0x4605b538
    2b94:			; <UNDEFINED> instruction: 0xf7ff460c
    2b98:			; <UNDEFINED> instruction: 0xf500ffdb
    2b9c:			; <UNDEFINED> instruction: 0xf5b34300
    2ba0:	andle	r3, r1, #128, 30	; 0x200
    2ba4:	lfmlt	f3, 1, [r8, #-0]
    2ba8:	bl	dc0ba8 <__assert_fail@plt+0xdbf86c>
    2bac:	strtmi	r4, [r2], -r5, lsl #18
    2bb0:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    2bb4:	andvs	r4, r4, fp, lsr #12
    2bb8:	stmdbmi	r3, {r3, fp, sp, lr}
    2bbc:			; <UNDEFINED> instruction: 0xf7fe4479
    2bc0:	svclt	0x0000eac6
    2bc4:	andeq	r2, r1, r2, asr r5
    2bc8:			; <UNDEFINED> instruction: 0x00001bb4
    2bcc:			; <UNDEFINED> instruction: 0xf7ff220a
    2bd0:	svclt	0x0000bb9f
    2bd4:			; <UNDEFINED> instruction: 0xf7ff2210
    2bd8:	svclt	0x0000bb9b
    2bdc:	blmi	895468 <__assert_fail@plt+0x89412c>
    2be0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2be4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2be8:	strmi	r2, [r4], -r0, lsl #12
    2bec:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2bf0:			; <UNDEFINED> instruction: 0xf04f9301
    2bf4:	strls	r0, [r0], -r0, lsl #6
    2bf8:	bl	3c0bf8 <__assert_fail@plt+0x3bf8bc>
    2bfc:	tstlt	r4, r6
    2c00:	mulcc	r0, r4, r9
    2c04:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2c08:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    2c0c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2c10:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2c14:	bl	1140c14 <__assert_fail@plt+0x113f8d8>
    2c18:	strbtmi	r4, [r9], -r5, lsl #12
    2c1c:			; <UNDEFINED> instruction: 0xf7fe4620
    2c20:	stmdavs	fp!, {r3, r5, r8, r9, fp, sp, lr, pc}
    2c24:	blls	31258 <__assert_fail@plt+0x2ff1c>
    2c28:	rscle	r4, ip, r3, lsr #5
    2c2c:			; <UNDEFINED> instruction: 0xf993b11b
    2c30:	blcs	ec38 <__assert_fail@plt+0xd8fc>
    2c34:	bmi	3f73d8 <__assert_fail@plt+0x3f609c>
    2c38:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2c3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c40:	subsmi	r9, sl, r1, lsl #22
    2c44:	andlt	sp, r3, ip, lsl #2
    2c48:	bmi	2f2410 <__assert_fail@plt+0x2f10d4>
    2c4c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2c50:	bicsle	r6, r8, r0, lsl r8
    2c54:	strtmi	r4, [r3], -r9, lsl #18
    2c58:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2c5c:	b	1dc0c5c <__assert_fail@plt+0x1dbf920>
    2c60:	b	1a40c60 <__assert_fail@plt+0x1a3f924>
    2c64:	ldrdeq	r2, [r1], -ip
    2c68:	andeq	r0, r0, r4, lsl r1
    2c6c:	strdeq	r2, [r1], -r6
    2c70:	andeq	r1, r0, r0, ror #22
    2c74:	andeq	r2, r1, r2, lsl #5
    2c78:			; <UNDEFINED> instruction: 0x000124b6
    2c7c:	andeq	r1, r0, r6, lsl fp
    2c80:	blmi	8d5510 <__assert_fail@plt+0x8d41d4>
    2c84:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2c88:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2c8c:	strmi	r2, [r4], -r0, lsl #12
    2c90:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2c94:			; <UNDEFINED> instruction: 0xf04f9301
    2c98:	strls	r0, [r0], -r0, lsl #6
    2c9c:	b	fef40c9c <__assert_fail@plt+0xfef3f960>
    2ca0:	tstlt	r4, r6
    2ca4:	mulcc	r0, r4, r9
    2ca8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2cac:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2cb0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2cb4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2cb8:	b	ffcc0cb8 <__assert_fail@plt+0xffcbf97c>
    2cbc:	andcs	r4, sl, #5242880	; 0x500000
    2cc0:	strtmi	r4, [r0], -r9, ror #12
    2cc4:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cc8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2ccc:	adcmi	r9, r3, #0, 22
    2cd0:	tstlt	fp, fp, ror #1
    2cd4:	mulcc	r0, r3, r9
    2cd8:	mvnle	r2, r0, lsl #22
    2cdc:	blmi	315520 <__assert_fail@plt+0x3141e4>
    2ce0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ce4:	blls	5cd54 <__assert_fail@plt+0x5ba18>
    2ce8:	qaddle	r4, sl, ip
    2cec:	ldcllt	0, cr11, [r0, #12]!
    2cf0:	blcs	895524 <__assert_fail@plt+0x8941e8>
    2cf4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2cf8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2cfc:	ldrtmi	r4, [sl], -r3, lsr #12
    2d00:			; <UNDEFINED> instruction: 0xf7fe4479
    2d04:			; <UNDEFINED> instruction: 0xf7feea24
    2d08:	svclt	0x0000ea16
    2d0c:	andeq	r2, r1, r8, lsr r2
    2d10:	andeq	r0, r0, r4, lsl r1
    2d14:	andeq	r2, r1, r2, asr r4
    2d18:			; <UNDEFINED> instruction: 0x00001abc
    2d1c:	ldrdeq	r2, [r1], -ip
    2d20:	andeq	r2, r1, r0, lsl r4
    2d24:	andeq	r1, r0, r0, ror sl
    2d28:	blmi	8d55b8 <__assert_fail@plt+0x8d427c>
    2d2c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2d30:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2d34:	strmi	r2, [r4], -r0, lsl #12
    2d38:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2d3c:			; <UNDEFINED> instruction: 0xf04f9301
    2d40:	strls	r0, [r0], -r0, lsl #6
    2d44:	b	1a40d44 <__assert_fail@plt+0x1a3fa08>
    2d48:	tstlt	r4, r6
    2d4c:	mulcc	r0, r4, r9
    2d50:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2d54:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2d58:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2d5c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2d60:	b	fe7c0d60 <__assert_fail@plt+0xfe7bfa24>
    2d64:	andcs	r4, sl, #5242880	; 0x500000
    2d68:	strtmi	r4, [r0], -r9, ror #12
    2d6c:	b	f40d6c <__assert_fail@plt+0xf3fa30>
    2d70:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2d74:	adcmi	r9, r3, #0, 22
    2d78:	tstlt	fp, fp, ror #1
    2d7c:	mulcc	r0, r3, r9
    2d80:	mvnle	r2, r0, lsl #22
    2d84:	blmi	3155c8 <__assert_fail@plt+0x31428c>
    2d88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d8c:	blls	5cdfc <__assert_fail@plt+0x5bac0>
    2d90:	qaddle	r4, sl, ip
    2d94:	ldcllt	0, cr11, [r0, #12]!
    2d98:	blcs	8955cc <__assert_fail@plt+0x894290>
    2d9c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2da0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2da4:	ldrtmi	r4, [sl], -r3, lsr #12
    2da8:			; <UNDEFINED> instruction: 0xf7fe4479
    2dac:			; <UNDEFINED> instruction: 0xf7fee9d0
    2db0:	svclt	0x0000e9c2
    2db4:	muleq	r1, r0, r1
    2db8:	andeq	r0, r0, r4, lsl r1
    2dbc:	andeq	r2, r1, sl, lsr #7
    2dc0:	andeq	r1, r0, r4, lsl sl
    2dc4:	andeq	r2, r1, r4, lsr r1
    2dc8:	andeq	r2, r1, r8, ror #6
    2dcc:	andeq	r1, r0, r8, asr #19
    2dd0:	blmi	655638 <__assert_fail@plt+0x6542fc>
    2dd4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2dd8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2ddc:	strbtmi	r4, [r9], -ip, lsl #12
    2de0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2de4:			; <UNDEFINED> instruction: 0xf04f9303
    2de8:			; <UNDEFINED> instruction: 0xf7ff0300
    2dec:	orrslt	pc, r0, r7, lsl #27
    2df0:	b	4c0df0 <__assert_fail@plt+0x4bfab4>
    2df4:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2df8:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    2dfc:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2e00:	strtmi	r4, [r2], -fp, lsr #12
    2e04:			; <UNDEFINED> instruction: 0xf7fe4479
    2e08:	stmdbmi	lr, {r1, r5, r7, r8, fp, sp, lr, pc}
    2e0c:	strtmi	r4, [r2], -fp, lsr #12
    2e10:			; <UNDEFINED> instruction: 0xf7fe4479
    2e14:	bmi	33d734 <__assert_fail@plt+0x33c3f8>
    2e18:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2e1c:	ldrdeq	lr, [r0, -sp]
    2e20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e24:	subsmi	r9, sl, r3, lsl #22
    2e28:	andlt	sp, r5, r1, lsl #2
    2e2c:			; <UNDEFINED> instruction: 0xf7febd30
    2e30:	svclt	0x0000e982
    2e34:	andeq	r2, r1, r8, ror #1
    2e38:	andeq	r0, r0, r4, lsl r1
    2e3c:	andeq	r2, r1, lr, lsl #6
    2e40:	andeq	r1, r0, ip, ror #18
    2e44:	andeq	r1, r0, r0, ror #18
    2e48:	andeq	r2, r1, r2, lsr #1
    2e4c:			; <UNDEFINED> instruction: 0x460cb510
    2e50:			; <UNDEFINED> instruction: 0xf7ff4611
    2e54:	ldc	14, cr15, [pc, #780]	; 3168 <__assert_fail@plt+0x1e2c>
    2e58:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    2e5c:	vcvt.f64.s32	d7, s0
    2e60:	vstr	d21, [r4, #924]	; 0x39c
    2e64:	vadd.f32	s14, s0, s0
    2e68:	vnmul.f64	d0, d0, d5
    2e6c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2e70:	vstr	d0, [r4, #768]	; 0x300
    2e74:	vldrlt	s0, [r0, #-4]
    2e78:	andeq	r0, r0, r0
    2e7c:	smlawbmi	lr, r0, r4, r8
    2e80:	rsbsmi	pc, r0, #0, 8
    2e84:			; <UNDEFINED> instruction: 0xf5b24603
    2e88:			; <UNDEFINED> instruction: 0xf1014f80
    2e8c:	push	{r2, sl, fp}
    2e90:	svclt	0x00044ff0
    2e94:			; <UNDEFINED> instruction: 0xf04f460a
    2e98:			; <UNDEFINED> instruction: 0xf1010a64
    2e9c:			; <UNDEFINED> instruction: 0xf1010901
    2ea0:			; <UNDEFINED> instruction: 0xf1010802
    2ea4:			; <UNDEFINED> instruction: 0xf1010e03
    2ea8:			; <UNDEFINED> instruction: 0xf1010705
    2eac:			; <UNDEFINED> instruction: 0xf1010606
    2eb0:			; <UNDEFINED> instruction: 0xf1010507
    2eb4:			; <UNDEFINED> instruction: 0xf1010408
    2eb8:	svclt	0x00080009
    2ebc:	blge	2c0ecc <__assert_fail@plt+0x2bfb90>
    2ec0:			; <UNDEFINED> instruction: 0xf5b2d03f
    2ec4:	svclt	0x00024f20
    2ec8:			; <UNDEFINED> instruction: 0xf04f460a
    2ecc:			; <UNDEFINED> instruction: 0xf8020a6c
    2ed0:	eorsle	sl, r6, sl, lsl #22
    2ed4:	svcpl	0x0000f5b2
    2ed8:	strmi	fp, [sl], -r2, lsl #30
    2edc:	beq	18ff020 <__assert_fail@plt+0x18fdce4>
    2ee0:	blge	2c0ef0 <__assert_fail@plt+0x2bfbb4>
    2ee4:			; <UNDEFINED> instruction: 0xf5b2d02d
    2ee8:	svclt	0x00024fc0
    2eec:			; <UNDEFINED> instruction: 0xf04f460a
    2ef0:			; <UNDEFINED> instruction: 0xf8020a62
    2ef4:	eorle	sl, r4, sl, lsl #22
    2ef8:	svcmi	0x0040f5b2
    2efc:	strmi	fp, [sl], -r2, lsl #30
    2f00:	beq	1cff044 <__assert_fail@plt+0x1cfdd08>
    2f04:	blge	2c0f14 <__assert_fail@plt+0x2bfbd8>
    2f08:			; <UNDEFINED> instruction: 0xf5b2d01b
    2f0c:	svclt	0x00025f80
    2f10:			; <UNDEFINED> instruction: 0xf04f460a
    2f14:			; <UNDEFINED> instruction: 0xf8020a70
    2f18:	andsle	sl, r2, sl, lsl #22
    2f1c:	svcmi	0x0000f5b2
    2f20:	strmi	fp, [sl], -r2, lsl #30
    2f24:	beq	b7f068 <__assert_fail@plt+0xb7dd2c>
    2f28:	blge	2c0f38 <__assert_fail@plt+0x2bfbfc>
    2f2c:	strmi	sp, [r2], -r9
    2f30:	strtmi	r4, [ip], -r0, lsr #12
    2f34:			; <UNDEFINED> instruction: 0x463e4635
    2f38:	ldrbtmi	r4, [r4], r7, ror #12
    2f3c:	strbmi	r4, [r8], r6, asr #13
    2f40:			; <UNDEFINED> instruction: 0xf4134689
    2f44:			; <UNDEFINED> instruction: 0xf0037f80
    2f48:	svclt	0x00140a40
    2f4c:	bleq	1cbf090 <__assert_fail@plt+0x1cbdd54>
    2f50:	bleq	b7f094 <__assert_fail@plt+0xb7dd58>
    2f54:	svceq	0x0080f013
    2f58:	andlt	pc, r0, r9, lsl #17
    2f5c:			; <UNDEFINED> instruction: 0xf04fbf14
    2f60:			; <UNDEFINED> instruction: 0xf04f0977
    2f64:			; <UNDEFINED> instruction: 0xf413092d
    2f68:			; <UNDEFINED> instruction: 0xf8886f00
    2f6c:	eorsle	r9, pc, r0
    2f70:	svceq	0x0000f1ba
    2f74:			; <UNDEFINED> instruction: 0xf04fbf14
    2f78:			; <UNDEFINED> instruction: 0xf04f0873
    2f7c:			; <UNDEFINED> instruction: 0xf0130853
    2f80:			; <UNDEFINED> instruction: 0xf88e0f20
    2f84:	svclt	0x00148000
    2f88:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    2f8c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2f90:	svceq	0x0010f013
    2f94:	and	pc, r0, ip, lsl #17
    2f98:	stceq	0, cr15, [r8], {3}
    2f9c:			; <UNDEFINED> instruction: 0xf04fbf14
    2fa0:			; <UNDEFINED> instruction: 0xf04f0e77
    2fa4:			; <UNDEFINED> instruction: 0xf4130e2d
    2fa8:			; <UNDEFINED> instruction: 0xf8876f80
    2fac:	eorsle	lr, r1, r0
    2fb0:	svceq	0x0000f1bc
    2fb4:			; <UNDEFINED> instruction: 0x2773bf14
    2fb8:			; <UNDEFINED> instruction: 0xf0132753
    2fbc:	eorsvc	r0, r7, r4, lsl #30
    2fc0:	uhadd16cs	fp, r2, r4
    2fc4:			; <UNDEFINED> instruction: 0xf013262d
    2fc8:	eorvc	r0, lr, r2, lsl #30
    2fcc:	streq	pc, [r1, #-3]
    2fd0:	uhadd16cs	fp, r7, r4
    2fd4:	eorvc	r2, r6, sp, lsr #12
    2fd8:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    2fdc:	svclt	0x00142d00
    2fe0:	cmpcs	r4, #116, 6	; 0xd0000001
    2fe4:	movwcs	r7, #3
    2fe8:	andsvc	r4, r3, r8, lsl #12
    2fec:	svchi	0x00f0e8bd
    2ff0:	svceq	0x0000f1ba
    2ff4:			; <UNDEFINED> instruction: 0xf04fbf14
    2ff8:			; <UNDEFINED> instruction: 0xf04f0878
    2ffc:	ldr	r0, [lr, sp, lsr #16]!
    3000:	svclt	0x00142d00
    3004:			; <UNDEFINED> instruction: 0x232d2378
    3008:	movwcs	r7, #3
    300c:	andsvc	r4, r3, r8, lsl #12
    3010:	svchi	0x00f0e8bd
    3014:	svceq	0x0000f1bc
    3018:			; <UNDEFINED> instruction: 0x2778bf14
    301c:	strb	r2, [ip, sp, lsr #14]
    3020:	svcmi	0x00f0e92d
    3024:			; <UNDEFINED> instruction: 0xf04fb097
    3028:	stmib	sp, {r0, sl, fp}^
    302c:	bmi	1f8bc54 <__assert_fail@plt+0x1f8a918>
    3030:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    3034:			; <UNDEFINED> instruction: 0x078258d3
    3038:			; <UNDEFINED> instruction: 0xf10dbf54
    303c:			; <UNDEFINED> instruction: 0xf10d082c
    3040:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    3044:			; <UNDEFINED> instruction: 0xf04f9315
    3048:	svclt	0x00450300
    304c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3050:	strbmi	r2, [r6], r0, lsr #6
    3054:	eorcc	pc, ip, sp, lsl #17
    3058:			; <UNDEFINED> instruction: 0xf1a3230a
    305c:			; <UNDEFINED> instruction: 0xf1c30120
    3060:	blx	b038e8 <__assert_fail@plt+0xb025ac>
    3064:	blx	33f874 <__assert_fail@plt+0x33e538>
    3068:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    306c:	andne	lr, r8, #3620864	; 0x374000
    3070:	vst1.8	{d15-d16}, [r3], ip
    3074:	svclt	0x000842aa
    3078:			; <UNDEFINED> instruction: 0xf0c042a1
    307c:	movwcc	r8, #41099	; 0xa08b
    3080:	mvnle	r2, r6, asr #22
    3084:			; <UNDEFINED> instruction: 0xf64c223c
    3088:			; <UNDEFINED> instruction: 0xf6cc45cd
    308c:			; <UNDEFINED> instruction: 0xf04f45cc
    3090:			; <UNDEFINED> instruction: 0xf1a231ff
    3094:	blx	fe94551e <__assert_fail@plt+0xfe9441e2>
    3098:	blx	5c4a8 <__assert_fail@plt+0x5b16c>
    309c:	blx	820ac <__assert_fail@plt+0x80d70>
    30a0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    30a4:			; <UNDEFINED> instruction: 0x0c09ea4c
    30a8:			; <UNDEFINED> instruction: 0xf1c24c61
    30ac:	svcls	0x00090920
    30b0:			; <UNDEFINED> instruction: 0xf909fa21
    30b4:	b	13142ac <__assert_fail@plt+0x1312f70>
    30b8:	stmiaeq	sp!, {r0, r3, sl, fp}^
    30bc:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    30c0:	blx	19330c <__assert_fail@plt+0x191fd0>
    30c4:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    30c8:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    30cc:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    30d0:	streq	lr, [r1], #-2598	; 0xfffff5da
    30d4:			; <UNDEFINED> instruction: 0xf1ba40d6
    30d8:	svclt	0x000c0f42
    30dc:			; <UNDEFINED> instruction: 0xf0002100
    30e0:	bcc	8034ec <__assert_fail@plt+0x8021b0>
    30e4:	streq	lr, [r9], -r6, asr #20
    30e8:	vpmax.s8	d15, d2, d23
    30ec:	andge	pc, r0, lr, lsl #17
    30f0:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    30f4:	addhi	pc, r4, r0
    30f8:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    30fc:			; <UNDEFINED> instruction: 0xf88e2269
    3100:	subcs	r2, r2, #1
    3104:	andcs	pc, r2, lr, lsl #17
    3108:	andvc	r2, sl, r0, lsl #4
    310c:	andeq	lr, r5, #84, 20	; 0x54000
    3110:			; <UNDEFINED> instruction: 0xf1a3d04a
    3114:			; <UNDEFINED> instruction: 0xf1c30114
    3118:	blx	904df0 <__assert_fail@plt+0x903ab4>
    311c:	blx	17f928 <__assert_fail@plt+0x17e5ec>
    3120:	blcc	d40d44 <__assert_fail@plt+0xd3fa08>
    3124:	blx	953e14 <__assert_fail@plt+0x952ad8>
    3128:	blx	97fd3c <__assert_fail@plt+0x97ea00>
    312c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    3130:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    3134:			; <UNDEFINED> instruction: 0xf04f1d50
    3138:			; <UNDEFINED> instruction: 0xf1410300
    313c:	andcs	r0, sl, #0, 2
    3140:	blx	ff33f14a <__assert_fail@plt+0xff33de0e>
    3144:	movwcs	r2, #522	; 0x20a
    3148:	strmi	r4, [fp], r2, lsl #13
    314c:	blx	ff1bf156 <__assert_fail@plt+0xff1bde1a>
    3150:	subsle	r4, r8, r3, lsl r3
    3154:	movweq	lr, #47706	; 0xba5a
    3158:			; <UNDEFINED> instruction: 0xf7fed026
    315c:	stmdacs	r0, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    3160:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    3164:	subsle	r2, r7, r0, lsl #20
    3168:	mulcc	r0, r2, r9
    316c:	bmi	c715a0 <__assert_fail@plt+0xc70264>
    3170:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    3174:			; <UNDEFINED> instruction: 0x23204d30
    3178:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    317c:	ldrmi	r4, [r9], -r0, lsr #12
    3180:			; <UNDEFINED> instruction: 0xf8cd2201
    3184:	stmib	sp, {r3, r4, pc}^
    3188:	strls	sl, [r1], -r4, lsl #22
    318c:			; <UNDEFINED> instruction: 0xf7fe9500
    3190:	ands	lr, r5, r4, asr #17
    3194:	andeq	pc, sl, #-1073741780	; 0xc000002c
    3198:	svcge	0x0075f47f
    319c:	movtcs	r9, #11784	; 0x2e08
    31a0:	andcs	pc, r1, lr, lsl #17
    31a4:	andcc	pc, r0, lr, lsl #17
    31a8:			; <UNDEFINED> instruction: 0xac0d4a24
    31ac:	stmib	sp, {r5, r8, r9, sp}^
    31b0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    31b4:	andls	r4, r0, #32, 12	; 0x2000000
    31b8:	andcs	r4, r1, #26214400	; 0x1900000
    31bc:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31c0:			; <UNDEFINED> instruction: 0xf7fd4620
    31c4:	bmi	7bf094 <__assert_fail@plt+0x7bdd58>
    31c8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    31cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    31d0:	subsmi	r9, sl, r5, lsl fp
    31d4:	andslt	sp, r7, r6, lsr #2
    31d8:	svchi	0x00f0e8bd
    31dc:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    31e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    31e4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    31e8:			; <UNDEFINED> instruction: 0xf0002264
    31ec:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    31f0:	svclt	0x00084682
    31f4:	strmi	r2, [fp], sl, lsl #16
    31f8:	strcc	fp, [r1], -r8, lsl #30
    31fc:	ldrb	sp, [r3, sl, lsr #3]
    3200:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    3204:	ldrbmi	lr, [r0], -r0, lsl #15
    3208:	andcs	r4, sl, #93323264	; 0x5900000
    320c:			; <UNDEFINED> instruction: 0xf0002300
    3210:	strmi	pc, [r2], r5, ror #22
    3214:	ldr	r4, [sp, fp, lsl #13]
    3218:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    321c:	bmi	2bd0c8 <__assert_fail@plt+0x2bbd8c>
    3220:			; <UNDEFINED> instruction: 0xe7a6447a
    3224:	svc	0x0086f7fd
    3228:	andeq	r1, r1, sl, lsl #29
    322c:	andeq	r0, r0, r4, lsl r1
    3230:	andeq	r1, r0, r4, ror #13
    3234:	andeq	r1, r0, r4, lsr #12
    3238:	andeq	r1, r0, r6, lsr #12
    323c:	strdeq	r1, [r0], -sl
    3240:	strdeq	r1, [r1], -r2
    3244:	andeq	r1, r0, sl, ror r5
    3248:	andeq	r1, r0, r4, ror r5
    324c:	suble	r2, r5, r0, lsl #16
    3250:	mvnsmi	lr, #737280	; 0xb4000
    3254:			; <UNDEFINED> instruction: 0xf9904698
    3258:	orrlt	r3, r3, #0
    325c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    3260:	ldrmi	r4, [r7], -r9, lsl #13
    3264:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    3268:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    326c:	svceq	0x0000f1b8
    3270:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    3274:			; <UNDEFINED> instruction: 0x4605bb1c
    3278:	strtmi	r2, [lr], -ip, lsr #22
    327c:	svccs	0x0001f915
    3280:	bllt	b72e8 <__assert_fail@plt+0xb5fac>
    3284:	adcsmi	r4, r0, #48234496	; 0x2e00000
    3288:	bne	c77af4 <__assert_fail@plt+0xc767b8>
    328c:	mcrrne	7, 12, r4, r3, cr0
    3290:			; <UNDEFINED> instruction: 0xf849d015
    3294:	strcc	r0, [r1], #-36	; 0xffffffdc
    3298:	mulcc	r0, r6, r9
    329c:			; <UNDEFINED> instruction: 0xf995b1bb
    32a0:			; <UNDEFINED> instruction: 0xb1a33000
    32a4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    32a8:	strtmi	r2, [r8], -ip, lsr #22
    32ac:			; <UNDEFINED> instruction: 0xf915462e
    32b0:	mvnle	r2, r1, lsl #30
    32b4:	svclt	0x00082a00
    32b8:	adcsmi	r4, r0, #48234496	; 0x2e00000
    32bc:			; <UNDEFINED> instruction: 0xf04fd3e5
    32c0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    32c4:	adcmi	r8, r7, #248, 6	; 0xe0000003
    32c8:	ldrmi	sp, [r3], -r4, lsl #18
    32cc:			; <UNDEFINED> instruction: 0x4620e7d4
    32d0:	mvnshi	lr, #12386304	; 0xbd0000
    32d4:	andeq	pc, r1, pc, rrx
    32d8:	mvnshi	lr, #12386304	; 0xbd0000
    32dc:	rscscc	pc, pc, pc, asr #32
    32e0:	svclt	0x00004770
    32e4:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    32e8:			; <UNDEFINED> instruction: 0xf990461c
    32ec:	blx	fed572f4 <__assert_fail@plt+0xfed55fb8>
    32f0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    32f4:	svclt	0x00082c00
    32f8:	ldmiblt	r3, {r0, r8, r9, sp}
    32fc:	addsmi	r6, r6, #2490368	; 0x260000
    3300:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    3304:	eorvs	fp, r3, r1, lsl pc
    3308:	bl	4f314 <__assert_fail@plt+0x4dfd8>
    330c:	blne	fe48392c <__assert_fail@plt+0xfe4825f0>
    3310:			; <UNDEFINED> instruction: 0xf7ff9b04
    3314:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3318:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    331c:	eorvs	r4, r3, r3, lsl #8
    3320:			; <UNDEFINED> instruction: 0xf04fbd70
    3324:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    3328:	rscscc	pc, pc, pc, asr #32
    332c:	svclt	0x00004770
    3330:	mvnsmi	lr, #737280	; 0xb4000
    3334:			; <UNDEFINED> instruction: 0xf381fab1
    3338:	bcs	58ac <__assert_fail@plt+0x4570>
    333c:	movwcs	fp, #7944	; 0x1f08
    3340:	svclt	0x00082800
    3344:	blcs	bf50 <__assert_fail@plt+0xac14>
    3348:			; <UNDEFINED> instruction: 0xf990d13d
    334c:	strmi	r3, [r0], r0
    3350:	pkhbtmi	r4, r9, r6, lsl #12
    3354:	strcs	r4, [r1, -r4, lsl #12]
    3358:			; <UNDEFINED> instruction: 0x4625b31b
    335c:			; <UNDEFINED> instruction: 0xf1042b2c
    3360:	strbmi	r0, [r0], -r1, lsl #8
    3364:	mulcs	r0, r4, r9
    3368:	eorle	r4, r1, r0, lsr #13
    336c:	strtmi	fp, [r5], -r2, ror #19
    3370:	bl	fe953e18 <__assert_fail@plt+0xfe952adc>
    3374:	eorle	r0, r2, #0, 2
    3378:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    337c:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    3380:	rsceq	lr, r0, #323584	; 0x4f000
    3384:	vpmax.u8	d15, d3, d7
    3388:			; <UNDEFINED> instruction: 0xf819db0c
    338c:	movwmi	r1, #45058	; 0xb002
    3390:	andcc	pc, r2, r9, lsl #16
    3394:	mulcc	r0, r5, r9
    3398:			; <UNDEFINED> instruction: 0xf994b11b
    339c:	blcs	f3a4 <__assert_fail@plt+0xe068>
    33a0:	ldrdcs	sp, [r0], -fp
    33a4:	mvnshi	lr, #12386304	; 0xbd0000
    33a8:	ldrmi	r1, [r3], -ip, ror #24
    33ac:	ldrb	r4, [r4, r0, lsl #13]
    33b0:	svclt	0x00082a00
    33b4:	adcmi	r4, r8, #38797312	; 0x2500000
    33b8:	smlatbeq	r0, r5, fp, lr
    33bc:			; <UNDEFINED> instruction: 0xf04fd3dc
    33c0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    33c4:			; <UNDEFINED> instruction: 0xf06f83f8
    33c8:			; <UNDEFINED> instruction: 0xe7eb0015
    33cc:			; <UNDEFINED> instruction: 0xf381fab1
    33d0:	bcs	5944 <__assert_fail@plt+0x4608>
    33d4:	movwcs	fp, #7944	; 0x1f08
    33d8:	svclt	0x00082800
    33dc:	bllt	ff0cbfe8 <__assert_fail@plt+0xff0cacac>
    33e0:	mvnsmi	lr, sp, lsr #18
    33e4:			; <UNDEFINED> instruction: 0xf9904606
    33e8:	ldrmi	r3, [r7], -r0
    33ec:	strmi	r4, [r4], -r8, lsl #13
    33f0:	strtmi	fp, [r5], -fp, ror #3
    33f4:			; <UNDEFINED> instruction: 0xf1042b2c
    33f8:	ldrtmi	r0, [r0], -r1, lsl #8
    33fc:	mulcs	r0, r4, r9
    3400:	andsle	r4, fp, r6, lsr #12
    3404:			; <UNDEFINED> instruction: 0x4625b9b2
    3408:	bl	fe953eb0 <__assert_fail@plt+0xfe952b74>
    340c:	andsle	r0, ip, #0, 2
    3410:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    3414:			; <UNDEFINED> instruction: 0xf8d8db0c
    3418:	tstmi	r8, #0
    341c:	andeq	pc, r0, r8, asr #17
    3420:	mulcc	r0, r5, r9
    3424:			; <UNDEFINED> instruction: 0xf994b11b
    3428:	blcs	f430 <__assert_fail@plt+0xe0f4>
    342c:	andcs	sp, r0, r1, ror #3
    3430:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3434:	ldrmi	r1, [r3], -ip, ror #24
    3438:	ldrb	r4, [sl, r6, lsl #12]
    343c:	svclt	0x00082a00
    3440:	adcmi	r4, r8, #38797312	; 0x2500000
    3444:	smlatbeq	r0, r5, fp, lr
    3448:			; <UNDEFINED> instruction: 0xf04fd3e2
    344c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3450:			; <UNDEFINED> instruction: 0xf06f81f0
    3454:			; <UNDEFINED> instruction: 0x47700015
    3458:	mvnsmi	lr, #737280	; 0xb4000
    345c:	bmi	f54cb8 <__assert_fail@plt+0xf5397c>
    3460:	blmi	f54ce0 <__assert_fail@plt+0xf539a4>
    3464:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    3468:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    346c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3470:			; <UNDEFINED> instruction: 0xf04f9303
    3474:			; <UNDEFINED> instruction: 0xf8cd0300
    3478:	tstlt	r8, #8
    347c:	strmi	r6, [r4], -lr
    3480:	strmi	r6, [r8], lr, lsr #32
    3484:	mcr	7, 6, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3488:	andls	pc, r0, r0, asr #17
    348c:			; <UNDEFINED> instruction: 0xf9944607
    3490:	blcs	e8f498 <__assert_fail@plt+0xe8e15c>
    3494:	stmdbge	r2, {r1, r5, ip, lr, pc}
    3498:	strtmi	r2, [r0], -sl, lsl #4
    349c:			; <UNDEFINED> instruction: 0xf7fd9101
    34a0:			; <UNDEFINED> instruction: 0xf8c8edf2
    34a4:	eorvs	r0, r8, r0
    34a8:	bllt	1a1d590 <__assert_fail@plt+0x1a1c254>
    34ac:	blcs	2a0bc <__assert_fail@plt+0x28d80>
    34b0:	adcmi	fp, r3, #24, 30	; 0x60
    34b4:			; <UNDEFINED> instruction: 0xf993d028
    34b8:	stmdbls	r1, {sp}
    34bc:	eorle	r2, r6, sl, lsr sl
    34c0:	eorle	r2, r9, sp, lsr #20
    34c4:	bmi	94b4cc <__assert_fail@plt+0x94a190>
    34c8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    34cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    34d0:	subsmi	r9, sl, r3, lsl #22
    34d4:	andlt	sp, r5, fp, lsr r1
    34d8:	mvnshi	lr, #12386304	; 0xbd0000
    34dc:	stmdbge	r2, {r0, sl, ip, sp}
    34e0:	strtmi	r2, [r0], -sl, lsl #4
    34e4:	stcl	7, cr15, [lr, #1012]	; 0x3f4
    34e8:	ldmdavs	fp!, {r3, r5, sp, lr}
    34ec:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    34f0:			; <UNDEFINED> instruction: 0xf990b150
    34f4:	blne	f4fc <__assert_fail@plt+0xe1c0>
    34f8:			; <UNDEFINED> instruction: 0xf080fab0
    34fc:	blcs	5a04 <__assert_fail@plt+0x46c8>
    3500:	andcs	fp, r1, r8, lsl pc
    3504:	sbcsle	r2, sp, r0, lsl #16
    3508:	rscscc	pc, pc, pc, asr #32
    350c:			; <UNDEFINED> instruction: 0xf993e7db
    3510:	stmdblt	sl, {r0, sp}
    3514:	ldrb	r6, [r6, lr, lsr #32]
    3518:	andcs	r1, sl, #92, 24	; 0x5c00
    351c:	eorsvs	r2, fp, r0, lsl #6
    3520:	movwls	r4, #9760	; 0x2620
    3524:	stc	7, cr15, [lr, #1012]!	; 0x3f4
    3528:	ldmdavs	fp!, {r3, r5, sp, lr}
    352c:	mvnle	r2, r0, lsl #22
    3530:	blcs	2a140 <__assert_fail@plt+0x28e04>
    3534:			; <UNDEFINED> instruction: 0xf993d0e8
    3538:	blne	6cb540 <__assert_fail@plt+0x6ca204>
    353c:			; <UNDEFINED> instruction: 0xf383fab3
    3540:	bcs	5ab4 <__assert_fail@plt+0x4778>
    3544:	movwcs	fp, #7960	; 0x1f18
    3548:	adcsle	r2, fp, r0, lsl #22
    354c:			; <UNDEFINED> instruction: 0xf7fde7dc
    3550:	svclt	0x0000edf2
    3554:	andeq	r1, r1, r6, asr sl
    3558:	andeq	r0, r0, r4, lsl r1
    355c:	strdeq	r1, [r1], -r2
    3560:	mvnsmi	lr, #737280	; 0xb4000
    3564:	stcmi	14, cr1, [sl], #-12
    3568:	bmi	aaf784 <__assert_fail@plt+0xaae448>
    356c:	movwcs	fp, #7960	; 0x1f18
    3570:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    3574:	movwcs	fp, #3848	; 0xf08
    3578:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    357c:			; <UNDEFINED> instruction: 0xf04f9203
    3580:	blcs	3d88 <__assert_fail@plt+0x2a4c>
    3584:	svcge	0x0001d03f
    3588:	strmi	sl, [sp], -r2, lsl #28
    358c:	blx	fed7b5e0 <__assert_fail@plt+0xfed7a2a4>
    3590:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    3594:	svclt	0x00082c00
    3598:	strbmi	r2, [r1, #769]	; 0x301
    359c:			; <UNDEFINED> instruction: 0xf043bf18
    35a0:	bllt	8c41ac <__assert_fail@plt+0x8c2e70>
    35a4:	strtmi	r4, [r9], -sl, asr #12
    35a8:			; <UNDEFINED> instruction: 0xf7fd4620
    35ac:	ldmiblt	r0!, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    35b0:	andeq	lr, r9, r4, lsl #22
    35b4:	ldrtmi	r4, [r9], -r5, asr #8
    35b8:	mrc2	7, 2, pc, cr14, cr14, {7}
    35bc:			; <UNDEFINED> instruction: 0x46044631
    35c0:			; <UNDEFINED> instruction: 0xf7fe4628
    35c4:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    35c8:	bl	6695d4 <__assert_fail@plt+0x668298>
    35cc:	strmi	r0, [r5], -r8, lsl #6
    35d0:	blcs	77604 <__assert_fail@plt+0x762c8>
    35d4:			; <UNDEFINED> instruction: 0xb11cd1db
    35d8:	mulcc	r0, r4, r9
    35dc:	andle	r2, r4, pc, lsr #22
    35e0:			; <UNDEFINED> instruction: 0xf995b12d
    35e4:	blcs	bcf5ec <__assert_fail@plt+0xbce2b0>
    35e8:	ldrdcs	sp, [r1], -r1
    35ec:	andcs	lr, r0, r0
    35f0:	blmi	215e1c <__assert_fail@plt+0x214ae0>
    35f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    35f8:	blls	dd668 <__assert_fail@plt+0xdc32c>
    35fc:	qaddle	r4, sl, r4
    3600:	pop	{r0, r2, ip, sp, pc}
    3604:			; <UNDEFINED> instruction: 0x461883f0
    3608:			; <UNDEFINED> instruction: 0xf7fde7f2
    360c:	svclt	0x0000ed94
    3610:	andeq	r1, r1, ip, asr #18
    3614:	andeq	r0, r0, r4, lsl r1
    3618:	andeq	r1, r1, r8, asr #17
    361c:	mvnsmi	lr, #737280	; 0xb4000
    3620:	movweq	lr, #6736	; 0x1a50
    3624:	strmi	sp, [ip], -r5, lsr #32
    3628:			; <UNDEFINED> instruction: 0x46054616
    362c:	cmnlt	r1, #56, 6	; 0xe0000000
    3630:	stcl	7, cr15, [r0, #1012]!	; 0x3f4
    3634:	addsmi	r4, lr, #201326595	; 0xc000003
    3638:	svclt	0x00884607
    363c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3640:	bl	1b9698 <__assert_fail@plt+0x1b835c>
    3644:			; <UNDEFINED> instruction: 0xf1090900
    3648:			; <UNDEFINED> instruction: 0xf7fd0001
    364c:	pkhbtmi	lr, r0, r8, lsl #27
    3650:	strtmi	fp, [r9], -r0, ror #2
    3654:			; <UNDEFINED> instruction: 0xf7fd463a
    3658:	bl	23eb98 <__assert_fail@plt+0x23d85c>
    365c:	ldrtmi	r0, [r2], -r7
    3660:			; <UNDEFINED> instruction: 0xf7fd4621
    3664:	movwcs	lr, #3400	; 0xd48
    3668:	andcc	pc, r9, r8, lsl #16
    366c:	pop	{r6, r9, sl, lr}
    3670:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    3674:	mvnsmi	lr, #12386304	; 0xbd0000
    3678:			; <UNDEFINED> instruction: 0xf7fd4478
    367c:			; <UNDEFINED> instruction: 0x4620bd53
    3680:	pop	{r0, r4, r9, sl, lr}
    3684:			; <UNDEFINED> instruction: 0xf7fd43f8
    3688:	pop	{r0, r1, r2, r5, r8, sl, fp, ip, sp, pc}
    368c:			; <UNDEFINED> instruction: 0xf7fd43f8
    3690:	svclt	0x0000bd49
    3694:	andeq	r0, r0, ip, lsr #10
    3698:			; <UNDEFINED> instruction: 0x460ab538
    369c:	strmi	r4, [ip], -r5, lsl #12
    36a0:			; <UNDEFINED> instruction: 0x4608b119
    36a4:	stc	7, cr15, [r6, #1012]!	; 0x3f4
    36a8:	strtmi	r4, [r1], -r2, lsl #12
    36ac:	pop	{r3, r5, r9, sl, lr}
    36b0:			; <UNDEFINED> instruction: 0xf7ff4038
    36b4:	svclt	0x0000bfb3
    36b8:	tstcs	r1, lr, lsl #8
    36bc:	addlt	fp, r5, r0, lsl r5
    36c0:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    36c4:			; <UNDEFINED> instruction: 0xf8dfab07
    36c8:	strmi	ip, [r4], -r0, rrx
    36cc:			; <UNDEFINED> instruction: 0xf85344fe
    36d0:	stmdage	r2, {r2, r8, r9, fp, sp}
    36d4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    36d8:	ldrdgt	pc, [r0], -ip
    36dc:	andgt	pc, ip, sp, asr #17
    36e0:	stceq	0, cr15, [r0], {79}	; 0x4f
    36e4:			; <UNDEFINED> instruction: 0xf7fd9301
    36e8:	cdpne	13, 0, cr14, cr2, cr12, {5}
    36ec:	strcs	fp, [r0], #-4024	; 0xfffff048
    36f0:	strtmi	sp, [r0], -r7, lsl #22
    36f4:			; <UNDEFINED> instruction: 0xf7ff9902
    36f8:			; <UNDEFINED> instruction: 0x4604ff91
    36fc:			; <UNDEFINED> instruction: 0xf7fd9802
    3700:	bmi	2bea70 <__assert_fail@plt+0x2bd734>
    3704:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3708:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    370c:	subsmi	r9, sl, r3, lsl #22
    3710:	strtmi	sp, [r0], -r5, lsl #2
    3714:	pop	{r0, r2, ip, sp, pc}
    3718:	andlt	r4, r3, r0, lsl r0
    371c:			; <UNDEFINED> instruction: 0xf7fd4770
    3720:	svclt	0x0000ed0a
    3724:	strdeq	r1, [r1], -r0
    3728:	andeq	r0, r0, r4, lsl r1
    372c:			; <UNDEFINED> instruction: 0x000117b6
    3730:	mvnsmi	lr, #737280	; 0xb4000
    3734:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3738:	bmi	d551a4 <__assert_fail@plt+0xd53e68>
    373c:	blmi	d6f950 <__assert_fail@plt+0xd6e614>
    3740:			; <UNDEFINED> instruction: 0xf996447a
    3744:	ldmpl	r3, {lr}^
    3748:	movwls	r6, #6171	; 0x181b
    374c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3750:	eorsle	r2, r4, r0, lsl #24
    3754:	strmi	r4, [r8], r5, lsl #12
    3758:			; <UNDEFINED> instruction: 0x46394630
    375c:	stcl	7, cr15, [r8, #1012]!	; 0x3f4
    3760:			; <UNDEFINED> instruction: 0x56361834
    3764:	suble	r2, ip, r0, lsl #28
    3768:	svceq	0x0000f1b9
    376c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3770:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3774:	stcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    3778:	eorsle	r2, r5, r0, lsl #16
    377c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3780:	movwcs	r4, #1641	; 0x669
    3784:	andvs	pc, r0, sp, lsl #17
    3788:			; <UNDEFINED> instruction: 0xf88d4648
    378c:			; <UNDEFINED> instruction: 0xf7fe3001
    3790:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    3794:	andeq	pc, r0, r8, asr #17
    3798:	mulcc	r1, r3, r9
    379c:	svclt	0x00181af6
    37a0:	blcs	cfac <__assert_fail@plt+0xbc70>
    37a4:	strcs	fp, [r1], -r8, lsl #30
    37a8:	andcc	fp, r2, lr, asr fp
    37ac:	strtpl	r1, [r1], -r6, lsr #16
    37b0:			; <UNDEFINED> instruction: 0x4638b119
    37b4:	stc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    37b8:			; <UNDEFINED> instruction: 0x464cb318
    37bc:	bmi	5db87c <__assert_fail@plt+0x5da540>
    37c0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    37c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    37c8:	subsmi	r9, sl, r1, lsl #22
    37cc:			; <UNDEFINED> instruction: 0x4620d11e
    37d0:	pop	{r0, r1, ip, sp, pc}
    37d4:			; <UNDEFINED> instruction: 0x463983f0
    37d8:			; <UNDEFINED> instruction: 0xf7fd4620
    37dc:			; <UNDEFINED> instruction: 0xf8c8ec5a
    37e0:	strtmi	r0, [r0], #-0
    37e4:	strb	r6, [sl, r8, lsr #32]!
    37e8:			; <UNDEFINED> instruction: 0x46204639
    37ec:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    37f0:	andeq	pc, r0, r8, asr #17
    37f4:	strtpl	r1, [r1], -r6, lsr #16
    37f8:			; <UNDEFINED> instruction: 0x4638b131
    37fc:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    3800:	eorvs	fp, ip, r0, lsl r9
    3804:	ldrb	r2, [sl, r0, lsl #8]
    3808:	ldrb	r6, [r8, lr, lsr #32]
    380c:	ldc	7, cr15, [r2], {253}	; 0xfd
    3810:	andeq	r1, r1, ip, ror r7
    3814:	andeq	r0, r0, r4, lsl r1
    3818:	andeq	r1, r0, r2, asr #32
    381c:	strdeq	r1, [r1], -sl
    3820:			; <UNDEFINED> instruction: 0x4604b510
    3824:	stmdacs	sl, {r0, sp, lr, pc}
    3828:	strtmi	sp, [r0], -r6
    382c:	ldc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    3830:	mvnsle	r1, r3, asr #24
    3834:	ldclt	0, cr2, [r0, #-4]
    3838:	ldclt	0, cr2, [r0, #-0]
    383c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3840:	svclt	0x00be2900
    3844:			; <UNDEFINED> instruction: 0xf04f2000
    3848:	and	r4, r6, r0, lsl #2
    384c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3850:			; <UNDEFINED> instruction: 0xf06fbf1c
    3854:			; <UNDEFINED> instruction: 0xf04f4100
    3858:			; <UNDEFINED> instruction: 0xf00030ff
    385c:			; <UNDEFINED> instruction: 0xf1adb857
    3860:	stmdb	sp!, {r3, sl, fp}^
    3864:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3868:	blcs	3a494 <__assert_fail@plt+0x39158>
    386c:			; <UNDEFINED> instruction: 0xf000db1a
    3870:			; <UNDEFINED> instruction: 0xf8ddf853
    3874:	ldmib	sp, {r2, sp, lr, pc}^
    3878:	andlt	r2, r4, r2, lsl #6
    387c:	submi	r4, r0, #112, 14	; 0x1c00000
    3880:	cmpeq	r1, r1, ror #22
    3884:	blle	6ce48c <__assert_fail@plt+0x6cd150>
    3888:			; <UNDEFINED> instruction: 0xf846f000
    388c:	ldrd	pc, [r4], -sp
    3890:	movwcs	lr, #10717	; 0x29dd
    3894:	submi	fp, r0, #4
    3898:	cmpeq	r1, r1, ror #22
    389c:	bl	18d41ec <__assert_fail@plt+0x18d2eb0>
    38a0:	ldrbmi	r0, [r0, -r3, asr #6]!
    38a4:	bl	18d41f4 <__assert_fail@plt+0x18d2eb8>
    38a8:			; <UNDEFINED> instruction: 0xf0000343
    38ac:			; <UNDEFINED> instruction: 0xf8ddf835
    38b0:	ldmib	sp, {r2, sp, lr, pc}^
    38b4:	andlt	r2, r4, r2, lsl #6
    38b8:	bl	18541c0 <__assert_fail@plt+0x1852e84>
    38bc:	ldrbmi	r0, [r0, -r1, asr #2]!
    38c0:	bl	18d4210 <__assert_fail@plt+0x18d2ed4>
    38c4:			; <UNDEFINED> instruction: 0xf0000343
    38c8:			; <UNDEFINED> instruction: 0xf8ddf827
    38cc:	ldmib	sp, {r2, sp, lr, pc}^
    38d0:	andlt	r2, r4, r2, lsl #6
    38d4:	bl	18d4224 <__assert_fail@plt+0x18d2ee8>
    38d8:	ldrbmi	r0, [r0, -r3, asr #6]!
    38dc:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    38e0:	svclt	0x00082900
    38e4:	svclt	0x001c2800
    38e8:	mvnscc	pc, pc, asr #32
    38ec:	rscscc	pc, pc, pc, asr #32
    38f0:	stmdalt	ip, {ip, sp, lr, pc}
    38f4:	stfeqd	f7, [r8], {173}	; 0xad
    38f8:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    38fc:			; <UNDEFINED> instruction: 0xf80cf000
    3900:	ldrd	pc, [r4], -sp
    3904:	movwcs	lr, #10717	; 0x29dd
    3908:	ldrbmi	fp, [r0, -r4]!
    390c:			; <UNDEFINED> instruction: 0xf04fb502
    3910:			; <UNDEFINED> instruction: 0xf7fd0008
    3914:	vstrlt	d14, [r2, #-640]	; 0xfffffd80
    3918:	svclt	0x00084299
    391c:	push	{r4, r7, r9, lr}
    3920:			; <UNDEFINED> instruction: 0x46044ff0
    3924:	andcs	fp, r0, r8, lsr pc
    3928:			; <UNDEFINED> instruction: 0xf8dd460d
    392c:	svclt	0x0038c024
    3930:	cmnle	fp, #1048576	; 0x100000
    3934:			; <UNDEFINED> instruction: 0x46994690
    3938:			; <UNDEFINED> instruction: 0xf283fab3
    393c:	rsbsle	r2, r0, r0, lsl #22
    3940:			; <UNDEFINED> instruction: 0xf385fab5
    3944:	rsble	r2, r8, r0, lsl #26
    3948:			; <UNDEFINED> instruction: 0xf1a21ad2
    394c:	blx	2471d4 <__assert_fail@plt+0x245e98>
    3950:	blx	242560 <__assert_fail@plt+0x241224>
    3954:			; <UNDEFINED> instruction: 0xf1c2f30e
    3958:	b	12c55e0 <__assert_fail@plt+0x12c42a4>
    395c:	blx	a06570 <__assert_fail@plt+0xa05234>
    3960:	b	1300584 <__assert_fail@plt+0x12ff248>
    3964:	blx	206578 <__assert_fail@plt+0x20523c>
    3968:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    396c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3970:	andcs	fp, r0, ip, lsr pc
    3974:	movwle	r4, #42497	; 0xa601
    3978:	bl	fed0b984 <__assert_fail@plt+0xfed0a648>
    397c:	blx	49ac <__assert_fail@plt+0x3670>
    3980:	blx	83fdc0 <__assert_fail@plt+0x83ea84>
    3984:	bl	19805a8 <__assert_fail@plt+0x197f26c>
    3988:	tstmi	r9, #46137344	; 0x2c00000
    398c:	bcs	13bd4 <__assert_fail@plt+0x12898>
    3990:	b	13f7a88 <__assert_fail@plt+0x13f674c>
    3994:	b	13c5b04 <__assert_fail@plt+0x13c47c8>
    3998:	b	1205f0c <__assert_fail@plt+0x1204bd0>
    399c:	ldrmi	r7, [r6], -fp, asr #17
    39a0:	bl	fed3b9d4 <__assert_fail@plt+0xfed3a698>
    39a4:	bl	19445cc <__assert_fail@plt+0x1943290>
    39a8:	ldmne	fp, {r0, r3, r9, fp}^
    39ac:	beq	2be6dc <__assert_fail@plt+0x2bd3a0>
    39b0:			; <UNDEFINED> instruction: 0xf14a1c5c
    39b4:	cfsh32cc	mvfx0, mvfx1, #0
    39b8:	strbmi	sp, [sp, #-7]
    39bc:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    39c0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    39c4:	adfccsz	f4, f1, #5.0
    39c8:	blx	1781ac <__assert_fail@plt+0x176e70>
    39cc:	blx	9415f0 <__assert_fail@plt+0x9402b4>
    39d0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    39d4:	vseleq.f32	s30, s28, s11
    39d8:	blx	949de0 <__assert_fail@plt+0x948aa4>
    39dc:	b	11019ec <__assert_fail@plt+0x11006b0>
    39e0:			; <UNDEFINED> instruction: 0xf1a2040e
    39e4:			; <UNDEFINED> instruction: 0xf1c20720
    39e8:	blx	205270 <__assert_fail@plt+0x203f34>
    39ec:	blx	1405fc <__assert_fail@plt+0x13f2c0>
    39f0:	blx	141614 <__assert_fail@plt+0x1402d8>
    39f4:	b	1100204 <__assert_fail@plt+0x10feec8>
    39f8:	blx	90461c <__assert_fail@plt+0x9032e0>
    39fc:	bl	118121c <__assert_fail@plt+0x117fee0>
    3a00:	teqmi	r3, #1073741824	; 0x40000000
    3a04:	strbmi	r1, [r5], -r0, lsl #21
    3a08:	tsteq	r3, r1, ror #22
    3a0c:	svceq	0x0000f1bc
    3a10:	stmib	ip, {r0, ip, lr, pc}^
    3a14:	pop	{r8, sl, lr}
    3a18:	blx	fed279e0 <__assert_fail@plt+0xfed266a4>
    3a1c:	msrcc	CPSR_, #132, 6	; 0x10000002
    3a20:	blx	fee3d870 <__assert_fail@plt+0xfee3c534>
    3a24:	blx	fed8044c <__assert_fail@plt+0xfed7f110>
    3a28:	eorcc	pc, r0, #335544322	; 0x14000002
    3a2c:	orrle	r2, fp, r0, lsl #26
    3a30:	svclt	0x0000e7f3
    3a34:	mvnsmi	lr, #737280	; 0xb4000
    3a38:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3a3c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3a40:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3a44:	b	ffc41a40 <__assert_fail@plt+0xffc40704>
    3a48:	blne	1d94c44 <__assert_fail@plt+0x1d93908>
    3a4c:	strhle	r1, [sl], -r6
    3a50:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3a54:	svccc	0x0004f855
    3a58:	strbmi	r3, [sl], -r1, lsl #8
    3a5c:	ldrtmi	r4, [r8], -r1, asr #12
    3a60:	adcmi	r4, r6, #152, 14	; 0x2600000
    3a64:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3a68:	svclt	0x000083f8
    3a6c:	andeq	r1, r1, r6, ror r1
    3a70:	andeq	r1, r1, ip, ror #2
    3a74:	svclt	0x00004770
    3a78:	tstcs	r0, r2, lsl #22
    3a7c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3a80:	bllt	ff5c1a7c <__assert_fail@plt+0xff5c0740>
    3a84:	andeq	r1, r1, r4, lsl #11

Disassembly of section .fini:

00003a88 <.fini>:
    3a88:	push	{r3, lr}
    3a8c:	pop	{r3, pc}
