<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › uic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>uic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/powerpc/sysdev/uic.c</span>
<span class="cm"> *</span>
<span class="cm"> * IBM PowerPC 4xx Universal Interrupt Controller</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007 David Gibson &lt;dwg@au1.ibm.com&gt;, IBM Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/reboot.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/stddef.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/signal.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/bootmem.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel_stat.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/dcr.h&gt;</span>

<span class="cp">#define NR_UIC_INTS	32</span>

<span class="cp">#define UIC_SR		0x0</span>
<span class="cp">#define UIC_ER		0x2</span>
<span class="cp">#define UIC_CR		0x3</span>
<span class="cp">#define UIC_PR		0x4</span>
<span class="cp">#define UIC_TR		0x5</span>
<span class="cp">#define UIC_MSR		0x6</span>
<span class="cp">#define UIC_VR		0x7</span>
<span class="cp">#define UIC_VCR		0x8</span>

<span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span><span class="n">primary_uic</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">uic</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dcrbase</span><span class="p">;</span>

	<span class="n">raw_spinlock_t</span> <span class="n">lock</span><span class="p">;</span>

	<span class="cm">/* The remapper for this UIC */</span>
	<span class="k">struct</span> <span class="n">irq_domain</span>	<span class="o">*</span><span class="n">irqhost</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">uic_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span><span class="n">uic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">er</span><span class="p">,</span> <span class="n">sr</span><span class="p">;</span>

	<span class="n">sr</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span><span class="o">-</span><span class="n">src</span><span class="p">);</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="cm">/* ack level-triggered interrupts here */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irqd_is_level_type</span><span class="p">(</span><span class="n">d</span><span class="p">))</span>
		<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_SR</span><span class="p">,</span> <span class="n">sr</span><span class="p">);</span>
	<span class="n">er</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_ER</span><span class="p">);</span>
	<span class="n">er</span> <span class="o">|=</span> <span class="n">sr</span><span class="p">;</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_ER</span><span class="p">,</span> <span class="n">er</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">uic_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span><span class="n">uic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">er</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">er</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_ER</span><span class="p">);</span>
	<span class="n">er</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">src</span><span class="p">));</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_ER</span><span class="p">,</span> <span class="n">er</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">uic_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span><span class="n">uic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_SR</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span><span class="o">-</span><span class="n">src</span><span class="p">));</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">uic_mask_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span><span class="n">uic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">er</span><span class="p">,</span> <span class="n">sr</span><span class="p">;</span>

	<span class="n">sr</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span><span class="o">-</span><span class="n">src</span><span class="p">);</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">er</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_ER</span><span class="p">);</span>
	<span class="n">er</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">sr</span><span class="p">;</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_ER</span><span class="p">,</span> <span class="n">er</span><span class="p">);</span>
 	<span class="cm">/* On the UIC, acking (i.e. clearing the SR bit)</span>
<span class="cm">	 * a level irq will have no effect if the interrupt</span>
<span class="cm">	 * is still asserted by the device, even if</span>
<span class="cm">	 * the interrupt is already masked. Therefore</span>
<span class="cm">	 * we only ack the egde interrupts here, while</span>
<span class="cm">	 * level interrupts are ack&#39;ed after the actual</span>
<span class="cm">	 * isr call in the uic_unmask_irq()</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irqd_is_level_type</span><span class="p">(</span><span class="n">d</span><span class="p">))</span>
		<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_SR</span><span class="p">,</span> <span class="n">sr</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uic_set_irq_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span><span class="n">uic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">trigger</span><span class="p">,</span> <span class="n">polarity</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tr</span><span class="p">,</span> <span class="n">pr</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_SENSE_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_NONE</span>:
		<span class="n">uic_mask_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_RISING</span>:
		<span class="n">trigger</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">polarity</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
		<span class="n">trigger</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">polarity</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span>:
		<span class="n">trigger</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">polarity</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span>:
		<span class="n">trigger</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">polarity</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">src</span><span class="p">));</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">tr</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_TR</span><span class="p">);</span>
	<span class="n">pr</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_PR</span><span class="p">);</span>
	<span class="n">tr</span> <span class="o">=</span> <span class="p">(</span><span class="n">tr</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">trigger</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span><span class="o">-</span><span class="n">src</span><span class="p">));</span>
	<span class="n">pr</span> <span class="o">=</span> <span class="p">(</span><span class="n">pr</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">polarity</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span><span class="o">-</span><span class="n">src</span><span class="p">));</span>

	<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_PR</span><span class="p">,</span> <span class="n">pr</span><span class="p">);</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_TR</span><span class="p">,</span> <span class="n">tr</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">uic_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;UIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">uic_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">uic_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">uic_mask_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">uic_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">uic_set_irq_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uic_host_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
			<span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span><span class="n">uic</span> <span class="o">=</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>

	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">uic</span><span class="p">);</span>
	<span class="cm">/* Despite the name, handle_level_irq() works for both level</span>
<span class="cm">	 * and edge irqs on UIC.  FIXME: check this is correct */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uic_irq_chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="cm">/* Set default irq type */</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">uic_host_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span>	<span class="o">=</span> <span class="n">uic_host_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span>	<span class="o">=</span> <span class="n">irq_domain_xlate_twocell</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">uic_irq_cascade</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_desc_get_chip</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">idata</span> <span class="o">=</span> <span class="n">irq_desc_get_irq_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span><span class="n">uic</span> <span class="o">=</span> <span class="n">irq_get_handler_data</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">msr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">src</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">subvirq</span><span class="p">;</span>

	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irqd_is_level_type</span><span class="p">(</span><span class="n">idata</span><span class="p">))</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">(</span><span class="n">idata</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_mask_ack</span><span class="p">(</span><span class="n">idata</span><span class="p">);</span>
	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">msr</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_MSR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">msr</span><span class="p">)</span> <span class="cm">/* spurious interrupt */</span>
		<span class="k">goto</span> <span class="n">uic_irq_ret</span><span class="p">;</span>

	<span class="n">src</span> <span class="o">=</span> <span class="mi">32</span> <span class="o">-</span> <span class="n">ffs</span><span class="p">(</span><span class="n">msr</span><span class="p">);</span>

	<span class="n">subvirq</span> <span class="o">=</span> <span class="n">irq_linear_revmap</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">irqhost</span><span class="p">,</span> <span class="n">src</span><span class="p">);</span>
	<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">subvirq</span><span class="p">);</span>

<span class="nl">uic_irq_ret:</span>
	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irqd_is_level_type</span><span class="p">(</span><span class="n">idata</span><span class="p">))</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_ack</span><span class="p">(</span><span class="n">idata</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irqd_irq_disabled</span><span class="p">(</span><span class="n">idata</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_unmask</span><span class="p">)</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_unmask</span><span class="p">(</span><span class="n">idata</span><span class="p">);</span>
	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span> <span class="n">__init</span> <span class="nf">uic_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span><span class="n">uic</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">indexp</span><span class="p">,</span> <span class="o">*</span><span class="n">dcrreg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span> <span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ibm,uic&quot;</span><span class="p">));</span>

	<span class="n">uic</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">uic</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span> <span class="n">uic</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span> <span class="cm">/* FIXME: panic? */</span>

	<span class="n">raw_spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">indexp</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;cell-index&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">indexp</span> <span class="o">||</span> <span class="p">(</span><span class="n">len</span> <span class="o">!=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;uic: Device node %s has missing or invalid &quot;</span>
		       <span class="s">&quot;cell-index property</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">uic</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="o">*</span><span class="n">indexp</span><span class="p">;</span>

	<span class="n">dcrreg</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;dcr-reg&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dcrreg</span> <span class="o">||</span> <span class="p">(</span><span class="n">len</span> <span class="o">!=</span> <span class="mi">2</span><span class="o">*</span><span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;uic: Device node %s has missing or invalid &quot;</span>
		       <span class="s">&quot;dcr-reg property</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">=</span> <span class="o">*</span><span class="n">dcrreg</span><span class="p">;</span>

	<span class="n">uic</span><span class="o">-&gt;</span><span class="n">irqhost</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">NR_UIC_INTS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uic_host_ops</span><span class="p">,</span>
					     <span class="n">uic</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span> <span class="n">uic</span><span class="o">-&gt;</span><span class="n">irqhost</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span> <span class="cm">/* FIXME: panic? */</span>

	<span class="cm">/* Start with all interrupts disabled, level and non-critical */</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_ER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_CR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_TR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Clear any pending interrupts, in case the firmware left some */</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_SR</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="n">printk</span> <span class="p">(</span><span class="s">&quot;UIC%d (%d IRQ sources) at DCR 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">uic</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">,</span>
		<span class="n">NR_UIC_INTS</span><span class="p">,</span> <span class="n">uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">uic</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">uic_init_tree</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uic</span> <span class="o">*</span><span class="n">uic</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">interrupts</span><span class="p">;</span>

	<span class="cm">/* First locate and initialize the top-level UIC */</span>
	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ibm,uic&quot;</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">interrupts</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;interrupts&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">interrupts</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">np</span><span class="p">);</span> <span class="cm">/* uic_init_tree() assumes there&#39;s a UIC as the</span>
<span class="cm">		      * top-level interrupt controller */</span>
	<span class="n">primary_uic</span> <span class="o">=</span> <span class="n">uic_init_one</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">primary_uic</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Unable to initialize primary UIC %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>

	<span class="n">irq_set_default_host</span><span class="p">(</span><span class="n">primary_uic</span><span class="o">-&gt;</span><span class="n">irqhost</span><span class="p">);</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>

	<span class="cm">/* The scan again for cascaded UICs */</span>
	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ibm,uic&quot;</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">interrupts</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;interrupts&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">interrupts</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Secondary UIC */</span>
			<span class="kt">int</span> <span class="n">cascade_virq</span><span class="p">;</span>

			<span class="n">uic</span> <span class="o">=</span> <span class="n">uic_init_one</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span> <span class="n">uic</span><span class="p">)</span>
				<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Unable to initialize a secondary UIC %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				      <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>

			<span class="n">cascade_virq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">cascade_virq</span><span class="p">,</span> <span class="n">uic</span><span class="p">);</span>
			<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">cascade_virq</span><span class="p">,</span> <span class="n">uic_irq_cascade</span><span class="p">);</span>

			<span class="cm">/* FIXME: setup critical cascade?? */</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Return an interrupt vector or NO_IRQ if no interrupt is pending. */</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">uic_get_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">msr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">src</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span> <span class="n">primary_uic</span><span class="p">);</span>

	<span class="n">msr</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">primary_uic</span><span class="o">-&gt;</span><span class="n">dcrbase</span> <span class="o">+</span> <span class="n">UIC_MSR</span><span class="p">);</span>
	<span class="n">src</span> <span class="o">=</span> <span class="mi">32</span> <span class="o">-</span> <span class="n">ffs</span><span class="p">(</span><span class="n">msr</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">irq_linear_revmap</span><span class="p">(</span><span class="n">primary_uic</span><span class="o">-&gt;</span><span class="n">irqhost</span><span class="p">,</span> <span class="n">src</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
