module full_adder (sum, carry, a, b, cin);
  input a, b, cin;
  output sum, carry;
  wire n1, n2, a1;
  wire n3;

  not (a1, a);
    nor (n1, a1, b);
  nor g2 (sum, n1, cin);
    and (n2, a1, b);
  and g4 (n3, n1, cin);
  or  g5 (carry, n2, n3);
endmodule
