Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: aes_core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aes_core.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aes_core"
Output Format                      : NGC
Target Device                      : xc7z010-1-clg400

---- Source Options
Top Module Name                    : aes_core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : NO
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : NO
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/XTime.vhd" into library lib_aes
Parsing entity <xtime>.
Parsing architecture <a_xtime> of entity <xtime>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X4Time.vhd" into library lib_aes
Parsing entity <x4time>.
Parsing architecture <a_x4time> of entity <x4time>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X2Time.vhd" into library lib_aes
Parsing entity <x2time>.
Parsing architecture <a_x2time> of entity <x2time>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/aes_globals.vhd" into library lib_aes
Parsing package <globals>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/PreMcRot.vhd" into library lib_aes
Parsing entity <PreMcRot>.
Parsing architecture <a_PreMcRot> of entity <premcrot>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn0.vhd" into library lib_aes
Parsing entity <mixcolumn0>.
Parsing architecture <a_mixcolumn0> of entity <mixcolumn0>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X_e.vhd" into library lib_aes
Parsing entity <x_e>.
Parsing architecture <a_x_e> of entity <x_e>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Quadrato.vhd" into library lib_aes
Parsing entity <quadrato>.
Parsing architecture <a_quadrato> of entity <quadrato>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn.vhd" into library lib_aes
Parsing entity <mixcolumn>.
Parsing architecture <a_mixcolumn> of entity <mixcolumn>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GF_Molt.vhd" into library lib_aes
Parsing entity <gf_molt>.
Parsing architecture <a_gf_molt> of entity <gf_molt>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GF_Inv.vhd" into library lib_aes
Parsing entity <gf_inv>.
Parsing architecture <a_gf_inv> of entity <gf_inv>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GFMapInv.vhd" into library lib_aes
Parsing entity <gfmapinv>.
Parsing architecture <a_gfmapinv> of entity <gfmapinv>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GFMap.vhd" into library lib_aes
Parsing entity <gfmap>.
Parsing architecture <a_gfmap> of entity <gfmap>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_reg.vhd" into library lib_aes
Parsing entity <DDR_register>.
Parsing architecture <small> of entity <ddr_register>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_enable.vhd" into library lib_aes
Parsing entity <DDR_enable>.
Parsing architecture <small> of entity <ddr_enable>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Aff_Trans_Inv.vhd" into library lib_aes
Parsing entity <aff_trans_inv>.
Parsing architecture <a_aff_trans_inv> of entity <aff_trans_inv>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Aff_Trans.vhd" into library lib_aes
Parsing entity <aff_trans>.
Parsing architecture <a_aff_trans> of entity <aff_trans>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Sbox.vhd" into library lib_aes
Parsing entity <sbox>.
Parsing architecture <a_sbox> of entity <sbox>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/linear.vhd" into library lib_aes
Parsing entity <linear>.
Parsing architecture <a_linear> of entity <linear>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_dual.vhd" into library lib_aes
Parsing entity <DDR_dual>.
Parsing architecture <a_ddr_dual> of entity <ddr_dual>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Rcon.vhd" into library lib_aes
Parsing entity <rcon>.
Parsing architecture <a_rcon> of entity <rcon>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/l_barrel.vhd" into library lib_aes
Parsing entity <L_barrel>.
Parsing architecture <a_L_barrel> of entity <l_barrel>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/column.vhd" into library lib_aes
Parsing entity <column>.
Parsing architecture <a_column> of entity <column>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/KeyUnit_ddr.vhd" into library lib_aes
Parsing entity <keyunit>.
Parsing architecture <a_keyunit> of entity <keyunit>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/dataunit_ddr.vhd" into library lib_aes
Parsing entity <dataunit_ddr>.
Parsing architecture <a_dataunit> of entity <dataunit_ddr>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Control_ddr.vhd" into library lib_aes
Parsing entity <control_ddr>.
Parsing architecture <arch> of entity <control_ddr>.
Parsing VHDL file "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/aes_core.vhd" into library lib_aes
Parsing entity <aes_core>.
Parsing architecture <arch> of entity <aes_core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <aes_core> (architecture <arch>) from library <lib_aes>.

Elaborating entity <dataunit_ddr> (architecture <a_dataunit>) from library <lib_aes>.

Elaborating entity <column> (architecture <a_column>) from library <lib_aes>.

Elaborating entity <linear> (architecture <a_linear>) with generics from library <lib_aes>.

Elaborating entity <mixcolumn> (architecture <a_mixcolumn>) with generics from library <lib_aes>.

Elaborating entity <PreMcRot> (architecture <a_PreMcRot>) with generics from library <lib_aes>.

Elaborating entity <mixcolumn0> (architecture <a_mixcolumn0>) from library <lib_aes>.

Elaborating entity <xtime> (architecture <a_xtime>) from library <lib_aes>.

Elaborating entity <x2time> (architecture <a_x2time>) from library <lib_aes>.

Elaborating entity <x4time> (architecture <a_x4time>) from library <lib_aes>.

Elaborating entity <linear> (architecture <a_linear>) with generics from library <lib_aes>.

Elaborating entity <mixcolumn> (architecture <a_mixcolumn>) with generics from library <lib_aes>.

Elaborating entity <PreMcRot> (architecture <a_PreMcRot>) with generics from library <lib_aes>.

Elaborating entity <DDR_dual> (architecture <a_ddr_dual>) with generics from library <lib_aes>.

Elaborating entity <DDR_enable> (architecture <small>) with generics from library <lib_aes>.

Elaborating entity <linear> (architecture <a_linear>) with generics from library <lib_aes>.

Elaborating entity <mixcolumn> (architecture <a_mixcolumn>) with generics from library <lib_aes>.

Elaborating entity <PreMcRot> (architecture <a_PreMcRot>) with generics from library <lib_aes>.

Elaborating entity <linear> (architecture <a_linear>) with generics from library <lib_aes>.

Elaborating entity <mixcolumn> (architecture <a_mixcolumn>) with generics from library <lib_aes>.

Elaborating entity <PreMcRot> (architecture <a_PreMcRot>) with generics from library <lib_aes>.

Elaborating entity <sbox> (architecture <a_sbox>) from library <lib_aes>.

Elaborating entity <aff_trans_inv> (architecture <a_aff_trans_inv>) from library <lib_aes>.

Elaborating entity <gfmap> (architecture <a_gfmap>) from library <lib_aes>.

Elaborating entity <quadrato> (architecture <a_quadrato>) from library <lib_aes>.

Elaborating entity <x_e> (architecture <a_x_e>) from library <lib_aes>.

Elaborating entity <gf_molt> (architecture <a_gf_molt>) from library <lib_aes>.

Elaborating entity <gf_inv> (architecture <a_gf_inv>) from library <lib_aes>.
INFO:HDLCompiler:679 - "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GF_Inv.vhd" Line 34. Case statement is complete. others clause is never selected

Elaborating entity <DDR_register> (architecture <small>) with generics from library <lib_aes>.

Elaborating entity <gfmapinv> (architecture <a_gfmapinv>) from library <lib_aes>.

Elaborating entity <aff_trans> (architecture <a_aff_trans>) from library <lib_aes>.

Elaborating entity <L_barrel> (architecture <a_L_barrel>) with generics from library <lib_aes>.

Elaborating entity <DDR_register> (architecture <small>) with generics from library <lib_aes>.

Elaborating entity <control_ddr> (architecture <arch>) from library <lib_aes>.
INFO:HDLCompiler:679 - "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Control_ddr.vhd" Line 106. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Control_ddr.vhd" Line 74: Assignment to prev_state_lo ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Control_ddr.vhd" Line 228. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Control_ddr.vhd" Line 72: Net <error_hi[0]> does not have a driver.

Elaborating entity <keyunit> (architecture <a_keyunit>) from library <lib_aes>.

Elaborating entity <rcon> (architecture <a_rcon>) from library <lib_aes>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <aes_core>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/aes_core.vhd".
    Found 1-bit register for signal <data_out_ok>.
    Found 128-bit register for signal <data_outH>.
    Summary:
	inferred 129 D-type flip-flop(s).
Unit <aes_core> synthesized.

Synthesizing Unit <dataunit_ddr>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/dataunit_ddr.vhd".
    Summary:
	no macro.
Unit <dataunit_ddr> synthesized.

Synthesizing Unit <column>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/column.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <column> synthesized.

Synthesizing Unit <linear_1>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/linear.vhd".
        G_ROW = 0
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred  18 Multiplexer(s).
Unit <linear_1> synthesized.

Synthesizing Unit <mixcolumn_1>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn.vhd".
        G_ROW = 0
    Summary:
	no macro.
Unit <mixcolumn_1> synthesized.

Synthesizing Unit <PreMcRot_1>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/PreMcRot.vhd".
        G_ROW = 0
    Summary:
	no macro.
Unit <PreMcRot_1> synthesized.

Synthesizing Unit <mixcolumn0>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn0.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mixcolumn0> synthesized.

Synthesizing Unit <xtime>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/XTime.vhd".
    Summary:
Unit <xtime> synthesized.

Synthesizing Unit <x2time>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X2Time.vhd".
    Summary:
Unit <x2time> synthesized.

Synthesizing Unit <x4time>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X4Time.vhd".
    Summary:
Unit <x4time> synthesized.

Synthesizing Unit <linear_2>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/linear.vhd".
        G_ROW = 1
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred  18 Multiplexer(s).
Unit <linear_2> synthesized.

Synthesizing Unit <mixcolumn_2>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn.vhd".
        G_ROW = 1
    Summary:
	no macro.
Unit <mixcolumn_2> synthesized.

Synthesizing Unit <PreMcRot_2>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/PreMcRot.vhd".
        G_ROW = 1
    Summary:
	no macro.
Unit <PreMcRot_2> synthesized.

Synthesizing Unit <DDR_dual>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_dual.vhd".
        SIZE = 8
    Found 1-bit register for signal <error_on_diff_lo>.
    Found 1-bit register for signal <error_on_diff_hi>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <DDR_dual> synthesized.

Synthesizing Unit <DDR_enable>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_enable.vhd".
        SIZE = 8
    Found 8-bit register for signal <low_data>.
    Found 8-bit register for signal <high_data>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <DDR_enable> synthesized.

Synthesizing Unit <linear_3>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/linear.vhd".
        G_ROW = 2
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred  18 Multiplexer(s).
Unit <linear_3> synthesized.

Synthesizing Unit <mixcolumn_3>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn.vhd".
        G_ROW = 2
    Summary:
	no macro.
Unit <mixcolumn_3> synthesized.

Synthesizing Unit <PreMcRot_3>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/PreMcRot.vhd".
        G_ROW = 2
    Summary:
	no macro.
Unit <PreMcRot_3> synthesized.

Synthesizing Unit <linear_4>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/linear.vhd".
        G_ROW = 3
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addkey_in<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred  18 Multiplexer(s).
Unit <linear_4> synthesized.

Synthesizing Unit <mixcolumn_4>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn.vhd".
        G_ROW = 3
    Summary:
	no macro.
Unit <mixcolumn_4> synthesized.

Synthesizing Unit <PreMcRot_4>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/PreMcRot.vhd".
        G_ROW = 3
    Summary:
	no macro.
Unit <PreMcRot_4> synthesized.

Synthesizing Unit <sbox>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Sbox.vhd".
    Found 1-bit register for signal <s_enc_buffer>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <sbox> synthesized.

Synthesizing Unit <aff_trans_inv>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Aff_Trans_Inv.vhd".
    Summary:
Unit <aff_trans_inv> synthesized.

Synthesizing Unit <gfmap>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GFMap.vhd".
    Summary:
Unit <gfmap> synthesized.

Synthesizing Unit <quadrato>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Quadrato.vhd".
    Summary:
Unit <quadrato> synthesized.

Synthesizing Unit <x_e>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X_e.vhd".
    Summary:
Unit <x_e> synthesized.

Synthesizing Unit <gf_molt>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GF_Molt.vhd".
    Summary:
Unit <gf_molt> synthesized.

Synthesizing Unit <gf_inv>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GF_Inv.vhd".
    Found 16x4-bit Read Only RAM for signal <d>
    Summary:
	inferred   1 RAM(s).
Unit <gf_inv> synthesized.

Synthesizing Unit <DDR_register_1>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_reg.vhd".
        SIZE = 4
    Found 4-bit register for signal <low_data>.
    Found 4-bit register for signal <high_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <DDR_register_1> synthesized.

Synthesizing Unit <gfmapinv>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GFMapInv.vhd".
    Summary:
Unit <gfmapinv> synthesized.

Synthesizing Unit <aff_trans>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Aff_Trans.vhd".
    Summary:
Unit <aff_trans> synthesized.

Synthesizing Unit <L_barrel>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/l_barrel.vhd".
        SIZE = 32
    Summary:
	inferred   2 Multiplexer(s).
Unit <L_barrel> synthesized.

Synthesizing Unit <DDR_register_2>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_reg.vhd".
        SIZE = 8
    Found 8-bit register for signal <low_data>.
    Found 8-bit register for signal <high_data>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <DDR_register_2> synthesized.

Synthesizing Unit <control_ddr>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Control_ddr.vhd".
WARNING:Xst:653 - Signal <error_hi> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <error_lo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <s_enable_main>.
    Found 1-bit register for signal <s_enable_dual>.
    Found 4-bit register for signal <state_hi>.
    Found 4-bit register for signal <prev_state_hi>.
    Found 3-bit register for signal <state_lo>.
    Found 4-bit register for signal <s_iter>.
    Found 1-bit register for signal <s_check_dual>.
    Found 1-bit register for signal <s_ctrl_dec>.
    Found 1-bit register for signal <s_go_crypt>.
    Found finite state machine <FSM_0> for signal <state_hi>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 23                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state_lo>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_71_o_GND_71_o_sub_35_OUT<3:0>> created at line 220.
    Found 4-bit comparator greater for signal <s_iter[3]_PWR_39_o_LessThan_66_o> created at line 250
    Found 4-bit comparator greater for signal <GND_71_o_s_iter[3]_LessThan_71_o> created at line 254
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <control_ddr> synthesized.

Synthesizing Unit <keyunit>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/KeyUnit_ddr.vhd".
    Found 128-bit register for signal <regs_out>.
    Found 128-bit register for signal <s_1st_round_key>.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <keyunit> synthesized.

Synthesizing Unit <rcon>.
    Related source file is "/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Rcon.vhd".
    Found 8-bit register for signal <rc_reg>.
    Found 8-bit register for signal <s_last_rcon>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rcon> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x4-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Registers                                            : 97
 1-bit register                                        : 26
 128-bit register                                      : 3
 4-bit register                                        : 26
 8-bit register                                        : 42
# Latches                                              : 128
 1-bit latch                                           : 128
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 389
 1-bit 2-to-1 multiplexer                              : 267
 128-bit 2-to-1 multiplexer                            : 2
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 14
 8-bit 2-to-1 multiplexer                              : 98
# FSMs                                                 : 2
# Xors                                                 : 782
 1-bit xor2                                            : 476
 1-bit xor3                                            : 40
 1-bit xor4                                            : 16
 1-bit xor5                                            : 12
 1-bit xor6                                            : 12
 1-bit xor7                                            : 12
 32-bit xor2                                           : 8
 4-bit xor2                                            : 12
 8-bit xor2                                            : 194

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <gf_inv>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <a_in>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
Unit <gf_inv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x4-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Registers                                            : 850
 Flip-Flops                                            : 850
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 389
 1-bit 2-to-1 multiplexer                              : 267
 128-bit 2-to-1 multiplexer                            : 2
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 14
 8-bit 2-to-1 multiplexer                              : 98
# FSMs                                                 : 2
# Xors                                                 : 782
 1-bit xor2                                            : 476
 1-bit xor3                                            : 40
 1-bit xor4                                            : 16
 1-bit xor5                                            : 12
 1-bit xor6                                            : 12
 1-bit xor7                                            : 12
 32-bit xor2                                           : 8
 4-bit xor2                                            : 12
 8-bit xor2                                            : 194

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <CU/FSM_0> on signal <state_hi[1:4]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 0000
 st_k1  | 0001
 st_k2  | 0010
 st_k3  | 0011
 st_r1a | 0100
 st_r2a | 0101
 st_r3a | 0110
 st_r1b | 0111
 st_r2b | 1000
 st_r3b | 1001
 st_f1a | 1010
 st_f2a | 1011
 st_f3a | 1100
 st_f1b | 1101
 st_f2b | 1110
 st_f3b | 1111
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <CU/FSM_1> on signal <state_lo[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 idle  | 0000001
 st_r1 | 0000010
 st_r2 | 0000100
 st_r3 | 0001000
 st_r4 | 0010000
 st_r5 | 0100000
 st_r6 | 1000000
-------------------

Optimizing unit <aes_core> ...

Optimizing unit <dataunit_ddr> ...

Optimizing unit <column> ...

Optimizing unit <linear_1> ...

Optimizing unit <linear_2> ...

Optimizing unit <linear_3> ...

Optimizing unit <linear_4> ...

Optimizing unit <DDR_dual> ...

Optimizing unit <sbox> ...

Optimizing unit <DDR_register_1> ...

Optimizing unit <DDR_register_2> ...

Optimizing unit <keyunit> ...

Optimizing unit <rcon> ...

Optimizing unit <control_ddr> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block aes_core, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 861
 Flip-Flops                                            : 861

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : aes_core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2263
#      INV                         : 1
#      LUT2                        : 61
#      LUT3                        : 390
#      LUT4                        : 162
#      LUT5                        : 308
#      LUT6                        : 1309
#      MUXF7                       : 31
#      VCC                         : 1
# FlipFlops/Latches                : 989
#      FD_1                        : 1
#      FDC                         : 92
#      FDC_1                       : 87
#      FDCE                        : 409
#      FDCE_1                      : 136
#      FDE_1                       : 1
#      FDP_1                       : 1
#      FDPE                        : 6
#      FDR_1                       : 128
#      LD                          : 128

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-1 


Slice Logic Utilization: 
 Number of Slice Registers:             989  out of  35200     2%  
 Number of Slice LUTs:                 2231  out of  17600    12%  
    Number used as Logic:              2231  out of  17600    12%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2634
   Number with an unused Flip Flop:    1645  out of   2634    62%  
   Number with an unused LUT:           403  out of   2634    15%  
   Number of fully used LUT-FF pairs:   586  out of   2634    22%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                         392
 Number of bonded IOBs:                   0  out of    100     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ck                                 | NONE(data_out_ok)      | 989   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.607ns (Maximum Frequency: 104.086MHz)
   Minimum input arrival time before clock: 3.705ns
   Maximum output required time after clock: 1.873ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck'
  Clock period: 9.607ns (frequency: 104.086MHz)
  Total number of paths / destination ports: 310277 / 1651
-------------------------------------------------------------------------
Delay:               4.804ns (Levels of Logic = 7)
  Source:            CU/state_hi_FSM_FFd1 (FF)
  Destination:       DU/col3/i_sbox/temp_reg_q/low_data_3 (FF)
  Source Clock:      ck rising
  Destination Clock: ck falling

  Data Path: CU/state_hi_FSM_FFd1 to DU/col3/i_sbox/temp_reg_q/low_data_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            147   0.282   0.780  CU/state_hi_FSM_FFd1 (CU/state_hi_FSM_FFd1)
     LUT3:I0->O            2   0.053   0.419  CU/_n0283_inv31_1 (CU/_n0283_inv31)
     LUT6:I5->O           12   0.053   0.485  CU/state_lo_s_enable_SBox_sharing1_1 (CU/state_lo_s_enable_SBox_sharing1)
     LUT6:I5->O           13   0.053   0.819  DU/col3/Mmux_sbox_in3 (DU/col3/sbox_in<2>)
     LUT6:I0->O            1   0.053   0.602  DU/col3/i_sbox/g<1>2_SW2 (N691)
     LUT6:I3->O            1   0.053   0.413  DU/col3/i_sbox/g<1>2 (DU/col3/i_sbox/g<1>2)
     LUT6:I5->O            4   0.053   0.622  DU/col3/i_sbox/g<1>3 (DU/col3/i_sbox/g<1>)
     LUT5:I2->O            2   0.053   0.000  DU/col3/i_sbox/inv/Mram_d12 (DU/col3/i_sbox/inv/Mram_d)
     FDC_1:D                   0.011          DU/col3/i_sbox/temp_reg_q/low_data_0
    ----------------------------------------
    Total                      4.804ns (0.664ns logic, 4.140ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck'
  Total number of paths / destination ports: 64143 / 1694
-------------------------------------------------------------------------
Offset:              3.705ns (Levels of Logic = 6)
  Source:            ck (PAD)
  Destination:       DU/col3/i_sbox/temp_reg_q/low_data_3 (FF)
  Destination Clock: ck falling

  Data Path: ck to DU/col3/i_sbox/temp_reg_q/low_data_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            3   0.053   0.739  DU/col3/Mmux_sbox_in5_SW2 (N221)
     LUT6:I1->O           12   0.053   0.797  DU/col3/Mmux_sbox_in5 (DU/col3/sbox_in<4>)
     LUT6:I1->O            1   0.053   0.602  DU/col3/i_sbox/g<1>2_SW2 (N691)
     LUT6:I3->O            1   0.053   0.413  DU/col3/i_sbox/g<1>2 (DU/col3/i_sbox/g<1>2)
     LUT6:I5->O            4   0.053   0.622  DU/col3/i_sbox/g<1>3 (DU/col3/i_sbox/g<1>)
     LUT5:I2->O            2   0.053   0.000  DU/col3/i_sbox/inv/Mram_d12 (DU/col3/i_sbox/inv/Mram_d)
     FDC_1:D                   0.011          DU/col3/i_sbox/temp_reg_q/low_data_0
    ----------------------------------------
    Total                      3.705ns (0.532ns logic, 3.173ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck'
  Total number of paths / destination ports: 149 / 131
-------------------------------------------------------------------------
Offset:              1.873ns (Levels of Logic = 2)
  Source:            DU/col2/ddr_layer_2/error_on_diff_hi_0 (FF)
  Destination:       error<0> (PAD)
  Source Clock:      ck falling

  Data Path: DU/col2/ddr_layer_2/error_on_diff_hi_0 to error<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           1   0.289   0.739  DU/col2/ddr_layer_2/error_on_diff_hi_0 (DU/col2/ddr_layer_2/error_on_diff_hi_0)
     LUT6:I0->O            1   0.053   0.739  DU/broken_du1 (DU/broken_du)
     LUT6:I0->O            0   0.053   0.000  DU/broken_du3 (error<0>)
    ----------------------------------------
    Total                      1.873ns (0.395ns logic, 1.478ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck             |    4.804|    4.491|    4.804|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.26 secs
 
--> 


Total memory usage is 518780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    2 (   0 filtered)

