[Keyword]: fraction_multiplication

[Design Category]: Sequential Logic

[Design Function Description]:
This design implements a sequential logic circuit for multiplying two 4-bit binary numbers, `Mplier` and `Mcand`, using a shift-and-add algorithm. The result is a 7-bit product. The multiplication process is controlled by a state machine that progresses through several states to perform the necessary operations.

[Input Signal Description]:
- `CLK`: Clock signal that synchronizes the state transitions and operations.
- `St`: Start signal that initiates the multiplication process when set to 1.
- `Mplier[3:0]`: 4-bit multiplier input.
- `Mcand[3:0]`: 4-bit multiplicand input.

[Output Signal Description]:
- `Product[6:0]`: 7-bit output representing the product of the multiplication.
- `Done`: Signal indicating the completion of the multiplication process, set to 1 when the operation is complete.


[Design Detail]:
`define M B[0]
 module fraction_multiplication (CLK, St, Mplier, Mcand, Product, Done);
 input CLK;
 input St;
 input[3:0] Mplier;
 input[3:0] Mcand;
 output[6:0] Product;
 output Done;
 reg[2:0] State;
 reg[3:0] A;
 reg[3:0] B;
 reg[3:0] addout;
 initial
 begin
 State = 0;
 end
 
 always @(posedge CLK)
 begin
 case (State)
 0 :
 begin
 if (St == 1'b1)
 begin
 A <= 4'b0000 ;
 B <= Mplier ;
   State <= 1 ;
 end
 else
 State <= 0;
 end
 1, 2, 3 :
 begin
 if (`M == 1'b1)
 begin
 addout = A + Mcand;
 A <= {Mcand[3], addout[3:1]} ;
 B <= {addout[0], B[3:1]} ;
 end
 else
 begin
 A <= {A[3], A[3:1]} ;
 B <= {A[0], B[3:1]} ;
 end
 State <= State + 1 ;
 end
 4 :
 begin
 if (`M == 1'b1)
 begin
 addout = A + ~Mcand + 1;
 A <= {~Mcand[3], addout[3:1]} ;
 B <= {addout[0], B[3:1]} ;
 end
 else
 begin
 A <= {A[3], A[3:1]} ;
 B <= {A[0], B[3:1]} ;
 end
 State <= 5 ;
 end
 5 :
 begin
 State <= 0 ;
 end
 
 default :
 begin
 State <= 0 ;
 end
 endcase
 end
 assign Done = (State == 5) ? 1'b1 : 1'b0 ;
 assign Product = {A[2:0], B} ;
endmodule
