vendor_name = ModelSim
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/compteur_modulo.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/multiplexeurnbits.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/registre.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/bascule.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_ram.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/registre2_4bits.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstruction.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstructionstatelogic.vhd
source_file = 1, C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstructionoutputlogic.vhd
design_name = Processeur
instance = comp, \clk~input , clk~input, Processeur, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Processeur, 1
