# VHDL
Kode i VHDL for utviklingskort DE-10, med FPGA Altera MAX 10M50DAF484C7G. Koden for testbenkene er ikke skrevet av meg, men av fagl√¶rer i IELS3012.

## Assignments:

<img width="850" height="182" alt="image" src="https://github.com/user-attachments/assets/5f9e6c5e-9412-4a8c-8d7b-40a81155eab7" />

<img width="850" height="146" alt="image" src="https://github.com/user-attachments/assets/6a214aa3-ed96-4853-b91c-aeb9b50f43af" />

<img width="853" height="342" alt="image" src="https://github.com/user-attachments/assets/3d7adcc2-db83-4dbb-b8dd-d9f03aa6c3f5" />

<img width="863" height="362" alt="image" src="https://github.com/user-attachments/assets/b6f9a9dd-8633-4f84-a3e3-53154cd3e256" />
