# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \cells_not_processed 1
attribute \src "dut.sv:3.1-22.10"
module \uut_forgen01
  attribute \src "dut.sv:3.21-3.22"
  wire width 5 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire output 2 \y
  attribute \src "dut.sv:8.9-8.10"
  wire width 32 signed \i
  attribute \src "dut.sv:8.12-8.13"
  wire width 32 signed \j
  attribute \src "dut.sv:9.12-9.15"
  attribute \reg 1
  wire width 32 \lut
  wire $auto$expression.cpp:3309:import_bit_select$1
  attribute \src "dut.sv:20.16-20.17"
  cell $shiftx $shiftx$dut.sv:20$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \lut
    connect \B \a
    connect \Y $auto$expression.cpp:3309:import_bit_select$1
  end
  attribute \src "dut.sv:11.1-18.4"
  process $proc$dut.sv:11$3
    sync always
    sync init
      update \lut [0] 1'0
      update \lut [1] 1'0
      update \lut [2] 1'1
      update \lut [3] 1'1
      update \lut [4] 1'0
      update \lut [5] 1'1
      update \lut [6] 1'0
      update \lut [7] 1'1
      update \lut [8] 1'0
      update \lut [9] 1'0
      update \lut [10] 1'0
      update \lut [11] 1'1
      update \lut [12] 1'0
      update \lut [13] 1'1
      update \lut [14] 1'0
      update \lut [15] 1'0
      update \lut [16] 1'0
      update \lut [17] 1'1
      update \lut [18] 1'0
      update \lut [19] 1'1
      update \lut [20] 1'0
      update \lut [21] 1'0
      update \lut [22] 1'0
      update \lut [23] 1'1
      update \lut [24] 1'0
      update \lut [25] 1'0
      update \lut [26] 1'0
      update \lut [27] 1'0
      update \lut [28] 1'0
      update \lut [29] 1'1
      update \lut [30] 1'0
      update \lut [31] 1'1
  end
  connect \y $auto$expression.cpp:3309:import_bit_select$1
end
