<stg><name>PixelStream2AXIBursts_Pipeline_bytes2aximm</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth

]]></Node>
<StgValue><ssdm name="loopWidth_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
newFuncRoot:2 %sext_ln102_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln102

]]></Node>
<StgValue><ssdm name="sext_ln102_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="59">
<![CDATA[
newFuncRoot:3 %sext_ln102_cast = sext i59 %sext_ln102_read

]]></Node>
<StgValue><ssdm name="sext_ln102_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem1, void @empty_20, i32 0, i32 0, void @empty_21, i32 64, i32 0, void @empty_22, void @empty_2, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i12 0, i12 %x_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc34.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc34.i:0 %x = load i12 %x_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc34.i:2 %icmp_ln102 = icmp_eq  i12 %x, i12 %loopWidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc34.i:4 %add_ln102 = add i12 %x, i12 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc34.i:5 %br_ln102 = br i1 %icmp_ln102, void %for.inc34.split.i, void %for.inc40.loopexit.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="12">
<![CDATA[
for.inc34.split.i:0 %zext_ln102 = zext i12 %x

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34.split.i:3 %buff_V_addr = getelementptr i256 %buff_V, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="buff_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="6">
<![CDATA[
for.inc34.split.i:4 %buff_V_load = load i6 %buff_V_addr

]]></Node>
<StgValue><ssdm name="buff_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc34.split.i:6 %store_ln102 = store i12 %add_ln102, i12 %x_1

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc34.i:1 %gmem1_addr = getelementptr i256 %gmem1, i64 %sext_ln102_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc34.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="6">
<![CDATA[
for.inc34.split.i:4 %buff_V_load = load i6 %buff_V_addr

]]></Node>
<StgValue><ssdm name="buff_V_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
for.inc40.loopexit.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc34.split.i:1 %specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln104"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc34.split.i:2 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32">
<![CDATA[
for.inc34.split.i:5 %write_ln105 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem1_addr, i256 %buff_V_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc34.split.i:7 %br_ln102 = br void %for.inc34.i

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="gmem1" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="42" name="sext_ln102" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln102"/></StgValue>
</port>
<port id="43" name="loopWidth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="loopWidth"/></StgValue>
</port>
<port id="44" name="buff_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="x_1" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i12" to="loopWidth_read" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="loopWidth" to="loopWidth_read" fromId="43" toId="7">
</dataflow>
<dataflow id="51" from="_ssdm_op_Read.ap_auto.i59" to="sext_ln102_read" fromId="50" toId="8">
</dataflow>
<dataflow id="52" from="sext_ln102" to="sext_ln102_read" fromId="42" toId="8">
</dataflow>
<dataflow id="53" from="sext_ln102_read" to="sext_ln102_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="56" from="gmem1" to="specinterface_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="58" from="empty_20" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="63" from="empty_21" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="68" from="empty_22" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="70" from="empty_2" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="71" from="empty_21" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="77" from="empty_21" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="78" from="empty_21" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="x_1" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="85" from="x_1" to="x" fromId="6" toId="13">
</dataflow>
<dataflow id="86" from="x" to="icmp_ln102" fromId="13" toId="14">
</dataflow>
<dataflow id="87" from="loopWidth_read" to="icmp_ln102" fromId="7" toId="14">
</dataflow>
<dataflow id="88" from="x" to="add_ln102" fromId="13" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_89" to="add_ln102" fromId="89" toId="15">
</dataflow>
<dataflow id="91" from="icmp_ln102" to="br_ln102" fromId="14" toId="16">
</dataflow>
<dataflow id="92" from="x" to="zext_ln102" fromId="13" toId="17">
</dataflow>
<dataflow id="93" from="buff_V" to="buff_V_addr" fromId="44" toId="18">
</dataflow>
<dataflow id="95" from="StgValue_94" to="buff_V_addr" fromId="94" toId="18">
</dataflow>
<dataflow id="96" from="zext_ln102" to="buff_V_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="97" from="buff_V_addr" to="buff_V_load" fromId="18" toId="19">
</dataflow>
<dataflow id="98" from="add_ln102" to="store_ln102" fromId="15" toId="20">
</dataflow>
<dataflow id="99" from="x_1" to="store_ln102" fromId="6" toId="20">
</dataflow>
<dataflow id="100" from="gmem1" to="gmem1_addr" fromId="41" toId="21">
</dataflow>
<dataflow id="101" from="sext_ln102_cast" to="gmem1_addr" fromId="9" toId="21">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="102" toId="22">
</dataflow>
<dataflow id="104" from="StgValue_94" to="speclooptripcount_ln0" fromId="94" toId="22">
</dataflow>
<dataflow id="106" from="StgValue_105" to="speclooptripcount_ln0" fromId="105" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_94" to="speclooptripcount_ln0" fromId="94" toId="22">
</dataflow>
<dataflow id="108" from="buff_V_addr" to="buff_V_load" fromId="18" toId="23">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecPipeline" to="specpipeline_ln104" fromId="109" toId="24">
</dataflow>
<dataflow id="111" from="StgValue_45" to="specpipeline_ln104" fromId="45" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_59" to="specpipeline_ln104" fromId="59" toId="24">
</dataflow>
<dataflow id="113" from="StgValue_59" to="specpipeline_ln104" fromId="59" toId="24">
</dataflow>
<dataflow id="114" from="StgValue_59" to="specpipeline_ln104" fromId="59" toId="24">
</dataflow>
<dataflow id="115" from="empty_21" to="specpipeline_ln104" fromId="62" toId="24">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopName" to="specloopname_ln102" fromId="116" toId="25">
</dataflow>
<dataflow id="119" from="empty_11" to="specloopname_ln102" fromId="118" toId="25">
</dataflow>
<dataflow id="121" from="_ssdm_op_Write.m_axi.p1i256" to="write_ln105" fromId="120" toId="26">
</dataflow>
<dataflow id="122" from="gmem1_addr" to="write_ln105" fromId="21" toId="26">
</dataflow>
<dataflow id="123" from="buff_V_load" to="write_ln105" fromId="23" toId="26">
</dataflow>
<dataflow id="124" from="StgValue_79" to="write_ln105" fromId="79" toId="26">
</dataflow>
<dataflow id="125" from="icmp_ln102" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="126" from="icmp_ln102" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
