###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        42629   # Number of WRITE/WRITEP commands
num_reads_done                 =      1252034   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1027937   # Number of read row buffer hits
num_read_cmds                  =      1252026   # Number of READ/READP commands
num_writes_done                =        42634   # Number of read requests issued
num_write_row_hits             =        26102   # Number of write row buffer hits
num_act_cmds                   =       241890   # Number of ACT commands
num_pre_cmds                   =       241862   # Number of PRE commands
num_ondemand_pres              =       218105   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9470620   # Cyles of rank active rank.0
rank_active_cycles.1           =      9235581   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       529380   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       764419   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1218969   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25546   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11224   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4444   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4162   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4899   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1423   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          790   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          805   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          781   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21625   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           14   # Write cmd latency (cycles)
write_latency[80-99]           =           34   # Write cmd latency (cycles)
write_latency[100-119]         =           33   # Write cmd latency (cycles)
write_latency[120-139]         =           82   # Write cmd latency (cycles)
write_latency[140-159]         =          134   # Write cmd latency (cycles)
write_latency[160-179]         =          210   # Write cmd latency (cycles)
write_latency[180-199]         =          328   # Write cmd latency (cycles)
write_latency[200-]            =        41785   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       368257   # Read request latency (cycles)
read_latency[40-59]            =       138555   # Read request latency (cycles)
read_latency[60-79]            =       130145   # Read request latency (cycles)
read_latency[80-99]            =        78599   # Read request latency (cycles)
read_latency[100-119]          =        64332   # Read request latency (cycles)
read_latency[120-139]          =        58763   # Read request latency (cycles)
read_latency[140-159]          =        47248   # Read request latency (cycles)
read_latency[160-179]          =        40010   # Read request latency (cycles)
read_latency[180-199]          =        34714   # Read request latency (cycles)
read_latency[200-]             =       291403   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.12804e+08   # Write energy
read_energy                    =  5.04817e+09   # Read energy
act_energy                     =  6.61811e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54102e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66921e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90967e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.763e+09   # Active standby energy rank.1
average_read_latency           =      164.565   # Average read request latency (cycles)
average_interarrival           =       7.7238   # Average request interarrival latency (cycles)
total_energy                   =  1.89211e+10   # Total energy (pJ)
average_power                  =      1892.11   # Average power (mW)
average_bandwidth              =      11.0478   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        42496   # Number of WRITE/WRITEP commands
num_reads_done                 =      1295095   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1035178   # Number of read row buffer hits
num_read_cmds                  =      1295086   # Number of READ/READP commands
num_writes_done                =        42503   # Number of read requests issued
num_write_row_hits             =        25816   # Number of write row buffer hits
num_act_cmds                   =       277965   # Number of ACT commands
num_pre_cmds                   =       277937   # Number of PRE commands
num_ondemand_pres              =       254000   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9399861   # Cyles of rank active rank.0
rank_active_cycles.1           =      9335719   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       600139   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       664281   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1262214   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25584   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10870   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4398   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4163   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4838   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1450   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          814   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          821   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          788   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21658   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           10   # Write cmd latency (cycles)
write_latency[80-99]           =           26   # Write cmd latency (cycles)
write_latency[100-119]         =           36   # Write cmd latency (cycles)
write_latency[120-139]         =           95   # Write cmd latency (cycles)
write_latency[140-159]         =          119   # Write cmd latency (cycles)
write_latency[160-179]         =          224   # Write cmd latency (cycles)
write_latency[180-199]         =          366   # Write cmd latency (cycles)
write_latency[200-]            =        41611   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       357634   # Read request latency (cycles)
read_latency[40-59]            =       140936   # Read request latency (cycles)
read_latency[60-79]            =       143884   # Read request latency (cycles)
read_latency[80-99]            =        88025   # Read request latency (cycles)
read_latency[100-119]          =        73057   # Read request latency (cycles)
read_latency[120-139]          =        66020   # Read request latency (cycles)
read_latency[140-159]          =        52833   # Read request latency (cycles)
read_latency[160-179]          =        44349   # Read request latency (cycles)
read_latency[180-199]          =        37759   # Read request latency (cycles)
read_latency[200-]             =       290590   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.1214e+08   # Write energy
read_energy                    =  5.22179e+09   # Read energy
act_energy                     =  7.60512e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88067e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.18855e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86551e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82549e+09   # Active standby energy rank.1
average_read_latency           =      155.217   # Average read request latency (cycles)
average_interarrival           =       7.4759   # Average request interarrival latency (cycles)
total_energy                   =   1.9197e+10   # Total energy (pJ)
average_power                  =       1919.7   # Average power (mW)
average_bandwidth              =      11.4142   # Average bandwidth
