(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h52):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire3;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire10;
  wire [(3'h5):(1'h0)] wire9;
  wire signed [(3'h7):(1'h0)] wire8;
  wire signed [(3'h7):(1'h0)] wire7;
  wire [(4'ha):(1'h0)] wire6;
  wire [(2'h2):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  reg [(3'h7):(1'h0)] reg14 = (1'h0);
  reg [(4'h8):(1'h0)] reg13 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg12 = (1'h0);
  reg [(4'h8):(1'h0)] reg11 = (1'h0);
  assign y = {wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 (1'h0)};
  assign wire4 = $signed(($unsigned(((8'h9d) ^~ (8'ha9))) ?
                     $unsigned((~wire3)) : $signed($unsigned(wire2))));
  assign wire5 = wire3;
  assign wire6 = wire5;
  assign wire7 = wire4;
  assign wire8 = ({(~^(8'ha8))} ^ (~^(~$unsigned(wire6))));
  assign wire9 = ((wire2 <= wire5) ?
                     (((!wire7) <<< wire4) || $signed($unsigned(wire1))) : wire3);
  assign wire10 = $signed(wire0[(3'h6):(1'h0)]);
  always
    @(posedge clk) begin
      if ($unsigned($signed(((~&wire0) ? {wire1} : $unsigned(wire3)))))
        begin
          reg11 <= wire2;
          if ({$unsigned((wire9[(3'h4):(2'h2)] ?
                  (wire3 | wire2) : $signed(wire10)))})
            begin
              reg12 <= (((+wire5[(1'h0):(1'h0)]) ?
                      wire1 : ({wire8} ? {wire4} : (wire1 ? wire7 : wire4))) ?
                  reg11 : ($unsigned(wire7[(2'h3):(2'h3)]) >> ($signed(wire0) < $signed(reg11))));
              reg13 <= $unsigned(wire7);
              reg14 <= {($signed((wire9 - wire6)) && ((+wire9) + {(8'hb0)}))};
            end
          else
            begin
              reg12 <= wire4[(2'h2):(1'h0)];
              reg13 <= ((wire3 ? $signed((^~wire3)) : (&reg14[(3'h7):(3'h7)])) ?
                  $signed(wire0) : {{{(8'ha8)}}});
            end
        end
      else
        begin
          if (wire3[(4'h9):(1'h1)])
            begin
              reg11 <= wire2;
              reg12 <= (!(({wire5} ?
                  ((8'hab) ? reg13 : (8'haa)) : (wire7 & (8'ha6))) == wire8));
            end
          else
            begin
              reg11 <= reg14;
              reg12 <= ($unsigned(((wire9 & (8'haa)) ?
                  wire1[(3'h4):(1'h1)] : wire9)) != $unsigned(wire8[(1'h0):(1'h0)]));
            end
        end
    end
endmodule