
*** Running vivado
    with args -log system_top_level_0_8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top_level_0_8.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_top_level_0_8.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/ip_cores_propios/DAC2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/ip_cores_propios/ofdm'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.cache/ip 
Command: synth_design -top system_top_level_0_8 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14008

*** Running vivado
    with args -log system_top_level_0_8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top_level_0_8.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_top_level_0_8.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/ip_cores_propios/DAC2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/ip_cores_propios/ofdm'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.cache/ip 
Command: synth_design -top system_top_level_0_8 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top_level_0_8' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/synth/system_top_level_0_8.vhd:63]
INFO: [Synth 8-3491] module 'top_level' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/top_level.vhd:4' bound to instance 'U0' of component 'top_level' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/synth/system_top_level_0_8.vhd:85]
INFO: [Synth 8-638] synthesizing module 'top_level' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/top_level.vhd:18]
INFO: [Synth 8-3491] module 'config_ofdm' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/config_ofdm.vhd:4' bound to instance 'memoria' of component 'config_ofdm' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/top_level.vhd:87]
INFO: [Synth 8-638] synthesizing module 'config_ofdm' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/config_ofdm.vhd:15]
INFO: [Synth 8-3491] module 'control_memoria' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/control_memoria.vhd:6' bound to instance 'mem' of component 'control_memoria' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/config_ofdm.vhd:47]
INFO: [Synth 8-638] synthesizing module 'control_memoria' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/control_memoria.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'control_memoria' (1#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/control_memoria.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'config_ofdm' (2#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/config_ofdm.vhd:15]
INFO: [Synth 8-3491] module 'ofdm_sdr' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:6' bound to instance 'modulacion' of component 'ofdm_sdr' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/top_level.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ofdm_sdr' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:20]
INFO: [Synth 8-3491] module 'ofdm' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm.vhd:4' bound to instance 'ofdm_modulador' of component 'ofdm' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:136]
INFO: [Synth 8-638] synthesizing module 'ofdm' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm.vhd:24]
INFO: [Synth 8-3491] module 'pv_fila0' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:6' bound to instance 'fila0' of component 'pv_fila0' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm.vhd:93]
INFO: [Synth 8-638] synthesizing module 'pv_fila0' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:17]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:119]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:171]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:261]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:261]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_real' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z010clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'product' (33#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:71]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_real' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:299]
INFO: [Synth 8-638] synthesizing module 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z010clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 1 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 8 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 1 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 1 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'acumulador' (42#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:72]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_imag' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:314]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_imag' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'pv_fila0' (43#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila0.vhd:17]
INFO: [Synth 8-3491] module 'pv_fila1' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:6' bound to instance 'fila1' of component 'pv_fila1' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm.vhd:103]
INFO: [Synth 8-638] synthesizing module 'pv_fila1' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:17]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:119]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:171]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:261]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:261]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_real' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:288]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_real' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:299]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_imag' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:314]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_imag' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'pv_fila1' (44#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila1.vhd:17]
INFO: [Synth 8-3491] module 'pv_fila2' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:6' bound to instance 'fila2' of component 'pv_fila2' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm.vhd:113]
INFO: [Synth 8-638] synthesizing module 'pv_fila2' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:17]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:119]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:171]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:261]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:261]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_real' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:288]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_real' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:299]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_imag' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:314]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_imag' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'pv_fila2' (45#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila2.vhd:17]
INFO: [Synth 8-3491] module 'pv_fila3' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:6' bound to instance 'fila3' of component 'pv_fila3' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm.vhd:123]
INFO: [Synth 8-638] synthesizing module 'pv_fila3' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:17]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:119]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:171]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:261]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:261]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_real' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:288]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_real' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:299]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_imag' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:314]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_imag' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'pv_fila3' (46#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila3.vhd:17]
INFO: [Synth 8-3491] module 'pv_fila4' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:6' bound to instance 'fila4' of component 'pv_fila4' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm.vhd:133]
INFO: [Synth 8-638] synthesizing module 'pv_fila4' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:17]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:119]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:171]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:261]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:261]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_real' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:288]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_real' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:299]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_imag' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:314]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_imag' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'pv_fila4' (47#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila4.vhd:17]
INFO: [Synth 8-3491] module 'pv_fila5' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:6' bound to instance 'fila5' of component 'pv_fila5' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm.vhd:143]
INFO: [Synth 8-638] synthesizing module 'pv_fila5' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:17]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:119]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:171]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:261]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:261]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_real' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:288]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_real' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:299]
INFO: [Synth 8-3491] module 'product' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product/synth/product.vhd:59' bound to instance 'product_imag' of component 'product' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:314]
INFO: [Synth 8-3491] module 'acumulador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/acumulador/synth/acumulador.vhd:59' bound to instance 'acumulador_imag' of component 'acumulador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'pv_fila5' (48#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/pv_fila5.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ofdm' (49#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm.vhd:24]
INFO: [Synth 8-3491] module 'interpolador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/interpolador.vhd:6' bound to instance 'interpolador_p' of component 'interpolador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:158]
INFO: [Synth 8-638] synthesizing module 'interpolador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/interpolador.vhd:31]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interpolador' (50#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/interpolador.vhd:31]
INFO: [Synth 8-3491] module 'synch_tx' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/synch_tx.vhd:5' bound to instance 'synch_portadora' of component 'synch_tx' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:194]
INFO: [Synth 8-638] synthesizing module 'synch_tx' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/synch_tx.vhd:14]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/synch_tx.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'synch_tx' (51#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/synch_tx.vhd:14]
INFO: [Synth 8-3491] module 'carrier' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/carrier.vhd:5' bound to instance 'coseno' of component 'carrier' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:203]
INFO: [Synth 8-638] synthesizing module 'carrier' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/carrier.vhd:12]
INFO: [Synth 8-226] default block is never used [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/carrier.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'carrier' (52#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/carrier.vhd:12]
INFO: [Synth 8-3491] module 'carrier' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/carrier.vhd:5' bound to instance 'seno' of component 'carrier' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:209]
INFO: [Synth 8-3491] module 'product_sdr' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/synth/product_sdr.vhd:59' bound to instance 'product_coseno' of component 'product_sdr' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:217]
INFO: [Synth 8-638] synthesizing module 'product_sdr' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/synth/product_sdr.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z010clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/synth/product_sdr.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'product_sdr' (53#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/synth/product_sdr.vhd:71]
INFO: [Synth 8-3491] module 'product_sdr' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/synth/product_sdr.vhd:59' bound to instance 'product_seno' of component 'product_sdr' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:229]
INFO: [Synth 8-3491] module 'suma' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/suma/synth/suma.vhd:59' bound to instance 'resultado_sdr' of component 'suma' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:240]
INFO: [Synth 8-638] synthesizing module 'suma' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/suma/synth/suma.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z010clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/suma/synth/suma.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'suma' (67#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/suma/synth/suma.vhd:71]
INFO: [Synth 8-3491] module 'bits16_bits32' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/bits16_bits32.vhd:6' bound to instance 'transformation' of component 'bits16_bits32' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:252]
INFO: [Synth 8-638] synthesizing module 'bits16_bits32' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/bits16_bits32.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'bits16_bits32' (68#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/bits16_bits32.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ofdm_sdr' (69#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/ofdm_sdr.vhd:20]
INFO: [Synth 8-3491] module 'cuantizador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/cuantizador.vhd:4' bound to instance 'cuantizador_1' of component 'cuantizador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/top_level.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cuantizador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/cuantizador.vhd:20]
INFO: [Synth 8-3491] module 'my_rest' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/my_rest/synth/my_rest.vhd:59' bound to instance 'restar' of component 'my_rest' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/cuantizador.vhd:96]
INFO: [Synth 8-638] synthesizing module 'my_rest' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/my_rest/synth/my_rest.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z010clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/my_rest/synth/my_rest.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'my_rest' (70#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/my_rest/synth/my_rest.vhd:71]
INFO: [Synth 8-3491] module 'my_multiplicador' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/my_multiplicador/synth/my_multiplicador.vhd:59' bound to instance 'multiplicar' of component 'my_multiplicador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/cuantizador.vhd:107]
INFO: [Synth 8-638] synthesizing module 'my_multiplicador' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/my_multiplicador/synth/my_multiplicador.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z010clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 8 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/product_sdr/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/my_multiplicador/synth/my_multiplicador.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'my_multiplicador' (74#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/src/my_multiplicador/synth/my_multiplicador.vhd:71]
INFO: [Synth 8-3491] module 'conv_bin' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/conv_bin.vhd:6' bound to instance 'cuantizador' of component 'conv_bin' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/cuantizador.vhd:118]
INFO: [Synth 8-638] synthesizing module 'conv_bin' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/conv_bin.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'conv_bin' (75#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/conv_bin.vhd:19]
INFO: [Synth 8-3491] module 'redondeo' declared at 'c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/redondeo.vhd:6' bound to instance 'redondear' of component 'redondeo' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/cuantizador.vhd:128]
INFO: [Synth 8-638] synthesizing module 'redondeo' [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/redondeo.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'redondeo' (76#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/redondeo.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'cuantizador' (77#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/cuantizador.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top_level' (78#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ipshared/8649/src/top_level.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'system_top_level_0_8' (79#1) [c:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_top_level_0_8/synth/system_top_level_0_8.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1129.555 ; gain = 105.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1129.555 ; gain = 105.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1129.555 ; gain = 105.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.889 . Memory (MB): peak = 1129.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.runs/system_top_level_0_8_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.runs/system_top_level_0_8_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1310.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2185 instances were transformed.
  FDE => FDRE: 1288 instances
  MULT_AND => LUT2: 897 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.775 . Memory (MB): peak = 1320.355 ; gain = 9.820
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/modulacion/product_coseno. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/product_seno. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/cuantizador_1/multiplicar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/cuantizador_1/restar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/resultado_sdr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila0/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila1/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila2/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila3/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila4/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila5/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila0/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila1/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila2/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila3/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila4/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila5/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila0/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila1/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila2/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila3/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila4/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila5/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila0/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila1/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila2/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila3/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila4/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/modulacion/ofdm_modulador/fila5/product_real. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mod_reg' in module 'control_memoria'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila0'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila1'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila2'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila3'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila4'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila5'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_contInterpolador_reg' in module 'interpolador'
INFO: [Synth 8-6159] Found Keep on FSM register 'estado_actual_mod_reg' in module 'control_memoria', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 estado1 |                               00 |                               00
                 estado3 |                               10 |                               10
                 estado2 |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                               00 |                               00
                 estado2 |                               01 |                               01
                 estado3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_contInterpolador_reg' using encoding 'sequential' in module 'interpolador'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:44 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_10:/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized7) to 'floating_point_v7_1_10:/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_10:/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized7) to 'floating_point_v7_1_10:/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_10:/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized18) to 'floating_point_v7_1_10:/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_10:/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized18) to 'floating_point_v7_1_10:/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_10:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'floating_point_v7_1_10:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_10:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'floating_point_v7_1_10:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized7) to 'U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized7) to 'U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/cuantizador_1/restar/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'U0/cuantizador_1/restar/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/cuantizador_1/restar/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'U0/cuantizador_1/restar/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized7) to 'U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized7) to 'U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/cuantizador_1/multiplicar/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'U0/cuantizador_1/multiplicar/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/cuantizador_1/multiplicar/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'U0/cuantizador_1/multiplicar/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:03:25 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:03:33 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:03:33 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/memoria/bits_tx_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/memoria/bits_tx_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/memoria/bits_tx_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/memoria/bits_tx_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/memoria/bits_tx_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/memoria/bits_tx_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:03:39 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:03:45 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:03:45 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:34 ; elapsed = 00:03:48 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:34 ; elapsed = 00:03:48 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:03:49 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:03:49 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   237|
|2     |LUT1     |   252|
|3     |LUT2     |  2033|
|4     |LUT3     |  2220|
|5     |LUT4     |  3702|
|6     |LUT5     |  1422|
|7     |LUT6     |  3223|
|8     |MULT_AND |   774|
|9     |MUXCY    |  4372|
|10    |MUXF7    |     5|
|11    |MUXF8    |     2|
|12    |RAMB36E1 |     6|
|18    |SRL16E   |   152|
|19    |XORCY    |  2381|
|20    |FDCE     |    16|
|21    |FDE      |  1236|
|22    |FDRE     |  5608|
|23    |FDSE     |   204|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:03:49 . Memory (MB): peak = 1320.355 ; gain = 295.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:03:35 . Memory (MB): peak = 1320.355 ; gain = 105.016
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:03:49 . Memory (MB): peak = 1320.355 ; gain = 295.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.576 . Memory (MB): peak = 1320.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9013 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1320.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3662 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1652 instances
  FDE => FDRE: 1236 instances
  MULT_AND => LUT2: 774 instances

INFO: [Common 17-83] Releasing license: Synthesis
180 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:04:09 . Memory (MB): peak = 1320.355 ; gain = 295.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.runs/system_top_level_0_8_synth_1/system_top_level_0_8.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.355 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.355 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_top_level_0_8, cache-ID = 193c175f3c45156a
INFO: [Coretcl 2-1174] Renamed 3858 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Henry/Documents/TesisV4.0-RedPitaya_1/TesisV4.0-RedPitaya_1/Pitaya/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.runs/system_top_level_0_8_synth_1/system_top_level_0_8.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_level_0_8_utilization_synth.rpt -pb system_top_level_0_8_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 01:50:55 2024...
