/*
 * Copyright (c) 2025 Alif Semiconductor
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <mem.h>
#include <freq.h>
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>

/ {
	clocks {
		syst_aclk: axi-clk {
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(400)>;
			#clock-cells = <0>;
		};

		syst_hclk: ahb-clk {
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(200)>;
			#clock-cells = <0>;
		};

		syst_pclk: apb-clk {
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(100)>;
			#clock-cells = <0>;
		};
	};

	soc: soc {
		peripheral_region: memory@1a000000 {
			compatible = "zephyr,memory-region";
			reg = <0x1a000000 DT_SIZE_M(8)>;
			zephyr,memory-region = "PERIPHERALS";
			zephyr,memory-attr = <DT_MEM_ARM(ATTR_MPU_DEVICE)>;
		};

		clockctrl: clock-controller@1a602000 {
			compatible = "alif,clockctrl";
			reg = <0x1a602000 0x2c>,
			      <0x4903f000 0xb0>,
			      <0x4902f000 0xbc>,
			      <0x1a604000 0x48>,
			      <0x1a609000 0x14>,
			      <0x43007000 0x28>,
			      <0x400f0000 0x14>;
			reg-names = "cgu",
				    "clkctl_per_mst",
				    "clkctl_per_slv",
				    "aon",
				    "vbat",
				    "m55he_cfg",
				    "m55hp_cfg";
			#clock-cells = <1>;
		};

		pinctrl: pin-controller@1a603000 {
			compatible = "alif,pinctrl";
			reg = <0x1a603000 0x1000>, <0x42007000 0x1000>;
			reg-names = "pinctrl", "lpgpio_pinctrl";
		};
	};
};
