|povDisplay
clk => clk.IN1
hallSensor => ~NO_FANOUT~
RxD => RxD.IN1
RESET => RESET.IN1
leds <= DriveLed:driveLed1.leds
leds1 <= DriveLed:driveLed2.leds
leds2 <= DriveLed:driveLed3.leds
leds3 <= DriveLed:driveLed4.leds
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= led[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|povDisplay|UART_RX:comb_3
clk => r_recieveFlag.CLK
clk => nextstate.CLK
clk => inc_bitcounter.CLK
clk => clear_bitcounter.CLK
clk => inc_samplecounter.CLK
clk => clear_samplecounter.CLK
clk => shift.CLK
clk => rxshiftreg[1].CLK
clk => rxshiftreg[2].CLK
clk => rxshiftreg[3].CLK
clk => rxshiftreg[4].CLK
clk => rxshiftreg[5].CLK
clk => rxshiftreg[6].CLK
clk => rxshiftreg[7].CLK
clk => rxshiftreg[8].CLK
clk => rxshiftreg[9].CLK
clk => samplecounter[0].CLK
clk => samplecounter[1].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => bitcounter[0].CLK
clk => bitcounter[1].CLK
clk => bitcounter[2].CLK
clk => bitcounter[3].CLK
clk => state.CLK
reset => state.OUTPUTSELECT
reset => bitcounter.OUTPUTSELECT
reset => bitcounter.OUTPUTSELECT
reset => bitcounter.OUTPUTSELECT
reset => bitcounter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => samplecounter.OUTPUTSELECT
reset => samplecounter.OUTPUTSELECT
reset => rxshiftreg[1].ENA
reset => rxshiftreg[2].ENA
reset => rxshiftreg[3].ENA
reset => rxshiftreg[4].ENA
reset => rxshiftreg[5].ENA
reset => rxshiftreg[6].ENA
reset => rxshiftreg[7].ENA
reset => rxshiftreg[8].ENA
reset => rxshiftreg[9].ENA
RxD => rxshiftreg.DATAB
RxD => nextstate.DATAA
RxD => clear_bitcounter.DATAA
RxD => clear_samplecounter.DATAA
RxData[0] <= rxshiftreg[1].DB_MAX_OUTPUT_PORT_TYPE
RxData[1] <= rxshiftreg[2].DB_MAX_OUTPUT_PORT_TYPE
RxData[2] <= rxshiftreg[3].DB_MAX_OUTPUT_PORT_TYPE
RxData[3] <= rxshiftreg[4].DB_MAX_OUTPUT_PORT_TYPE
RxData[4] <= rxshiftreg[5].DB_MAX_OUTPUT_PORT_TYPE
RxData[5] <= rxshiftreg[6].DB_MAX_OUTPUT_PORT_TYPE
RxData[6] <= rxshiftreg[7].DB_MAX_OUTPUT_PORT_TYPE
RxData[7] <= rxshiftreg[8].DB_MAX_OUTPUT_PORT_TYPE
o_recieveFlag <= r_recieveFlag.DB_MAX_OUTPUT_PORT_TYPE


|povDisplay|memory:comb_4
clk => clk.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|povDisplay|memory:comb_4|altsyncram:altsyncram_component
wren_a => altsyncram_t6q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t6q1:auto_generated.data_a[0]
data_a[1] => altsyncram_t6q1:auto_generated.data_a[1]
data_a[2] => altsyncram_t6q1:auto_generated.data_a[2]
data_a[3] => altsyncram_t6q1:auto_generated.data_a[3]
data_a[4] => altsyncram_t6q1:auto_generated.data_a[4]
data_a[5] => altsyncram_t6q1:auto_generated.data_a[5]
data_a[6] => altsyncram_t6q1:auto_generated.data_a[6]
data_a[7] => altsyncram_t6q1:auto_generated.data_a[7]
data_a[8] => altsyncram_t6q1:auto_generated.data_a[8]
data_a[9] => altsyncram_t6q1:auto_generated.data_a[9]
data_a[10] => altsyncram_t6q1:auto_generated.data_a[10]
data_a[11] => altsyncram_t6q1:auto_generated.data_a[11]
data_a[12] => altsyncram_t6q1:auto_generated.data_a[12]
data_a[13] => altsyncram_t6q1:auto_generated.data_a[13]
data_a[14] => altsyncram_t6q1:auto_generated.data_a[14]
data_a[15] => altsyncram_t6q1:auto_generated.data_a[15]
data_a[16] => altsyncram_t6q1:auto_generated.data_a[16]
data_a[17] => altsyncram_t6q1:auto_generated.data_a[17]
data_a[18] => altsyncram_t6q1:auto_generated.data_a[18]
data_a[19] => altsyncram_t6q1:auto_generated.data_a[19]
data_a[20] => altsyncram_t6q1:auto_generated.data_a[20]
data_a[21] => altsyncram_t6q1:auto_generated.data_a[21]
data_a[22] => altsyncram_t6q1:auto_generated.data_a[22]
data_a[23] => altsyncram_t6q1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_t6q1:auto_generated.address_a[0]
address_a[1] => altsyncram_t6q1:auto_generated.address_a[1]
address_a[2] => altsyncram_t6q1:auto_generated.address_a[2]
address_a[3] => altsyncram_t6q1:auto_generated.address_a[3]
address_a[4] => altsyncram_t6q1:auto_generated.address_a[4]
address_a[5] => altsyncram_t6q1:auto_generated.address_a[5]
address_a[6] => altsyncram_t6q1:auto_generated.address_a[6]
address_a[7] => altsyncram_t6q1:auto_generated.address_a[7]
address_a[8] => altsyncram_t6q1:auto_generated.address_a[8]
address_a[9] => altsyncram_t6q1:auto_generated.address_a[9]
address_a[10] => altsyncram_t6q1:auto_generated.address_a[10]
address_a[11] => altsyncram_t6q1:auto_generated.address_a[11]
address_a[12] => altsyncram_t6q1:auto_generated.address_a[12]
address_a[13] => altsyncram_t6q1:auto_generated.address_a[13]
address_b[0] => altsyncram_t6q1:auto_generated.address_b[0]
address_b[1] => altsyncram_t6q1:auto_generated.address_b[1]
address_b[2] => altsyncram_t6q1:auto_generated.address_b[2]
address_b[3] => altsyncram_t6q1:auto_generated.address_b[3]
address_b[4] => altsyncram_t6q1:auto_generated.address_b[4]
address_b[5] => altsyncram_t6q1:auto_generated.address_b[5]
address_b[6] => altsyncram_t6q1:auto_generated.address_b[6]
address_b[7] => altsyncram_t6q1:auto_generated.address_b[7]
address_b[8] => altsyncram_t6q1:auto_generated.address_b[8]
address_b[9] => altsyncram_t6q1:auto_generated.address_b[9]
address_b[10] => altsyncram_t6q1:auto_generated.address_b[10]
address_b[11] => altsyncram_t6q1:auto_generated.address_b[11]
address_b[12] => altsyncram_t6q1:auto_generated.address_b[12]
address_b[13] => altsyncram_t6q1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t6q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_t6q1:auto_generated.q_b[0]
q_b[1] <= altsyncram_t6q1:auto_generated.q_b[1]
q_b[2] <= altsyncram_t6q1:auto_generated.q_b[2]
q_b[3] <= altsyncram_t6q1:auto_generated.q_b[3]
q_b[4] <= altsyncram_t6q1:auto_generated.q_b[4]
q_b[5] <= altsyncram_t6q1:auto_generated.q_b[5]
q_b[6] <= altsyncram_t6q1:auto_generated.q_b[6]
q_b[7] <= altsyncram_t6q1:auto_generated.q_b[7]
q_b[8] <= altsyncram_t6q1:auto_generated.q_b[8]
q_b[9] <= altsyncram_t6q1:auto_generated.q_b[9]
q_b[10] <= altsyncram_t6q1:auto_generated.q_b[10]
q_b[11] <= altsyncram_t6q1:auto_generated.q_b[11]
q_b[12] <= altsyncram_t6q1:auto_generated.q_b[12]
q_b[13] <= altsyncram_t6q1:auto_generated.q_b[13]
q_b[14] <= altsyncram_t6q1:auto_generated.q_b[14]
q_b[15] <= altsyncram_t6q1:auto_generated.q_b[15]
q_b[16] <= altsyncram_t6q1:auto_generated.q_b[16]
q_b[17] <= altsyncram_t6q1:auto_generated.q_b[17]
q_b[18] <= altsyncram_t6q1:auto_generated.q_b[18]
q_b[19] <= altsyncram_t6q1:auto_generated.q_b[19]
q_b[20] <= altsyncram_t6q1:auto_generated.q_b[20]
q_b[21] <= altsyncram_t6q1:auto_generated.q_b[21]
q_b[22] <= altsyncram_t6q1:auto_generated.q_b[22]
q_b[23] <= altsyncram_t6q1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => decode_97a:decode2.data[0]
address_a[13] => decode_97a:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_2j9:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a36.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a37.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a38.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a39.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a40.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a41.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a42.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a43.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a44.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a45.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a46.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a47.PORTADATAIN
q_b[0] <= mux_73b:mux3.result[0]
q_b[1] <= mux_73b:mux3.result[1]
q_b[2] <= mux_73b:mux3.result[2]
q_b[3] <= mux_73b:mux3.result[3]
q_b[4] <= mux_73b:mux3.result[4]
q_b[5] <= mux_73b:mux3.result[5]
q_b[6] <= mux_73b:mux3.result[6]
q_b[7] <= mux_73b:mux3.result[7]
q_b[8] <= mux_73b:mux3.result[8]
q_b[9] <= mux_73b:mux3.result[9]
q_b[10] <= mux_73b:mux3.result[10]
q_b[11] <= mux_73b:mux3.result[11]
q_b[12] <= mux_73b:mux3.result[12]
q_b[13] <= mux_73b:mux3.result[13]
q_b[14] <= mux_73b:mux3.result[14]
q_b[15] <= mux_73b:mux3.result[15]
q_b[16] <= mux_73b:mux3.result[16]
q_b[17] <= mux_73b:mux3.result[17]
q_b[18] <= mux_73b:mux3.result[18]
q_b[19] <= mux_73b:mux3.result[19]
q_b[20] <= mux_73b:mux3.result[20]
q_b[21] <= mux_73b:mux3.result[21]
q_b[22] <= mux_73b:mux3.result[22]
q_b[23] <= mux_73b:mux3.result[23]
wren_a => decode_97a:decode2.enable
wren_a => decode_97a:wren_decode_a.enable


|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|decode_97a:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|decode_2j9:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|decode_97a:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|mux_73b:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[0].IN1
data[25] => result_node[1].IN1
data[26] => result_node[2].IN1
data[27] => result_node[3].IN1
data[28] => result_node[4].IN1
data[29] => result_node[5].IN1
data[30] => result_node[6].IN1
data[31] => result_node[7].IN1
data[32] => result_node[8].IN1
data[33] => result_node[9].IN1
data[34] => result_node[10].IN1
data[35] => result_node[11].IN1
data[36] => result_node[12].IN1
data[37] => result_node[13].IN1
data[38] => result_node[14].IN1
data[39] => result_node[15].IN1
data[40] => result_node[16].IN1
data[41] => result_node[17].IN1
data[42] => result_node[18].IN1
data[43] => result_node[19].IN1
data[44] => result_node[20].IN1
data[45] => result_node[21].IN1
data[46] => result_node[22].IN1
data[47] => result_node[23].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|povDisplay|DriveLed:driveLed1
clk => clkCount[0].CLK
clk => clkCount[1].CLK
clk => clkCount[2].CLK
clk => clkCount[3].CLK
clk => clkCount[4].CLK
clk => clkCount[5].CLK
clk => clkCount[6].CLK
clk => clkCount[7].CLK
clk => clkCount[8].CLK
clk => clkCount[9].CLK
clk => clkCount[10].CLK
clk => clkCount[11].CLK
clk => clkCount[12].CLK
clk => clkCount[13].CLK
clk => clkCount[14].CLK
clk => clkCount[15].CLK
clk => clkCount[16].CLK
clk => clkCount[17].CLK
clk => clkCount[18].CLK
clk => clkCount[19].CLK
clk => clkCount[20].CLK
clk => clkCount[21].CLK
clk => clkCount[22].CLK
clk => clkCount[23].CLK
clk => clkCount[24].CLK
clk => clkCount[25].CLK
clk => clkCount[26].CLK
clk => clkCount[27].CLK
clk => clkCount[28].CLK
clk => clkCount[29].CLK
clk => clkCount[30].CLK
clk => clkCount[31].CLK
clk => leds~reg0.CLK
clk => ledsIndex[0].CLK
clk => ledsIndex[1].CLK
clk => ledsIndex[2].CLK
clk => ledsIndex[3].CLK
clk => ledsIndex[4].CLK
clk => ledsIndex[5].CLK
clk => ledsIndex[6].CLK
clk => ledsIndex[7].CLK
clk => ledsIndex[8].CLK
clk => ledsIndex[9].CLK
clk => ledsIndex[10].CLK
clk => ledsIndex[11].CLK
clk => ledsIndex[12].CLK
clk => ledsIndex[13].CLK
clk => ledsIndex[14].CLK
clk => ledsIndex[15].CLK
clk => ledsIndex[16].CLK
clk => ledsIndex[17].CLK
clk => ledsIndex[18].CLK
clk => ledsIndex[19].CLK
clk => ledsIndex[20].CLK
clk => ledsIndex[21].CLK
clk => ledsIndex[22].CLK
clk => ledsIndex[23].CLK
clk => ledsIndex[24].CLK
clk => ledsIndex[25].CLK
clk => ledsIndex[26].CLK
clk => ledsIndex[27].CLK
clk => ledsIndex[28].CLK
clk => ledsIndex[29].CLK
clk => ledsIndex[30].CLK
clk => ledsIndex[31].CLK
clk => position[0]~reg0.CLK
clk => position[1]~reg0.CLK
clk => position[2]~reg0.CLK
clk => position[3]~reg0.CLK
clk => position[4]~reg0.CLK
clk => position[5]~reg0.CLK
clk => position[6]~reg0.CLK
clk => position[7]~reg0.CLK
clk => position[8]~reg0.CLK
clk => position[9]~reg0.CLK
clk => position[10]~reg0.CLK
clk => position[11]~reg0.CLK
clk => position[12]~reg0.CLK
clk => position[13]~reg0.CLK
clk => position[14]~reg0.CLK
clk => position[15]~reg0.CLK
clk => position[16]~reg0.CLK
clk => position[17]~reg0.CLK
clk => position[18]~reg0.CLK
clk => position[19]~reg0.CLK
clk => position[20]~reg0.CLK
clk => position[21]~reg0.CLK
clk => position[22]~reg0.CLK
clk => position[23]~reg0.CLK
clk => position[24]~reg0.CLK
clk => position[25]~reg0.CLK
clk => position[26]~reg0.CLK
clk => position[27]~reg0.CLK
clk => position[28]~reg0.CLK
clk => position[29]~reg0.CLK
clk => position[30]~reg0.CLK
clk => position[31]~reg0.CLK
clk => colourReg[0].CLK
clk => colourReg[1].CLK
clk => colourReg[2].CLK
clk => colourReg[3].CLK
clk => colourReg[4].CLK
clk => colourReg[5].CLK
clk => colourReg[6].CLK
clk => colourReg[7].CLK
clk => colourReg[8].CLK
clk => colourReg[9].CLK
clk => colourReg[10].CLK
clk => colourReg[11].CLK
clk => colourReg[12].CLK
clk => colourReg[13].CLK
clk => colourReg[14].CLK
clk => colourReg[15].CLK
clk => colourReg[16].CLK
clk => colourReg[17].CLK
clk => colourReg[18].CLK
clk => colourReg[19].CLK
clk => colourReg[20].CLK
clk => colourReg[21].CLK
clk => colourReg[22].CLK
clk => colourReg[23].CLK
clk => reset~3.DATAIN
rgb[0][0] => Mux23.IN15
rgb[0][1] => Mux22.IN15
rgb[0][2] => Mux21.IN15
rgb[0][3] => Mux20.IN15
rgb[0][4] => Mux19.IN15
rgb[0][5] => Mux18.IN15
rgb[0][6] => Mux17.IN15
rgb[0][7] => Mux16.IN15
rgb[0][8] => Mux15.IN15
rgb[0][9] => Mux14.IN15
rgb[0][10] => Mux13.IN15
rgb[0][11] => Mux12.IN15
rgb[0][12] => Mux11.IN15
rgb[0][13] => Mux10.IN15
rgb[0][14] => Mux9.IN15
rgb[0][15] => Mux8.IN15
rgb[0][16] => Mux7.IN15
rgb[0][17] => Mux6.IN15
rgb[0][18] => Mux5.IN15
rgb[0][19] => Mux4.IN15
rgb[0][20] => Mux3.IN15
rgb[0][21] => Mux2.IN15
rgb[0][22] => Mux1.IN15
rgb[0][23] => Mux0.IN15
rgb[1][0] => Mux23.IN14
rgb[1][1] => Mux22.IN14
rgb[1][2] => Mux21.IN14
rgb[1][3] => Mux20.IN14
rgb[1][4] => Mux19.IN14
rgb[1][5] => Mux18.IN14
rgb[1][6] => Mux17.IN14
rgb[1][7] => Mux16.IN14
rgb[1][8] => Mux15.IN14
rgb[1][9] => Mux14.IN14
rgb[1][10] => Mux13.IN14
rgb[1][11] => Mux12.IN14
rgb[1][12] => Mux11.IN14
rgb[1][13] => Mux10.IN14
rgb[1][14] => Mux9.IN14
rgb[1][15] => Mux8.IN14
rgb[1][16] => Mux7.IN14
rgb[1][17] => Mux6.IN14
rgb[1][18] => Mux5.IN14
rgb[1][19] => Mux4.IN14
rgb[1][20] => Mux3.IN14
rgb[1][21] => Mux2.IN14
rgb[1][22] => Mux1.IN14
rgb[1][23] => Mux0.IN14
rgb[2][0] => Mux23.IN13
rgb[2][1] => Mux22.IN13
rgb[2][2] => Mux21.IN13
rgb[2][3] => Mux20.IN13
rgb[2][4] => Mux19.IN13
rgb[2][5] => Mux18.IN13
rgb[2][6] => Mux17.IN13
rgb[2][7] => Mux16.IN13
rgb[2][8] => Mux15.IN13
rgb[2][9] => Mux14.IN13
rgb[2][10] => Mux13.IN13
rgb[2][11] => Mux12.IN13
rgb[2][12] => Mux11.IN13
rgb[2][13] => Mux10.IN13
rgb[2][14] => Mux9.IN13
rgb[2][15] => Mux8.IN13
rgb[2][16] => Mux7.IN13
rgb[2][17] => Mux6.IN13
rgb[2][18] => Mux5.IN13
rgb[2][19] => Mux4.IN13
rgb[2][20] => Mux3.IN13
rgb[2][21] => Mux2.IN13
rgb[2][22] => Mux1.IN13
rgb[2][23] => Mux0.IN13
rgb[3][0] => Mux23.IN12
rgb[3][1] => Mux22.IN12
rgb[3][2] => Mux21.IN12
rgb[3][3] => Mux20.IN12
rgb[3][4] => Mux19.IN12
rgb[3][5] => Mux18.IN12
rgb[3][6] => Mux17.IN12
rgb[3][7] => Mux16.IN12
rgb[3][8] => Mux15.IN12
rgb[3][9] => Mux14.IN12
rgb[3][10] => Mux13.IN12
rgb[3][11] => Mux12.IN12
rgb[3][12] => Mux11.IN12
rgb[3][13] => Mux10.IN12
rgb[3][14] => Mux9.IN12
rgb[3][15] => Mux8.IN12
rgb[3][16] => Mux7.IN12
rgb[3][17] => Mux6.IN12
rgb[3][18] => Mux5.IN12
rgb[3][19] => Mux4.IN12
rgb[3][20] => Mux3.IN12
rgb[3][21] => Mux2.IN12
rgb[3][22] => Mux1.IN12
rgb[3][23] => Mux0.IN12
rgb[4][0] => Mux23.IN11
rgb[4][1] => Mux22.IN11
rgb[4][2] => Mux21.IN11
rgb[4][3] => Mux20.IN11
rgb[4][4] => Mux19.IN11
rgb[4][5] => Mux18.IN11
rgb[4][6] => Mux17.IN11
rgb[4][7] => Mux16.IN11
rgb[4][8] => Mux15.IN11
rgb[4][9] => Mux14.IN11
rgb[4][10] => Mux13.IN11
rgb[4][11] => Mux12.IN11
rgb[4][12] => Mux11.IN11
rgb[4][13] => Mux10.IN11
rgb[4][14] => Mux9.IN11
rgb[4][15] => Mux8.IN11
rgb[4][16] => Mux7.IN11
rgb[4][17] => Mux6.IN11
rgb[4][18] => Mux5.IN11
rgb[4][19] => Mux4.IN11
rgb[4][20] => Mux3.IN11
rgb[4][21] => Mux2.IN11
rgb[4][22] => Mux1.IN11
rgb[4][23] => Mux0.IN11
rgb[5][0] => Mux23.IN10
rgb[5][1] => Mux22.IN10
rgb[5][2] => Mux21.IN10
rgb[5][3] => Mux20.IN10
rgb[5][4] => Mux19.IN10
rgb[5][5] => Mux18.IN10
rgb[5][6] => Mux17.IN10
rgb[5][7] => Mux16.IN10
rgb[5][8] => Mux15.IN10
rgb[5][9] => Mux14.IN10
rgb[5][10] => Mux13.IN10
rgb[5][11] => Mux12.IN10
rgb[5][12] => Mux11.IN10
rgb[5][13] => Mux10.IN10
rgb[5][14] => Mux9.IN10
rgb[5][15] => Mux8.IN10
rgb[5][16] => Mux7.IN10
rgb[5][17] => Mux6.IN10
rgb[5][18] => Mux5.IN10
rgb[5][19] => Mux4.IN10
rgb[5][20] => Mux3.IN10
rgb[5][21] => Mux2.IN10
rgb[5][22] => Mux1.IN10
rgb[5][23] => Mux0.IN10
rgb[6][0] => Mux23.IN9
rgb[6][1] => Mux22.IN9
rgb[6][2] => Mux21.IN9
rgb[6][3] => Mux20.IN9
rgb[6][4] => Mux19.IN9
rgb[6][5] => Mux18.IN9
rgb[6][6] => Mux17.IN9
rgb[6][7] => Mux16.IN9
rgb[6][8] => Mux15.IN9
rgb[6][9] => Mux14.IN9
rgb[6][10] => Mux13.IN9
rgb[6][11] => Mux12.IN9
rgb[6][12] => Mux11.IN9
rgb[6][13] => Mux10.IN9
rgb[6][14] => Mux9.IN9
rgb[6][15] => Mux8.IN9
rgb[6][16] => Mux7.IN9
rgb[6][17] => Mux6.IN9
rgb[6][18] => Mux5.IN9
rgb[6][19] => Mux4.IN9
rgb[6][20] => Mux3.IN9
rgb[6][21] => Mux2.IN9
rgb[6][22] => Mux1.IN9
rgb[6][23] => Mux0.IN9
rgb[7][0] => Mux23.IN8
rgb[7][1] => Mux22.IN8
rgb[7][2] => Mux21.IN8
rgb[7][3] => Mux20.IN8
rgb[7][4] => Mux19.IN8
rgb[7][5] => Mux18.IN8
rgb[7][6] => Mux17.IN8
rgb[7][7] => Mux16.IN8
rgb[7][8] => Mux15.IN8
rgb[7][9] => Mux14.IN8
rgb[7][10] => Mux13.IN8
rgb[7][11] => Mux12.IN8
rgb[7][12] => Mux11.IN8
rgb[7][13] => Mux10.IN8
rgb[7][14] => Mux9.IN8
rgb[7][15] => Mux8.IN8
rgb[7][16] => Mux7.IN8
rgb[7][17] => Mux6.IN8
rgb[7][18] => Mux5.IN8
rgb[7][19] => Mux4.IN8
rgb[7][20] => Mux3.IN8
rgb[7][21] => Mux2.IN8
rgb[7][22] => Mux1.IN8
rgb[7][23] => Mux0.IN8
rgb[8][0] => Mux23.IN7
rgb[8][1] => Mux22.IN7
rgb[8][2] => Mux21.IN7
rgb[8][3] => Mux20.IN7
rgb[8][4] => Mux19.IN7
rgb[8][5] => Mux18.IN7
rgb[8][6] => Mux17.IN7
rgb[8][7] => Mux16.IN7
rgb[8][8] => Mux15.IN7
rgb[8][9] => Mux14.IN7
rgb[8][10] => Mux13.IN7
rgb[8][11] => Mux12.IN7
rgb[8][12] => Mux11.IN7
rgb[8][13] => Mux10.IN7
rgb[8][14] => Mux9.IN7
rgb[8][15] => Mux8.IN7
rgb[8][16] => Mux7.IN7
rgb[8][17] => Mux6.IN7
rgb[8][18] => Mux5.IN7
rgb[8][19] => Mux4.IN7
rgb[8][20] => Mux3.IN7
rgb[8][21] => Mux2.IN7
rgb[8][22] => Mux1.IN7
rgb[8][23] => Mux0.IN7
rgb[9][0] => Mux23.IN6
rgb[9][1] => Mux22.IN6
rgb[9][2] => Mux21.IN6
rgb[9][3] => Mux20.IN6
rgb[9][4] => Mux19.IN6
rgb[9][5] => Mux18.IN6
rgb[9][6] => Mux17.IN6
rgb[9][7] => Mux16.IN6
rgb[9][8] => Mux15.IN6
rgb[9][9] => Mux14.IN6
rgb[9][10] => Mux13.IN6
rgb[9][11] => Mux12.IN6
rgb[9][12] => Mux11.IN6
rgb[9][13] => Mux10.IN6
rgb[9][14] => Mux9.IN6
rgb[9][15] => Mux8.IN6
rgb[9][16] => Mux7.IN6
rgb[9][17] => Mux6.IN6
rgb[9][18] => Mux5.IN6
rgb[9][19] => Mux4.IN6
rgb[9][20] => Mux3.IN6
rgb[9][21] => Mux2.IN6
rgb[9][22] => Mux1.IN6
rgb[9][23] => Mux0.IN6
rgb[10][0] => Mux23.IN5
rgb[10][1] => Mux22.IN5
rgb[10][2] => Mux21.IN5
rgb[10][3] => Mux20.IN5
rgb[10][4] => Mux19.IN5
rgb[10][5] => Mux18.IN5
rgb[10][6] => Mux17.IN5
rgb[10][7] => Mux16.IN5
rgb[10][8] => Mux15.IN5
rgb[10][9] => Mux14.IN5
rgb[10][10] => Mux13.IN5
rgb[10][11] => Mux12.IN5
rgb[10][12] => Mux11.IN5
rgb[10][13] => Mux10.IN5
rgb[10][14] => Mux9.IN5
rgb[10][15] => Mux8.IN5
rgb[10][16] => Mux7.IN5
rgb[10][17] => Mux6.IN5
rgb[10][18] => Mux5.IN5
rgb[10][19] => Mux4.IN5
rgb[10][20] => Mux3.IN5
rgb[10][21] => Mux2.IN5
rgb[10][22] => Mux1.IN5
rgb[10][23] => Mux0.IN5
rgb[11][0] => Mux23.IN4
rgb[11][1] => Mux22.IN4
rgb[11][2] => Mux21.IN4
rgb[11][3] => Mux20.IN4
rgb[11][4] => Mux19.IN4
rgb[11][5] => Mux18.IN4
rgb[11][6] => Mux17.IN4
rgb[11][7] => Mux16.IN4
rgb[11][8] => Mux15.IN4
rgb[11][9] => Mux14.IN4
rgb[11][10] => Mux13.IN4
rgb[11][11] => Mux12.IN4
rgb[11][12] => Mux11.IN4
rgb[11][13] => Mux10.IN4
rgb[11][14] => Mux9.IN4
rgb[11][15] => Mux8.IN4
rgb[11][16] => Mux7.IN4
rgb[11][17] => Mux6.IN4
rgb[11][18] => Mux5.IN4
rgb[11][19] => Mux4.IN4
rgb[11][20] => Mux3.IN4
rgb[11][21] => Mux2.IN4
rgb[11][22] => Mux1.IN4
rgb[11][23] => Mux0.IN4
rgb[12][0] => Mux23.IN3
rgb[12][1] => Mux22.IN3
rgb[12][2] => Mux21.IN3
rgb[12][3] => Mux20.IN3
rgb[12][4] => Mux19.IN3
rgb[12][5] => Mux18.IN3
rgb[12][6] => Mux17.IN3
rgb[12][7] => Mux16.IN3
rgb[12][8] => Mux15.IN3
rgb[12][9] => Mux14.IN3
rgb[12][10] => Mux13.IN3
rgb[12][11] => Mux12.IN3
rgb[12][12] => Mux11.IN3
rgb[12][13] => Mux10.IN3
rgb[12][14] => Mux9.IN3
rgb[12][15] => Mux8.IN3
rgb[12][16] => Mux7.IN3
rgb[12][17] => Mux6.IN3
rgb[12][18] => Mux5.IN3
rgb[12][19] => Mux4.IN3
rgb[12][20] => Mux3.IN3
rgb[12][21] => Mux2.IN3
rgb[12][22] => Mux1.IN3
rgb[12][23] => Mux0.IN3
rgb[13][0] => Mux23.IN2
rgb[13][1] => Mux22.IN2
rgb[13][2] => Mux21.IN2
rgb[13][3] => Mux20.IN2
rgb[13][4] => Mux19.IN2
rgb[13][5] => Mux18.IN2
rgb[13][6] => Mux17.IN2
rgb[13][7] => Mux16.IN2
rgb[13][8] => Mux15.IN2
rgb[13][9] => Mux14.IN2
rgb[13][10] => Mux13.IN2
rgb[13][11] => Mux12.IN2
rgb[13][12] => Mux11.IN2
rgb[13][13] => Mux10.IN2
rgb[13][14] => Mux9.IN2
rgb[13][15] => Mux8.IN2
rgb[13][16] => Mux7.IN2
rgb[13][17] => Mux6.IN2
rgb[13][18] => Mux5.IN2
rgb[13][19] => Mux4.IN2
rgb[13][20] => Mux3.IN2
rgb[13][21] => Mux2.IN2
rgb[13][22] => Mux1.IN2
rgb[13][23] => Mux0.IN2
leds <= leds~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[0] <= position[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[1] <= position[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[2] <= position[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[3] <= position[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[4] <= position[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[5] <= position[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[6] <= position[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[7] <= position[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[8] <= position[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[9] <= position[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[10] <= position[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[11] <= position[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[12] <= position[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[13] <= position[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[14] <= position[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[15] <= position[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[16] <= position[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[17] <= position[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[18] <= position[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[19] <= position[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[20] <= position[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[21] <= position[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[22] <= position[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[23] <= position[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[24] <= position[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[25] <= position[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[26] <= position[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[27] <= position[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[28] <= position[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[29] <= position[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[30] <= position[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[31] <= position[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|povDisplay|DriveLed:driveLed2
clk => clkCount[0].CLK
clk => clkCount[1].CLK
clk => clkCount[2].CLK
clk => clkCount[3].CLK
clk => clkCount[4].CLK
clk => clkCount[5].CLK
clk => clkCount[6].CLK
clk => clkCount[7].CLK
clk => clkCount[8].CLK
clk => clkCount[9].CLK
clk => clkCount[10].CLK
clk => clkCount[11].CLK
clk => clkCount[12].CLK
clk => clkCount[13].CLK
clk => clkCount[14].CLK
clk => clkCount[15].CLK
clk => clkCount[16].CLK
clk => clkCount[17].CLK
clk => clkCount[18].CLK
clk => clkCount[19].CLK
clk => clkCount[20].CLK
clk => clkCount[21].CLK
clk => clkCount[22].CLK
clk => clkCount[23].CLK
clk => clkCount[24].CLK
clk => clkCount[25].CLK
clk => clkCount[26].CLK
clk => clkCount[27].CLK
clk => clkCount[28].CLK
clk => clkCount[29].CLK
clk => clkCount[30].CLK
clk => clkCount[31].CLK
clk => leds~reg0.CLK
clk => ledsIndex[0].CLK
clk => ledsIndex[1].CLK
clk => ledsIndex[2].CLK
clk => ledsIndex[3].CLK
clk => ledsIndex[4].CLK
clk => ledsIndex[5].CLK
clk => ledsIndex[6].CLK
clk => ledsIndex[7].CLK
clk => ledsIndex[8].CLK
clk => ledsIndex[9].CLK
clk => ledsIndex[10].CLK
clk => ledsIndex[11].CLK
clk => ledsIndex[12].CLK
clk => ledsIndex[13].CLK
clk => ledsIndex[14].CLK
clk => ledsIndex[15].CLK
clk => ledsIndex[16].CLK
clk => ledsIndex[17].CLK
clk => ledsIndex[18].CLK
clk => ledsIndex[19].CLK
clk => ledsIndex[20].CLK
clk => ledsIndex[21].CLK
clk => ledsIndex[22].CLK
clk => ledsIndex[23].CLK
clk => ledsIndex[24].CLK
clk => ledsIndex[25].CLK
clk => ledsIndex[26].CLK
clk => ledsIndex[27].CLK
clk => ledsIndex[28].CLK
clk => ledsIndex[29].CLK
clk => ledsIndex[30].CLK
clk => ledsIndex[31].CLK
clk => position[0]~reg0.CLK
clk => position[1]~reg0.CLK
clk => position[2]~reg0.CLK
clk => position[3]~reg0.CLK
clk => position[4]~reg0.CLK
clk => position[5]~reg0.CLK
clk => position[6]~reg0.CLK
clk => position[7]~reg0.CLK
clk => position[8]~reg0.CLK
clk => position[9]~reg0.CLK
clk => position[10]~reg0.CLK
clk => position[11]~reg0.CLK
clk => position[12]~reg0.CLK
clk => position[13]~reg0.CLK
clk => position[14]~reg0.CLK
clk => position[15]~reg0.CLK
clk => position[16]~reg0.CLK
clk => position[17]~reg0.CLK
clk => position[18]~reg0.CLK
clk => position[19]~reg0.CLK
clk => position[20]~reg0.CLK
clk => position[21]~reg0.CLK
clk => position[22]~reg0.CLK
clk => position[23]~reg0.CLK
clk => position[24]~reg0.CLK
clk => position[25]~reg0.CLK
clk => position[26]~reg0.CLK
clk => position[27]~reg0.CLK
clk => position[28]~reg0.CLK
clk => position[29]~reg0.CLK
clk => position[30]~reg0.CLK
clk => position[31]~reg0.CLK
clk => colourReg[0].CLK
clk => colourReg[1].CLK
clk => colourReg[2].CLK
clk => colourReg[3].CLK
clk => colourReg[4].CLK
clk => colourReg[5].CLK
clk => colourReg[6].CLK
clk => colourReg[7].CLK
clk => colourReg[8].CLK
clk => colourReg[9].CLK
clk => colourReg[10].CLK
clk => colourReg[11].CLK
clk => colourReg[12].CLK
clk => colourReg[13].CLK
clk => colourReg[14].CLK
clk => colourReg[15].CLK
clk => colourReg[16].CLK
clk => colourReg[17].CLK
clk => colourReg[18].CLK
clk => colourReg[19].CLK
clk => colourReg[20].CLK
clk => colourReg[21].CLK
clk => colourReg[22].CLK
clk => colourReg[23].CLK
clk => reset~3.DATAIN
rgb[0][0] => Mux23.IN15
rgb[0][1] => Mux22.IN15
rgb[0][2] => Mux21.IN15
rgb[0][3] => Mux20.IN15
rgb[0][4] => Mux19.IN15
rgb[0][5] => Mux18.IN15
rgb[0][6] => Mux17.IN15
rgb[0][7] => Mux16.IN15
rgb[0][8] => Mux15.IN15
rgb[0][9] => Mux14.IN15
rgb[0][10] => Mux13.IN15
rgb[0][11] => Mux12.IN15
rgb[0][12] => Mux11.IN15
rgb[0][13] => Mux10.IN15
rgb[0][14] => Mux9.IN15
rgb[0][15] => Mux8.IN15
rgb[0][16] => Mux7.IN15
rgb[0][17] => Mux6.IN15
rgb[0][18] => Mux5.IN15
rgb[0][19] => Mux4.IN15
rgb[0][20] => Mux3.IN15
rgb[0][21] => Mux2.IN15
rgb[0][22] => Mux1.IN15
rgb[0][23] => Mux0.IN15
rgb[1][0] => Mux23.IN14
rgb[1][1] => Mux22.IN14
rgb[1][2] => Mux21.IN14
rgb[1][3] => Mux20.IN14
rgb[1][4] => Mux19.IN14
rgb[1][5] => Mux18.IN14
rgb[1][6] => Mux17.IN14
rgb[1][7] => Mux16.IN14
rgb[1][8] => Mux15.IN14
rgb[1][9] => Mux14.IN14
rgb[1][10] => Mux13.IN14
rgb[1][11] => Mux12.IN14
rgb[1][12] => Mux11.IN14
rgb[1][13] => Mux10.IN14
rgb[1][14] => Mux9.IN14
rgb[1][15] => Mux8.IN14
rgb[1][16] => Mux7.IN14
rgb[1][17] => Mux6.IN14
rgb[1][18] => Mux5.IN14
rgb[1][19] => Mux4.IN14
rgb[1][20] => Mux3.IN14
rgb[1][21] => Mux2.IN14
rgb[1][22] => Mux1.IN14
rgb[1][23] => Mux0.IN14
rgb[2][0] => Mux23.IN13
rgb[2][1] => Mux22.IN13
rgb[2][2] => Mux21.IN13
rgb[2][3] => Mux20.IN13
rgb[2][4] => Mux19.IN13
rgb[2][5] => Mux18.IN13
rgb[2][6] => Mux17.IN13
rgb[2][7] => Mux16.IN13
rgb[2][8] => Mux15.IN13
rgb[2][9] => Mux14.IN13
rgb[2][10] => Mux13.IN13
rgb[2][11] => Mux12.IN13
rgb[2][12] => Mux11.IN13
rgb[2][13] => Mux10.IN13
rgb[2][14] => Mux9.IN13
rgb[2][15] => Mux8.IN13
rgb[2][16] => Mux7.IN13
rgb[2][17] => Mux6.IN13
rgb[2][18] => Mux5.IN13
rgb[2][19] => Mux4.IN13
rgb[2][20] => Mux3.IN13
rgb[2][21] => Mux2.IN13
rgb[2][22] => Mux1.IN13
rgb[2][23] => Mux0.IN13
rgb[3][0] => Mux23.IN12
rgb[3][1] => Mux22.IN12
rgb[3][2] => Mux21.IN12
rgb[3][3] => Mux20.IN12
rgb[3][4] => Mux19.IN12
rgb[3][5] => Mux18.IN12
rgb[3][6] => Mux17.IN12
rgb[3][7] => Mux16.IN12
rgb[3][8] => Mux15.IN12
rgb[3][9] => Mux14.IN12
rgb[3][10] => Mux13.IN12
rgb[3][11] => Mux12.IN12
rgb[3][12] => Mux11.IN12
rgb[3][13] => Mux10.IN12
rgb[3][14] => Mux9.IN12
rgb[3][15] => Mux8.IN12
rgb[3][16] => Mux7.IN12
rgb[3][17] => Mux6.IN12
rgb[3][18] => Mux5.IN12
rgb[3][19] => Mux4.IN12
rgb[3][20] => Mux3.IN12
rgb[3][21] => Mux2.IN12
rgb[3][22] => Mux1.IN12
rgb[3][23] => Mux0.IN12
rgb[4][0] => Mux23.IN11
rgb[4][1] => Mux22.IN11
rgb[4][2] => Mux21.IN11
rgb[4][3] => Mux20.IN11
rgb[4][4] => Mux19.IN11
rgb[4][5] => Mux18.IN11
rgb[4][6] => Mux17.IN11
rgb[4][7] => Mux16.IN11
rgb[4][8] => Mux15.IN11
rgb[4][9] => Mux14.IN11
rgb[4][10] => Mux13.IN11
rgb[4][11] => Mux12.IN11
rgb[4][12] => Mux11.IN11
rgb[4][13] => Mux10.IN11
rgb[4][14] => Mux9.IN11
rgb[4][15] => Mux8.IN11
rgb[4][16] => Mux7.IN11
rgb[4][17] => Mux6.IN11
rgb[4][18] => Mux5.IN11
rgb[4][19] => Mux4.IN11
rgb[4][20] => Mux3.IN11
rgb[4][21] => Mux2.IN11
rgb[4][22] => Mux1.IN11
rgb[4][23] => Mux0.IN11
rgb[5][0] => Mux23.IN10
rgb[5][1] => Mux22.IN10
rgb[5][2] => Mux21.IN10
rgb[5][3] => Mux20.IN10
rgb[5][4] => Mux19.IN10
rgb[5][5] => Mux18.IN10
rgb[5][6] => Mux17.IN10
rgb[5][7] => Mux16.IN10
rgb[5][8] => Mux15.IN10
rgb[5][9] => Mux14.IN10
rgb[5][10] => Mux13.IN10
rgb[5][11] => Mux12.IN10
rgb[5][12] => Mux11.IN10
rgb[5][13] => Mux10.IN10
rgb[5][14] => Mux9.IN10
rgb[5][15] => Mux8.IN10
rgb[5][16] => Mux7.IN10
rgb[5][17] => Mux6.IN10
rgb[5][18] => Mux5.IN10
rgb[5][19] => Mux4.IN10
rgb[5][20] => Mux3.IN10
rgb[5][21] => Mux2.IN10
rgb[5][22] => Mux1.IN10
rgb[5][23] => Mux0.IN10
rgb[6][0] => Mux23.IN9
rgb[6][1] => Mux22.IN9
rgb[6][2] => Mux21.IN9
rgb[6][3] => Mux20.IN9
rgb[6][4] => Mux19.IN9
rgb[6][5] => Mux18.IN9
rgb[6][6] => Mux17.IN9
rgb[6][7] => Mux16.IN9
rgb[6][8] => Mux15.IN9
rgb[6][9] => Mux14.IN9
rgb[6][10] => Mux13.IN9
rgb[6][11] => Mux12.IN9
rgb[6][12] => Mux11.IN9
rgb[6][13] => Mux10.IN9
rgb[6][14] => Mux9.IN9
rgb[6][15] => Mux8.IN9
rgb[6][16] => Mux7.IN9
rgb[6][17] => Mux6.IN9
rgb[6][18] => Mux5.IN9
rgb[6][19] => Mux4.IN9
rgb[6][20] => Mux3.IN9
rgb[6][21] => Mux2.IN9
rgb[6][22] => Mux1.IN9
rgb[6][23] => Mux0.IN9
rgb[7][0] => Mux23.IN8
rgb[7][1] => Mux22.IN8
rgb[7][2] => Mux21.IN8
rgb[7][3] => Mux20.IN8
rgb[7][4] => Mux19.IN8
rgb[7][5] => Mux18.IN8
rgb[7][6] => Mux17.IN8
rgb[7][7] => Mux16.IN8
rgb[7][8] => Mux15.IN8
rgb[7][9] => Mux14.IN8
rgb[7][10] => Mux13.IN8
rgb[7][11] => Mux12.IN8
rgb[7][12] => Mux11.IN8
rgb[7][13] => Mux10.IN8
rgb[7][14] => Mux9.IN8
rgb[7][15] => Mux8.IN8
rgb[7][16] => Mux7.IN8
rgb[7][17] => Mux6.IN8
rgb[7][18] => Mux5.IN8
rgb[7][19] => Mux4.IN8
rgb[7][20] => Mux3.IN8
rgb[7][21] => Mux2.IN8
rgb[7][22] => Mux1.IN8
rgb[7][23] => Mux0.IN8
rgb[8][0] => Mux23.IN7
rgb[8][1] => Mux22.IN7
rgb[8][2] => Mux21.IN7
rgb[8][3] => Mux20.IN7
rgb[8][4] => Mux19.IN7
rgb[8][5] => Mux18.IN7
rgb[8][6] => Mux17.IN7
rgb[8][7] => Mux16.IN7
rgb[8][8] => Mux15.IN7
rgb[8][9] => Mux14.IN7
rgb[8][10] => Mux13.IN7
rgb[8][11] => Mux12.IN7
rgb[8][12] => Mux11.IN7
rgb[8][13] => Mux10.IN7
rgb[8][14] => Mux9.IN7
rgb[8][15] => Mux8.IN7
rgb[8][16] => Mux7.IN7
rgb[8][17] => Mux6.IN7
rgb[8][18] => Mux5.IN7
rgb[8][19] => Mux4.IN7
rgb[8][20] => Mux3.IN7
rgb[8][21] => Mux2.IN7
rgb[8][22] => Mux1.IN7
rgb[8][23] => Mux0.IN7
rgb[9][0] => Mux23.IN6
rgb[9][1] => Mux22.IN6
rgb[9][2] => Mux21.IN6
rgb[9][3] => Mux20.IN6
rgb[9][4] => Mux19.IN6
rgb[9][5] => Mux18.IN6
rgb[9][6] => Mux17.IN6
rgb[9][7] => Mux16.IN6
rgb[9][8] => Mux15.IN6
rgb[9][9] => Mux14.IN6
rgb[9][10] => Mux13.IN6
rgb[9][11] => Mux12.IN6
rgb[9][12] => Mux11.IN6
rgb[9][13] => Mux10.IN6
rgb[9][14] => Mux9.IN6
rgb[9][15] => Mux8.IN6
rgb[9][16] => Mux7.IN6
rgb[9][17] => Mux6.IN6
rgb[9][18] => Mux5.IN6
rgb[9][19] => Mux4.IN6
rgb[9][20] => Mux3.IN6
rgb[9][21] => Mux2.IN6
rgb[9][22] => Mux1.IN6
rgb[9][23] => Mux0.IN6
rgb[10][0] => Mux23.IN5
rgb[10][1] => Mux22.IN5
rgb[10][2] => Mux21.IN5
rgb[10][3] => Mux20.IN5
rgb[10][4] => Mux19.IN5
rgb[10][5] => Mux18.IN5
rgb[10][6] => Mux17.IN5
rgb[10][7] => Mux16.IN5
rgb[10][8] => Mux15.IN5
rgb[10][9] => Mux14.IN5
rgb[10][10] => Mux13.IN5
rgb[10][11] => Mux12.IN5
rgb[10][12] => Mux11.IN5
rgb[10][13] => Mux10.IN5
rgb[10][14] => Mux9.IN5
rgb[10][15] => Mux8.IN5
rgb[10][16] => Mux7.IN5
rgb[10][17] => Mux6.IN5
rgb[10][18] => Mux5.IN5
rgb[10][19] => Mux4.IN5
rgb[10][20] => Mux3.IN5
rgb[10][21] => Mux2.IN5
rgb[10][22] => Mux1.IN5
rgb[10][23] => Mux0.IN5
rgb[11][0] => Mux23.IN4
rgb[11][1] => Mux22.IN4
rgb[11][2] => Mux21.IN4
rgb[11][3] => Mux20.IN4
rgb[11][4] => Mux19.IN4
rgb[11][5] => Mux18.IN4
rgb[11][6] => Mux17.IN4
rgb[11][7] => Mux16.IN4
rgb[11][8] => Mux15.IN4
rgb[11][9] => Mux14.IN4
rgb[11][10] => Mux13.IN4
rgb[11][11] => Mux12.IN4
rgb[11][12] => Mux11.IN4
rgb[11][13] => Mux10.IN4
rgb[11][14] => Mux9.IN4
rgb[11][15] => Mux8.IN4
rgb[11][16] => Mux7.IN4
rgb[11][17] => Mux6.IN4
rgb[11][18] => Mux5.IN4
rgb[11][19] => Mux4.IN4
rgb[11][20] => Mux3.IN4
rgb[11][21] => Mux2.IN4
rgb[11][22] => Mux1.IN4
rgb[11][23] => Mux0.IN4
rgb[12][0] => Mux23.IN3
rgb[12][1] => Mux22.IN3
rgb[12][2] => Mux21.IN3
rgb[12][3] => Mux20.IN3
rgb[12][4] => Mux19.IN3
rgb[12][5] => Mux18.IN3
rgb[12][6] => Mux17.IN3
rgb[12][7] => Mux16.IN3
rgb[12][8] => Mux15.IN3
rgb[12][9] => Mux14.IN3
rgb[12][10] => Mux13.IN3
rgb[12][11] => Mux12.IN3
rgb[12][12] => Mux11.IN3
rgb[12][13] => Mux10.IN3
rgb[12][14] => Mux9.IN3
rgb[12][15] => Mux8.IN3
rgb[12][16] => Mux7.IN3
rgb[12][17] => Mux6.IN3
rgb[12][18] => Mux5.IN3
rgb[12][19] => Mux4.IN3
rgb[12][20] => Mux3.IN3
rgb[12][21] => Mux2.IN3
rgb[12][22] => Mux1.IN3
rgb[12][23] => Mux0.IN3
rgb[13][0] => Mux23.IN2
rgb[13][1] => Mux22.IN2
rgb[13][2] => Mux21.IN2
rgb[13][3] => Mux20.IN2
rgb[13][4] => Mux19.IN2
rgb[13][5] => Mux18.IN2
rgb[13][6] => Mux17.IN2
rgb[13][7] => Mux16.IN2
rgb[13][8] => Mux15.IN2
rgb[13][9] => Mux14.IN2
rgb[13][10] => Mux13.IN2
rgb[13][11] => Mux12.IN2
rgb[13][12] => Mux11.IN2
rgb[13][13] => Mux10.IN2
rgb[13][14] => Mux9.IN2
rgb[13][15] => Mux8.IN2
rgb[13][16] => Mux7.IN2
rgb[13][17] => Mux6.IN2
rgb[13][18] => Mux5.IN2
rgb[13][19] => Mux4.IN2
rgb[13][20] => Mux3.IN2
rgb[13][21] => Mux2.IN2
rgb[13][22] => Mux1.IN2
rgb[13][23] => Mux0.IN2
leds <= leds~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[0] <= position[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[1] <= position[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[2] <= position[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[3] <= position[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[4] <= position[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[5] <= position[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[6] <= position[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[7] <= position[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[8] <= position[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[9] <= position[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[10] <= position[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[11] <= position[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[12] <= position[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[13] <= position[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[14] <= position[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[15] <= position[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[16] <= position[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[17] <= position[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[18] <= position[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[19] <= position[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[20] <= position[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[21] <= position[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[22] <= position[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[23] <= position[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[24] <= position[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[25] <= position[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[26] <= position[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[27] <= position[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[28] <= position[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[29] <= position[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[30] <= position[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[31] <= position[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|povDisplay|DriveLed:driveLed3
clk => clkCount[0].CLK
clk => clkCount[1].CLK
clk => clkCount[2].CLK
clk => clkCount[3].CLK
clk => clkCount[4].CLK
clk => clkCount[5].CLK
clk => clkCount[6].CLK
clk => clkCount[7].CLK
clk => clkCount[8].CLK
clk => clkCount[9].CLK
clk => clkCount[10].CLK
clk => clkCount[11].CLK
clk => clkCount[12].CLK
clk => clkCount[13].CLK
clk => clkCount[14].CLK
clk => clkCount[15].CLK
clk => clkCount[16].CLK
clk => clkCount[17].CLK
clk => clkCount[18].CLK
clk => clkCount[19].CLK
clk => clkCount[20].CLK
clk => clkCount[21].CLK
clk => clkCount[22].CLK
clk => clkCount[23].CLK
clk => clkCount[24].CLK
clk => clkCount[25].CLK
clk => clkCount[26].CLK
clk => clkCount[27].CLK
clk => clkCount[28].CLK
clk => clkCount[29].CLK
clk => clkCount[30].CLK
clk => clkCount[31].CLK
clk => leds~reg0.CLK
clk => ledsIndex[0].CLK
clk => ledsIndex[1].CLK
clk => ledsIndex[2].CLK
clk => ledsIndex[3].CLK
clk => ledsIndex[4].CLK
clk => ledsIndex[5].CLK
clk => ledsIndex[6].CLK
clk => ledsIndex[7].CLK
clk => ledsIndex[8].CLK
clk => ledsIndex[9].CLK
clk => ledsIndex[10].CLK
clk => ledsIndex[11].CLK
clk => ledsIndex[12].CLK
clk => ledsIndex[13].CLK
clk => ledsIndex[14].CLK
clk => ledsIndex[15].CLK
clk => ledsIndex[16].CLK
clk => ledsIndex[17].CLK
clk => ledsIndex[18].CLK
clk => ledsIndex[19].CLK
clk => ledsIndex[20].CLK
clk => ledsIndex[21].CLK
clk => ledsIndex[22].CLK
clk => ledsIndex[23].CLK
clk => ledsIndex[24].CLK
clk => ledsIndex[25].CLK
clk => ledsIndex[26].CLK
clk => ledsIndex[27].CLK
clk => ledsIndex[28].CLK
clk => ledsIndex[29].CLK
clk => ledsIndex[30].CLK
clk => ledsIndex[31].CLK
clk => position[0]~reg0.CLK
clk => position[1]~reg0.CLK
clk => position[2]~reg0.CLK
clk => position[3]~reg0.CLK
clk => position[4]~reg0.CLK
clk => position[5]~reg0.CLK
clk => position[6]~reg0.CLK
clk => position[7]~reg0.CLK
clk => position[8]~reg0.CLK
clk => position[9]~reg0.CLK
clk => position[10]~reg0.CLK
clk => position[11]~reg0.CLK
clk => position[12]~reg0.CLK
clk => position[13]~reg0.CLK
clk => position[14]~reg0.CLK
clk => position[15]~reg0.CLK
clk => position[16]~reg0.CLK
clk => position[17]~reg0.CLK
clk => position[18]~reg0.CLK
clk => position[19]~reg0.CLK
clk => position[20]~reg0.CLK
clk => position[21]~reg0.CLK
clk => position[22]~reg0.CLK
clk => position[23]~reg0.CLK
clk => position[24]~reg0.CLK
clk => position[25]~reg0.CLK
clk => position[26]~reg0.CLK
clk => position[27]~reg0.CLK
clk => position[28]~reg0.CLK
clk => position[29]~reg0.CLK
clk => position[30]~reg0.CLK
clk => position[31]~reg0.CLK
clk => colourReg[0].CLK
clk => colourReg[1].CLK
clk => colourReg[2].CLK
clk => colourReg[3].CLK
clk => colourReg[4].CLK
clk => colourReg[5].CLK
clk => colourReg[6].CLK
clk => colourReg[7].CLK
clk => colourReg[8].CLK
clk => colourReg[9].CLK
clk => colourReg[10].CLK
clk => colourReg[11].CLK
clk => colourReg[12].CLK
clk => colourReg[13].CLK
clk => colourReg[14].CLK
clk => colourReg[15].CLK
clk => colourReg[16].CLK
clk => colourReg[17].CLK
clk => colourReg[18].CLK
clk => colourReg[19].CLK
clk => colourReg[20].CLK
clk => colourReg[21].CLK
clk => colourReg[22].CLK
clk => colourReg[23].CLK
clk => reset~3.DATAIN
rgb[0][0] => Mux23.IN15
rgb[0][1] => Mux22.IN15
rgb[0][2] => Mux21.IN15
rgb[0][3] => Mux20.IN15
rgb[0][4] => Mux19.IN15
rgb[0][5] => Mux18.IN15
rgb[0][6] => Mux17.IN15
rgb[0][7] => Mux16.IN15
rgb[0][8] => Mux15.IN15
rgb[0][9] => Mux14.IN15
rgb[0][10] => Mux13.IN15
rgb[0][11] => Mux12.IN15
rgb[0][12] => Mux11.IN15
rgb[0][13] => Mux10.IN15
rgb[0][14] => Mux9.IN15
rgb[0][15] => Mux8.IN15
rgb[0][16] => Mux7.IN15
rgb[0][17] => Mux6.IN15
rgb[0][18] => Mux5.IN15
rgb[0][19] => Mux4.IN15
rgb[0][20] => Mux3.IN15
rgb[0][21] => Mux2.IN15
rgb[0][22] => Mux1.IN15
rgb[0][23] => Mux0.IN15
rgb[1][0] => Mux23.IN14
rgb[1][1] => Mux22.IN14
rgb[1][2] => Mux21.IN14
rgb[1][3] => Mux20.IN14
rgb[1][4] => Mux19.IN14
rgb[1][5] => Mux18.IN14
rgb[1][6] => Mux17.IN14
rgb[1][7] => Mux16.IN14
rgb[1][8] => Mux15.IN14
rgb[1][9] => Mux14.IN14
rgb[1][10] => Mux13.IN14
rgb[1][11] => Mux12.IN14
rgb[1][12] => Mux11.IN14
rgb[1][13] => Mux10.IN14
rgb[1][14] => Mux9.IN14
rgb[1][15] => Mux8.IN14
rgb[1][16] => Mux7.IN14
rgb[1][17] => Mux6.IN14
rgb[1][18] => Mux5.IN14
rgb[1][19] => Mux4.IN14
rgb[1][20] => Mux3.IN14
rgb[1][21] => Mux2.IN14
rgb[1][22] => Mux1.IN14
rgb[1][23] => Mux0.IN14
rgb[2][0] => Mux23.IN13
rgb[2][1] => Mux22.IN13
rgb[2][2] => Mux21.IN13
rgb[2][3] => Mux20.IN13
rgb[2][4] => Mux19.IN13
rgb[2][5] => Mux18.IN13
rgb[2][6] => Mux17.IN13
rgb[2][7] => Mux16.IN13
rgb[2][8] => Mux15.IN13
rgb[2][9] => Mux14.IN13
rgb[2][10] => Mux13.IN13
rgb[2][11] => Mux12.IN13
rgb[2][12] => Mux11.IN13
rgb[2][13] => Mux10.IN13
rgb[2][14] => Mux9.IN13
rgb[2][15] => Mux8.IN13
rgb[2][16] => Mux7.IN13
rgb[2][17] => Mux6.IN13
rgb[2][18] => Mux5.IN13
rgb[2][19] => Mux4.IN13
rgb[2][20] => Mux3.IN13
rgb[2][21] => Mux2.IN13
rgb[2][22] => Mux1.IN13
rgb[2][23] => Mux0.IN13
rgb[3][0] => Mux23.IN12
rgb[3][1] => Mux22.IN12
rgb[3][2] => Mux21.IN12
rgb[3][3] => Mux20.IN12
rgb[3][4] => Mux19.IN12
rgb[3][5] => Mux18.IN12
rgb[3][6] => Mux17.IN12
rgb[3][7] => Mux16.IN12
rgb[3][8] => Mux15.IN12
rgb[3][9] => Mux14.IN12
rgb[3][10] => Mux13.IN12
rgb[3][11] => Mux12.IN12
rgb[3][12] => Mux11.IN12
rgb[3][13] => Mux10.IN12
rgb[3][14] => Mux9.IN12
rgb[3][15] => Mux8.IN12
rgb[3][16] => Mux7.IN12
rgb[3][17] => Mux6.IN12
rgb[3][18] => Mux5.IN12
rgb[3][19] => Mux4.IN12
rgb[3][20] => Mux3.IN12
rgb[3][21] => Mux2.IN12
rgb[3][22] => Mux1.IN12
rgb[3][23] => Mux0.IN12
rgb[4][0] => Mux23.IN11
rgb[4][1] => Mux22.IN11
rgb[4][2] => Mux21.IN11
rgb[4][3] => Mux20.IN11
rgb[4][4] => Mux19.IN11
rgb[4][5] => Mux18.IN11
rgb[4][6] => Mux17.IN11
rgb[4][7] => Mux16.IN11
rgb[4][8] => Mux15.IN11
rgb[4][9] => Mux14.IN11
rgb[4][10] => Mux13.IN11
rgb[4][11] => Mux12.IN11
rgb[4][12] => Mux11.IN11
rgb[4][13] => Mux10.IN11
rgb[4][14] => Mux9.IN11
rgb[4][15] => Mux8.IN11
rgb[4][16] => Mux7.IN11
rgb[4][17] => Mux6.IN11
rgb[4][18] => Mux5.IN11
rgb[4][19] => Mux4.IN11
rgb[4][20] => Mux3.IN11
rgb[4][21] => Mux2.IN11
rgb[4][22] => Mux1.IN11
rgb[4][23] => Mux0.IN11
rgb[5][0] => Mux23.IN10
rgb[5][1] => Mux22.IN10
rgb[5][2] => Mux21.IN10
rgb[5][3] => Mux20.IN10
rgb[5][4] => Mux19.IN10
rgb[5][5] => Mux18.IN10
rgb[5][6] => Mux17.IN10
rgb[5][7] => Mux16.IN10
rgb[5][8] => Mux15.IN10
rgb[5][9] => Mux14.IN10
rgb[5][10] => Mux13.IN10
rgb[5][11] => Mux12.IN10
rgb[5][12] => Mux11.IN10
rgb[5][13] => Mux10.IN10
rgb[5][14] => Mux9.IN10
rgb[5][15] => Mux8.IN10
rgb[5][16] => Mux7.IN10
rgb[5][17] => Mux6.IN10
rgb[5][18] => Mux5.IN10
rgb[5][19] => Mux4.IN10
rgb[5][20] => Mux3.IN10
rgb[5][21] => Mux2.IN10
rgb[5][22] => Mux1.IN10
rgb[5][23] => Mux0.IN10
rgb[6][0] => Mux23.IN9
rgb[6][1] => Mux22.IN9
rgb[6][2] => Mux21.IN9
rgb[6][3] => Mux20.IN9
rgb[6][4] => Mux19.IN9
rgb[6][5] => Mux18.IN9
rgb[6][6] => Mux17.IN9
rgb[6][7] => Mux16.IN9
rgb[6][8] => Mux15.IN9
rgb[6][9] => Mux14.IN9
rgb[6][10] => Mux13.IN9
rgb[6][11] => Mux12.IN9
rgb[6][12] => Mux11.IN9
rgb[6][13] => Mux10.IN9
rgb[6][14] => Mux9.IN9
rgb[6][15] => Mux8.IN9
rgb[6][16] => Mux7.IN9
rgb[6][17] => Mux6.IN9
rgb[6][18] => Mux5.IN9
rgb[6][19] => Mux4.IN9
rgb[6][20] => Mux3.IN9
rgb[6][21] => Mux2.IN9
rgb[6][22] => Mux1.IN9
rgb[6][23] => Mux0.IN9
rgb[7][0] => Mux23.IN8
rgb[7][1] => Mux22.IN8
rgb[7][2] => Mux21.IN8
rgb[7][3] => Mux20.IN8
rgb[7][4] => Mux19.IN8
rgb[7][5] => Mux18.IN8
rgb[7][6] => Mux17.IN8
rgb[7][7] => Mux16.IN8
rgb[7][8] => Mux15.IN8
rgb[7][9] => Mux14.IN8
rgb[7][10] => Mux13.IN8
rgb[7][11] => Mux12.IN8
rgb[7][12] => Mux11.IN8
rgb[7][13] => Mux10.IN8
rgb[7][14] => Mux9.IN8
rgb[7][15] => Mux8.IN8
rgb[7][16] => Mux7.IN8
rgb[7][17] => Mux6.IN8
rgb[7][18] => Mux5.IN8
rgb[7][19] => Mux4.IN8
rgb[7][20] => Mux3.IN8
rgb[7][21] => Mux2.IN8
rgb[7][22] => Mux1.IN8
rgb[7][23] => Mux0.IN8
rgb[8][0] => Mux23.IN7
rgb[8][1] => Mux22.IN7
rgb[8][2] => Mux21.IN7
rgb[8][3] => Mux20.IN7
rgb[8][4] => Mux19.IN7
rgb[8][5] => Mux18.IN7
rgb[8][6] => Mux17.IN7
rgb[8][7] => Mux16.IN7
rgb[8][8] => Mux15.IN7
rgb[8][9] => Mux14.IN7
rgb[8][10] => Mux13.IN7
rgb[8][11] => Mux12.IN7
rgb[8][12] => Mux11.IN7
rgb[8][13] => Mux10.IN7
rgb[8][14] => Mux9.IN7
rgb[8][15] => Mux8.IN7
rgb[8][16] => Mux7.IN7
rgb[8][17] => Mux6.IN7
rgb[8][18] => Mux5.IN7
rgb[8][19] => Mux4.IN7
rgb[8][20] => Mux3.IN7
rgb[8][21] => Mux2.IN7
rgb[8][22] => Mux1.IN7
rgb[8][23] => Mux0.IN7
rgb[9][0] => Mux23.IN6
rgb[9][1] => Mux22.IN6
rgb[9][2] => Mux21.IN6
rgb[9][3] => Mux20.IN6
rgb[9][4] => Mux19.IN6
rgb[9][5] => Mux18.IN6
rgb[9][6] => Mux17.IN6
rgb[9][7] => Mux16.IN6
rgb[9][8] => Mux15.IN6
rgb[9][9] => Mux14.IN6
rgb[9][10] => Mux13.IN6
rgb[9][11] => Mux12.IN6
rgb[9][12] => Mux11.IN6
rgb[9][13] => Mux10.IN6
rgb[9][14] => Mux9.IN6
rgb[9][15] => Mux8.IN6
rgb[9][16] => Mux7.IN6
rgb[9][17] => Mux6.IN6
rgb[9][18] => Mux5.IN6
rgb[9][19] => Mux4.IN6
rgb[9][20] => Mux3.IN6
rgb[9][21] => Mux2.IN6
rgb[9][22] => Mux1.IN6
rgb[9][23] => Mux0.IN6
rgb[10][0] => Mux23.IN5
rgb[10][1] => Mux22.IN5
rgb[10][2] => Mux21.IN5
rgb[10][3] => Mux20.IN5
rgb[10][4] => Mux19.IN5
rgb[10][5] => Mux18.IN5
rgb[10][6] => Mux17.IN5
rgb[10][7] => Mux16.IN5
rgb[10][8] => Mux15.IN5
rgb[10][9] => Mux14.IN5
rgb[10][10] => Mux13.IN5
rgb[10][11] => Mux12.IN5
rgb[10][12] => Mux11.IN5
rgb[10][13] => Mux10.IN5
rgb[10][14] => Mux9.IN5
rgb[10][15] => Mux8.IN5
rgb[10][16] => Mux7.IN5
rgb[10][17] => Mux6.IN5
rgb[10][18] => Mux5.IN5
rgb[10][19] => Mux4.IN5
rgb[10][20] => Mux3.IN5
rgb[10][21] => Mux2.IN5
rgb[10][22] => Mux1.IN5
rgb[10][23] => Mux0.IN5
rgb[11][0] => Mux23.IN4
rgb[11][1] => Mux22.IN4
rgb[11][2] => Mux21.IN4
rgb[11][3] => Mux20.IN4
rgb[11][4] => Mux19.IN4
rgb[11][5] => Mux18.IN4
rgb[11][6] => Mux17.IN4
rgb[11][7] => Mux16.IN4
rgb[11][8] => Mux15.IN4
rgb[11][9] => Mux14.IN4
rgb[11][10] => Mux13.IN4
rgb[11][11] => Mux12.IN4
rgb[11][12] => Mux11.IN4
rgb[11][13] => Mux10.IN4
rgb[11][14] => Mux9.IN4
rgb[11][15] => Mux8.IN4
rgb[11][16] => Mux7.IN4
rgb[11][17] => Mux6.IN4
rgb[11][18] => Mux5.IN4
rgb[11][19] => Mux4.IN4
rgb[11][20] => Mux3.IN4
rgb[11][21] => Mux2.IN4
rgb[11][22] => Mux1.IN4
rgb[11][23] => Mux0.IN4
rgb[12][0] => Mux23.IN3
rgb[12][1] => Mux22.IN3
rgb[12][2] => Mux21.IN3
rgb[12][3] => Mux20.IN3
rgb[12][4] => Mux19.IN3
rgb[12][5] => Mux18.IN3
rgb[12][6] => Mux17.IN3
rgb[12][7] => Mux16.IN3
rgb[12][8] => Mux15.IN3
rgb[12][9] => Mux14.IN3
rgb[12][10] => Mux13.IN3
rgb[12][11] => Mux12.IN3
rgb[12][12] => Mux11.IN3
rgb[12][13] => Mux10.IN3
rgb[12][14] => Mux9.IN3
rgb[12][15] => Mux8.IN3
rgb[12][16] => Mux7.IN3
rgb[12][17] => Mux6.IN3
rgb[12][18] => Mux5.IN3
rgb[12][19] => Mux4.IN3
rgb[12][20] => Mux3.IN3
rgb[12][21] => Mux2.IN3
rgb[12][22] => Mux1.IN3
rgb[12][23] => Mux0.IN3
rgb[13][0] => Mux23.IN2
rgb[13][1] => Mux22.IN2
rgb[13][2] => Mux21.IN2
rgb[13][3] => Mux20.IN2
rgb[13][4] => Mux19.IN2
rgb[13][5] => Mux18.IN2
rgb[13][6] => Mux17.IN2
rgb[13][7] => Mux16.IN2
rgb[13][8] => Mux15.IN2
rgb[13][9] => Mux14.IN2
rgb[13][10] => Mux13.IN2
rgb[13][11] => Mux12.IN2
rgb[13][12] => Mux11.IN2
rgb[13][13] => Mux10.IN2
rgb[13][14] => Mux9.IN2
rgb[13][15] => Mux8.IN2
rgb[13][16] => Mux7.IN2
rgb[13][17] => Mux6.IN2
rgb[13][18] => Mux5.IN2
rgb[13][19] => Mux4.IN2
rgb[13][20] => Mux3.IN2
rgb[13][21] => Mux2.IN2
rgb[13][22] => Mux1.IN2
rgb[13][23] => Mux0.IN2
leds <= leds~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[0] <= position[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[1] <= position[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[2] <= position[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[3] <= position[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[4] <= position[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[5] <= position[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[6] <= position[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[7] <= position[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[8] <= position[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[9] <= position[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[10] <= position[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[11] <= position[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[12] <= position[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[13] <= position[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[14] <= position[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[15] <= position[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[16] <= position[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[17] <= position[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[18] <= position[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[19] <= position[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[20] <= position[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[21] <= position[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[22] <= position[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[23] <= position[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[24] <= position[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[25] <= position[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[26] <= position[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[27] <= position[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[28] <= position[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[29] <= position[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[30] <= position[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[31] <= position[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|povDisplay|DriveLed:driveLed4
clk => clkCount[0].CLK
clk => clkCount[1].CLK
clk => clkCount[2].CLK
clk => clkCount[3].CLK
clk => clkCount[4].CLK
clk => clkCount[5].CLK
clk => clkCount[6].CLK
clk => clkCount[7].CLK
clk => clkCount[8].CLK
clk => clkCount[9].CLK
clk => clkCount[10].CLK
clk => clkCount[11].CLK
clk => clkCount[12].CLK
clk => clkCount[13].CLK
clk => clkCount[14].CLK
clk => clkCount[15].CLK
clk => clkCount[16].CLK
clk => clkCount[17].CLK
clk => clkCount[18].CLK
clk => clkCount[19].CLK
clk => clkCount[20].CLK
clk => clkCount[21].CLK
clk => clkCount[22].CLK
clk => clkCount[23].CLK
clk => clkCount[24].CLK
clk => clkCount[25].CLK
clk => clkCount[26].CLK
clk => clkCount[27].CLK
clk => clkCount[28].CLK
clk => clkCount[29].CLK
clk => clkCount[30].CLK
clk => clkCount[31].CLK
clk => leds~reg0.CLK
clk => ledsIndex[0].CLK
clk => ledsIndex[1].CLK
clk => ledsIndex[2].CLK
clk => ledsIndex[3].CLK
clk => ledsIndex[4].CLK
clk => ledsIndex[5].CLK
clk => ledsIndex[6].CLK
clk => ledsIndex[7].CLK
clk => ledsIndex[8].CLK
clk => ledsIndex[9].CLK
clk => ledsIndex[10].CLK
clk => ledsIndex[11].CLK
clk => ledsIndex[12].CLK
clk => ledsIndex[13].CLK
clk => ledsIndex[14].CLK
clk => ledsIndex[15].CLK
clk => ledsIndex[16].CLK
clk => ledsIndex[17].CLK
clk => ledsIndex[18].CLK
clk => ledsIndex[19].CLK
clk => ledsIndex[20].CLK
clk => ledsIndex[21].CLK
clk => ledsIndex[22].CLK
clk => ledsIndex[23].CLK
clk => ledsIndex[24].CLK
clk => ledsIndex[25].CLK
clk => ledsIndex[26].CLK
clk => ledsIndex[27].CLK
clk => ledsIndex[28].CLK
clk => ledsIndex[29].CLK
clk => ledsIndex[30].CLK
clk => ledsIndex[31].CLK
clk => position[0]~reg0.CLK
clk => position[1]~reg0.CLK
clk => position[2]~reg0.CLK
clk => position[3]~reg0.CLK
clk => position[4]~reg0.CLK
clk => position[5]~reg0.CLK
clk => position[6]~reg0.CLK
clk => position[7]~reg0.CLK
clk => position[8]~reg0.CLK
clk => position[9]~reg0.CLK
clk => position[10]~reg0.CLK
clk => position[11]~reg0.CLK
clk => position[12]~reg0.CLK
clk => position[13]~reg0.CLK
clk => position[14]~reg0.CLK
clk => position[15]~reg0.CLK
clk => position[16]~reg0.CLK
clk => position[17]~reg0.CLK
clk => position[18]~reg0.CLK
clk => position[19]~reg0.CLK
clk => position[20]~reg0.CLK
clk => position[21]~reg0.CLK
clk => position[22]~reg0.CLK
clk => position[23]~reg0.CLK
clk => position[24]~reg0.CLK
clk => position[25]~reg0.CLK
clk => position[26]~reg0.CLK
clk => position[27]~reg0.CLK
clk => position[28]~reg0.CLK
clk => position[29]~reg0.CLK
clk => position[30]~reg0.CLK
clk => position[31]~reg0.CLK
clk => colourReg[0].CLK
clk => colourReg[1].CLK
clk => colourReg[2].CLK
clk => colourReg[3].CLK
clk => colourReg[4].CLK
clk => colourReg[5].CLK
clk => colourReg[6].CLK
clk => colourReg[7].CLK
clk => colourReg[8].CLK
clk => colourReg[9].CLK
clk => colourReg[10].CLK
clk => colourReg[11].CLK
clk => colourReg[12].CLK
clk => colourReg[13].CLK
clk => colourReg[14].CLK
clk => colourReg[15].CLK
clk => colourReg[16].CLK
clk => colourReg[17].CLK
clk => colourReg[18].CLK
clk => colourReg[19].CLK
clk => colourReg[20].CLK
clk => colourReg[21].CLK
clk => colourReg[22].CLK
clk => colourReg[23].CLK
clk => reset~3.DATAIN
rgb[0][0] => Mux23.IN15
rgb[0][1] => Mux22.IN15
rgb[0][2] => Mux21.IN15
rgb[0][3] => Mux20.IN15
rgb[0][4] => Mux19.IN15
rgb[0][5] => Mux18.IN15
rgb[0][6] => Mux17.IN15
rgb[0][7] => Mux16.IN15
rgb[0][8] => Mux15.IN15
rgb[0][9] => Mux14.IN15
rgb[0][10] => Mux13.IN15
rgb[0][11] => Mux12.IN15
rgb[0][12] => Mux11.IN15
rgb[0][13] => Mux10.IN15
rgb[0][14] => Mux9.IN15
rgb[0][15] => Mux8.IN15
rgb[0][16] => Mux7.IN15
rgb[0][17] => Mux6.IN15
rgb[0][18] => Mux5.IN15
rgb[0][19] => Mux4.IN15
rgb[0][20] => Mux3.IN15
rgb[0][21] => Mux2.IN15
rgb[0][22] => Mux1.IN15
rgb[0][23] => Mux0.IN15
rgb[1][0] => Mux23.IN14
rgb[1][1] => Mux22.IN14
rgb[1][2] => Mux21.IN14
rgb[1][3] => Mux20.IN14
rgb[1][4] => Mux19.IN14
rgb[1][5] => Mux18.IN14
rgb[1][6] => Mux17.IN14
rgb[1][7] => Mux16.IN14
rgb[1][8] => Mux15.IN14
rgb[1][9] => Mux14.IN14
rgb[1][10] => Mux13.IN14
rgb[1][11] => Mux12.IN14
rgb[1][12] => Mux11.IN14
rgb[1][13] => Mux10.IN14
rgb[1][14] => Mux9.IN14
rgb[1][15] => Mux8.IN14
rgb[1][16] => Mux7.IN14
rgb[1][17] => Mux6.IN14
rgb[1][18] => Mux5.IN14
rgb[1][19] => Mux4.IN14
rgb[1][20] => Mux3.IN14
rgb[1][21] => Mux2.IN14
rgb[1][22] => Mux1.IN14
rgb[1][23] => Mux0.IN14
rgb[2][0] => Mux23.IN13
rgb[2][1] => Mux22.IN13
rgb[2][2] => Mux21.IN13
rgb[2][3] => Mux20.IN13
rgb[2][4] => Mux19.IN13
rgb[2][5] => Mux18.IN13
rgb[2][6] => Mux17.IN13
rgb[2][7] => Mux16.IN13
rgb[2][8] => Mux15.IN13
rgb[2][9] => Mux14.IN13
rgb[2][10] => Mux13.IN13
rgb[2][11] => Mux12.IN13
rgb[2][12] => Mux11.IN13
rgb[2][13] => Mux10.IN13
rgb[2][14] => Mux9.IN13
rgb[2][15] => Mux8.IN13
rgb[2][16] => Mux7.IN13
rgb[2][17] => Mux6.IN13
rgb[2][18] => Mux5.IN13
rgb[2][19] => Mux4.IN13
rgb[2][20] => Mux3.IN13
rgb[2][21] => Mux2.IN13
rgb[2][22] => Mux1.IN13
rgb[2][23] => Mux0.IN13
rgb[3][0] => Mux23.IN12
rgb[3][1] => Mux22.IN12
rgb[3][2] => Mux21.IN12
rgb[3][3] => Mux20.IN12
rgb[3][4] => Mux19.IN12
rgb[3][5] => Mux18.IN12
rgb[3][6] => Mux17.IN12
rgb[3][7] => Mux16.IN12
rgb[3][8] => Mux15.IN12
rgb[3][9] => Mux14.IN12
rgb[3][10] => Mux13.IN12
rgb[3][11] => Mux12.IN12
rgb[3][12] => Mux11.IN12
rgb[3][13] => Mux10.IN12
rgb[3][14] => Mux9.IN12
rgb[3][15] => Mux8.IN12
rgb[3][16] => Mux7.IN12
rgb[3][17] => Mux6.IN12
rgb[3][18] => Mux5.IN12
rgb[3][19] => Mux4.IN12
rgb[3][20] => Mux3.IN12
rgb[3][21] => Mux2.IN12
rgb[3][22] => Mux1.IN12
rgb[3][23] => Mux0.IN12
rgb[4][0] => Mux23.IN11
rgb[4][1] => Mux22.IN11
rgb[4][2] => Mux21.IN11
rgb[4][3] => Mux20.IN11
rgb[4][4] => Mux19.IN11
rgb[4][5] => Mux18.IN11
rgb[4][6] => Mux17.IN11
rgb[4][7] => Mux16.IN11
rgb[4][8] => Mux15.IN11
rgb[4][9] => Mux14.IN11
rgb[4][10] => Mux13.IN11
rgb[4][11] => Mux12.IN11
rgb[4][12] => Mux11.IN11
rgb[4][13] => Mux10.IN11
rgb[4][14] => Mux9.IN11
rgb[4][15] => Mux8.IN11
rgb[4][16] => Mux7.IN11
rgb[4][17] => Mux6.IN11
rgb[4][18] => Mux5.IN11
rgb[4][19] => Mux4.IN11
rgb[4][20] => Mux3.IN11
rgb[4][21] => Mux2.IN11
rgb[4][22] => Mux1.IN11
rgb[4][23] => Mux0.IN11
rgb[5][0] => Mux23.IN10
rgb[5][1] => Mux22.IN10
rgb[5][2] => Mux21.IN10
rgb[5][3] => Mux20.IN10
rgb[5][4] => Mux19.IN10
rgb[5][5] => Mux18.IN10
rgb[5][6] => Mux17.IN10
rgb[5][7] => Mux16.IN10
rgb[5][8] => Mux15.IN10
rgb[5][9] => Mux14.IN10
rgb[5][10] => Mux13.IN10
rgb[5][11] => Mux12.IN10
rgb[5][12] => Mux11.IN10
rgb[5][13] => Mux10.IN10
rgb[5][14] => Mux9.IN10
rgb[5][15] => Mux8.IN10
rgb[5][16] => Mux7.IN10
rgb[5][17] => Mux6.IN10
rgb[5][18] => Mux5.IN10
rgb[5][19] => Mux4.IN10
rgb[5][20] => Mux3.IN10
rgb[5][21] => Mux2.IN10
rgb[5][22] => Mux1.IN10
rgb[5][23] => Mux0.IN10
rgb[6][0] => Mux23.IN9
rgb[6][1] => Mux22.IN9
rgb[6][2] => Mux21.IN9
rgb[6][3] => Mux20.IN9
rgb[6][4] => Mux19.IN9
rgb[6][5] => Mux18.IN9
rgb[6][6] => Mux17.IN9
rgb[6][7] => Mux16.IN9
rgb[6][8] => Mux15.IN9
rgb[6][9] => Mux14.IN9
rgb[6][10] => Mux13.IN9
rgb[6][11] => Mux12.IN9
rgb[6][12] => Mux11.IN9
rgb[6][13] => Mux10.IN9
rgb[6][14] => Mux9.IN9
rgb[6][15] => Mux8.IN9
rgb[6][16] => Mux7.IN9
rgb[6][17] => Mux6.IN9
rgb[6][18] => Mux5.IN9
rgb[6][19] => Mux4.IN9
rgb[6][20] => Mux3.IN9
rgb[6][21] => Mux2.IN9
rgb[6][22] => Mux1.IN9
rgb[6][23] => Mux0.IN9
rgb[7][0] => Mux23.IN8
rgb[7][1] => Mux22.IN8
rgb[7][2] => Mux21.IN8
rgb[7][3] => Mux20.IN8
rgb[7][4] => Mux19.IN8
rgb[7][5] => Mux18.IN8
rgb[7][6] => Mux17.IN8
rgb[7][7] => Mux16.IN8
rgb[7][8] => Mux15.IN8
rgb[7][9] => Mux14.IN8
rgb[7][10] => Mux13.IN8
rgb[7][11] => Mux12.IN8
rgb[7][12] => Mux11.IN8
rgb[7][13] => Mux10.IN8
rgb[7][14] => Mux9.IN8
rgb[7][15] => Mux8.IN8
rgb[7][16] => Mux7.IN8
rgb[7][17] => Mux6.IN8
rgb[7][18] => Mux5.IN8
rgb[7][19] => Mux4.IN8
rgb[7][20] => Mux3.IN8
rgb[7][21] => Mux2.IN8
rgb[7][22] => Mux1.IN8
rgb[7][23] => Mux0.IN8
rgb[8][0] => Mux23.IN7
rgb[8][1] => Mux22.IN7
rgb[8][2] => Mux21.IN7
rgb[8][3] => Mux20.IN7
rgb[8][4] => Mux19.IN7
rgb[8][5] => Mux18.IN7
rgb[8][6] => Mux17.IN7
rgb[8][7] => Mux16.IN7
rgb[8][8] => Mux15.IN7
rgb[8][9] => Mux14.IN7
rgb[8][10] => Mux13.IN7
rgb[8][11] => Mux12.IN7
rgb[8][12] => Mux11.IN7
rgb[8][13] => Mux10.IN7
rgb[8][14] => Mux9.IN7
rgb[8][15] => Mux8.IN7
rgb[8][16] => Mux7.IN7
rgb[8][17] => Mux6.IN7
rgb[8][18] => Mux5.IN7
rgb[8][19] => Mux4.IN7
rgb[8][20] => Mux3.IN7
rgb[8][21] => Mux2.IN7
rgb[8][22] => Mux1.IN7
rgb[8][23] => Mux0.IN7
rgb[9][0] => Mux23.IN6
rgb[9][1] => Mux22.IN6
rgb[9][2] => Mux21.IN6
rgb[9][3] => Mux20.IN6
rgb[9][4] => Mux19.IN6
rgb[9][5] => Mux18.IN6
rgb[9][6] => Mux17.IN6
rgb[9][7] => Mux16.IN6
rgb[9][8] => Mux15.IN6
rgb[9][9] => Mux14.IN6
rgb[9][10] => Mux13.IN6
rgb[9][11] => Mux12.IN6
rgb[9][12] => Mux11.IN6
rgb[9][13] => Mux10.IN6
rgb[9][14] => Mux9.IN6
rgb[9][15] => Mux8.IN6
rgb[9][16] => Mux7.IN6
rgb[9][17] => Mux6.IN6
rgb[9][18] => Mux5.IN6
rgb[9][19] => Mux4.IN6
rgb[9][20] => Mux3.IN6
rgb[9][21] => Mux2.IN6
rgb[9][22] => Mux1.IN6
rgb[9][23] => Mux0.IN6
rgb[10][0] => Mux23.IN5
rgb[10][1] => Mux22.IN5
rgb[10][2] => Mux21.IN5
rgb[10][3] => Mux20.IN5
rgb[10][4] => Mux19.IN5
rgb[10][5] => Mux18.IN5
rgb[10][6] => Mux17.IN5
rgb[10][7] => Mux16.IN5
rgb[10][8] => Mux15.IN5
rgb[10][9] => Mux14.IN5
rgb[10][10] => Mux13.IN5
rgb[10][11] => Mux12.IN5
rgb[10][12] => Mux11.IN5
rgb[10][13] => Mux10.IN5
rgb[10][14] => Mux9.IN5
rgb[10][15] => Mux8.IN5
rgb[10][16] => Mux7.IN5
rgb[10][17] => Mux6.IN5
rgb[10][18] => Mux5.IN5
rgb[10][19] => Mux4.IN5
rgb[10][20] => Mux3.IN5
rgb[10][21] => Mux2.IN5
rgb[10][22] => Mux1.IN5
rgb[10][23] => Mux0.IN5
rgb[11][0] => Mux23.IN4
rgb[11][1] => Mux22.IN4
rgb[11][2] => Mux21.IN4
rgb[11][3] => Mux20.IN4
rgb[11][4] => Mux19.IN4
rgb[11][5] => Mux18.IN4
rgb[11][6] => Mux17.IN4
rgb[11][7] => Mux16.IN4
rgb[11][8] => Mux15.IN4
rgb[11][9] => Mux14.IN4
rgb[11][10] => Mux13.IN4
rgb[11][11] => Mux12.IN4
rgb[11][12] => Mux11.IN4
rgb[11][13] => Mux10.IN4
rgb[11][14] => Mux9.IN4
rgb[11][15] => Mux8.IN4
rgb[11][16] => Mux7.IN4
rgb[11][17] => Mux6.IN4
rgb[11][18] => Mux5.IN4
rgb[11][19] => Mux4.IN4
rgb[11][20] => Mux3.IN4
rgb[11][21] => Mux2.IN4
rgb[11][22] => Mux1.IN4
rgb[11][23] => Mux0.IN4
rgb[12][0] => Mux23.IN3
rgb[12][1] => Mux22.IN3
rgb[12][2] => Mux21.IN3
rgb[12][3] => Mux20.IN3
rgb[12][4] => Mux19.IN3
rgb[12][5] => Mux18.IN3
rgb[12][6] => Mux17.IN3
rgb[12][7] => Mux16.IN3
rgb[12][8] => Mux15.IN3
rgb[12][9] => Mux14.IN3
rgb[12][10] => Mux13.IN3
rgb[12][11] => Mux12.IN3
rgb[12][12] => Mux11.IN3
rgb[12][13] => Mux10.IN3
rgb[12][14] => Mux9.IN3
rgb[12][15] => Mux8.IN3
rgb[12][16] => Mux7.IN3
rgb[12][17] => Mux6.IN3
rgb[12][18] => Mux5.IN3
rgb[12][19] => Mux4.IN3
rgb[12][20] => Mux3.IN3
rgb[12][21] => Mux2.IN3
rgb[12][22] => Mux1.IN3
rgb[12][23] => Mux0.IN3
rgb[13][0] => Mux23.IN2
rgb[13][1] => Mux22.IN2
rgb[13][2] => Mux21.IN2
rgb[13][3] => Mux20.IN2
rgb[13][4] => Mux19.IN2
rgb[13][5] => Mux18.IN2
rgb[13][6] => Mux17.IN2
rgb[13][7] => Mux16.IN2
rgb[13][8] => Mux15.IN2
rgb[13][9] => Mux14.IN2
rgb[13][10] => Mux13.IN2
rgb[13][11] => Mux12.IN2
rgb[13][12] => Mux11.IN2
rgb[13][13] => Mux10.IN2
rgb[13][14] => Mux9.IN2
rgb[13][15] => Mux8.IN2
rgb[13][16] => Mux7.IN2
rgb[13][17] => Mux6.IN2
rgb[13][18] => Mux5.IN2
rgb[13][19] => Mux4.IN2
rgb[13][20] => Mux3.IN2
rgb[13][21] => Mux2.IN2
rgb[13][22] => Mux1.IN2
rgb[13][23] => Mux0.IN2
leds <= leds~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[0] <= position[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[1] <= position[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[2] <= position[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[3] <= position[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[4] <= position[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[5] <= position[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[6] <= position[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[7] <= position[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[8] <= position[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[9] <= position[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[10] <= position[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[11] <= position[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[12] <= position[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[13] <= position[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[14] <= position[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[15] <= position[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[16] <= position[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[17] <= position[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[18] <= position[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[19] <= position[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[20] <= position[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[21] <= position[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[22] <= position[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[23] <= position[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[24] <= position[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[25] <= position[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[26] <= position[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[27] <= position[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[28] <= position[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[29] <= position[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[30] <= position[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[31] <= position[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


