(S (PP (IN In) (NP (DT a) (NN multiprocessor) (NAC (NN system) (PP (IN on) (NP (NN chip)))) (PRN (-LRB- -LRB-) (NP (NNP MPSoC)) (-RRB- -RRB-)) (VBZ IC))) (NP (DT the) (NN processor)) (VP (VBZ is) (NP (NP (CD one)) (PP (IN of) (NP (DT the) (JJS highest) (NN heat) (VBG dissipating) (NNS devices))))) (. .))
(S (NP (NP (DT The) (NN temperature)) (VP (VBN generated) (PP (IN in) (NP (DT an) (NNP IC))))) (VP (MD may) (VP (VB vary) (PP (IN with) (NP (NP (NN floor) (NN plan)) (PP (IN of) (NP (DT the) (NN chip))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (NP (NP (DT an) (NN integration) (CC and) (JJ thermal) (NN analysis) (NN methodology)) (SBAR (S (VP (TO to) (VP (VB extract) (NP (NP (DT the) (NX (NX (JJ peak) (NN temperature)) (CC and) (NN temperature) (NN distribution))) (PP (IN of) (NP (ADJP (JJ 2-dimensional) (CC and) (JJ 3-dimensional)) (NN multiprocessor) (NN system-on-chip)))))))))) (. .))
(S (SBAR (IN As) (S (NP (PRP we)) (VP (VBP know)))) (NP (NP (DT the) (JJ peak) (NN temperature)) (PP (IN of) (NP (NN chip)))) (VP (NNS increases) (PP (IN in) (NP (JJ 3-dimensional) (NNS structures))) (PP (VBN compared) (PP (TO to) (NP (JJ 2-dimensional) (NNS ones)))) (PP (JJ due) (TO to) (NP (NP (DT the) (JJ reduced) (NN space)) (PP (IN in) (NP (ADJP (JJ intra-layer) (CC and) (JJ inter-layer)) (NNS components)))))) (. .))
(S (PP (IN In) (NP (ADJP (JJ sub-nanometre) (NN scale)) (NNS technologies))) (, ,) (NP (NP (PRP it))) (VP (VBZ is) (ADJP (JJ inevitable)) (S (VP (TO to) (VP (VB analysis) (NP (NP (DT the) (NN heat)) (VP (VBD developed) (PP (IN in) (NP (JJ individual) (NN chip))))) (S (VP (TO to) (VP (VB extract) (NP (NP (DT the) (NN temperature) (NN distribution)) (PP (IN of) (NP (DT the) (JJ entire) (NN chip))))))))))) (. .))
(S (PP (IN With) (NP (NP (DT the) (NN technology) (VBG scaling)) (PP (IN in) (NP (JJ new) (NN generation) (NNP ICs))))) (NP (ADJP (JJR more) (CC and) (JJR more)) (NNS components)) (VP (VBP are) (VP (VBN integrated) (PP (TO to) (NP (DT a) (JJR smaller) (NN area))))) (. .))
(S (PP (IN Along) (PP (IN with) (NP (DT the) (JJ other) (NNS parameters)))) (NP (JJ threshold) (NN voltage)) (VP (VBZ is) (ADVP (RB also)) (VP (VP (VBN scaled) (PRT (RP down))) (SBAR (WHNP (WDT which)) (S (VP (NNS results) (PP (IN in) (NP (NP (JJ exponential) (NN increase)) (PP (IN in) (NP (JJ leakage) (JJ current)))))))))) (. .))
(S (NP (DT This)) (VP (VBZ has) (VP (VBN resulted) (PP (IN in) (NP (NP (NN rise)) (PP (IN in) (NP (NN hotspot) (NN temperature) (NN value))) (ADJP (JJ due) (PP (TO to) (NP (NP (VB increase)) (PP (IN in) (NP (JJ leakage) (NN power)))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP have) (VP (VBN analysed) (NP (NP (DT the) (NN temperature)) (VP (VBD developed) (PP (IN in) (NP (NP (DT an) (NNP IC)) (PP (IN with) (NP (NP (CD four) (JJ identical) (NNS processors)) (PP (IN at) (NP (CD 2.4) (NNP GHz))) (PP (IN in) (NP (JJ different) (NNS floorplans))))))))))) (. .))
(S (NP (DT The) (NN analysis)) (VP (VBZ has) (VP (VBN been) (VP (VBN done) (PP (IN for) (NP (DT both) (CD 2D) (CC and) (CD 3D) (NNS arrangements)))))) (. .))
(S (PP (IN In) (NP (DT the) (CD 3D) (NN arrangement))) (, ,) (NP (DT a) (ADJP (CD three) (JJ layered)) (NN structure)) (VP (VBZ has) (VP (VBN been) (VP (VBN considered) (PP (IN with) (NP (NP (CD two) (NNP Silicon) (NNS layers)) (CC and) (NP (NP (DT a) (JJ thermal) (NN interface) (NN material)) (PRN (-LRB- -LRB-) (NP (NNP TIM)) (-RRB- -RRB-))) (PP (IN in) (PP (IN between) (NP (PRP them))))))))) (. .))
(S (PP (VBN Based) (PP (IN on) (NP (JJ experimental) (NNS results)))) (NP (DT the) (NN paper)) (VP (VBZ proposes) (NP (NP (DT a) (NN methodology)) (SBAR (S (VP (TO to) (VP (VB reduce) (NP (NP (DT the) (NN peak) (NN temperature)) (VP (VBD developed) (PP (IN in) (NP (CD 2D) (CC and) (CD 3D) (JJ integrated) (NNS circuits))))))))))) (. .))
