

================================================================
== Synthesis Summary Report of 'relu_fwd'
================================================================
+ General Information: 
    * Date:           Fri Apr 29 11:49:22 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        relu_fwd
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+------------+-----------+-----+
    |       Modules      |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |    |            |           |     |
    |       & Loops      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF     |    LUT    | URAM|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+------------+-----------+-----+
    |+ relu_fwd          |  Timing|   0.00|        -|          -|         -|        -|     -|        no|  3 (1%)|   -|  1043 (~0%)|  1366 (2%)|    -|
    | o VITIS_LOOP_21_1  |       -|  -7.30|        -|          -|         3|        1|     -|       yes|       -|   -|           -|          -|    -|
    | o VITIS_LOOP_31_2  |       -|  -7.30|      128|  1.280e+03|         3|        1|   127|       yes|       -|   -|           -|          -|    -|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+------------+-----------+-----+

