//Verilog generated by VPR 0.0.0+655b34d3 from post-place-and-route implementation
module reg2reg (
    input \clock0 ,
    input \in1 ,
    output \out 
);

    //Wires
    wire \clock0_output_0_0 ;
    wire \in1_output_0_0 ;
    wire \dffsre_out_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffsre_in_reg1_output_0_0 ;
    wire \dffsre_in_reg1_clock_0_0 ;
    wire \dffsre_out_clock_0_0 ;
    wire \dffsre_in_reg1_input_0_0 ;
    wire \out_input_0_0 ;
    wire \dffsre_in_reg1_input_1_0 ;
    wire \dffsre_in_reg1_input_2_0 ;
    wire \dffsre_in_reg1_input_3_0 ;
    wire \dffsre_out_input_1_0 ;
    wire \dffsre_out_input_2_0 ;
    wire \dffsre_out_input_3_0 ;
    wire \dffsre_out_input_0_0 ;

    //IO assignments
    assign \out  = \out_input_0_0 ;
    assign \clock0_output_0_0  = \clock0 ;
    assign \in1_output_0_0  = \in1 ;

    //Interconnect
    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffsre_in_reg1_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffsre_in_reg1_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffsre_out_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffsre_out_clock_0_0 )
    );

    fpga_interconnect \routing_segment_in1_output_0_0_to_dffsre_in_reg1_input_0_0  (
        .datain(\in1_output_0_0 ),
        .dataout(\dffsre_in_reg1_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_out_output_0_0_to_out_input_0_0  (
        .datain(\dffsre_out_output_0_0 ),
        .dataout(\out_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_in_reg1_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_in_reg1_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_in_reg1_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_in_reg1_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_in_reg1_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_in_reg1_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_out_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_out_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_out_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_out_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_out_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_out_input_3_0 )
    );

    fpga_interconnect \routing_segment_dffsre_in_reg1_output_0_0_to_dffsre_out_input_0_0  (
        .datain(\dffsre_in_reg1_output_0_0 ),
        .dataout(\dffsre_out_input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0}),
        .out(\lut_$true_output_0_0 )
    );

    dffsre #(
    ) \dffsre_in_reg1  (
        .C(\dffsre_in_reg1_clock_0_0 ),
        .D(\dffsre_in_reg1_input_0_0 ),
        .E(\dffsre_in_reg1_input_3_0 ),
        .R(\dffsre_in_reg1_input_2_0 ),
        .S(\dffsre_in_reg1_input_1_0 ),
        .Q(\dffsre_in_reg1_output_0_0 )
    );

    dffsre #(
    ) \dffsre_out  (
        .C(\dffsre_out_clock_0_0 ),
        .D(\dffsre_out_input_0_0 ),
        .E(\dffsre_out_input_3_0 ),
        .R(\dffsre_out_input_2_0 ),
        .S(\dffsre_out_input_1_0 ),
        .Q(\dffsre_out_output_0_0 )
    );


endmodule
