$date
	Fri Jul 30 14:04:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! P [3:0] $end
$var reg 1 " A $end
$var reg 4 # B [3:0] $end
$scope module inst0 $end
$var wire 1 " A $end
$var wire 4 $ B [3:0] $end
$var wire 4 % P [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#1
1"
#2
0"
b0 !
b0 %
b1 #
b1 $
#3
b1 !
b1 %
1"
#4
0"
b0 !
b0 %
b10 #
b10 $
#5
b10 !
b10 %
1"
#6
0"
b0 !
b0 %
b11 #
b11 $
#7
b11 !
b11 %
1"
#8
0"
b0 !
b0 %
b100 #
b100 $
#9
b100 !
b100 %
1"
#10
0"
b0 !
b0 %
b101 #
b101 $
#11
b101 !
b101 %
1"
#12
0"
b0 !
b0 %
b110 #
b110 $
#13
b110 !
b110 %
1"
#14
0"
b0 !
b0 %
b111 #
b111 $
#15
b111 !
b111 %
1"
#16
0"
b0 !
b0 %
b1000 #
b1000 $
#17
b1000 !
b1000 %
1"
#18
0"
b0 !
b0 %
b1001 #
b1001 $
#19
b1001 !
b1001 %
1"
#20
0"
b0 !
b0 %
b1010 #
b1010 $
#21
b1010 !
b1010 %
1"
#22
0"
b0 !
b0 %
b1011 #
b1011 $
#23
b1011 !
b1011 %
1"
#24
0"
b0 !
b0 %
b1100 #
b1100 $
#25
b1100 !
b1100 %
1"
#26
0"
b0 !
b0 %
b1101 #
b1101 $
#27
b1101 !
b1101 %
1"
#28
0"
b0 !
b0 %
b1110 #
b1110 $
#29
b1110 !
b1110 %
1"
#30
0"
b0 !
b0 %
b1111 #
b1111 $
#31
b1111 !
b1111 %
1"
#32
0"
b0 !
b0 %
b0 #
b0 $
