Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Mar  3 23:30:37 2025
| Host         : Shreeya_k running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file modifeid_booth_timing_summary_routed.rpt -pb modifeid_booth_timing_summary_routed.pb -rpx modifeid_booth_timing_summary_routed.rpx -warn_on_violation
| Design       : modifeid_booth
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M[4]
                            (input port)
  Destination:            AQ[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.673ns  (logic 6.500ns (47.538%)  route 7.173ns (52.462%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT1=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  M[4] (IN)
                         net (fo=0)                   0.000     0.000    M[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  M_IBUF[4]_inst/O
                         net (fo=10, routed)          1.760     2.727    M_IBUF[4]
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  AQ_OBUF[5]_inst_i_15/O
                         net (fo=2, routed)           0.591     3.443    AQ_OBUF[5]_inst_i_15_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I3_O)        0.124     3.567 r  AQ_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.805     4.372    p_0_in0
    SLICE_X1Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.496 r  AQ_OBUF[5]_inst_i_13/O
                         net (fo=1, routed)           0.000     4.496    AQ_OBUF[5]_inst_i_13_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.136 f  AQ_OBUF[5]_inst_i_2/O[3]
                         net (fo=4, routed)           0.855     5.990    p_3_out__0[7]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.306     6.296 r  AQ_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.324     6.620    AQ_OBUF[15]_inst_i_8_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.058 r  AQ_OBUF[15]_inst_i_3/O[3]
                         net (fo=4, routed)           0.835     7.893    p_3_out[7]
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.306     8.199 r  AQ_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.199    AQ_OBUF[15]_inst_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.842 r  AQ_OBUF[15]_inst_i_1/O[3]
                         net (fo=3, routed)           2.003    10.845    AQ_OBUF[13]
    V17                  OBUF (Prop_obuf_I_O)         2.828    13.673 r  AQ_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.673    AQ[13]
    V17                                                               r  AQ[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[4]
                            (input port)
  Destination:            AQ[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.537ns  (logic 6.503ns (48.043%)  route 7.033ns (51.957%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT1=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  M[4] (IN)
                         net (fo=0)                   0.000     0.000    M[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  M_IBUF[4]_inst/O
                         net (fo=10, routed)          1.760     2.727    M_IBUF[4]
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  AQ_OBUF[5]_inst_i_15/O
                         net (fo=2, routed)           0.591     3.443    AQ_OBUF[5]_inst_i_15_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I3_O)        0.124     3.567 r  AQ_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.805     4.372    p_0_in0
    SLICE_X1Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.496 r  AQ_OBUF[5]_inst_i_13/O
                         net (fo=1, routed)           0.000     4.496    AQ_OBUF[5]_inst_i_13_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.136 f  AQ_OBUF[5]_inst_i_2/O[3]
                         net (fo=4, routed)           0.855     5.990    p_3_out__0[7]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.306     6.296 r  AQ_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.324     6.620    AQ_OBUF[15]_inst_i_8_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.058 r  AQ_OBUF[15]_inst_i_3/O[3]
                         net (fo=4, routed)           0.835     7.893    p_3_out[7]
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.306     8.199 r  AQ_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.199    AQ_OBUF[15]_inst_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.842 r  AQ_OBUF[15]_inst_i_1/O[3]
                         net (fo=3, routed)           1.863    10.705    AQ_OBUF[13]
    U16                  OBUF (Prop_obuf_I_O)         2.831    13.537 r  AQ_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.537    AQ[14]
    U16                                                               r  AQ[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q[3]
                            (input port)
  Destination:            AQ[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.467ns  (logic 6.660ns (49.456%)  route 6.807ns (50.544%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  Q[3] (IN)
                         net (fo=0)                   0.000     0.000    Q[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  Q_IBUF[3]_inst/O
                         net (fo=17, routed)          2.178     3.132    Q_IBUF[3]
    SLICE_X3Y67          LUT5 (Prop_lut5_I1_O)        0.124     3.256 r  AQ_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.797     4.053    p_0_out[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.177 r  AQ_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.177    AQ_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.817 r  AQ_OBUF[3]_inst_i_1/O[3]
                         net (fo=2, routed)           0.676     5.493    p_3_out__0[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.306     5.799 r  AQ_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.799    AQ_OBUF[5]_inst_i_6_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.349 r  AQ_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.349    AQ_OBUF[5]_inst_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.571 r  AQ_OBUF[15]_inst_i_3/O[0]
                         net (fo=2, routed)           1.132     7.703    p_3_out[4]
    SLICE_X2Y66          LUT6 (Prop_lut6_I5_O)        0.299     8.002 r  AQ_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.002    AQ_OBUF[9]_inst_i_4_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.382 r  AQ_OBUF[9]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.382    AQ_OBUF[9]_inst_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.601 r  AQ_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, routed)           2.023    10.625    AQ_OBUF[10]
    U12                  OBUF (Prop_obuf_I_O)         2.842    13.467 r  AQ_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.467    AQ[10]
    U12                                                               r  AQ[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[4]
                            (input port)
  Destination:            AQ[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.461ns  (logic 6.438ns (47.827%)  route 7.023ns (52.173%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT1=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  M[4] (IN)
                         net (fo=0)                   0.000     0.000    M[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  M_IBUF[4]_inst/O
                         net (fo=10, routed)          1.760     2.727    M_IBUF[4]
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  AQ_OBUF[5]_inst_i_15/O
                         net (fo=2, routed)           0.591     3.443    AQ_OBUF[5]_inst_i_15_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I3_O)        0.124     3.567 r  AQ_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.805     4.372    p_0_in0
    SLICE_X1Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.496 r  AQ_OBUF[5]_inst_i_13/O
                         net (fo=1, routed)           0.000     4.496    AQ_OBUF[5]_inst_i_13_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.136 f  AQ_OBUF[5]_inst_i_2/O[3]
                         net (fo=4, routed)           0.855     5.990    p_3_out__0[7]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.306     6.296 r  AQ_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.324     6.620    AQ_OBUF[15]_inst_i_8_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.058 r  AQ_OBUF[15]_inst_i_3/O[3]
                         net (fo=4, routed)           0.835     7.893    p_3_out[7]
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.306     8.199 r  AQ_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.199    AQ_OBUF[15]_inst_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.777 r  AQ_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, routed)           1.853    10.630    AQ_OBUF[12]
    T11                  OBUF (Prop_obuf_I_O)         2.831    13.461 r  AQ_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.461    AQ[12]
    T11                                                               r  AQ[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q[3]
                            (input port)
  Destination:            AQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.450ns  (logic 6.762ns (50.271%)  route 6.689ns (49.729%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  Q[3] (IN)
                         net (fo=0)                   0.000     0.000    Q[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  Q_IBUF[3]_inst/O
                         net (fo=17, routed)          2.178     3.132    Q_IBUF[3]
    SLICE_X3Y67          LUT5 (Prop_lut5_I1_O)        0.124     3.256 r  AQ_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.797     4.053    p_0_out[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.177 r  AQ_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.177    AQ_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.817 r  AQ_OBUF[3]_inst_i_1/O[3]
                         net (fo=2, routed)           0.676     5.493    p_3_out__0[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.306     5.799 r  AQ_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.799    AQ_OBUF[5]_inst_i_6_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.349 r  AQ_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.349    AQ_OBUF[5]_inst_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.571 r  AQ_OBUF[15]_inst_i_3/O[0]
                         net (fo=2, routed)           1.132     7.703    p_3_out[4]
    SLICE_X2Y66          LUT6 (Prop_lut6_I5_O)        0.299     8.002 r  AQ_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.002    AQ_OBUF[9]_inst_i_4_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.382 r  AQ_OBUF[9]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.382    AQ_OBUF[9]_inst_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.705 r  AQ_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, routed)           1.905    10.611    AQ_OBUF[11]
    U11                  OBUF (Prop_obuf_I_O)         2.840    13.450 r  AQ_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.450    AQ[11]
    U11                                                               r  AQ[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[4]
                            (input port)
  Destination:            AQ[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.380ns  (logic 6.497ns (48.556%)  route 6.883ns (51.444%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT1=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  M[4] (IN)
                         net (fo=0)                   0.000     0.000    M[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  M_IBUF[4]_inst/O
                         net (fo=10, routed)          1.760     2.727    M_IBUF[4]
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  AQ_OBUF[5]_inst_i_15/O
                         net (fo=2, routed)           0.591     3.443    AQ_OBUF[5]_inst_i_15_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I3_O)        0.124     3.567 r  AQ_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.805     4.372    p_0_in0
    SLICE_X1Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.496 r  AQ_OBUF[5]_inst_i_13/O
                         net (fo=1, routed)           0.000     4.496    AQ_OBUF[5]_inst_i_13_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.136 f  AQ_OBUF[5]_inst_i_2/O[3]
                         net (fo=4, routed)           0.855     5.990    p_3_out__0[7]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.306     6.296 r  AQ_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.324     6.620    AQ_OBUF[15]_inst_i_8_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.058 r  AQ_OBUF[15]_inst_i_3/O[3]
                         net (fo=4, routed)           0.835     7.893    p_3_out[7]
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.306     8.199 r  AQ_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.199    AQ_OBUF[15]_inst_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.842 r  AQ_OBUF[15]_inst_i_1/O[3]
                         net (fo=3, routed)           1.713    10.555    AQ_OBUF[13]
    U18                  OBUF (Prop_obuf_I_O)         2.825    13.380 r  AQ_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.380    AQ[15]
    U18                                                               r  AQ[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q[3]
                            (input port)
  Destination:            AQ[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.148ns  (logic 6.318ns (48.052%)  route 6.830ns (51.948%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  Q[3] (IN)
                         net (fo=0)                   0.000     0.000    Q[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  Q_IBUF[3]_inst/O
                         net (fo=17, routed)          2.178     3.132    Q_IBUF[3]
    SLICE_X3Y67          LUT5 (Prop_lut5_I1_O)        0.124     3.256 r  AQ_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.797     4.053    p_0_out[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.177 r  AQ_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.177    AQ_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.817 r  AQ_OBUF[3]_inst_i_1/O[3]
                         net (fo=2, routed)           0.676     5.493    p_3_out__0[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.306     5.799 r  AQ_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.799    AQ_OBUF[5]_inst_i_6_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.349 r  AQ_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.349    AQ_OBUF[5]_inst_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.571 r  AQ_OBUF[15]_inst_i_3/O[0]
                         net (fo=2, routed)           1.132     7.703    p_3_out[4]
    SLICE_X2Y66          LUT6 (Prop_lut6_I5_O)        0.299     8.002 r  AQ_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.002    AQ_OBUF[9]_inst_i_4_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     8.252 r  AQ_OBUF[9]_inst_i_1/O[2]
                         net (fo=1, routed)           2.047    10.299    AQ_OBUF[8]
    V10                  OBUF (Prop_obuf_I_O)         2.849    13.148 r  AQ_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.148    AQ[8]
    V10                                                               r  AQ[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q[3]
                            (input port)
  Destination:            AQ[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.082ns  (logic 6.417ns (49.055%)  route 6.664ns (50.945%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  Q[3] (IN)
                         net (fo=0)                   0.000     0.000    Q[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  Q_IBUF[3]_inst/O
                         net (fo=17, routed)          2.178     3.132    Q_IBUF[3]
    SLICE_X3Y67          LUT5 (Prop_lut5_I1_O)        0.124     3.256 r  AQ_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.797     4.053    p_0_out[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.177 r  AQ_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.177    AQ_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.817 r  AQ_OBUF[3]_inst_i_1/O[3]
                         net (fo=2, routed)           0.676     5.493    p_3_out__0[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.306     5.799 r  AQ_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.799    AQ_OBUF[5]_inst_i_6_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.349 r  AQ_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.349    AQ_OBUF[5]_inst_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.571 r  AQ_OBUF[15]_inst_i_3/O[0]
                         net (fo=2, routed)           1.132     7.703    p_3_out[4]
    SLICE_X2Y66          LUT6 (Prop_lut6_I5_O)        0.299     8.002 r  AQ_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.002    AQ_OBUF[9]_inst_i_4_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.354 r  AQ_OBUF[9]_inst_i_1/O[3]
                         net (fo=1, routed)           1.881    10.235    AQ_OBUF[9]
    V12                  OBUF (Prop_obuf_I_O)         2.846    13.082 r  AQ_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.082    AQ[9]
    V12                                                               r  AQ[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q[3]
                            (input port)
  Destination:            AQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.703ns  (logic 6.168ns (48.557%)  route 6.535ns (51.443%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  Q[3] (IN)
                         net (fo=0)                   0.000     0.000    Q[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  Q_IBUF[3]_inst/O
                         net (fo=17, routed)          2.178     3.132    Q_IBUF[3]
    SLICE_X3Y67          LUT5 (Prop_lut5_I1_O)        0.124     3.256 r  AQ_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.797     4.053    p_0_out[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.177 r  AQ_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.177    AQ_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.817 r  AQ_OBUF[3]_inst_i_1/O[3]
                         net (fo=2, routed)           0.676     5.493    p_3_out__0[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.306     5.799 r  AQ_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.799    AQ_OBUF[5]_inst_i_6_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.439 r  AQ_OBUF[5]_inst_i_1/O[3]
                         net (fo=2, routed)           0.816     7.255    p_3_out[3]
    SLICE_X2Y66          LUT6 (Prop_lut6_I5_O)        0.306     7.561 r  AQ_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.561    AQ_OBUF[9]_inst_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.791 r  AQ_OBUF[9]_inst_i_1/O[1]
                         net (fo=1, routed)           2.067     9.859    AQ_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.844    12.703 r  AQ_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.703    AQ[7]
    V11                                                               r  AQ[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q[3]
                            (input port)
  Destination:            AQ[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.143ns  (logic 6.232ns (51.327%)  route 5.910ns (48.673%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  Q[3] (IN)
                         net (fo=0)                   0.000     0.000    Q[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  Q_IBUF[3]_inst/O
                         net (fo=17, routed)          2.178     3.132    Q_IBUF[3]
    SLICE_X3Y67          LUT5 (Prop_lut5_I1_O)        0.124     3.256 r  AQ_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.797     4.053    p_0_out[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.177 r  AQ_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.177    AQ_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.817 r  AQ_OBUF[3]_inst_i_1/O[3]
                         net (fo=2, routed)           0.676     5.493    p_3_out__0[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.306     5.799 r  AQ_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.799    AQ_OBUF[5]_inst_i_6_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.379 r  AQ_OBUF[5]_inst_i_1/O[2]
                         net (fo=1, routed)           0.342     6.721    p_3_out[2]
    SLICE_X2Y66          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.688     7.409 r  AQ_OBUF[9]_inst_i_1/O[0]
                         net (fo=1, routed)           1.918     9.326    AQ_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         2.816    12.143 r  AQ_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.143    AQ[6]
    U14                                                               r  AQ[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M[5]
                            (input port)
  Destination:            AQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.561ns (63.266%)  route 0.907ns (36.734%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  M[5] (IN)
                         net (fo=0)                   0.000     0.000    M[5]
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  M_IBUF[5]_inst/O
                         net (fo=12, routed)          0.469     0.682    M_IBUF[5]
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.727 r  AQ_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.727    AQ_OBUF[15]_inst_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.793 r  AQ_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, routed)           0.437     1.231    AQ_OBUF[11]
    U11                  OBUF (Prop_obuf_I_O)         1.237     2.468 r  AQ_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.468    AQ[11]
    U11                                                               r  AQ[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[0]
                            (input port)
  Destination:            AQ[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.489ns (60.065%)  route 0.990ns (39.935%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  M[0] (IN)
                         net (fo=0)                   0.000     0.000    M[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  M_IBUF[0]_inst/O
                         net (fo=17, routed)          0.446     0.660    M_IBUF[0]
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.043     0.703 r  AQ_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.544     1.247    AQ_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         1.232     2.479 r  AQ_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.479    AQ[0]
    R10                                                               r  AQ[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[0]
                            (input port)
  Destination:            AQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.566ns (63.134%)  route 0.915ns (36.866%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  M[0] (IN)
                         net (fo=0)                   0.000     0.000    M[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  M_IBUF[0]_inst/O
                         net (fo=17, routed)          0.406     0.620    M_IBUF[0]
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.045     0.665 r  AQ_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.665    AQ_OBUF[9]_inst_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.731 r  AQ_OBUF[9]_inst_i_1/O[1]
                         net (fo=1, routed)           0.508     1.239    AQ_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         1.241     2.481 r  AQ_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.481    AQ[7]
    V11                                                               r  AQ[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[0]
                            (input port)
  Destination:            AQ[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.551ns (62.463%)  route 0.932ns (37.537%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  M[0] (IN)
                         net (fo=0)                   0.000     0.000    M[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  M_IBUF[0]_inst/O
                         net (fo=17, routed)          0.492     0.706    M_IBUF[0]
    SLICE_X2Y66          LUT3 (Prop_lut3_I0_O)        0.045     0.751 r  AQ_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.751    AQ_OBUF[9]_inst_i_6_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.821 r  AQ_OBUF[9]_inst_i_1/O[0]
                         net (fo=1, routed)           0.440     1.261    AQ_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.222     2.483 r  AQ_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.483    AQ[6]
    U14                                                               r  AQ[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[5]
                            (input port)
  Destination:            AQ[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.547ns (62.291%)  route 0.936ns (37.709%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  M[5] (IN)
                         net (fo=0)                   0.000     0.000    M[5]
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  M_IBUF[5]_inst/O
                         net (fo=12, routed)          0.572     0.785    M_IBUF[5]
    SLICE_X2Y67          LUT6 (Prop_lut6_I4_O)        0.045     0.830 r  AQ_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.830    AQ_OBUF[15]_inst_i_4_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.894 r  AQ_OBUF[15]_inst_i_1/O[3]
                         net (fo=3, routed)           0.364     1.258    AQ_OBUF[13]
    U18                  OBUF (Prop_obuf_I_O)         1.225     2.483 r  AQ_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.483    AQ[15]
    U18                                                               r  AQ[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[0]
                            (input port)
  Destination:            AQ[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.677ns (67.091%)  route 0.822ns (32.909%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  M[0] (IN)
                         net (fo=0)                   0.000     0.000    M[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  M_IBUF[0]_inst/O
                         net (fo=17, routed)          0.406     0.620    M_IBUF[0]
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.045     0.665 r  AQ_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.665    AQ_OBUF[9]_inst_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.837 r  AQ_OBUF[9]_inst_i_1/O[3]
                         net (fo=1, routed)           0.416     1.253    AQ_OBUF[9]
    V12                  OBUF (Prop_obuf_I_O)         1.246     2.499 r  AQ_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.499    AQ[9]
    V12                                                               r  AQ[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[1]
                            (input port)
  Destination:            AQ[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.542ns (61.691%)  route 0.958ns (38.309%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  M[1] (IN)
                         net (fo=0)                   0.000     0.000    M[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  M_IBUF[1]_inst/O
                         net (fo=13, routed)          0.436     0.643    M_IBUF[1]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.045     0.688 r  AQ_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.688    AQ_OBUF[5]_inst_i_6_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.753 r  AQ_OBUF[5]_inst_i_1/O[1]
                         net (fo=1, routed)           0.521     1.274    AQ_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         1.226     2.500 r  AQ_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.500    AQ[5]
    V14                                                               r  AQ[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[0]
                            (input port)
  Destination:            AQ[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.557ns (62.272%)  route 0.944ns (37.728%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  M[0] (IN)
                         net (fo=0)                   0.000     0.000    M[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  M_IBUF[0]_inst/O
                         net (fo=17, routed)          0.447     0.661    M_IBUF[0]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.045     0.706 r  AQ_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.706    AQ_OBUF[5]_inst_i_7_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.776 r  AQ_OBUF[5]_inst_i_1/O[0]
                         net (fo=1, routed)           0.496     1.272    AQ_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         1.228     2.501 r  AQ_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.501    AQ[4]
    T13                                                               r  AQ[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[5]
                            (input port)
  Destination:            AQ[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.642ns (65.198%)  route 0.877ns (34.802%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  M[5] (IN)
                         net (fo=0)                   0.000     0.000    M[5]
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  M_IBUF[5]_inst/O
                         net (fo=12, routed)          0.469     0.682    M_IBUF[5]
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.727 r  AQ_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.727    AQ_OBUF[15]_inst_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     0.878 r  AQ_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, routed)           0.408     1.286    AQ_OBUF[12]
    T11                  OBUF (Prop_obuf_I_O)         1.233     2.519 r  AQ_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.519    AQ[12]
    T11                                                               r  AQ[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M[2]
                            (input port)
  Destination:            AQ[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.546ns (61.310%)  route 0.975ns (38.690%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  M[2] (IN)
                         net (fo=0)                   0.000     0.000    M[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  M_IBUF[2]_inst/O
                         net (fo=12, routed)          0.400     0.611    M_IBUF[2]
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.045     0.656 r  AQ_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.656    AQ_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.721 r  AQ_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           0.575     1.296    AQ_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         1.225     2.521 r  AQ_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.521    AQ[3]
    U13                                                               r  AQ[3] (OUT)
  -------------------------------------------------------------------    -------------------





