PPA Report for polarity_config_reset_detector.v (Module: polarity_config_reset_detector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 15
IO Count: 15
Cell Count: 58

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1111.11 MHz
Reg-to-Reg Critical Path Delay: 0.771 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
