// Seed: 3086568472
`define pp_3 0
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
);
  assign id_1 = 1 + 1'b0;
endmodule
