{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625772429401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625772429402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 12:27:07 2021 " "Processing started: Thu Jul 08 12:27:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625772429402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625772429402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off insertionSort -c insertionSort " "Command: quartus_map --read_settings_files=on --write_settings_files=off insertionSort -c insertionSort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625772429402 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1625772430159 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v(27) " "Unrecognized synthesis attribute \"ram_style\" at ../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v(27)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625772430296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/syn/verilog/insertionsort_a.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/syn/verilog/insertionsort_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 insertionSort_A_ram " "Found entity 1: insertionSort_A_ram" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625772430314 ""} { "Info" "ISGN_ENTITY_NAME" "2 insertionSort_A " "Found entity 2: insertionSort_A" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625772430314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625772430314 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "CORE_GENERATION_INFO ../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v(10) " "Unrecognized synthesis attribute \"CORE_GENERATION_INFO\" at ../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v(10)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625772430316 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(211) " "Verilog HDL warning at insertionSort.v(211): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 211 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625772430317 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(221) " "Verilog HDL warning at insertionSort.v(221): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 221 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625772430317 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(247) " "Verilog HDL warning at insertionSort.v(247): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625772430317 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(374) " "Verilog HDL warning at insertionSort.v(374): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 374 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625772430317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/syn/verilog/insertionsort.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/syn/verilog/insertionsort.v" { { "Info" "ISGN_ENTITY_NAME" "1 insertionSort " "Found entity 1: insertionSort" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625772430319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625772430319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/sim/verilog/topinsertionsort.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/sim/verilog/topinsertionsort.v" { { "Info" "ISGN_ENTITY_NAME" "1 topInsertionSort " "Found entity 1: topInsertionSort" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625772430321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625772430321 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "topInsertionSort.v(27) " "Verilog HDL Instantiation warning at topInsertionSort.v(27): instance has no name" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1625772430328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topInsertionSort " "Elaborating entity \"topInsertionSort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625772430390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insertionSort insertionSort:comb_3 " "Elaborating entity \"insertionSort\" for hierarchy \"insertionSort:comb_3\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "comb_3" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625772430462 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "fsm_encoding none ../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v(61) " "Invalid value \"none\" for synthesis attribute \"fsm_encoding\" at ../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v(61)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 61 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Quartus II" 0 -1 1625772430469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(172) " "Verilog HDL assignment warning at insertionSort.v(172): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625772430478 "|topInsertionSort|insertionSort:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(173) " "Verilog HDL assignment warning at insertionSort.v(173): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625772430479 "|topInsertionSort|insertionSort:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(205) " "Verilog HDL assignment warning at insertionSort.v(205): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625772430482 "|topInsertionSort|insertionSort:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(207) " "Verilog HDL assignment warning at insertionSort.v(207): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625772430482 "|topInsertionSort|insertionSort:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(209) " "Verilog HDL assignment warning at insertionSort.v(209): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625772430482 "|topInsertionSort|insertionSort:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 insertionSort.v(211) " "Verilog HDL assignment warning at insertionSort.v(211): truncated value with size 32 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625772430483 "|topInsertionSort|insertionSort:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(219) " "Verilog HDL assignment warning at insertionSort.v(219): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625772430484 "|topInsertionSort|insertionSort:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 insertionSort.v(221) " "Verilog HDL assignment warning at insertionSort.v(221): truncated value with size 32 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625772430484 "|topInsertionSort|insertionSort:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 insertionSort.v(247) " "Verilog HDL assignment warning at insertionSort.v(247): truncated value with size 32 to match size of target (16)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625772430485 "|topInsertionSort|insertionSort:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 insertionSort.v(374) " "Verilog HDL assignment warning at insertionSort.v(374): truncated value with size 32 to match size of target (6)" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625772430487 "|topInsertionSort|insertionSort:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "insertionSort.v(340) " "Verilog HDL Case Statement information at insertionSort.v(340): all case item expressions in this case statement are onehot" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 340 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1625772430487 "|topInsertionSort|insertionSort:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insertionSort_A insertionSort:comb_3\|insertionSort_A:A_U " "Elaborating entity \"insertionSort_A\" for hierarchy \"insertionSort:comb_3\|insertionSort_A:A_U\"" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" "A_U" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625772430585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insertionSort_A_ram insertionSort:comb_3\|insertionSort_A:A_U\|insertionSort_A_ram:insertionSort_A_ram_U " "Elaborating entity \"insertionSort_A_ram\" for hierarchy \"insertionSort:comb_3\|insertionSort_A:A_U\|insertionSort_A_ram:insertionSort_A_ram_U\"" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v" "insertionSort_A_ram_U" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625772430604 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "insertionSort:comb_3\|insertionSort_A:A_U\|insertionSort_A_ram:insertionSort_A_ram_U\|ram " "RAM logic \"insertionSort:comb_3\|insertionSort_A:A_U\|insertionSort_A_ram:insertionSort_A_ram_U\|ram\" is uninferred due to asynchronous read logic" {  } { { "../vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v" "ram" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/syn/verilog/insertionSort_A.v" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1625772431131 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1625772431131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1625772439958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/git_article/RTL/output_files/insertionSort.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/git_article/RTL/output_files/insertionSort.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1625772456058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625772457275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625772457275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10368 " "Implemented 10368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625772458130 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625772458130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10322 " "Implemented 10322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625772458130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625772458130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625772458171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 12:27:38 2021 " "Processing ended: Thu Jul 08 12:27:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625772458171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625772458171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625772458171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625772458171 ""}
