verilog work "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/cclk_detector.v"
verilog work "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/avr_interface.v"
verilog work "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/spi_slave.v"
verilog work "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/serial_rx.v"
verilog work "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/serial_tx.v"
verilog work "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/mojo_top.v"
verilog work "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/blinker/blinker.srcs/sources_1/new/blinker.v"
verilog work "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/blinker/blinker.srcs/sources_1/new/pwm.v"
verilog work "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/blinker/blinker.srcs/sources_1/new/counter.v"
