<stg><name>fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload

]]></Node>
<StgValue><ssdm name="arg1_r_7_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload

]]></Node>
<StgValue><ssdm name="arg1_r_6_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload

]]></Node>
<StgValue><ssdm name="arg1_r_5_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload

]]></Node>
<StgValue><ssdm name="arg1_r_4_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload

]]></Node>
<StgValue><ssdm name="arg1_r_3_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %zext_ln40_cast = zext i32 %zext_ln40_read

]]></Node>
<StgValue><ssdm name="zext_ln40_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i4 3, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc53:0 %i = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53:1 %icmp_ln34 = icmp_eq  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53:2 %br_ln34 = br i1 %icmp_ln34, void %for.inc53.split, void %VITIS_LOOP_44_5.exitStub

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4">
<![CDATA[
for.inc53.split:0 %trunc_ln34 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split:4 %lshr_ln22_2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln22_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
for.inc53.split:5 %zext_ln22 = zext i3 %lshr_ln22_2

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="4">
<![CDATA[
for.inc53.split:6 %empty = trunc i4 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split:7 %sub_ln37 = sub i3 2, i3 %empty

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc53.split:8 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i3 %sub_ln37

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:12 %arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:13 %arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="3">
<![CDATA[
for.inc53.split:14 %arr_load = load i3 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
for.inc53.split:15 %arr_1_load = load i3 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53.split:18 %br_ln40 = br i1 %trunc_ln34, void %arrayidx51.case.0, void %arrayidx51.case.1

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx51.exit:0 %add_ln34 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.exit:1 %store_ln34 = store i4 %add_ln34, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.exit:2 %br_ln34 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
VITIS_LOOP_44_5.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc53.split:1 %specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc53.split:2 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53.split:3 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="63" op_0_bw="32">
<![CDATA[
for.inc53.split:9 %zext_ln40_1 = zext i32 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc53.split:10 %mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc53.split:11 %shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="3">
<![CDATA[
for.inc53.split:14 %arr_load = load i3 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
for.inc53.split:15 %arr_1_load = load i3 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc53.split:16 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 %arr_load, i64 %arr_1_load, i1 %trunc_ln34

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc53.split:17 %add_ln40 = add i64 %tmp_5, i64 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx51.case.0:0 %store_ln40 = store i64 %add_ln40, i3 %arr_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.case.0:1 %br_ln40 = br void %arrayidx51.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx51.case.1:0 %store_ln40 = store i64 %add_ln40, i3 %arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.case.1:1 %br_ln40 = br void %arrayidx51.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="arr_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="arg1_r_2_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</port>
<port id="60" name="arg1_r_3_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</port>
<port id="61" name="arg1_r_4_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</port>
<port id="62" name="arg1_r_5_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</port>
<port id="63" name="arg1_r_6_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</port>
<port id="64" name="arg1_r_7_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</port>
<port id="65" name="zext_ln40" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln40"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="67" from="StgValue_66" to="i_2" fromId="66" toId="5">
</dataflow>
<dataflow id="69" from="_ssdm_op_Read.ap_auto.i32" to="zext_ln40_read" fromId="68" toId="6">
</dataflow>
<dataflow id="70" from="zext_ln40" to="zext_ln40_read" fromId="65" toId="6">
</dataflow>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_7_reload_read" fromId="68" toId="7">
</dataflow>
<dataflow id="72" from="arg1_r_7_reload" to="arg1_r_7_reload_read" fromId="64" toId="7">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_6_reload_read" fromId="68" toId="8">
</dataflow>
<dataflow id="74" from="arg1_r_6_reload" to="arg1_r_6_reload_read" fromId="63" toId="8">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_5_reload_read" fromId="68" toId="9">
</dataflow>
<dataflow id="76" from="arg1_r_5_reload" to="arg1_r_5_reload_read" fromId="62" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_4_reload_read" fromId="68" toId="10">
</dataflow>
<dataflow id="78" from="arg1_r_4_reload" to="arg1_r_4_reload_read" fromId="61" toId="10">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_3_reload_read" fromId="68" toId="11">
</dataflow>
<dataflow id="80" from="arg1_r_3_reload" to="arg1_r_3_reload_read" fromId="60" toId="11">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_2_reload_read" fromId="68" toId="12">
</dataflow>
<dataflow id="82" from="arg1_r_2_reload" to="arg1_r_2_reload_read" fromId="59" toId="12">
</dataflow>
<dataflow id="83" from="zext_ln40_read" to="zext_ln40_cast" fromId="6" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_84" to="store_ln0" fromId="84" toId="14">
</dataflow>
<dataflow id="86" from="i_2" to="store_ln0" fromId="5" toId="14">
</dataflow>
<dataflow id="87" from="i_2" to="i" fromId="5" toId="16">
</dataflow>
<dataflow id="88" from="i" to="icmp_ln34" fromId="16" toId="17">
</dataflow>
<dataflow id="90" from="StgValue_89" to="icmp_ln34" fromId="89" toId="17">
</dataflow>
<dataflow id="91" from="icmp_ln34" to="br_ln34" fromId="17" toId="18">
</dataflow>
<dataflow id="92" from="i" to="trunc_ln34" fromId="16" toId="19">
</dataflow>
<dataflow id="94" from="_ssdm_op_PartSelect.i3.i4.i32.i32" to="lshr_ln22_2" fromId="93" toId="20">
</dataflow>
<dataflow id="95" from="i" to="lshr_ln22_2" fromId="16" toId="20">
</dataflow>
<dataflow id="96" from="StgValue_66" to="lshr_ln22_2" fromId="66" toId="20">
</dataflow>
<dataflow id="98" from="StgValue_97" to="lshr_ln22_2" fromId="97" toId="20">
</dataflow>
<dataflow id="99" from="lshr_ln22_2" to="zext_ln22" fromId="20" toId="21">
</dataflow>
<dataflow id="100" from="i" to="empty" fromId="16" toId="22">
</dataflow>
<dataflow id="102" from="StgValue_101" to="sub_ln37" fromId="101" toId="23">
</dataflow>
<dataflow id="103" from="empty" to="sub_ln37" fromId="22" toId="23">
</dataflow>
<dataflow id="105" from="_ssdm_op_Mux.ap_auto.8i32.i3" to="tmp_4" fromId="104" toId="24">
</dataflow>
<dataflow id="107" from="StgValue_106" to="tmp_4" fromId="106" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_106" to="tmp_4" fromId="106" toId="24">
</dataflow>
<dataflow id="109" from="arg1_r_2_reload_read" to="tmp_4" fromId="12" toId="24">
</dataflow>
<dataflow id="110" from="arg1_r_3_reload_read" to="tmp_4" fromId="11" toId="24">
</dataflow>
<dataflow id="111" from="arg1_r_4_reload_read" to="tmp_4" fromId="10" toId="24">
</dataflow>
<dataflow id="112" from="arg1_r_5_reload_read" to="tmp_4" fromId="9" toId="24">
</dataflow>
<dataflow id="113" from="arg1_r_6_reload_read" to="tmp_4" fromId="8" toId="24">
</dataflow>
<dataflow id="114" from="arg1_r_7_reload_read" to="tmp_4" fromId="7" toId="24">
</dataflow>
<dataflow id="115" from="sub_ln37" to="tmp_4" fromId="23" toId="24">
</dataflow>
<dataflow id="116" from="arr" to="arr_addr" fromId="58" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_117" to="arr_addr" fromId="117" toId="25">
</dataflow>
<dataflow id="119" from="zext_ln22" to="arr_addr" fromId="21" toId="25">
</dataflow>
<dataflow id="120" from="arr_1" to="arr_1_addr" fromId="57" toId="26">
</dataflow>
<dataflow id="121" from="StgValue_117" to="arr_1_addr" fromId="117" toId="26">
</dataflow>
<dataflow id="122" from="zext_ln22" to="arr_1_addr" fromId="21" toId="26">
</dataflow>
<dataflow id="123" from="arr_addr" to="arr_load" fromId="25" toId="27">
</dataflow>
<dataflow id="124" from="arr_1_addr" to="arr_1_load" fromId="26" toId="28">
</dataflow>
<dataflow id="125" from="trunc_ln34" to="br_ln40" fromId="19" toId="29">
</dataflow>
<dataflow id="126" from="i" to="add_ln34" fromId="16" toId="30">
</dataflow>
<dataflow id="128" from="StgValue_127" to="add_ln34" fromId="127" toId="30">
</dataflow>
<dataflow id="129" from="add_ln34" to="store_ln34" fromId="30" toId="31">
</dataflow>
<dataflow id="130" from="i_2" to="store_ln34" fromId="5" toId="31">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecPipeline" to="specpipeline_ln36" fromId="131" toId="33">
</dataflow>
<dataflow id="133" from="StgValue_66" to="specpipeline_ln36" fromId="66" toId="33">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specpipeline_ln36" fromId="134" toId="33">
</dataflow>
<dataflow id="136" from="StgValue_134" to="specpipeline_ln36" fromId="134" toId="33">
</dataflow>
<dataflow id="137" from="StgValue_134" to="specpipeline_ln36" fromId="134" toId="33">
</dataflow>
<dataflow id="139" from="empty_4" to="specpipeline_ln36" fromId="138" toId="33">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="140" toId="34">
</dataflow>
<dataflow id="143" from="StgValue_142" to="speclooptripcount_ln22" fromId="142" toId="34">
</dataflow>
<dataflow id="144" from="StgValue_142" to="speclooptripcount_ln22" fromId="142" toId="34">
</dataflow>
<dataflow id="145" from="StgValue_142" to="speclooptripcount_ln22" fromId="142" toId="34">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="146" toId="35">
</dataflow>
<dataflow id="149" from="empty_12" to="specloopname_ln34" fromId="148" toId="35">
</dataflow>
<dataflow id="150" from="tmp_4" to="zext_ln40_1" fromId="24" toId="36">
</dataflow>
<dataflow id="151" from="zext_ln40_cast" to="mul_ln40" fromId="13" toId="37">
</dataflow>
<dataflow id="152" from="zext_ln40_1" to="mul_ln40" fromId="36" toId="37">
</dataflow>
<dataflow id="154" from="_ssdm_op_BitConcatenate.i64.i63.i1" to="shl_ln1" fromId="153" toId="38">
</dataflow>
<dataflow id="155" from="mul_ln40" to="shl_ln1" fromId="37" toId="38">
</dataflow>
<dataflow id="157" from="StgValue_156" to="shl_ln1" fromId="156" toId="38">
</dataflow>
<dataflow id="158" from="arr_addr" to="arr_load" fromId="25" toId="39">
</dataflow>
<dataflow id="159" from="arr_1_addr" to="arr_1_load" fromId="26" toId="40">
</dataflow>
<dataflow id="161" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp_5" fromId="160" toId="41">
</dataflow>
<dataflow id="162" from="arr_load" to="tmp_5" fromId="39" toId="41">
</dataflow>
<dataflow id="163" from="arr_1_load" to="tmp_5" fromId="40" toId="41">
</dataflow>
<dataflow id="164" from="trunc_ln34" to="tmp_5" fromId="19" toId="41">
</dataflow>
<dataflow id="165" from="tmp_5" to="add_ln40" fromId="41" toId="42">
</dataflow>
<dataflow id="166" from="shl_ln1" to="add_ln40" fromId="38" toId="42">
</dataflow>
<dataflow id="167" from="add_ln40" to="store_ln40" fromId="42" toId="43">
</dataflow>
<dataflow id="168" from="arr_addr" to="store_ln40" fromId="25" toId="43">
</dataflow>
<dataflow id="169" from="add_ln40" to="store_ln40" fromId="42" toId="45">
</dataflow>
<dataflow id="170" from="arr_1_addr" to="store_ln40" fromId="26" toId="45">
</dataflow>
<dataflow id="171" from="icmp_ln34" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="172" from="trunc_ln34" to="StgValue_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
