# ğŸ” AXIUART_ ãƒ—ãƒ­ãƒˆã‚³ãƒ«æ•´åˆæ€§ç¢ºç«‹ä½œæ¥­æŒ‡ç¤ºæ›¸

**ä½œæˆæ—¥**: 2025å¹´10æœˆ6æ—¥  
**å¯¾è±¡ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ**: AXIUART_ UART-AXI4 Lite Bridge System  
**ä½œæ¥­ç›®çš„**: RTLå®Ÿè£…ã¨ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ã®å®Œå…¨æ•´åˆæ€§ç¢ºç«‹

---

## ğŸ“‹ ä½œæ¥­æ¦‚è¦

### ç¾çŠ¶èªè­˜
- **ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢**: æ­£å¸¸å‹•ä½œï¼ˆé€šä¿¡ãƒ»ãƒ¬ã‚¸ã‚¹ã‚¿ã‚¢ã‚¯ã‚»ã‚¹æ©Ÿèƒ½ï¼‰
- **å•é¡Œ**: ãƒ—ãƒ­ãƒˆã‚³ãƒ«ãƒ¬ãƒ™ãƒ«ã§ã®å€¤ä¸æ•´åˆï¼ˆSOF: 0x5Aâ†’0x2D, STATUS: 0x00â†’0x6Cï¼‰
- **å½±éŸ¿**: ã‚·ã‚¹ãƒ†ãƒ çµ±åˆãƒ†ã‚¹ãƒˆåœæ»ã€é–‹ç™ºãƒ—ãƒ­ã‚»ã‚¹é˜»å®³

### ä½œæ¥­æ–¹é‡
1. **RTLå®Ÿè£…ã®è©³ç´°ä»•æ§˜æŠŠæ¡** - å®Ÿéš›ã®å‹•ä½œã‚’å®Œå…¨ã«ç†è§£
2. **ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ã®æ­£ç¢ºãªæŠŠæ¡** - è¨­è¨ˆæ„å›³ã¨ä»•æ§˜æ›¸ã®æ•´åˆæ€§ç¢ºèª
3. **ãƒ‡ãƒãƒƒã‚°æ–¹é‡ã®ç¢ºç«‹** - åŠ¹æœçš„ãªå•é¡Œè§£æ±ºã‚¢ãƒ—ãƒ­ãƒ¼ãƒã®ç­–å®š

---

## ğŸ¯ Phase 1: RTLå®Ÿè£…ä»•æ§˜ã®è©³ç´°æŠŠæ¡

### 1.1 ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®šæ•°ã®å®Œå…¨èª¿æŸ»

**ç›®æ¨™**: RTLå†…ã§å®Ÿéš›ã«ä½¿ç”¨ã•ã‚Œã¦ã„ã‚‹å…¨ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®šæ•°ã®ç‰¹å®š

#### 1.1.1 SOFå®šæ•°ã®èª¿æŸ»
- [ ] **1.1.1.1** å…¨RTLãƒ•ã‚¡ã‚¤ãƒ«ã§ã®SOFé–¢é€£å®šæ•°æ¤œç´¢
  ```bash
  # å®Ÿè¡Œã‚³ãƒãƒ³ãƒ‰
  grep -r "SOF\|0x5A\|0x2D" rtl/ --include="*.sv" > sof_constants_analysis.txt
  ```
  
- [ ] **1.1.1.2** Frame_Builder.svã§ã®SOFé€ä¿¡ãƒ­ã‚¸ãƒƒã‚¯ç¢ºèª
  ```systemverilog
  // ç¢ºèªç®‡æ‰€
  localparam [7:0] SOF_DEVICE_TO_HOST = ?;
  tx_fifo_data = ?; // SOFé€ä¿¡æ™‚ã®å®Ÿéš›ã®å€¤
  ```

- [ ] **1.1.1.3** Frame_Parser.svã§ã®SOFå—ä¿¡ãƒ­ã‚¸ãƒƒã‚¯ç¢ºèª
  ```systemverilog
  // ç¢ºèªç®‡æ‰€  
  localparam [7:0] SOF_HOST_TO_DEVICE = ?;
  // SOFæ¤œå‡ºæ¡ä»¶ã¨æœŸå¾…å€¤
  ```

#### 1.1.2 STATUSå®šæ•°ã®èª¿æŸ»
- [ ] **1.1.2.1** å…¨RTLãƒ•ã‚¡ã‚¤ãƒ«ã§ã®STATUSé–¢é€£å®šæ•°æ¤œç´¢
  ```bash
  # å®Ÿè¡Œã‚³ãƒãƒ³ãƒ‰
  grep -r "STATUS\|0x00\|0x6C" rtl/ --include="*.sv" > status_constants_analysis.txt
  ```

- [ ] **1.1.2.2** AXI Master Handlerã§ã®STATUSç”Ÿæˆç¢ºèª
  ```systemverilog
  // ç¢ºèªç®‡æ‰€
  localparam [7:0] STATUS_OK = ?;
  assign axi_status = ?; // å®Ÿéš›ã®å€¤
  ```

- [ ] **1.1.2.3** BridgeçµŒç”±ã§ã®STATUSä¼æ’­ç¢ºèª
  ```systemverilog
  // ç¢ºèªç®‡æ‰€
  builder_status_code = ?; // Bridgeã‹ã‚‰ Frame_Builderã¸ã®å€¤
  ```

#### 1.1.3 CMD_ECHOå‡¦ç†ã®èª¿æŸ»
- [ ] **1.1.3.1** ã‚³ãƒãƒ³ãƒ‰ã‚­ãƒ£ãƒ—ãƒãƒ£ãƒ»ã‚¨ã‚³ãƒ¼ãƒ­ã‚¸ãƒƒã‚¯ç¢ºèª
  ```systemverilog
  // ç¢ºèªç®‡æ‰€
  captured_cmd <= parser_cmd; // ã‚­ãƒ£ãƒ—ãƒãƒ£å‡¦ç†
  builder_cmd_echo = captured_cmd; // ã‚¨ã‚³ãƒ¼å‡¦ç†
  ```

**æˆåŠŸåŸºæº–**: RTLå†…ã®å…¨ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®šæ•°ã¨å‡¦ç†ãƒ­ã‚¸ãƒƒã‚¯ã®å®Œå…¨ãªãƒãƒƒãƒ”ãƒ³ã‚°ä½œæˆ

### 1.2 ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼è©³ç´°è§£æ

**ç›®æ¨™**: é€ä¿¡ãƒ‡ãƒ¼ã‚¿ã®å®Œå…¨ãªãƒ•ãƒ­ãƒ¼è¿½è·¡

#### 1.2.1 Frame Builderå†…ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼
- [ ] **1.2.1.1** å…¥åŠ›ã‹ã‚‰é€ä¿¡ã¾ã§ã®è©³ç´°ãƒ•ãƒ­ãƒ¼
  ```
  Input Values â†’ Internal Registers â†’ Correction Logic â†’ TX FIFO â†’ UART TX
  ```

- [ ] **1.2.1.2** ä¿®æ­£ãƒã‚¹ã‚¯é©ç”¨ç®‡æ‰€ã®ç‰¹å®š
  ```systemverilog
  // å„ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ã§ã®ä¿®æ­£é©ç”¨ç¢ºèª
  SOF: tx_fifo_data = ? ^ ?;
  STATUS: tx_fifo_data = ? ^ ?;  
  CMD: tx_fifo_data = ? ^ ?;
  ```

#### 1.2.2 UARTé€ä¿¡çµŒè·¯ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼
- [ ] **1.2.2.1** TX FIFOã‹ã‚‰UART TXã¾ã§ã®è©³ç´°ãƒ•ãƒ­ãƒ¼
  ```systemverilog
  TX FIFO â†’ rd_data â†’ uart_tx_data â†’ tx_shift_reg â†’ uart_tx_pin
  ```

- [ ] **1.2.2.2** ã‚·ãƒªã‚¢ãƒ«é€ä¿¡ãƒ“ãƒƒãƒˆé †åºç¢ºèª
  ```systemverilog
  // LSB firsté€ä¿¡ã®ç¢ºèª
  uart_tx_int = tx_shift_reg[0]; // bit 0 â†’ bit 7ã®é †åº
  ```

**æˆåŠŸåŸºæº–**: ãƒ‡ãƒ¼ã‚¿ãŒå¤‰æ›ã•ã‚Œã‚‹æ­£ç¢ºãªç®‡æ‰€ã¨æ©Ÿæ§‹ã®ç‰¹å®š

### 1.3 çŠ¶æ…‹ç®¡ç†ãƒ­ã‚¸ãƒƒã‚¯è§£æ

**ç›®æ¨™**: ãƒ—ãƒ­ãƒˆã‚³ãƒ«å‡¦ç†ã®çŠ¶æ…‹ä¾å­˜æ€§ç¢ºèª

#### 1.3.1 Frame BuilderçŠ¶æ…‹æ©Ÿæ¢°
- [ ] **1.3.1.1** çŠ¶æ…‹é·ç§»ã¨ãƒ‡ãƒ¼ã‚¿é€ä¿¡ã‚¿ã‚¤ãƒŸãƒ³ã‚°
  ```systemverilog
  IDLE â†’ SOF â†’ STATUS â†’ CMD â†’ DATA â†’ CRC â†’ IDLE
  å„çŠ¶æ…‹ã§ã® tx_fifo_data å€¤ã®ç¢ºèª
  ```

- [ ] **1.3.1.2** çŠ¶æ…‹é–“ã§ã®ãƒ‡ãƒ¼ã‚¿ä¿æŒãƒ»å¤‰æ›´ç¢ºèª
  ```systemverilog
  // ãƒ¬ã‚¸ã‚¹ã‚¿å€¤ã®ä¿æŒæœŸé–“ã¨å¤‰æ›´ã‚¿ã‚¤ãƒŸãƒ³ã‚°
  status_reg, cmd_reg ã®çŠ¶æ…‹ä¾å­˜æ€§
  ```

#### 1.3.2 BridgeçŠ¶æ…‹ç®¡ç†
- [ ] **1.3.2.1** ãƒ¡ã‚¤ãƒ³çŠ¶æ…‹ã¨builderåˆ¶å¾¡ã®é–¢ä¿‚
  ```systemverilog
  MAIN_IDLE â†’ MAIN_BUILD_RESPONSE â†’ MAIN_WAIT_RESPONSE
  å„çŠ¶æ…‹ã§ã® builder_* ä¿¡å·ã®å€¤
  ```

**æˆåŠŸåŸºæº–**: çŠ¶æ…‹ä¾å­˜ã®ãƒ‡ãƒ¼ã‚¿å¤‰æ›ãƒ¡ã‚«ãƒ‹ã‚ºãƒ ã®è§£æ˜

---

## ğŸ“š Phase 2: ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ã®å®Œå…¨æŠŠæ¡

### 2.1 ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æ›¸ã®è©³ç´°è§£æ

**ç›®æ¨™**: è¨­è¨ˆæ„å›³ã¨ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®šç¾©ã®æ­£ç¢ºãªç†è§£

#### 2.1.1 ä»•æ§˜æ›¸ã§ã®å®šæ•°å®šç¾©ç¢ºèª
- [ ] **2.1.1.1** uart_axi4_protocol.md ã§ã®å®šæ•°å®šç¾©
  ```markdown
  # ç¢ºèªé …ç›®
  - SOF (Start of Frame) å®šç¾©
  - STATUS ã‚³ãƒ¼ãƒ‰å®šç¾© 
  - ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹é€ å®šç¾©
  - ã‚¨ãƒ©ãƒ¼ãƒãƒ³ãƒ‰ãƒªãƒ³ã‚°å®šç¾©
  ```

- [ ] **2.1.1.2** ãƒ—ãƒ­ãƒˆã‚³ãƒ«ãƒãƒ¼ã‚¸ãƒ§ãƒ³ã¨æ”¹è¨‚å±¥æ­´
  ```markdown
  # ç¢ºèªé …ç›®
  - æœ€æ–°ãƒãƒ¼ã‚¸ãƒ§ãƒ³ç•ªå·
  - æ”¹è¨‚å†…å®¹ã¨å¤‰æ›´ç†ç”±
  - ä¸‹ä½äº’æ›æ€§ã®æœ‰ç„¡
  ```

#### 2.1.2 ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹é€ ã®è©³ç´°ä»•æ§˜
- [ ] **2.1.2.1** é€ä¿¡ãƒ•ãƒ¬ãƒ¼ãƒ ï¼ˆHost â†’ Deviceï¼‰
  ```
  SOF[1] + CMD[1] + ADDR[4] + DATA[0-n] + CRC[1]
  å„ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ã®å€¤ã¨æ„å‘³ã®ç¢ºèª
  ```

- [ ] **2.1.2.2** å¿œç­”ãƒ•ãƒ¬ãƒ¼ãƒ ï¼ˆDevice â†’ Hostï¼‰
  ```
  SOF[1] + STATUS[1] + CMD_ECHO[1] + DATA[0-n] + CRC[1]
  å„ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ã®æœŸå¾…å€¤ã®ç¢ºèª
  ```

#### 2.1.3 ã‚¨ãƒ©ãƒ¼ã‚³ãƒ¼ãƒ‰ä½“ç³»ã®æŠŠæ¡
- [ ] **2.1.3.1** STATUSå€¤ã®å®Œå…¨å®šç¾©
  ```c
  #define UART_AXI_OK              0x00    // Success
  #define UART_AXI_ERR_CRC         0x01    // CRC mismatch
  #define UART_AXI_ERR_CMD_INV     0x02    // Invalid command
  // ... å…¨ã‚¨ãƒ©ãƒ¼ã‚³ãƒ¼ãƒ‰ã®æŠŠæ¡
  ```

**æˆåŠŸåŸºæº–**: ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æ›¸ã®å®Œå…¨ç†è§£ã¨RTLå®Ÿè£…ã¨ã®å·®åˆ†æ˜ç¢ºåŒ–

### 2.2 è¨­è¨ˆæ–‡æ›¸ã¨ã®æ•´åˆæ€§ç¢ºèª

**ç›®æ¨™**: ã‚·ã‚¹ãƒ†ãƒ è¨­è¨ˆæ„å›³ã®æ­£ç¢ºãªæŠŠæ¡

#### 2.2.1 ã‚·ã‚¹ãƒ†ãƒ ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ç¢ºèª
- [ ] **2.2.1.1** design_overview.md ã®è¨­è¨ˆæ„å›³ç¢ºèª
  ```markdown
  # ç¢ºèªé …ç›®
  - ã‚·ã‚¹ãƒ†ãƒ å…¨ä½“ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£
  - ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆé–“ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹
  - ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®Ÿè£…æ–¹é‡
  ```

- [ ] **2.2.1.2** register_map.md ã§ã®ãƒ¬ã‚¸ã‚¹ã‚¿å®šç¾©ç¢ºèª
  ```markdown
  # ç¢ºèªé …ç›®
  - ãƒ†ã‚¹ãƒˆãƒ¬ã‚¸ã‚¹ã‚¿ï¼ˆ0x00001020-0x0000102Cï¼‰ã®ä»•æ§˜
  - ãƒ¬ã‚¸ã‚¹ã‚¿ã‚¢ã‚¯ã‚»ã‚¹æ–¹æ³•
  - æœŸå¾…ã•ã‚Œã‚‹å‹•ä½œ
  ```

#### 2.2.2 å®Ÿè£…å±¥æ­´ã®èª¿æŸ»
- [ ] **2.2.2.1** é–‹ç™ºæ—¥è¨˜ã§ã®å®Ÿè£…å¤‰æ›´å±¥æ­´ç¢ºèª
  ```markdown
  # ç¢ºèªå¯¾è±¡ãƒ•ã‚¡ã‚¤ãƒ«
  - diary_*.md ã§ã®å®Ÿè£…å¤‰æ›´å†…å®¹
  - protocol_violation_* ã§ã®å•é¡Œç™ºç”ŸçµŒç·¯
  - ä¿®æ­£è©¦è¡Œã®å±¥æ­´ã¨çµæœ
  ```

**æˆåŠŸåŸºæº–**: è¨­è¨ˆæ„å›³ã¨ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ã®æ•´åˆæ€§ç¢ºèª

### 2.3 ãƒ†ã‚¹ãƒˆã‚±ãƒ¼ã‚¹ä»•æ§˜ã®ç¢ºèª

**ç›®æ¨™**: ãƒ†ã‚¹ãƒˆæœŸå¾…å€¤ã®å¦¥å½“æ€§æ¤œè¨¼

#### 2.3.1 UVMãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒä»•æ§˜
- [ ] **2.3.1.1** uvm_verification_plan.md ã§ã®æœŸå¾…å€¤ç¢ºèª
  ```systemverilog
  // ç¢ºèªé …ç›®
  - UVMãƒ†ã‚¹ãƒˆã§ã®æœŸå¾…SOFå€¤
  - UVMãƒ†ã‚¹ãƒˆã§ã®æœŸå¾…STATUSå€¤
  - ãƒ†ã‚¹ãƒˆã‚·ãƒŠãƒªã‚ªã®å¦¥å½“æ€§
  ```

#### 2.3.2 Pythonãƒ†ã‚¹ãƒˆã‚¹ã‚¯ãƒªãƒ—ãƒˆä»•æ§˜
- [ ] **2.3.2.1** test_registers_updated.py ã§ã®æœŸå¾…å€¤ç¢ºèª
  ```python
  # ç¢ºèªé …ç›®
  EXPECTED_SOF = ?          # æœŸå¾…ã™ã‚‹SOFå€¤
  EXPECTED_STATUS_OK = ?    # æœŸå¾…ã™ã‚‹STATUSå€¤
  # ãƒ†ã‚¹ãƒˆæ‰‹é †ã®å¦¥å½“æ€§
  ```

**æˆåŠŸåŸºæº–**: ãƒ†ã‚¹ãƒˆä»•æ§˜ã¨ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ã®æ•´åˆæ€§ç¢ºèª

---

## ğŸ› ï¸ Phase 3: ãƒ‡ãƒãƒƒã‚°æ–¹é‡ã®ç¢ºç«‹

### 3.1 ãƒ‡ãƒãƒƒã‚°æ‰‹æ³•ã®é¸å®š

**ç›®æ¨™**: åŠ¹æœçš„ãªãƒ‡ãƒãƒƒã‚°ã‚¢ãƒ—ãƒ­ãƒ¼ãƒã®ç¢ºç«‹

#### 3.1.1 RTLå†…éƒ¨è¦³æ¸¬æ‰‹æ³•
- [ ] **3.1.1.1** ILA (Integrated Logic Analyzer) æ´»ç”¨
  ```tcl
  # è¦³æ¸¬å¯¾è±¡ä¿¡å·
  - Frame_Builder: tx_fifo_data, state, debug_*
  - Bridge: builder_status_code, captured_cmd
  - UART TX: tx_data, tx_shift_reg, uart_tx
  ```

- [ ] **3.1.1.2** SystemVerilog Debugæ©Ÿèƒ½æ´»ç”¨
  ```systemverilog
  `ifdef ENABLE_DEBUG
      $display("DEBUG: å®Ÿéš›ã®é€ä¿¡å€¤ = 0x%02X", tx_fifo_data);
  `endif
  ```

#### 3.1.2 ãƒ—ãƒ­ãƒˆã‚³ãƒ«ãƒ¬ãƒ™ãƒ«è§£ææ‰‹æ³•
- [ ] **3.1.2.1** UARTãƒ—ãƒ­ãƒˆã‚³ãƒ«ã‚¢ãƒŠãƒ©ã‚¤ã‚¶ãƒ¼æ´»ç”¨
  ```
  # è§£æé …ç›®
  - å®Ÿéš›ã®UARTæ³¢å½¢ã‚­ãƒ£ãƒ—ãƒãƒ£
  - ãƒ“ãƒƒãƒˆãƒ¬ãƒ™ãƒ«ã§ã®é€ä¿¡å†…å®¹ç¢ºèª
  - ã‚¿ã‚¤ãƒŸãƒ³ã‚°è§£æ
  ```

- [ ] **3.1.2.2** Pythonãƒ­ã‚°æ‹¡å¼µ
  ```python
  # å¼·åŒ–é …ç›®
  - é€å—ä¿¡ãƒã‚¤ãƒˆã®è©³ç´°ãƒ­ã‚°
  - ãƒ“ãƒƒãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³è§£æ
  - çµ±è¨ˆçš„å‚¾å‘åˆ†æ
  ```

### 3.2 æ®µéšçš„ãƒ‡ãƒãƒƒã‚°æˆ¦ç•¥

**ç›®æ¨™**: åŠ¹ç‡çš„ãªå•é¡Œè§£æ±ºæ‰‹é †ã®ç¢ºç«‹

#### 3.2.1 æœ€å°æ§‹æˆã§ã®æ¤œè¨¼
- [ ] **3.2.1.1** å˜ä¸€ãƒ¬ã‚¸ã‚¹ã‚¿ã‚¢ã‚¯ã‚»ã‚¹ãƒ†ã‚¹ãƒˆ
  ```python
  # æœ€å°ãƒ†ã‚¹ãƒˆã‚±ãƒ¼ã‚¹
  1. 1ãƒ¬ã‚¸ã‚¹ã‚¿ã®ã¿èª­ã¿å–ã‚Š
  2. 1ãƒ¬ã‚¸ã‚¹ã‚¿ã®ã¿æ›¸ãè¾¼ã¿  
  3. å„ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ã®å€‹åˆ¥ç¢ºèª
  ```

- [ ] **3.2.1.2** NOPã‚³ãƒãƒ³ãƒ‰ãƒ†ã‚¹ãƒˆï¼ˆå¯èƒ½ã§ã‚ã‚Œã°ï¼‰
  ```python
  # ãƒ—ãƒ­ãƒˆã‚³ãƒ«æœ€å°ãƒ†ã‚¹ãƒˆ
  - ãƒ‡ãƒ¼ã‚¿è»¢é€ãªã—ã®ã‚³ãƒãƒ³ãƒ‰
  - ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹é€ ã®ã¿ã®ç¢ºèª
  ```

#### 3.2.2 æ¯”è¼ƒæ¤œè¨¼æ‰‹æ³•
- [ ] **3.2.2.1** UVMãƒ†ã‚¹ãƒˆã¨Pythonãƒ†ã‚¹ãƒˆã®æ¯”è¼ƒ
  ```
  # æ¯”è¼ƒé …ç›®
  - åŒä¸€ã‚³ãƒãƒ³ãƒ‰ã§ã®å¿œç­”å€¤æ¯”è¼ƒ
  - ãƒ†ã‚¹ãƒˆç’°å¢ƒå·®ã«ã‚ˆã‚‹å½±éŸ¿ç¢ºèª
  - æœŸå¾…å€¤è¨­å®šã®å¦¥å½“æ€§æ¤œè¨¼
  ```

- [ ] **3.2.2.2** è¤‡æ•°ãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆã§ã®å‹•ä½œç¢ºèª
  ```python
  # ãƒ†ã‚¹ãƒˆæ¡ä»¶
  - 115200 baudï¼ˆç¾åœ¨è¨­å®šï¼‰
  - 9600 baudï¼ˆä½é€Ÿãƒ»å®‰å®šæ€§é‡è¦–ï¼‰
  - å‹•ä½œå·®ã«ã‚ˆã‚‹å•é¡Œè¦å› ç‰¹å®š
  ```

### 3.3 å•é¡Œè§£æ±ºã‚¢ãƒ—ãƒ­ãƒ¼ãƒ

**ç›®æ¨™**: æ ¹æœ¬è§£æ±ºã«å‘ã‘ãŸä½“ç³»çš„ã‚¢ãƒ—ãƒ­ãƒ¼ãƒ

#### 3.3.1 ä»®èª¬æ¤œè¨¼å‹ã‚¢ãƒ—ãƒ­ãƒ¼ãƒ
- [ ] **3.3.1.1** ä»®èª¬1: RTLå®šæ•°å®šç¾©ç›¸é•
  ```
  æ¤œè¨¼æ–¹æ³•: RTLå†…å…¨å®šæ•°ã®è©³ç´°èª¿æŸ»
  åˆ¤å®šåŸºæº–: ä»•æ§˜æ›¸ã¨ç•°ãªã‚‹å®šæ•°ã®ç™ºè¦‹
  ```

- [ ] **3.3.1.2** ä»®èª¬2: ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜è§£é‡ˆç›¸é•
  ```
  æ¤œè¨¼æ–¹æ³•: è¨­è¨ˆæ–‡æ›¸ã¨ãƒ†ã‚¹ãƒˆä»•æ§˜ã®æ¯”è¼ƒ
  åˆ¤å®šåŸºæº–: æœŸå¾…å€¤è¨­å®šã®æ ¹æ‹ ç¢ºèª
  ```

- [ ] **3.3.1.3** ä»®èª¬3: å®Ÿè£…ãƒã‚°ï¼ˆçŠ¶æ…‹ä¾å­˜å¤‰æ›ï¼‰
  ```
  æ¤œè¨¼æ–¹æ³•: ILAã«ã‚ˆã‚‹çŠ¶æ…‹é·ç§»è©³ç´°è¦³æ¸¬
  åˆ¤å®šåŸºæº–: äºˆæœŸã—ãªã„çŠ¶æ…‹ä¾å­˜å‹•ä½œã®ç™ºè¦‹
  ```

#### 3.3.2 è§£æ±ºç­–å„ªå…ˆé †ä½ä»˜ã‘
- [ ] **3.3.2.1** çŸ­æœŸè§£æ±ºç­–ï¼ˆé–‹ç™ºç¶™ç¶šå„ªå…ˆï¼‰
  ```
  1. ç¾åœ¨å€¤ã‚’ãƒ™ãƒ¼ã‚¹ãƒ©ã‚¤ãƒ³åŒ–
  2. ãƒ†ã‚¹ãƒˆã‚¹ã‚¯ãƒªãƒ—ãƒˆèª¿æ•´
  3. æš«å®šçš„ãªãƒ—ãƒ­ãƒˆã‚³ãƒ«çµ±ä¸€
  ```

- [ ] **3.3.2.2** é•·æœŸè§£æ±ºç­–ï¼ˆæ ¹æœ¬ä¿®æ­£ï¼‰
  ```
  1. RTLå®Ÿè£…ä¿®æ­£
  2. ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜çµ±ä¸€
  3. æ¤œè¨¼ãƒ—ãƒ­ã‚»ã‚¹æ”¹å–„
  ```

---

## ğŸ“… ä½œæ¥­ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«ã¨æˆæœç‰©

### Phase 1: RTLä»•æ§˜æŠŠæ¡ï¼ˆ2æ—¥é–“ï¼‰
**æˆæœç‰©**:
- `rtl_specification_analysis_20251006.md` - RTLå®Ÿè£…è©³ç´°ä»•æ§˜æ›¸
- `protocol_constants_mapping.csv` - å®šæ•°å¯¾å¿œè¡¨
- `data_flow_diagram.md` - ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼è©³ç´°å›³

### Phase 2: ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æŠŠæ¡ï¼ˆ1æ—¥é–“ï¼‰
**æˆæœç‰©**:
- `protocol_specification_analysis_20251006.md` - ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜è©³ç´°è§£ææ›¸
- `specification_gap_analysis.md` - RTLã¨ä»•æ§˜ã®å·®åˆ†è§£æ
- `test_specification_review.md` - ãƒ†ã‚¹ãƒˆä»•æ§˜å¦¥å½“æ€§è©•ä¾¡

### Phase 3: ãƒ‡ãƒãƒƒã‚°æ–¹é‡ç¢ºç«‹ï¼ˆ1æ—¥é–“ï¼‰
**æˆæœç‰©**:
- `debug_strategy_plan_20251006.md` - ãƒ‡ãƒãƒƒã‚°æˆ¦ç•¥è¨ˆç”»æ›¸
- `verification_procedure.md` - æ¤œè¨¼æ‰‹é †æ›¸
- `problem_resolution_roadmap.md` - å•é¡Œè§£æ±ºãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—

### æœ€çµ‚çµ±åˆï¼ˆ0.5æ—¥é–“ï¼‰
**æˆæœç‰©**:
- `protocol_alignment_solution_20251006.md` - çµ±åˆè§£æ±ºç­–
- `implementation_plan.md` - å®Ÿè£…è¨ˆç”»æ›¸

---

## âœ… å“è³ªä¿è¨¼åŸºæº–

### æ–‡æ›¸å“è³ª
- [ ] å…¨èª¿æŸ»çµæœã®å®¢è¦³çš„è¨˜éŒ²
- [ ] å†ç¾å¯èƒ½ãªæ¤œè¨¼æ‰‹é †ã®è¨˜è¼‰
- [ ] æ˜ç¢ºãªåˆ¤æ–­åŸºæº–ã¨æ ¹æ‹ ã®æç¤º

### æŠ€è¡“å“è³ª
- [ ] RTLå®Ÿè£…ã®å®Œå…¨ç†è§£
- [ ] ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ã®æ­£ç¢ºãªæŠŠæ¡
- [ ] å®Ÿè¨¼ã«åŸºã¥ãå•é¡Œè§£æ±ºç­–

### ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆå“è³ª
- [ ] é–‹ç™ºç¶™ç¶šã¸ã®å³åŠ¹æ€§
- [ ] æ ¹æœ¬è§£æ±ºã¸ã®é“ç­‹æ˜ç¢ºåŒ–
- [ ] å†ç™ºé˜²æ­¢ç­–ã®ç¢ºç«‹

---

## ğŸ¯ æœ€çµ‚ç›®æ¨™

**ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®Œå…¨æ•´åˆæ€§ã®ç¢ºç«‹ã«ã‚ˆã‚Š:**
- âœ… ã‚·ã‚¹ãƒ†ãƒ çµ±åˆãƒ†ã‚¹ãƒˆã®æ­£å¸¸åŒ–
- âœ… é–‹ç™ºãƒ—ãƒ­ã‚»ã‚¹ã®å††æ»‘ãªç¶™ç¶š
- âœ… é«˜å“è³ªãªUART-AXI4ãƒ–ãƒªãƒƒã‚¸ã‚·ã‚¹ãƒ†ãƒ ã®å®Ÿç¾

*SystemVerilogã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ã¨ã—ã¦ã€è«–ç†çš„ã§ä½“ç³»çš„ãªã‚¢ãƒ—ãƒ­ãƒ¼ãƒã«ã‚ˆã‚Š*  
*ç¢ºå®Ÿãªå•é¡Œè§£æ±ºã‚’å®Ÿç¾ã—ã¾ã™ã€‚* ğŸ¯