{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 18:52:37 2019 " "Info: Processing started: Thu Dec 05 18:52:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_jicunqizu -c zjw_jicunqizu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_jicunqizu -c zjw_jicunqizu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "A_OUT\[0\]\$latch " "Warning: Node \"A_OUT\[0\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_OUT\[1\]\$latch " "Warning: Node \"A_OUT\[1\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_OUT\[2\]\$latch " "Warning: Node \"A_OUT\[2\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_OUT\[3\]\$latch " "Warning: Node \"A_OUT\[3\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_OUT\[4\]\$latch " "Warning: Node \"A_OUT\[4\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_OUT\[5\]\$latch " "Warning: Node \"A_OUT\[5\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_OUT\[6\]\$latch " "Warning: Node \"A_OUT\[6\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_OUT\[7\]\$latch " "Warning: Node \"A_OUT\[7\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "B_OUT\[0\]\$latch " "Warning: Node \"B_OUT\[0\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "B_OUT\[1\]\$latch " "Warning: Node \"B_OUT\[1\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "B_OUT\[2\]\$latch " "Warning: Node \"B_OUT\[2\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "B_OUT\[3\]\$latch " "Warning: Node \"B_OUT\[3\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "B_OUT\[4\]\$latch " "Warning: Node \"B_OUT\[4\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "B_OUT\[5\]\$latch " "Warning: Node \"B_OUT\[5\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "B_OUT\[6\]\$latch " "Warning: Node \"B_OUT\[6\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "B_OUT\[7\]\$latch " "Warning: Node \"B_OUT\[7\]\$latch\" is a latch" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 7 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "WE " "Info: Assuming node \"WE\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "A_OUT\[6\]\$latch RAA\[1\] WE 8.263 ns register " "Info: tsu for register \"A_OUT\[6\]\$latch\" (data pin = \"RAA\[1\]\", clock pin = \"WE\") is 8.263 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.943 ns + Longest pin register " "Info: + Longest pin to register delay is 10.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RAA\[1\] 1 PIN PIN_C15 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_C15; Fanout = 16; PIN Node = 'RAA\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAA[1] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.305 ns) + CELL(0.590 ns) 7.370 ns A_OUT\[6\]~34 2 COMB LC_X58_Y31_N1 1 " "Info: 2: + IC(5.305 ns) + CELL(0.590 ns) = 7.370 ns; Loc. = LC_X58_Y31_N1; Fanout = 1; COMB Node = 'A_OUT\[6\]~34'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.895 ns" { RAA[1] A_OUT[6]~34 } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.590 ns) 9.426 ns A_OUT\[6\]~35 3 COMB LC_X59_Y32_N4 1 " "Info: 3: + IC(1.466 ns) + CELL(0.590 ns) = 9.426 ns; Loc. = LC_X59_Y32_N4; Fanout = 1; COMB Node = 'A_OUT\[6\]~35'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.056 ns" { A_OUT[6]~34 A_OUT[6]~35 } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.442 ns) 10.943 ns A_OUT\[6\]\$latch 4 REG LC_X59_Y32_N6 1 " "Info: 4: + IC(1.075 ns) + CELL(0.442 ns) = 10.943 ns; Loc. = LC_X59_Y32_N6; Fanout = 1; REG Node = 'A_OUT\[6\]\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { A_OUT[6]~35 A_OUT[6]$latch } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.097 ns ( 28.30 % ) " "Info: Total cell delay = 3.097 ns ( 28.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.846 ns ( 71.70 % ) " "Info: Total interconnect delay = 7.846 ns ( 71.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.943 ns" { RAA[1] A_OUT[6]~34 A_OUT[6]~35 A_OUT[6]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "10.943 ns" { RAA[1] {} RAA[1]~out0 {} A_OUT[6]~34 {} A_OUT[6]~35 {} A_OUT[6]$latch {} } { 0.000ns 0.000ns 5.305ns 1.466ns 1.075ns } { 0.000ns 1.475ns 0.590ns 0.590ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.826 ns + " "Info: + Micro setup delay of destination is 0.826 ns" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 3.506 ns - Shortest register " "Info: - Shortest clock path from clock \"WE\" to destination register is 3.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns WE 1 CLK PIN_K5 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 19; CLK Node = 'WE'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.292 ns) 3.506 ns A_OUT\[6\]\$latch 2 REG LC_X59_Y32_N6 1 " "Info: 2: + IC(1.745 ns) + CELL(0.292 ns) = 3.506 ns; Loc. = LC_X59_Y32_N6; Fanout = 1; REG Node = 'A_OUT\[6\]\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { WE A_OUT[6]$latch } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 50.23 % ) " "Info: Total cell delay = 1.761 ns ( 50.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.745 ns ( 49.77 % ) " "Info: Total interconnect delay = 1.745 ns ( 49.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.506 ns" { WE A_OUT[6]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.506 ns" { WE {} WE~out0 {} A_OUT[6]$latch {} } { 0.000ns 0.000ns 1.745ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.943 ns" { RAA[1] A_OUT[6]~34 A_OUT[6]~35 A_OUT[6]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "10.943 ns" { RAA[1] {} RAA[1]~out0 {} A_OUT[6]~34 {} A_OUT[6]~35 {} A_OUT[6]$latch {} } { 0.000ns 0.000ns 5.305ns 1.466ns 1.075ns } { 0.000ns 1.475ns 0.590ns 0.590ns 0.442ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.506 ns" { WE A_OUT[6]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.506 ns" { WE {} WE~out0 {} A_OUT[6]$latch {} } { 0.000ns 0.000ns 1.745ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "WE A_OUT\[2\] A_OUT\[2\]\$latch 9.959 ns register " "Info: tco from clock \"WE\" to destination pin \"A_OUT\[2\]\" through register \"A_OUT\[2\]\$latch\" is 9.959 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 3.479 ns + Longest register " "Info: + Longest clock path from clock \"WE\" to source register is 3.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns WE 1 CLK PIN_K5 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 19; CLK Node = 'WE'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.718 ns) + CELL(0.292 ns) 3.479 ns A_OUT\[2\]\$latch 2 REG LC_X57_Y31_N4 1 " "Info: 2: + IC(1.718 ns) + CELL(0.292 ns) = 3.479 ns; Loc. = LC_X57_Y31_N4; Fanout = 1; REG Node = 'A_OUT\[2\]\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { WE A_OUT[2]$latch } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 50.62 % ) " "Info: Total cell delay = 1.761 ns ( 50.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.718 ns ( 49.38 % ) " "Info: Total interconnect delay = 1.718 ns ( 49.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.479 ns" { WE A_OUT[2]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.479 ns" { WE {} WE~out0 {} A_OUT[2]$latch {} } { 0.000ns 0.000ns 1.718ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.480 ns + Longest register pin " "Info: + Longest register to pin delay is 6.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A_OUT\[2\]\$latch 1 REG LC_X57_Y31_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X57_Y31_N4; Fanout = 1; REG Node = 'A_OUT\[2\]\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_OUT[2]$latch } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.372 ns) + CELL(2.108 ns) 6.480 ns A_OUT\[2\] 2 PIN PIN_U15 0 " "Info: 2: + IC(4.372 ns) + CELL(2.108 ns) = 6.480 ns; Loc. = PIN_U15; Fanout = 0; PIN Node = 'A_OUT\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { A_OUT[2]$latch A_OUT[2] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 32.53 % ) " "Info: Total cell delay = 2.108 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.372 ns ( 67.47 % ) " "Info: Total interconnect delay = 4.372 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { A_OUT[2]$latch A_OUT[2] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { A_OUT[2]$latch {} A_OUT[2] {} } { 0.000ns 4.372ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.479 ns" { WE A_OUT[2]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.479 ns" { WE {} WE~out0 {} A_OUT[2]$latch {} } { 0.000ns 0.000ns 1.718ns } { 0.000ns 1.469ns 0.292ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { A_OUT[2]$latch A_OUT[2] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { A_OUT[2]$latch {} A_OUT[2] {} } { 0.000ns 4.372ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "B\[0\] WE clk -1.650 ns register " "Info: th for register \"B\[0\]\" (data pin = \"WE\", clock pin = \"clk\") is -1.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 24; CLK Node = 'clk'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns B\[0\] 2 REG LC_X58_Y31_N7 2 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X58_Y31_N7; Fanout = 2; REG Node = 'B\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk B[0] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk B[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} B[0] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.781 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns WE 1 CLK PIN_K5 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 19; CLK Node = 'WE'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.292 ns) 3.457 ns B\[0\]~16 2 COMB LC_X58_Y31_N6 8 " "Info: 2: + IC(1.696 ns) + CELL(0.292 ns) = 3.457 ns; Loc. = LC_X58_Y31_N6; Fanout = 8; COMB Node = 'B\[0\]~16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { WE B[0]~16 } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.867 ns) 4.781 ns B\[0\] 3 REG LC_X58_Y31_N7 2 " "Info: 3: + IC(0.457 ns) + CELL(0.867 ns) = 4.781 ns; Loc. = LC_X58_Y31_N7; Fanout = 2; REG Node = 'B\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { B[0]~16 B[0] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_jicunqizu/zjw_jicunqizu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.628 ns ( 54.97 % ) " "Info: Total cell delay = 2.628 ns ( 54.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.153 ns ( 45.03 % ) " "Info: Total interconnect delay = 2.153 ns ( 45.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.781 ns" { WE B[0]~16 B[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.781 ns" { WE {} WE~out0 {} B[0]~16 {} B[0] {} } { 0.000ns 0.000ns 1.696ns 0.457ns } { 0.000ns 1.469ns 0.292ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk B[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} B[0] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.781 ns" { WE B[0]~16 B[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.781 ns" { WE {} WE~out0 {} B[0]~16 {} B[0] {} } { 0.000ns 0.000ns 1.696ns 0.457ns } { 0.000ns 1.469ns 0.292ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 18:52:37 2019 " "Info: Processing ended: Thu Dec 05 18:52:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
