Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_double_mux_behav xil_defaultlib.test_double_mux -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture mux4to1exp_arch of entity xil_defaultlib.Mux0 [mux0_default]
Compiling architecture mux2to1_arch of entity xil_defaultlib.Mux2To1 [mux2to1_default]
Compiling architecture mux4to1inst_arch of entity xil_defaultlib.Mux1 [mux1_default]
Compiling architecture double_mux_arch of entity xil_defaultlib.double_mux [double_mux_default]
Compiling architecture test_arch of entity xil_defaultlib.test_double_mux
Built simulation snapshot test_double_mux_behav
