{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606206171962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606206171962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 00:22:51 2020 " "Processing started: Tue Nov 24 00:22:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606206171962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606206171962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_sta Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606206171963 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606206172052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606206172202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606206172202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206172234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206172234 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606206172457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Alarm_Clock_EE271.sdc " "Synopsys Design Constraints File file not found: 'Alarm_Clock_EE271.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606206172477 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206172478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606206172479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name currentState\[0\] currentState\[0\] " "create_clock -period 1.000 -name currentState\[0\] currentState\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606206172479 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606206172479 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataa  to: combout " "Cell: Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: dataa  to: combout " "Cell: Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datab  to: combout " "Cell: Mux10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~0  from: datac  to: combout " "Cell: Mux12~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: dataa  to: combout " "Cell: Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: dataa  to: combout " "Cell: Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datad  to: combout " "Cell: Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: dataa  to: combout " "Cell: Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datab  to: combout " "Cell: Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datab  to: combout " "Cell: Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datac  to: combout " "Cell: Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datad  to: combout " "Cell: Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: dataa  to: combout " "Cell: Mux19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datad  to: combout " "Cell: Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: dataa  to: combout " "Cell: Mux1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: datab  to: combout " "Cell: Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: dataa  to: combout " "Cell: Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datac  to: combout " "Cell: Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datab  to: combout " "Cell: Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datac  to: combout " "Cell: Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: datab  to: combout " "Cell: Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: dataa  to: combout " "Cell: Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datab  to: combout " "Cell: Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datac  to: combout " "Cell: Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datac  to: combout " "Cell: Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datad  to: combout " "Cell: Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datad  to: combout " "Cell: Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: dataa  to: combout " "Cell: Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datab  to: combout " "Cell: Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: datad  to: combout " "Cell: Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datab  to: combout " "Cell: Mux6~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datad  to: combout " "Cell: Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datad  to: combout " "Cell: Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datad  to: combout " "Cell: Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datad  to: combout " "Cell: WideOr80~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: datab  to: combout " "Cell: WideOr80~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206172482 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606206172482 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606206172483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606206172484 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606206172484 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606206172491 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1606206172501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606206172506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.087 " "Worst-case setup slack is -11.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.087            -366.117 currentState\[0\]  " "  -11.087            -366.117 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.442            -667.524 clk  " "   -5.442            -667.524 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206172509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk  " "    0.348               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 currentState\[0\]  " "    0.444               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206172517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606206172519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606206172520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -256.943 clk  " "   -3.000            -256.943 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.713            -218.459 currentState\[0\]  " "   -1.713            -218.459 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206172521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206172521 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606206172537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606206172555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606206173414 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataa  to: combout " "Cell: Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: dataa  to: combout " "Cell: Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datab  to: combout " "Cell: Mux10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~0  from: datac  to: combout " "Cell: Mux12~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: dataa  to: combout " "Cell: Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: dataa  to: combout " "Cell: Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datad  to: combout " "Cell: Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: dataa  to: combout " "Cell: Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datab  to: combout " "Cell: Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datab  to: combout " "Cell: Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datac  to: combout " "Cell: Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datad  to: combout " "Cell: Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: dataa  to: combout " "Cell: Mux19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datad  to: combout " "Cell: Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: dataa  to: combout " "Cell: Mux1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: datab  to: combout " "Cell: Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: dataa  to: combout " "Cell: Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datac  to: combout " "Cell: Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datab  to: combout " "Cell: Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datac  to: combout " "Cell: Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: datab  to: combout " "Cell: Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: dataa  to: combout " "Cell: Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datab  to: combout " "Cell: Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datac  to: combout " "Cell: Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datac  to: combout " "Cell: Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datad  to: combout " "Cell: Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datad  to: combout " "Cell: Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: dataa  to: combout " "Cell: Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datab  to: combout " "Cell: Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: datad  to: combout " "Cell: Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datab  to: combout " "Cell: Mux6~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datad  to: combout " "Cell: Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datad  to: combout " "Cell: Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datad  to: combout " "Cell: Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datad  to: combout " "Cell: WideOr80~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: datab  to: combout " "Cell: WideOr80~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173516 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606206173516 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606206173517 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606206173534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.373 " "Worst-case setup slack is -10.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.373            -341.419 currentState\[0\]  " "  -10.373            -341.419 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.956            -604.937 clk  " "   -4.956            -604.937 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206173535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 currentState\[0\]  " "    0.478               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206173543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606206173545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606206173547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -256.943 clk  " "   -3.000            -256.943 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529            -189.397 currentState\[0\]  " "   -1.529            -189.397 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206173548 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606206173564 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataa  to: combout " "Cell: Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: dataa  to: combout " "Cell: Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datab  to: combout " "Cell: Mux10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~0  from: datac  to: combout " "Cell: Mux12~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: dataa  to: combout " "Cell: Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: dataa  to: combout " "Cell: Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datad  to: combout " "Cell: Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: dataa  to: combout " "Cell: Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datab  to: combout " "Cell: Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datab  to: combout " "Cell: Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datac  to: combout " "Cell: Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datad  to: combout " "Cell: Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: dataa  to: combout " "Cell: Mux19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datad  to: combout " "Cell: Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: dataa  to: combout " "Cell: Mux1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: datab  to: combout " "Cell: Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: dataa  to: combout " "Cell: Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datac  to: combout " "Cell: Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datab  to: combout " "Cell: Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datac  to: combout " "Cell: Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: datab  to: combout " "Cell: Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: dataa  to: combout " "Cell: Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datab  to: combout " "Cell: Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datac  to: combout " "Cell: Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datac  to: combout " "Cell: Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datad  to: combout " "Cell: Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datad  to: combout " "Cell: Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: dataa  to: combout " "Cell: Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datab  to: combout " "Cell: Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: datad  to: combout " "Cell: Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datab  to: combout " "Cell: Mux6~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datad  to: combout " "Cell: Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datad  to: combout " "Cell: Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datad  to: combout " "Cell: Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datad  to: combout " "Cell: WideOr80~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: datab  to: combout " "Cell: WideOr80~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606206173745 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606206173745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606206173746 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606206173752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.896 " "Worst-case setup slack is -4.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.896            -156.942 currentState\[0\]  " "   -4.896            -156.942 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.875            -193.662 clk  " "   -1.875            -193.662 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206173755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.017 " "Worst-case hold slack is -0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.017 currentState\[0\]  " "   -0.017              -0.017 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk  " "    0.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206173763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606206173765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606206173767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -187.136 clk  " "   -3.000            -187.136 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563             -35.389 currentState\[0\]  " "   -0.563             -35.389 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606206173768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606206173768 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606206174664 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606206174665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606206174705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 00:22:54 2020 " "Processing ended: Tue Nov 24 00:22:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606206174705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606206174705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606206174705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606206174705 ""}
