<dec f='llvm/build/include/llvm/IR/IntrinsicEnums.inc' l='241' type='232'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicEnums.inc' l='241'>// llvm.read_register</doc>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='7008' u='r' c='_ZL26EmitSpecialRegisterBuiltinRN5clang7CodeGen15CodeGenFunctionEPKNS_8CallExprEPN4llvm4TypeES8_25SpecialRegisterAccessKindNS6_9StringRefE'/>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='9222' u='r' c='_ZN5clang7CodeGen15CodeGenFunction22EmitAArch64BuiltinExprEjPKNS_8CallExprEN4llvm6Triple8ArchTypeE'/>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='9401' u='r' c='_ZN5clang7CodeGen15CodeGenFunction22EmitAArch64BuiltinExprEjPKNS_8CallExprEN4llvm6Triple8ArchTypeE'/>
<use f='llvm/clang/lib/CodeGen/CGExpr.cpp' l='2049' u='r' c='_ZN5clang7CodeGen15CodeGenFunction25EmitLoadOfGlobalRegLValueENS0_6LValueE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2135' c='_ZN4llvm12IRTranslator23translateKnownIntrinsicERKNS_8CallInstEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='5685' c='_ZN4llvm19SelectionDAGBuilder18visitIntrinsicCallERKNS_8CallInstEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='584' u='r' c='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='710' u='r' c='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<use f='llvm/llvm/lib/Transforms/Instrumentation/HWAddressSanitizer.cpp' l='1108' u='r' c='_ZN12_GLOBAL__N_118HWAddressSanitizer12readRegisterERN4llvm9IRBuilderINS1_14ConstantFolderENS1_24IRBuilderDefaultInserterEEENS1_9StringRefE'/>
