git clone --depth 1 --no-tags https://github.com/openhardwaresimulator/ohs_utils.git f:/verilog_sva_gh_scraper/data/full_repos/766124352
git clone --depth 1 --no-tags https://github.com/liamdugg/Verilog-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/766356096
git clone --depth 1 --no-tags https://github.com/ddavidqui/Lab-digital-grupo-4.git f:/verilog_sva_gh_scraper/data/full_repos/766720006
git clone --depth 1 --no-tags https://github.com/cotowali/templates.git f:/verilog_sva_gh_scraper/data/full_repos/763246128
git clone --depth 1 --no-tags https://github.com/ninju08/Router_1X3_Design.git f:/verilog_sva_gh_scraper/data/full_repos/763189318
git clone --depth 1 --no-tags https://github.com/TejasAshokR/Autometed_Washing_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/764091825
git clone --depth 1 --no-tags https://github.com/KeremDilmen/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/764315907
git clone --depth 1 --no-tags https://github.com/ammrat13/hdmi-cmd-enc.git f:/verilog_sva_gh_scraper/data/full_repos/762645657
git clone --depth 1 --no-tags https://github.com/Raymond-exe/FPGA-Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/762897430
git clone --depth 1 --no-tags https://github.com/Niyathi3011/Lab05-PipelinesAndHazards.git f:/verilog_sva_gh_scraper/data/full_repos/765446019
git clone --depth 1 --no-tags https://github.com/crispy245/General-Purpose-Galois-Systemizer.git f:/verilog_sva_gh_scraper/data/full_repos/765628275
git clone --depth 1 --no-tags https://github.com/shivamanisaii/suretrust.git f:/verilog_sva_gh_scraper/data/full_repos/765746595
git clone --depth 1 --no-tags https://github.com/HassinJalap/arithmetic-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/764960156
git clone --depth 1 --no-tags https://github.com/PinakiMohanty/Design-and-Verification-of-5-stage-32-bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/767355149
git clone --depth 1 --no-tags https://github.com/aimalexe/the-code-cave.git f:/verilog_sva_gh_scraper/data/full_repos/766112134
git clone --depth 1 --no-tags https://github.com/Nomdinoh/RISC-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/766474874
git clone --depth 1 --no-tags https://github.com/sqdlab/SQDfpgaVNAswitch.git f:/verilog_sva_gh_scraper/data/full_repos/759766190
git clone --depth 1 --no-tags https://github.com/jamestrimbleafa/basic_ublaze.git f:/verilog_sva_gh_scraper/data/full_repos/766310140
git clone --depth 1 --no-tags https://github.com/Ahmet-Hakan/CSE331.git f:/verilog_sva_gh_scraper/data/full_repos/766397763
git clone --depth 1 --no-tags https://github.com/avdssrk/Interview-Questions-sols.git f:/verilog_sva_gh_scraper/data/full_repos/764452580
git clone --depth 1 --no-tags https://github.com/chms7/pico_soc.git f:/verilog_sva_gh_scraper/data/full_repos/766921807
git clone --depth 1 --no-tags https://github.com/NicoRathmayr/jku-tt06-Digitaler-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/761082918
git clone --depth 1 --no-tags https://github.com/krish-shahh/ec311lab1.git f:/verilog_sva_gh_scraper/data/full_repos/767769271
git clone --depth 1 --no-tags https://github.com/lmyykxy/ic_mac.git f:/verilog_sva_gh_scraper/data/full_repos/762134502
git clone --depth 1 --no-tags https://github.com/FPGAmaster-wyc/test.git f:/verilog_sva_gh_scraper/data/full_repos/767307122
git clone --depth 1 --no-tags https://github.com/a1coughlin/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763746264
git clone --depth 1 --no-tags https://github.com/djuara-rbz/tt_spi_pwm.git f:/verilog_sva_gh_scraper/data/full_repos/767472636
git clone --depth 1 --no-tags https://github.com/goodhumored/6sem-schemtech.git f:/verilog_sva_gh_scraper/data/full_repos/758967464
git clone --depth 1 --no-tags https://github.com/Auke-Dirk/ByteBlast.git f:/verilog_sva_gh_scraper/data/full_repos/765284074
git clone --depth 1 --no-tags https://github.com/NoahGWood/tt06-qrng.git f:/verilog_sva_gh_scraper/data/full_repos/765979047
git clone --depth 1 --no-tags https://github.com/Mahfouz-z/HardCilk.git f:/verilog_sva_gh_scraper/data/full_repos/763775159
git clone --depth 1 --no-tags https://github.com/ljb2405/ORDER_VERIFICATION.git f:/verilog_sva_gh_scraper/data/full_repos/763893481
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/xuppl4_mindy.git f:/verilog_sva_gh_scraper/data/full_repos/759440027
git clone --depth 1 --no-tags https://github.com/sai3906/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/757918472
git clone --depth 1 --no-tags https://github.com/klaudioMema/verilog_training.git f:/verilog_sva_gh_scraper/data/full_repos/758555745
git clone --depth 1 --no-tags https://github.com/gabrielamazz/Verilog-Image-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/758462303
git clone --depth 1 --no-tags https://github.com/sudeepn97/1X3-Router-Design-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/759727700
git clone --depth 1 --no-tags https://github.com/hyungus/dementia_2023.git f:/verilog_sva_gh_scraper/data/full_repos/759300010
git clone --depth 1 --no-tags https://github.com/0776895736/FPGA-Music-Player-NEXYS-A7-100T.git f:/verilog_sva_gh_scraper/data/full_repos/759336938
git clone --depth 1 --no-tags https://github.com/MarcoVad/HermesE115F3.git f:/verilog_sva_gh_scraper/data/full_repos/758261959
git clone --depth 1 --no-tags https://github.com/BalP-AI/PS-2-Calculator-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/760624765
git clone --depth 1 --no-tags https://github.com/derekpappas/fpl.git f:/verilog_sva_gh_scraper/data/full_repos/762040554
git clone --depth 1 --no-tags https://github.com/slurpeecup/V_experiments.git f:/verilog_sva_gh_scraper/data/full_repos/761010961
git clone --depth 1 --no-tags https://github.com/Natospence/VHDL-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/760930307
git clone --depth 1 --no-tags https://github.com/MisguidedBadge/tzeentchArch.git f:/verilog_sva_gh_scraper/data/full_repos/760580467
git clone --depth 1 --no-tags https://github.com/gulaltuntas/computer-organization-homeworks.git f:/verilog_sva_gh_scraper/data/full_repos/760404890
git clone --depth 1 --no-tags https://github.com/shihjimmy/QR_Decomposition.git f:/verilog_sva_gh_scraper/data/full_repos/762332248
git clone --depth 1 --no-tags https://github.com/reeves0728/NYCU-CO.git f:/verilog_sva_gh_scraper/data/full_repos/762635067
git clone --depth 1 --no-tags https://github.com/muthuraman0508/xor_xnor_gate.git f:/verilog_sva_gh_scraper/data/full_repos/762588901
git clone --depth 1 --no-tags https://github.com/grilloandrea6/embedded-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/764068567
git clone --depth 1 --no-tags https://github.com/urish/tt06-spell.git f:/verilog_sva_gh_scraper/data/full_repos/758217371
git clone --depth 1 --no-tags https://github.com/bignosexgy/TMS_mainboard_verilog_2.git f:/verilog_sva_gh_scraper/data/full_repos/766849366
git clone --depth 1 --no-tags https://github.com/tsheaves/tt06_hsc_tdc.git f:/verilog_sva_gh_scraper/data/full_repos/767235150
git clone --depth 1 --no-tags https://github.com/e-turcotte/Project-RAVE.git f:/verilog_sva_gh_scraper/data/full_repos/759607206
git clone --depth 1 --no-tags https://github.com/8ruka0917/Add.git f:/verilog_sva_gh_scraper/data/full_repos/759348298
git clone --depth 1 --no-tags https://github.com/Srini-web/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/759415346
git clone --depth 1 --no-tags https://github.com/doroh70/VerilogLogicGateMuxer.git f:/verilog_sva_gh_scraper/data/full_repos/759656636
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_mindy.git f:/verilog_sva_gh_scraper/data/full_repos/758927806
git clone --depth 1 --no-tags https://github.com/cpchenpi/codh-2023-labs.git f:/verilog_sva_gh_scraper/data/full_repos/761142940
git clone --depth 1 --no-tags https://github.com/Fredr2024/16-bit-single-cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/760676846
git clone --depth 1 --no-tags https://github.com/bamyongyong/RRAM-memory.git f:/verilog_sva_gh_scraper/data/full_repos/762225965
git clone --depth 1 --no-tags https://github.com/riy-1/8-bit-asic.git f:/verilog_sva_gh_scraper/data/full_repos/762098622
git clone --depth 1 --no-tags https://github.com/muthuraman0508/nand_nor_gate.git f:/verilog_sva_gh_scraper/data/full_repos/762260259
git clone --depth 1 --no-tags https://github.com/Pranav-Gadre/VCS_prob_12_edge_capture.git f:/verilog_sva_gh_scraper/data/full_repos/763128389
git clone --depth 1 --no-tags https://github.com/muthuraman0508/half_adder.git f:/verilog_sva_gh_scraper/data/full_repos/763008488
git clone --depth 1 --no-tags https://github.com/takedahara/processor_design.git f:/verilog_sva_gh_scraper/data/full_repos/763357812
git clone --depth 1 --no-tags https://github.com/code-with-blanc/verilog-spi.git f:/verilog_sva_gh_scraper/data/full_repos/763690827
git clone --depth 1 --no-tags https://github.com/poytoy/cs303-homeworks.git f:/verilog_sva_gh_scraper/data/full_repos/764064101
git clone --depth 1 --no-tags https://github.com/animeshbchowdhury/RTL_dataset.git f:/verilog_sva_gh_scraper/data/full_repos/764417670
git clone --depth 1 --no-tags https://github.com/Mekky7/Spartan6-DSP48A1.git f:/verilog_sva_gh_scraper/data/full_repos/764761903
git clone --depth 1 --no-tags https://github.com/yash-thakker/risc-mips32.git f:/verilog_sva_gh_scraper/data/full_repos/763903584
git clone --depth 1 --no-tags https://github.com/fazliemre/caravel01.git f:/verilog_sva_gh_scraper/data/full_repos/764264793
git clone --depth 1 --no-tags https://github.com/junhyung0706/HFT-with-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/763917135
git clone --depth 1 --no-tags https://github.com/Jotlane/DSL-Vivado-Assingments.git f:/verilog_sva_gh_scraper/data/full_repos/765654194
git clone --depth 1 --no-tags https://github.com/anikate-kaw/parametrized_counter.git f:/verilog_sva_gh_scraper/data/full_repos/766259661
git clone --depth 1 --no-tags https://github.com/KareemAtefEECE/Spartan6-DSP48A1-.git f:/verilog_sva_gh_scraper/data/full_repos/766282539
git clone --depth 1 --no-tags https://github.com/klausius1904/restoring_division.git f:/verilog_sva_gh_scraper/data/full_repos/766610259
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt06-FIR_FILTER_ADAPT.git f:/verilog_sva_gh_scraper/data/full_repos/762830124
git clone --depth 1 --no-tags https://github.com/klausius1904/timer_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/766831180
git clone --depth 1 --no-tags https://github.com/humna2531/dff_ram.git f:/verilog_sva_gh_scraper/data/full_repos/764536077
git clone --depth 1 --no-tags https://github.com/kimisaac/uart_echo.git f:/verilog_sva_gh_scraper/data/full_repos/760320312
git clone --depth 1 --no-tags https://github.com/ycseo-git/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/766759126
git clone --depth 1 --no-tags https://github.com/TwingleMora/Mini_Projects1.git f:/verilog_sva_gh_scraper/data/full_repos/766751655
git clone --depth 1 --no-tags https://github.com/NikaT1/FS_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/766876488
git clone --depth 1 --no-tags https://github.com/shreya0345/VSD.git f:/verilog_sva_gh_scraper/data/full_repos/760330761
git clone --depth 1 --no-tags https://github.com/lnguyen921/Digital_system.git f:/verilog_sva_gh_scraper/data/full_repos/762841441
git clone --depth 1 --no-tags https://github.com/VarunGaneshan/VSD_Intern_VM.git f:/verilog_sva_gh_scraper/data/full_repos/760263858
git clone --depth 1 --no-tags https://github.com/vinayakavp07/VSD.git f:/verilog_sva_gh_scraper/data/full_repos/760412384
git clone --depth 1 --no-tags https://github.com/OmarBenGacem/CORDIC_IP.git f:/verilog_sva_gh_scraper/data/full_repos/764908584
git clone --depth 1 --no-tags https://github.com/machdyne/chopin.git f:/verilog_sva_gh_scraper/data/full_repos/758015099
git clone --depth 1 --no-tags https://github.com/PhamTuann/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/762146598
git clone --depth 1 --no-tags https://github.com/prateekprk/Verilog_Sessions.git f:/verilog_sva_gh_scraper/data/full_repos/761016407
git clone --depth 1 --no-tags https://github.com/Moleus/cdesign-lab2.git f:/verilog_sva_gh_scraper/data/full_repos/761691699
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW2_Decade_Counter_1.git f:/verilog_sva_gh_scraper/data/full_repos/765299041
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW2_CCTA_5.git f:/verilog_sva_gh_scraper/data/full_repos/767049327
git clone --depth 1 --no-tags https://github.com/Zachamus/SHA256.git f:/verilog_sva_gh_scraper/data/full_repos/767254549
git clone --depth 1 --no-tags https://github.com/ShellAlbert/GLPP2024.git f:/verilog_sva_gh_scraper/data/full_repos/764952922
git clone --depth 1 --no-tags https://github.com/NoicTheBrave/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/757855666
git clone --depth 1 --no-tags https://github.com/AnnTaiwan/SOPC.git f:/verilog_sva_gh_scraper/data/full_repos/764726561
git clone --depth 1 --no-tags https://github.com/dmu1313/ece755.git f:/verilog_sva_gh_scraper/data/full_repos/765826898
