digraph "1_linux_234f3ce485d54017f15cf5e0699cff4100121601_2@API" {
"1000107" [label="(Call,reg_read(ctxt, VCPU_REGS_RCX))"];
"1000101" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000105" [label="(Call,address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)))"];
"1000104" [label="(Call,address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0)"];
"1000111" [label="(Call,jmp_rel(ctxt, ctxt->src.val))"];
"1000111" [label="(Call,jmp_rel(ctxt, ctxt->src.val))"];
"1000104" [label="(Call,address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0)"];
"1000120" [label="(MethodReturn,static int)"];
"1000101" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000119" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000108" [label="(Identifier,ctxt)"];
"1000109" [label="(Identifier,VCPU_REGS_RCX)"];
"1000105" [label="(Call,address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)))"];
"1000112" [label="(Identifier,ctxt)"];
"1000106" [label="(Identifier,ctxt)"];
"1000110" [label="(Literal,0)"];
"1000103" [label="(ControlStructure,if (address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0))"];
"1000113" [label="(Call,ctxt->src.val)"];
"1000107" [label="(Call,reg_read(ctxt, VCPU_REGS_RCX))"];
"1000107" -> "1000105"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000107" -> "1000120"  [label="DDG: VCPU_REGS_RCX"];
"1000107" -> "1000105"  [label="DDG: ctxt"];
"1000107" -> "1000105"  [label="DDG: VCPU_REGS_RCX"];
"1000101" -> "1000107"  [label="DDG: ctxt"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000120"  [label="DDG: ctxt"];
"1000101" -> "1000105"  [label="DDG: ctxt"];
"1000101" -> "1000111"  [label="DDG: ctxt"];
"1000105" -> "1000104"  [label="AST: "];
"1000106" -> "1000105"  [label="AST: "];
"1000110" -> "1000105"  [label="CFG: "];
"1000105" -> "1000120"  [label="DDG: reg_read(ctxt, VCPU_REGS_RCX)"];
"1000105" -> "1000120"  [label="DDG: ctxt"];
"1000105" -> "1000104"  [label="DDG: ctxt"];
"1000105" -> "1000104"  [label="DDG: reg_read(ctxt, VCPU_REGS_RCX)"];
"1000105" -> "1000111"  [label="DDG: ctxt"];
"1000104" -> "1000103"  [label="AST: "];
"1000104" -> "1000110"  [label="CFG: "];
"1000110" -> "1000104"  [label="AST: "];
"1000112" -> "1000104"  [label="CFG: "];
"1000119" -> "1000104"  [label="CFG: "];
"1000104" -> "1000120"  [label="DDG: address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0"];
"1000104" -> "1000120"  [label="DDG: address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX))"];
"1000111" -> "1000103"  [label="AST: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000119" -> "1000111"  [label="CFG: "];
"1000111" -> "1000120"  [label="DDG: ctxt"];
"1000111" -> "1000120"  [label="DDG: jmp_rel(ctxt, ctxt->src.val)"];
"1000111" -> "1000120"  [label="DDG: ctxt->src.val"];
}
