0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/coope/Documents/MSU-ECE-DSD/lab3/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_satadd_time_impl.v,1707357939,verilog,,,,glbl;ip_addsub;ip_addsub_c_addsub_v12_0_16;ip_addsub_c_addsub_v12_0_16_fabric_legacy;ip_addsub_c_addsub_v12_0_16_legacy;ip_addsub_c_addsub_v12_0_16_lut6_legacy;ip_addsub_c_addsub_v12_0_16_viv;satadd,,uvm,,,,,,
C:/Users/coope/Documents/MSU-ECE-DSD/lab3/tb_satadd.sv,1707320886,systemVerilog,,,,tb_satadd,,uvm,,,,,,
