

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Mon Nov 27 12:53:33 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        SobelLab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4174340|  4174340|  4174341|  4174341|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LoadCache  |     7698|     7698|      3849|          -|          -|     2|    no    |
        | + LoadLine  |     3840|     3840|         2|          -|          -|  1920|    no    |
        |- ImageX     |  4166640|  4166640|      3858|          -|          -|  1080|    no    |
        | + ImageY    |     3844|     3844|         7|          2|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1053|    606|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    1816|   1496|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    416|
|Register         |        -|      -|     580|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      0|    3449|   2550|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|       3|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |sobel_filter_AXILiteS_s_axi_U  |sobel_filter_AXILiteS_s_axi  |        0|      0|  112|  168|
    |sobel_filter_gmem2_m_axi_U     |sobel_filter_gmem2_m_axi     |        2|      0|  512|  580|
    |sobel_filter_gmem_m_axi_U      |sobel_filter_gmem_m_axi      |        2|      0|  512|  580|
    |sobel_filter_mux_fYi_U0        |sobel_filter_mux_fYi         |        0|      0|   85|   21|
    |sobel_filter_mux_fYi_U1        |sobel_filter_mux_fYi         |        0|      0|   85|   21|
    |sobel_filter_mux_fYi_U2        |sobel_filter_mux_fYi         |        0|      0|   85|   21|
    |sobel_filter_mux_fYi_U3        |sobel_filter_mux_fYi         |        0|      0|   85|   21|
    |sobel_filter_mux_fYi_U4        |sobel_filter_mux_fYi         |        0|      0|   85|   21|
    |sobel_filter_mux_fYi_U5        |sobel_filter_mux_fYi         |        0|      0|   85|   21|
    |sobel_filter_mux_fYi_U6        |sobel_filter_mux_fYi         |        0|      0|   85|   21|
    |sobel_filter_mux_fYi_U7        |sobel_filter_mux_fYi         |        0|      0|   85|   21|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        4|      0| 1816| 1496|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuffer_0_U  |sobel_filter_linebkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |lineBuffer_1_U  |sobel_filter_linebkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |lineBuffer_2_U  |sobel_filter_linedEe  |        1|  0|   0|  1920|    8|     1|        15360|
    |lineBuffer_3_U  |sobel_filter_linedEe  |        1|  0|   0|  1920|    8|     1|        15360|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        4|  0|   0|  7680|   32|     4|        61440|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |i_1_fu_468_p2                      |     +    |      0|   38|  16|          11|           1|
    |i_2_fu_540_p2                      |     +    |      0|   38|  16|          11|           1|
    |j_fu_630_p2                        |     +    |      0|   38|  16|          11|           1|
    |lastLine_2_fu_1017_p2              |     +    |      0|   38|  16|          11|           1|
    |tmp3_fu_758_p2                     |     +    |      0|   32|  14|           9|           9|
    |tmp_14_fu_659_p2                   |     +    |      0|   41|  17|           2|          12|
    |tmp_15_fu_953_p2                   |     +    |      0|   29|  13|           8|           8|
    |tmp_19_0_t_fu_596_p2               |     +    |      0|   11|   8|           2|           2|
    |tmp_19_2_t_fu_601_p2               |     +    |      0|   11|   8|           1|           2|
    |tmp_27_fu_909_p2                   |     +    |      0|   29|  13|           8|           8|
    |tmp_37_fu_445_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp_47_fu_572_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp_49_fu_581_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp_6_fu_429_p2                    |     +    |      0|   11|   8|           2|           1|
    |x_weight_1_2_fu_829_p2             |     +    |      0|    0|  11|          11|          11|
    |x_weight_2_2_fu_897_p2             |     +    |      0|   38|  16|          11|          11|
    |y_weight_1_2_fu_838_p2             |     +    |      0|   35|  15|          10|          10|
    |tmp_28_fu_924_p2                   |     -    |      0|   29|  13|           1|           8|
    |tmp_31_fu_417_p2                   |     -    |      0|   47|  19|          14|          14|
    |tmp_32_fu_941_p2                   |     -    |      0|   29|  13|           1|           8|
    |tmp_40_fu_498_p2                   |     -    |      0|   74|  28|          23|          23|
    |tmp_43_fu_528_p2                   |     -    |      0|   74|  28|          23|          23|
    |x_weight_0_2_fu_739_p2             |     -    |      0|   32|  14|           9|           9|
    |x_weight_1_1_fu_802_p2             |     -    |      0|   38|  16|          11|          11|
    |x_weight_2_fu_851_p2               |     -    |      0|    0|  11|          11|          11|
    |y_weight_2_1_fu_874_p2             |     -    |      0|    0|  11|          11|          11|
    |y_weight_2_2_fu_903_p2             |     -    |      0|    0|  11|          11|          11|
    |y_weight_2_fu_857_p2               |     -    |      0|   38|  16|          11|          11|
    |ap_block_pp0_stage0_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage1_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_state10                   |    and   |      0|    0|   2|           1|           1|
    |ap_block_state21_pp0_stage1_iter0  |    and   |      0|    0|   2|           1|           1|
    |cond_fu_435_p2                     |   icmp   |      0|    0|   1|           2|           1|
    |tmp_12_fu_936_p2                   |   icmp   |      0|    0|   6|          11|           1|
    |tmp_16_fu_964_p2                   |   icmp   |      0|    0|   4|           8|           6|
    |tmp_1_fu_534_p2                    |   icmp   |      0|    0|   6|          11|          11|
    |tmp_20_fu_969_p2                   |   icmp   |      0|    0|   4|           8|           8|
    |tmp_2_fu_462_p2                    |   icmp   |      0|    0|   6|          11|           9|
    |tmp_3_fu_546_p2                    |   icmp   |      0|    0|   6|          11|           1|
    |tmp_4_fu_552_p2                    |   icmp   |      0|    0|   6|          11|          11|
    |tmp_7_fu_642_p2                    |   icmp   |      0|    0|   6|          11|           9|
    |tmp_8_fu_624_p2                    |   icmp   |      0|    0|   6|          11|           9|
    |tmp_9_fu_919_p2                    |   icmp   |      0|    0|   6|          11|           1|
    |tmp_fu_423_p2                      |   icmp   |      0|    0|   1|           2|           3|
    |tmp_s_fu_636_p2                    |   icmp   |      0|    0|   6|          11|           1|
    |or_cond2_fu_654_p2                 |    or    |      0|    0|   2|           1|           1|
    |tmp1_fu_562_p2                     |    or    |      0|    0|   2|           1|           1|
    |tmp2_fu_648_p2                     |    or    |      0|    0|   2|           1|           1|
    |tmp_35_fu_995_p2                   |    or    |      0|    0|   2|           1|           1|
    |edge_val_1_i_cast_fu_987_p3        |  select  |      0|    0|   2|           1|           2|
    |p_i_fu_974_p3                      |  select  |      0|    0|   8|           1|           1|
    |tmp_29_fu_929_p3                   |  select  |      0|    0|   8|           1|           8|
    |tmp_33_fu_946_p3                   |  select  |      0|    0|   8|           1|           8|
    |val_fu_1000_p3                     |  select  |      0|    0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|    0|   2|           1|           2|
    |edge_val_fu_959_p2                 |    xor   |      0|    0|   8|           8|           2|
    |not_or_cond2_fu_982_p2             |    xor   |      0|    0|   2|           1|           2|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                              |          |      0| 1053| 606|         473|         428|
    +-----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  125|         27|    1|         27|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem2_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem2_WREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY   |    9|          2|    1|          2|
    |gmem2_blk_n_AW                |    9|          2|    1|          2|
    |gmem2_blk_n_B                 |    9|          2|    1|          2|
    |gmem2_blk_n_W                 |    9|          2|    1|          2|
    |gmem_ARADDR                   |   15|          3|   32|         96|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |i1_reg_347                    |    9|          2|   11|         22|
    |i_reg_324                     |    9|          2|   11|         22|
    |lastLine_1_reg_335            |    9|          2|   11|         22|
    |lastLine_reg_313              |    9|          2|    2|          4|
    |lineBuffer_0_address0         |   21|          4|   11|         44|
    |lineBuffer_0_address1         |   15|          3|   11|         33|
    |lineBuffer_1_address0         |   21|          4|   11|         44|
    |lineBuffer_1_address1         |   15|          3|   11|         33|
    |lineBuffer_2_address0         |   15|          3|   11|         33|
    |lineBuffer_2_address1         |   15|          3|   11|         33|
    |lineBuffer_3_address0         |   15|          3|   11|         33|
    |lineBuffer_3_address1         |   15|          3|   11|         33|
    |row_assign_phi_fu_362_p4      |    9|          2|   11|         22|
    |row_assign_reg_358            |    9|          2|   11|         22|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  416|         88|  188|        543|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem2_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem2_WREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY   |   1|   0|    1|          0|
    |cond_reg_1042                 |   1|   0|    1|          0|
    |gmem_addr_1_reg_1096          |  32|   0|   32|          0|
    |gmem_addr_reg_1046            |  32|   0|   32|          0|
    |i1_reg_347                    |  11|   0|   11|          0|
    |i_1_reg_1055                  |  11|   0|   11|          0|
    |i_2_reg_1073                  |  11|   0|   11|          0|
    |i_reg_324                     |  11|   0|   11|          0|
    |inter_pix_read_reg_1023       |  32|   0|   32|          0|
    |j_reg_1134                    |  11|   0|   11|          0|
    |lastLine_1_reg_335            |  11|   0|   11|          0|
    |lastLine_2_reg_1301           |  11|   0|   11|          0|
    |lastLine_reg_313              |   2|   0|    2|          0|
    |lineBuffer_0_addr_2_reg_1146  |  11|   0|   11|          0|
    |lineBuffer_0_addr_reg_1060    |  11|   0|   11|          0|
    |lineBuffer_0_load_2_reg_1220  |   8|   0|    8|          0|
    |lineBuffer_1_addr_2_reg_1152  |  11|   0|   11|          0|
    |lineBuffer_1_addr_reg_1065    |  11|   0|   11|          0|
    |lineBuffer_1_load_2_reg_1226  |   8|   0|    8|          0|
    |lineBuffer_2_addr_1_reg_1158  |  11|   0|   11|          0|
    |lineBuffer_2_load_2_reg_1232  |   8|   0|    8|          0|
    |lineBuffer_3_addr_1_reg_1164  |  11|   0|   11|          0|
    |lineBuffer_3_load_2_reg_1238  |   8|   0|    8|          0|
    |or_cond2_reg_1140             |   1|   0|    1|          0|
    |reg_369                       |   8|   0|    8|          0|
    |row_assign_cast_reg_1125      |  11|   0|   12|          1|
    |row_assign_reg_358            |  11|   0|   11|          0|
    |tmp1_reg_1086                 |   1|   0|    1|          0|
    |tmp3_reg_1254                 |   9|   0|    9|          0|
    |tmp_13_reg_1029               |  30|   0|   32|          2|
    |tmp_15_reg_1286               |   8|   0|    8|          0|
    |tmp_18_reg_1190               |   8|   0|    8|          0|
    |tmp_19_0_t_reg_1106           |   2|   0|    2|          0|
    |tmp_19_2_t_reg_1113           |   2|   0|    2|          0|
    |tmp_21_reg_1249               |   8|   0|    8|          0|
    |tmp_23_reg_1259               |   8|   0|    8|          0|
    |tmp_24_reg_1215               |   8|   0|    8|          0|
    |tmp_27_reg_1274               |   8|   0|    8|          0|
    |tmp_44_reg_1102               |   2|   0|    2|          0|
    |tmp_45_reg_1078               |   2|   0|    2|          0|
    |tmp_47_reg_1091               |  32|   0|   32|          0|
    |tmp_51_reg_1280               |   8|   0|    8|          0|
    |tmp_6_reg_1037                |   2|   0|    2|          0|
    |tmp_8_reg_1130                |   1|   0|    1|          0|
    |val_reg_1293                  |   8|   0|    8|          0|
    |x_weight_0_2_reg_1244         |   9|   0|    9|          0|
    |x_weight_2_2_reg_1264         |  11|   0|   11|          0|
    |y_weight_2_2_reg_1269         |  11|   0|   11|          0|
    |or_cond2_reg_1140             |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 580|  32|  520|          3|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|interrupt               | out |    1| ap_ctrl_hs | sobel_filter | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem2_AWVALID     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREADY     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWADDR      | out |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWID        | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLEN       | out |    8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWSIZE      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWBURST     | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLOCK      | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWCACHE     | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWPROT      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWQOS       | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREGION    | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWUSER      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WVALID      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WREADY      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WDATA       | out |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WSTRB       | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WLAST       | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WID         | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WUSER       | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARVALID     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREADY     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARADDR      | out |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARID        | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLEN       | out |    8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARSIZE      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARBURST     | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLOCK      | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARCACHE     | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARPROT      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARQOS       | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREGION    | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARUSER      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RVALID      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RREADY      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RDATA       |  in |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RLAST       |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RID         |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RUSER       |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RRESP       |  in |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BVALID      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BREADY      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BRESP       |  in |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BID         |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BUSER       |  in |    1|    m_axi   |     gmem2    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

