/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  reg [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [32:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire [10:0] celloutsig_0_48z;
  wire [7:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  reg [33:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [31:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = ~((celloutsig_0_19z | celloutsig_0_0z[3]) & (celloutsig_0_38z | celloutsig_0_27z[1]));
  assign celloutsig_1_1z = ~((in_data[126] | celloutsig_1_0z) & (celloutsig_1_0z | in_data[117]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[154]) & (celloutsig_1_1z | in_data[119]));
  assign celloutsig_0_45z = celloutsig_0_3z[29] ^ celloutsig_0_30z[1];
  assign celloutsig_1_9z = celloutsig_1_0z ^ celloutsig_1_4z;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_1_3z[6:3], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_7z[11:4], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } & { celloutsig_1_7z[10:5], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_19z = { _00_[5:3], celloutsig_1_4z, celloutsig_1_14z } & { in_data[160:157], celloutsig_1_13z };
  assign celloutsig_0_1z = { in_data[63:55], celloutsig_0_0z } & in_data[16:3];
  assign celloutsig_0_17z = celloutsig_0_8z[6:2] & { celloutsig_0_4z[3:1], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_15z = { celloutsig_0_0z[3:0], celloutsig_0_11z } == { celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_3z[27:23], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_6z } == { celloutsig_0_6z[2:1], celloutsig_0_3z[32:14], celloutsig_0_3z[27:19], celloutsig_0_3z[4:0], celloutsig_0_15z };
  assign celloutsig_0_16z = { celloutsig_0_6z[2:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_13z } <= { celloutsig_0_14z[7:2], celloutsig_0_14z };
  assign celloutsig_0_20z = { celloutsig_0_7z[3], celloutsig_0_15z, celloutsig_0_18z } <= { celloutsig_0_17z[4], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_3z[22:14], celloutsig_0_3z[27:26] } <= { celloutsig_0_4z[0], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_13z = ! celloutsig_0_4z;
  assign celloutsig_1_0z = in_data[128:124] < in_data[109:105];
  assign celloutsig_1_14z = { celloutsig_1_7z[10:9], celloutsig_1_13z, celloutsig_1_0z } < { celloutsig_1_7z[7], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = { _00_[2:0], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z } < { celloutsig_1_7z[7:0], celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_10z = celloutsig_0_9z[32:30] < celloutsig_0_9z[13:11];
  assign celloutsig_0_35z = celloutsig_0_1z[8:5] % { 1'h1, celloutsig_0_5z };
  assign celloutsig_0_4z = in_data[64:61] % { 1'h1, in_data[70:68] };
  assign celloutsig_1_7z = { in_data[144:141], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, celloutsig_1_3z[11:1] };
  assign celloutsig_0_8z = in_data[16:9] % { 1'h1, celloutsig_0_0z[3:2], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[78] ? in_data[21:17] : in_data[15:11];
  assign celloutsig_0_18z = celloutsig_0_15z ? celloutsig_0_0z[4:1] : celloutsig_0_17z[4:1];
  assign celloutsig_0_22z = celloutsig_0_16z ? in_data[37:35] : { celloutsig_0_7z[4], celloutsig_0_10z, 1'h0 };
  assign celloutsig_0_30z = { celloutsig_0_22z, celloutsig_0_21z } << { in_data[68:66], celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_1z[10:0] << { celloutsig_0_3z[25:19], celloutsig_0_3z[4:1] };
  assign celloutsig_0_31z = { celloutsig_0_1z[13:7], celloutsig_0_10z, celloutsig_0_10z } - { celloutsig_0_8z[3:2], celloutsig_0_27z, celloutsig_0_21z };
  assign celloutsig_1_5z = celloutsig_1_3z[7:4] - { in_data[100:99], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = in_data[40:37] - { celloutsig_0_5z[0], celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_1z[3:1], celloutsig_0_5z } - celloutsig_0_7z[9:4];
  assign celloutsig_0_48z = { celloutsig_0_9z[4:3], celloutsig_0_31z } ~^ { celloutsig_0_5z[1:0], celloutsig_0_6z, celloutsig_0_45z, celloutsig_0_4z };
  assign celloutsig_0_49z = { celloutsig_0_48z[4:3], celloutsig_0_2z, celloutsig_0_35z, celloutsig_0_37z } ~^ { celloutsig_0_8z[3:1], celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_5z = celloutsig_0_4z[3:1] ~^ celloutsig_0_0z[4:2];
  assign celloutsig_1_3z = { in_data[132:122], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } ~^ in_data[135:120];
  assign celloutsig_0_38z = ~((celloutsig_0_31z[4] & celloutsig_0_11z) | celloutsig_0_25z);
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_2z) | in_data[111]);
  assign celloutsig_0_21z = ~((celloutsig_0_9z[30] & celloutsig_0_9z[0]) | celloutsig_0_4z[0]);
  always_latch
    if (clkin_data[0]) celloutsig_0_9z = 34'h000000000;
    else if (!celloutsig_1_18z) celloutsig_0_9z = { in_data[85:53], celloutsig_0_2z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_14z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_1z[8:2], celloutsig_0_0z };
  assign celloutsig_0_37z = ~((celloutsig_0_21z & celloutsig_0_24z) | (celloutsig_0_6z[1] & celloutsig_0_16z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_3z[12] & celloutsig_1_1z));
  assign celloutsig_1_13z = ~((celloutsig_1_9z & celloutsig_1_1z) | (celloutsig_1_7z[2] & celloutsig_1_8z[28]));
  assign celloutsig_0_11z = ~((celloutsig_0_4z[0] & celloutsig_0_3z[25]) | (in_data[43] & celloutsig_0_3z[0]));
  assign celloutsig_0_19z = ~((celloutsig_0_9z[1] & celloutsig_0_1z[2]) | (celloutsig_0_6z[3] & celloutsig_0_7z[10]));
  assign celloutsig_0_2z = ~((in_data[69] & in_data[63]) | (celloutsig_0_1z[2] & celloutsig_0_0z[0]));
  assign { celloutsig_0_3z[32], celloutsig_0_3z[18], celloutsig_0_3z[31], celloutsig_0_3z[17], celloutsig_0_3z[30], celloutsig_0_3z[16], celloutsig_0_3z[29], celloutsig_0_3z[15], celloutsig_0_3z[28], celloutsig_0_3z[14], celloutsig_0_3z[27:19], celloutsig_0_3z[4:0] } = { celloutsig_0_1z[13], celloutsig_0_1z[13:12], celloutsig_0_1z[12:11], celloutsig_0_1z[11:10], celloutsig_0_1z[10:9], celloutsig_0_1z[9:0], celloutsig_0_0z } & { celloutsig_0_1z[5:4], celloutsig_0_1z[4:3], celloutsig_0_1z[3:2], celloutsig_0_1z[2:1], celloutsig_0_1z[1:0], celloutsig_0_1z };
  assign celloutsig_0_3z[13:5] = celloutsig_0_3z[27:19];
  assign { out_data[128], out_data[100:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
