/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
/*
 * Copyright (c) 2022 MediaTek Inc.
 *
 */

#ifndef _DT_BINDINGS_GCE_MT6985_H
#define _DT_BINDINGS_GCE_MT6985_H

/* assign timeout 0 also means default */
#define CMDQ_NO_TIMEOUT		0xffffffff
#define CMDQ_TIMEOUT_DEFAULT	1000

/* GCE thread priority */
#define CMDQ_THR_PRIO_LOWEST	0
#define CMDQ_THR_PRIO_1		1
#define CMDQ_THR_PRIO_2		2
#define CMDQ_THR_PRIO_3		3
#define CMDQ_THR_PRIO_4		4
#define CMDQ_THR_PRIO_5		5
#define CMDQ_THR_PRIO_6		6
#define CMDQ_THR_PRIO_HIGHEST	7

/* CPR count in 32bit register */
#define GCE_CPR_COUNT		1312

/* GCE subsys table */
#define SUBSYS_1300XXXX		0
#define SUBSYS_1400XXXX		1
#define SUBSYS_1401XXXX		2
#define SUBSYS_1402XXXX		3
#define SUBSYS_1502XXXX		4
#define SUBSYS_1880XXXX		5
#define SUBSYS_1881XXXX		6
#define SUBSYS_1882XXXX		7
#define SUBSYS_1883XXXX		8
#define SUBSYS_1884XXXX		9
#define SUBSYS_1000XXXX		10
#define SUBSYS_1001XXXX		11
#define SUBSYS_1002XXXX		12
#define SUBSYS_1003XXXX		13
#define SUBSYS_1004XXXX		14
#define SUBSYS_1005XXXX		15
#define SUBSYS_1020XXXX		16
#define SUBSYS_1028XXXX		17
#define SUBSYS_1700XXXX		18
#define SUBSYS_1701XXXX		19
#define SUBSYS_1702XXXX		20
#define SUBSYS_1703XXXX		21
#define SUBSYS_1800XXXX		22
#define SUBSYS_1801XXXX		23
#define SUBSYS_1802XXXX		24
#define SUBSYS_1804XXXX		25
#define SUBSYS_1805XXXX		26
#define SUBSYS_1808XXXX		27
#define SUBSYS_180aXXXX		28
#define SUBSYS_180bXXXX		29
#define SUBSYS_NO_SUPPORT	99

/* GCE General Purpose Register (GPR) support
 * Leave note for scenario usage here
 */
/* GCE: write mask */
#define GCE_GPR_R00		0x00
#define GCE_GPR_R01		0x01
/* MDP: P1: JPEG dest */
#define GCE_GPR_R02		0x02
#define GCE_GPR_R03		0x03
/* MDP: PQ color */
#define GCE_GPR_R04		0x04
/* MDP: 2D sharpness */
#define GCE_GPR_R05		0x05
/* DISP: poll esd */
#define GCE_GPR_R06		0x06
#define GCE_GPR_R07		0x07
/* MDP: P4: 2D sharpness dst */
#define GCE_GPR_R08		0x08
#define GCE_GPR_R09		0x09
/* VCU: poll with timeout for GPR timer */
#define GCE_GPR_R10		0x0A
#define GCE_GPR_R11		0x0B
/* CMDQ: debug */
#define GCE_GPR_R12		0x0C
#define GCE_GPR_R13		0x0D
/* CMDQ: P7: debug */
#define GCE_GPR_R14		0x0E
#define GCE_GPR_R15		0x0F

/* GCE-D hardware events */
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_0		0
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_1		1
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_2		2
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_3		3
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_4		4
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_5		5
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_6		6
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_7		7
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_8		8
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_9		9
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_10		10
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_11		11
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_12		12
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_13		13
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_14		14
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_15		15
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_16		16
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_17		17
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_18		18
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_19		19
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_20		20
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_21		21
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_22		22
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_23		23
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_24		24
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_25		25
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_26		26
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_27		27
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_28		28
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_29		29
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_30		30
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_31		31
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_32		32
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_33		33
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_34		34
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_35		35
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_36		36
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_37		37
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_38		38
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_39		39
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_40		40
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_41		41
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_42		42
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_43		43
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_44		44
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_45		45
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_46		46
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_47		47
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_48		48
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_49		49
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_50		50
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_51		51
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_52		52
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_53		53
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_54		54
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_55		55
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_56		56
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_57		57
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_58		58
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_59		59
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_60		60
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_61		61
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_62		62
#define CMDQ_EVENT_OVLSYS_OVLSYS_EVENT_63		63
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_0		64
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_1		65
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_2		66
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_3		67
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_4		68
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_5		69
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_6		70
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_7		71
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_8		72
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_9		73
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_10		74
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_11		75
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_12		76
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_13		77
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_14		78
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_15		79
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_16		80
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_17		81
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_18		82
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_19		83
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_20		84
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_21		85
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_22		86
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_23		87
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_24		88
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_25		89
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_26		90
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_27		91
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_28		92
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_29		93
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_30		94
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_31		95
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_32		96
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_33		97
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_34		98
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_35		99
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_36		100
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_37		101
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_38		102
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_39		103
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_40		104
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_41		105
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_42		106
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_43		107
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_44		108
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_45		109
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_46		110
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_47		111
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_48		112
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_49		113
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_50		114
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_51		115
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_52		116
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_53		117
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_54		118
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_55		119
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_56		120
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_57		121
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_58		122
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_59		123
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_60		124
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_61		125
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_62		126
#define CMDQ_EVENT_OVLSYS1_OVLSYS1_EVENT_63		127
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA0_SOF		128
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA1_SOF		129
#define CMDQ_EVENT_MMLSYS1_MDP_WROT0_SOF		130
#define CMDQ_EVENT_MMLSYS1_MDP_WROT1_SOF		131
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA2_SOF		132
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA3_SOF		133
#define CMDQ_EVENT_MMLSYS1_MDP_DLI_ASYNC0_SOF		134
#define CMDQ_EVENT_MMLSYS1_MDP_DLI_ASYNC1_SOF		135
#define CMDQ_EVENT_MMLSYS1_MDP_DLO_ASYNC0_SOF		136
#define CMDQ_EVENT_MMLSYS1_MDP_DLO_ASYNC1_SOF		137
#define CMDQ_EVENT_MMLSYS1_MDP_WROT2_SOF		138
#define CMDQ_EVENT_MMLSYS1_MDP_WROT3_SOF		139
#define CMDQ_EVENT_MMLSYS1_MDP_DLI_ASYNC3_SOF		140
#define CMDQ_EVENT_MMLSYS1_MDP_DLO_ASYNC2_SOF		141
#define CMDQ_EVENT_MMLSYS1_MDP_DLO_ASYNC3_SOF		142
#define CMDQ_EVENT_MMLSYS1_MDP_WROT3_FRAME_DONE		143
#define CMDQ_EVENT_MMLSYS1_MDP_WROT2_FRAME_DONE		144
#define CMDQ_EVENT_MMLSYS1_MDP_WROT1_FRAME_DONE		145
#define CMDQ_EVENT_MMLSYS1_MDP_WROT0_FRAME_DONE		146
#define CMDQ_EVENT_MMLSYS1_MDP_TDSHP1_FRAME_DONE		147
#define CMDQ_EVENT_MMLSYS1_MDP_TDSHP0_FRAME_DONE		148
#define CMDQ_EVENT_MMLSYS1_MDP_RSZ3_FRAME_DONE		149
#define CMDQ_EVENT_MMLSYS1_MDP_RSZ2_FRAME_DONE		150
#define CMDQ_EVENT_MMLSYS1_MDP_RSZ1_FRAME_DONE		151
#define CMDQ_EVENT_MMLSYS1_MDP_RSZ0_FRAME_DONE		152
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA3_FRAME_DONE		153
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA2_FRAME_DONE		154
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA1_FRAME_DONE		155
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA0_FRAME_DONE		156
#define CMDQ_EVENT_MMLSYS1_MDP_HDR1_FRAME_DONE		157
#define CMDQ_EVENT_MMLSYS1_MDP_HDR0_FRAME_DONE		158
#define CMDQ_EVENT_MMLSYS1_MDP_COLOR1_FRAME_DONE		159
#define CMDQ_EVENT_MMLSYS1_MDP_COLOR0_FRAME_DONE		160
#define CMDQ_EVENT_MMLSYS1_MDP_BIRSZ1_FRAME_DONE		161
#define CMDQ_EVENT_MMLSYS1_MDP_BIRSZ0_FRAME_DONE		162
#define CMDQ_EVENT_MMLSYS1_MDP_AAL1_FRAME_DONE		163
#define CMDQ_EVENT_MMLSYS1_MDP_AAL0_FRAME_DONE		164
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_0		165
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_1		166
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_2		167
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_3		168
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_4		169
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_5		170
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_6		171
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_7		172
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_8		173
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_9		174
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_10		175
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_11		176
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_12		177
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_13		178
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_14		179
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_15		180
#define CMDQ_EVENT_MMLSYS1_MDP_WROT3_SW_RST_DONE_ENG_EVENT		181
#define CMDQ_EVENT_MMLSYS1_MDP_WROT2_SW_RST_DONE_ENG_EVENT		182
#define CMDQ_EVENT_MMLSYS1_MDP_WROT1_SW_RST_DONE_ENG_EVENT		183
#define CMDQ_EVENT_MMLSYS1_MDP_WROT0_SW_RST_DONE_ENG_EVENT		184
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA3_SW_RST_DONE_ENG_EVENT		185
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA2_SW_RST_DONE_ENG_EVENT		186
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA1_SW_RST_DONE_ENG_EVENT		187
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA0_SW_RST_DONE_ENG_EVENT		188
#define CMDQ_EVENT_MMLSYS1_BUF_UNDERRUN_ENG_EVENT_0		189
#define CMDQ_EVENT_MMLSYS1_BUF_UNDERRUN_ENG_EVENT_1		190
#define CMDQ_EVENT_MMLSYS1_BUF_UNDERRUN_ENG_EVENT_2		191
#define CMDQ_EVENT_MMLSYS_MDP_RDMA0_SOF		192
#define CMDQ_EVENT_MMLSYS_MDP_RDMA1_SOF		193
#define CMDQ_EVENT_MMLSYS_MDP_WROT0_SOF		194
#define CMDQ_EVENT_MMLSYS_MDP_WROT1_SOF		195
#define CMDQ_EVENT_MMLSYS_MDP_RDMA2_SOF		196
#define CMDQ_EVENT_MMLSYS_MDP_RDMA3_SOF		197
#define CMDQ_EVENT_MMLSYS_MDP_DLI_ASYNC0_SOF		198
#define CMDQ_EVENT_MMLSYS_MDP_DLI_ASYNC1_SOF		199
#define CMDQ_EVENT_MMLSYS_MDP_DLO_ASYNC0_SOF		200
#define CMDQ_EVENT_MMLSYS_MDP_DLO_ASYNC1_SOF		201
#define CMDQ_EVENT_MMLSYS_MDP_WROT2_SOF		202
#define CMDQ_EVENT_MMLSYS_MDP_WROT3_SOF		203
#define CMDQ_EVENT_MMLSYS_MDP_DLI_ASYNC3_SOF		204
#define CMDQ_EVENT_MMLSYS_MDP_DLO_ASYNC2_SOF		205
#define CMDQ_EVENT_MMLSYS_MDP_DLO_ASYNC3_SOF		206
#define CMDQ_EVENT_MMLSYS_MDP_WROT3_FRAME_DONE		207
#define CMDQ_EVENT_MMLSYS_MDP_WROT2_FRAME_DONE		208
#define CMDQ_EVENT_MMLSYS_MDP_WROT1_FRAME_DONE		209
#define CMDQ_EVENT_MMLSYS_MDP_WROT0_FRAME_DONE		210
#define CMDQ_EVENT_MMLSYS_MDP_TDSHP1_FRAME_DONE		211
#define CMDQ_EVENT_MMLSYS_MDP_TDSHP0_FRAME_DONE		212
#define CMDQ_EVENT_MMLSYS_MDP_RSZ3_FRAME_DONE		213
#define CMDQ_EVENT_MMLSYS_MDP_RSZ2_FRAME_DONE		214
#define CMDQ_EVENT_MMLSYS_MDP_RSZ1_FRAME_DONE		215
#define CMDQ_EVENT_MMLSYS_MDP_RSZ0_FRAME_DONE		216
#define CMDQ_EVENT_MMLSYS_MDP_RDMA3_FRAME_DONE		217
#define CMDQ_EVENT_MMLSYS_MDP_RDMA2_FRAME_DONE		218
#define CMDQ_EVENT_MMLSYS_MDP_RDMA1_FRAME_DONE		219
#define CMDQ_EVENT_MMLSYS_MDP_RDMA0_FRAME_DONE		220
#define CMDQ_EVENT_MMLSYS_MDP_HDR1_FRAME_DONE		221
#define CMDQ_EVENT_MMLSYS_MDP_HDR0_FRAME_DONE		222
#define CMDQ_EVENT_MMLSYS_MDP_COLOR1_FRAME_DONE		223
#define CMDQ_EVENT_MMLSYS_MDP_COLOR0_FRAME_DONE		224
#define CMDQ_EVENT_MMLSYS_MDP_BIRSZ1_FRAME_DONE		225
#define CMDQ_EVENT_MMLSYS_MDP_BIRSZ0_FRAME_DONE		226
#define CMDQ_EVENT_MMLSYS_MDP_AAL1_FRAME_DONE		227
#define CMDQ_EVENT_MMLSYS_MDP_AAL0_FRAME_DONE		228
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_0		229
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_1		230
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_2		231
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_3		232
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_4		233
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_5		234
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_6		235
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_7		236
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_8		237
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_9		238
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_10		239
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_11		240
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_12		241
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_13		242
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_14		243
#define CMDQ_EVENT_MMLSYS_STREAM_DONE_ENG_EVENT_15		244
#define CMDQ_EVENT_MMLSYS_MDP_WROT3_SW_RST_DONE_ENG_EVENT		245
#define CMDQ_EVENT_MMLSYS_MDP_WROT2_SW_RST_DONE_ENG_EVENT		246
#define CMDQ_EVENT_MMLSYS_MDP_WROT1_SW_RST_DONE_ENG_EVENT		247
#define CMDQ_EVENT_MMLSYS_MDP_WROT0_SW_RST_DONE_ENG_EVENT		248
#define CMDQ_EVENT_MMLSYS_MDP_RDMA3_SW_RST_DONE_ENG_EVENT		249
#define CMDQ_EVENT_MMLSYS_MDP_RDMA2_SW_RST_DONE_ENG_EVENT		250
#define CMDQ_EVENT_MMLSYS_MDP_RDMA1_SW_RST_DONE_ENG_EVENT		251
#define CMDQ_EVENT_MMLSYS_MDP_RDMA0_SW_RST_DONE_ENG_EVENT		252
#define CMDQ_EVENT_MMLSYS_BUF_UNDERRUN_ENG_EVENT_0		253
#define CMDQ_EVENT_MMLSYS_BUF_UNDERRUN_ENG_EVENT_1		254
#define CMDQ_EVENT_MMLSYS_BUF_UNDERRUN_ENG_EVENT_2		255
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_0		256
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_1		257
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_2		258
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_3		259
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_4		260
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_5		261
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_6		262
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_7		263
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_8		264
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_9		265
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_10		266
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_11		267
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_12		268
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_13		269
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_14		270
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_15		271
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_16		272
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_17		273
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_18		274
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_19		275
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_20		276
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_21		277
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_22		278
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_23		279
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_24		280
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_25		281
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_26		282
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_27		283
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_28		284
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_29		285
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_30		286
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_31		287
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_32		288
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_33		289
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_34		290
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_35		291
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_36		292
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_37		293
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_38		294
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_39		295
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_40		296
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_41		297
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_42		298
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_43		299
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_44		300
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_45		301
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_46		302
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_47		303
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_48		304
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_49		305
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_50		306
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_51		307
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_52		308
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_53		309
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_54		310
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_55		311
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_56		312
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_57		313
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_58		314
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_59		315
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_60		316
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_61		317
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_62		318
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_63		319
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_64		320
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_65		321
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_66		322
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_67		323
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_68		324
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_69		325
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_70		326
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_71		327
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_72		328
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_73		329
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_74		330
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_75		331
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_76		332
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_77		333
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_78		334
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_79		335
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_80		336
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_81		337
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_82		338
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_83		339
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_84		340
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_85		341
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_86		342
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_87		343
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_88		344
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_89		345
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_90		346
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_91		347
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_92		348
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_93		349
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_94		350
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_95		351
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_96		352
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_97		353
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_98		354
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_99		355
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_100		356
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_101		357
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_102		358
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_103		359
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_104		360
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_105		361
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_106		362
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_107		363
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_108		364
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_109		365
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_110		366
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_111		367
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_112		368
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_113		369
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_114		370
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_115		371
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_116		372
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_117		373
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_118		374
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_119		375
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_120		376
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_121		377
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_122		378
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_123		379
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_124		380
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_125		381
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_126		382
#define CMDQ_EVENT_DISPSYS_DISP_EVENT_127		383
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_0		384
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_1		385
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_2		386
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_3		387
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_4		388
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_5		389
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_6		390
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_7		391
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_8		392
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_9		393
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_10		394
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_11		395
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_12		396
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_13		397
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_14		398
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_15		399
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_16		400
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_17		401
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_18		402
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_19		403
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_20		404
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_21		405
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_22		406
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_23		407
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_24		408
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_25		409
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_26		410
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_27		411
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_28		412
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_29		413
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_30		414
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_31		415
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_32		416
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_33		417
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_34		418
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_35		419
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_36		420
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_37		421
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_38		422
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_39		423
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_40		424
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_41		425
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_42		426
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_43		427
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_44		428
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_45		429
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_46		430
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_47		431
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_48		432
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_49		433
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_50		434
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_51		435
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_52		436
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_53		437
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_54		438
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_55		439
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_56		440
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_57		441
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_58		442
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_59		443
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_60		444
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_61		445
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_62		446
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_63		447
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_64		448
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_65		449
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_66		450
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_67		451
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_68		452
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_69		453
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_70		454
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_71		455
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_72		456
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_73		457
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_74		458
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_75		459
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_76		460
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_77		461
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_78		462
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_79		463
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_80		464
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_81		465
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_82		466
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_83		467
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_84		468
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_85		469
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_86		470
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_87		471
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_88		472
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_89		473
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_90		474
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_91		475
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_92		476
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_93		477
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_94		478
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_95		479
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_96		480
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_97		481
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_98		482
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_99		483
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_100		484
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_101		485
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_102		486
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_103		487
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_104		488
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_105		489
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_106		490
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_107		491
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_108		492
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_109		493
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_110		494
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_111		495
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_112		496
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_113		497
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_114		498
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_115		499
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_116		500
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_117		501
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_118		502
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_119		503
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_120		504
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_121		505
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_122		506
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_123		507
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_124		508
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_125		509
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_126		510
#define CMDQ_EVENT_DISPSYS1_DISP1_EVENT_127		511
#define CMDQ_EVENT_GCE_EVENT_DSI0_TE_I		898
#define CMDQ_EVENT_GCE_EVENT_DSI1_TE_I		899
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_DISP1_SRAM_SLEEP_ACK		900
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_DISP1_SRAM_ACK		901
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_DISP1_PWR_ACK_S		902
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_DISP1_PWR_ACK		903
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_DISP0_SRAM_SLEEP_ACK		904
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_DISP0_SRAM_ACK		905
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_DISP0_PWR_ACK_S		906
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_DISP0_PWR_ACK		907
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_OVL1_SRAM_SLEEP_ACK		908
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_OVL1_SRAM_ACK		909
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_OVL1_PWR_ACK_S		910
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_OVL1_PWR_ACK		911
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_OVL0_SRAM_SLEEP_ACK		912
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_OVL0_SRAM_ACK		913
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_OVL0_PWR_ACK_S		914
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_OVL0_PWR_ACK		915
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_MML1_SRAM_SLEEP_ACK		916
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_MML1_SRAM_ACK		917
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_MML1_PWR_ACK_S		918
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_MML1_PWR_ACK		919
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_MML0_SRAM_SLEEP_ACK		920
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_MML0_SRAM_ACK		921
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_MML0_PWR_ACK_S		922
#define CMDQ_EVENT_DISPSYS_QUICK_ON_OFF_GCE_EVENT_MML0_PWR_ACK		923
#define CMDQ_EVENT_DPTX_DPTX_EVENT_0		922
#define CMDQ_EVENT_DPTX_DPTX_EVENT_1		923

/* GCE-M hardware events */
#define CMDQ_EVENT_VDEC1_LINE_COUNT_THRESHOLD_INTERRUPT		0
#define CMDQ_EVENT_VDEC1_VDEC_INT		1
#define CMDQ_EVENT_VDEC1_VDEC_PAUSE		2
#define CMDQ_EVENT_VDEC1_VDEC_DEC_ERROR		3
#define CMDQ_EVENT_VDEC1_MC_BUSY_OVERFLOW_OR_MDEC_TIMEOUT		4
#define CMDQ_EVENT_VDEC1_DRAM_NOT_REQ_AND_ALL_CNT_0_AND_BITS_PROC_NOP_1_AND_BITS_PROC_NOP_2	5
#define CMDQ_EVENT_VDEC1_INI_FETCH_RDY		6
#define CMDQ_EVENT_VDEC1_PROCESS_FLAG		7
#define CMDQ_EVENT_VDEC1_SEARCH_START_CODE_DONE		8
#define CMDQ_EVENT_VDEC1_REF_REORDER_DONE		9
#define CMDQ_EVENT_VDEC1_WP_TBLE_DONE		10
#define CMDQ_EVENT_VDEC1_RESET_PIC_NUM_REGS		11

#define CMDQ_EVENT_VDEC1_GCE_CNT_OP_THRESHOLD		15

#define CMDQ_EVENT_VENC3_VENC_FRAME_DONE		129
#define CMDQ_EVENT_VENC3_VENC_PAUSE_DONE		130
#define CMDQ_EVENT_VENC3_JPGENC_DONE		131
#define CMDQ_EVENT_VENC3_VENC_MB_DONE		132
#define CMDQ_EVENT_VENC3_VENC_128BYTE_DONE		133
#define CMDQ_EVENT_VENC3_JPGDEC_DONE		134
#define CMDQ_EVENT_VENC3_JPGDEC_C1_DONE		135
#define CMDQ_EVENT_VENC3_JPGDEC_INSUFF_DONE		136
#define CMDQ_EVENT_VENC3_JPGDEC_C1_INSUFF_DONE		137
#define CMDQ_EVENT_VENC3_WP_2ND_STAGE_DONE		138
#define CMDQ_EVENT_VENC3_WP_3RD_STAGE_DONE		139
#define CMDQ_EVENT_VENC3_PPS_HEADER_DONE		140
#define CMDQ_EVENT_VENC3_SPS_HEADER_DONE		141
#define CMDQ_EVENT_VENC3_VPS_HEADER_DONE		142

#define CMDQ_EVENT_VENC2_VENC_FRAME_DONE		161
#define CMDQ_EVENT_VENC2_VENC_PAUSE_DONE		162
#define CMDQ_EVENT_VENC2_JPGENC_DONE		163
#define CMDQ_EVENT_VENC2_VENC_MB_DONE		164
#define CMDQ_EVENT_VENC2_VENC_128BYTE_DONE		165
#define CMDQ_EVENT_VENC2_JPGDEC_DONE		166
#define CMDQ_EVENT_VENC2_JPGDEC_C1_DONE		167
#define CMDQ_EVENT_VENC2_JPGDEC_INSUFF_DONE		168
#define CMDQ_EVENT_VENC2_JPGDEC_C1_INSUFF_DONE		169
#define CMDQ_EVENT_VENC2_WP_2ND_STAGE_DONE		170
#define CMDQ_EVENT_VENC2_WP_3RD_STAGE_DONE		171
#define CMDQ_EVENT_VENC2_PPS_HEADER_DONE		172
#define CMDQ_EVENT_VENC2_SPS_HEADER_DONE		173
#define CMDQ_EVENT_VENC2_VPS_HEADER_DONE		174

#define CMDQ_EVENT_VENC1_VENC_FRAME_DONE		193
#define CMDQ_EVENT_VENC1_VENC_PAUSE_DONE		194
#define CMDQ_EVENT_VENC1_JPGENC_DONE		195
#define CMDQ_EVENT_VENC1_VENC_MB_DONE		196
#define CMDQ_EVENT_VENC1_VENC_128BYTE_DONE		197
#define CMDQ_EVENT_VENC1_JPGDEC_DONE		198
#define CMDQ_EVENT_VENC1_JPGDEC_C1_DONE		199
#define CMDQ_EVENT_VENC1_JPGDEC_INSUFF_DONE		200
#define CMDQ_EVENT_VENC1_JPGDEC_C1_INSUFF_DONE		201
#define CMDQ_EVENT_VENC1_WP_2ND_STAGE_DONE		202
#define CMDQ_EVENT_VENC1_WP_3RD_STAGE_DONE		203
#define CMDQ_EVENT_VENC1_PPS_HEADER_DONE		204
#define CMDQ_EVENT_VENC1_SPS_HEADER_DONE		205
#define CMDQ_EVENT_VENC1_VPS_HEADER_DONE		206

#define CMDQ_EVENT_VDEC2_LINE_COUNT_THRESHOLD_INTERRUPT		224
#define CMDQ_EVENT_VDEC2_VDEC_INT		225
#define CMDQ_EVENT_VDEC2_VDEC_PAUSE		226
#define CMDQ_EVENT_VDEC2_VDEC_DEC_ERROR		227
#define CMDQ_EVENT_VDEC2_MC_BUSY_OVERFLOW_OR_MDEC_TIMEOUT		228
#define CMDQ_EVENT_VDEC2_DRAM_NOT_REQ_AND_ALL_CNT_0_AND_BITS_PROC_NOP_1_AND_BITS_PROC_NOP_2	229
#define CMDQ_EVENT_VDEC2_INI_FETCH_RDY		230
#define CMDQ_EVENT_VDEC2_PROCESS_FLAG		231
#define CMDQ_EVENT_VDEC2_SEARCH_START_CODE_DONE		232
#define CMDQ_EVENT_VDEC2_REF_REORDER_DONE		233
#define CMDQ_EVENT_VDEC2_WP_TBLE_DONE		234
#define CMDQ_EVENT_VDEC2_RESET_PIC_NUM_REGS		235

#define CMDQ_EVENT_VDEC2_GCE_CNT_OP_THRESHOLD		239

#define CMDQ_EVENT_IMG_IMG_SOF		256
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0		257
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1		258
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2		259
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3		260
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4		261
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5		262
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_6		263
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_7		264
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_8		265
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_9		266
#define CMDQ_EVENT_IMG_TRAW0_DIP_DMA_ERR_EVENT		267
#define CMDQ_EVENT_IMG_TRAW0_DIP_RESERVED		268
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0		269
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1		270
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2		271
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3		272
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4		273
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5		274
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_6		275
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_7		276
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_8		277
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_9		278
#define CMDQ_EVENT_IMG_TRAW1_DIP_DMA_ERR_EVENT		279
#define CMDQ_EVENT_IMG_ADL_TILE_DONE_EVENT		280
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0		281
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1		282
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2		283
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3		284
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4		285
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5		286
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_6		287
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_7		288
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_8		289
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_9		290
#define CMDQ_EVENT_IMG_DIP_DMA_ERR_EVENT		291
#define CMDQ_EVENT_IMG_DIP_NR_DMA_ERR_EVENT		292
#define CMDQ_EVENT_IMG_DIP_DUMMY_0		293
#define CMDQ_EVENT_IMG_DIP_DUMMY_1		294
#define CMDQ_EVENT_IMG_DIP_DUMMY_2		295
#define CMDQ_EVENT_IMG_WPE_EIS_GCE_FRAME_DONE		296
#define CMDQ_EVENT_IMG_WPE_EIS_DONE_SYNC_OUT		297
#define CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_0		298
#define CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_1		299
#define CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_2		300
#define CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_3		301
#define CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_4		302
#define CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_5		303
#define CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_6		304
#define CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_7		305
#define CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_8		306
#define CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_9		307
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0		308
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1		309
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2		310
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3		311
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4		312
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5		313
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_6		314
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_7		315
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_8		316
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_9		317
#define CMDQ_EVENT_IMG_PQA_DMA_ERR_EVENT		318
#define CMDQ_EVENT_IMG_WPE0_DUMMY_0		319
#define CMDQ_EVENT_IMG_WPE0_DUMMY_1		320
#define CMDQ_EVENT_IMG_WPE0_DUMMY_2		321
#define CMDQ_EVENT_IMG_WPE_TNR_GCE_FRAME_DONE		322
#define CMDQ_EVENT_IMG_WPE_TNR_DONE_SYNC_OUT		323
#define CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_0		324
#define CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_1		325
#define CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_2		326
#define CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_3		327
#define CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_4		328
#define CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_5		329
#define CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_6		330
#define CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_7		331
#define CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_8		332
#define CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_9		333
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0		334
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1		335
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2		336
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3		337
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4		338
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5		339
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_6		340
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_7		341
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_8		342
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_9		343
#define CMDQ_EVENT_IMG_PQB_DMA_ERR_EVENT		344
#define CMDQ_EVENT_IMG_WPE1_DUMMY_0		345
#define CMDQ_EVENT_IMG_WPE1_DUMMY_1		346
#define CMDQ_EVENT_IMG_WPE1_DUMMY_2		347
#define CMDQ_EVENT_IMG_WPE_LITE_GCE_FRAME_DONE		348
#define CMDQ_EVENT_IMG_WPE_LITE_DONE_SYNC_OUT		349
#define CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_0		350
#define CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_1		351
#define CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_2		352
#define CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_3		353
#define CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_4		354
#define CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_5		355
#define CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_6		356
#define CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_7		357
#define CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_8		358
#define CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_9		359
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_0		360
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_1		361
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_2		362
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_3		363
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_4		364
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_5		365
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_6		366
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_7		367
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_8		368
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_9		369
#define CMDQ_EVENT_IMG_XTRAW_DMA_ERR_EVENT_RESERVED		370
#define CMDQ_EVENT_IMG_WPE2_DUMMY_0		371
#define CMDQ_EVENT_IMG_WPE2_DUMMY_1		372
#define CMDQ_EVENT_IMG_WPE2_DUMMY_2		373
#define CMDQ_EVENT_IMG_IMGSYS_IPE_FDVT0_DONE		374
#define CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE		375
#define CMDQ_EVENT_IMG_IMGSYS_IPE_MMG_DONE		376

#define CMDQ_EVENT_CAM_CAM_SUBA_SW_PASS1_DONE		385
#define CMDQ_EVENT_CAM_CAM_SUBB_SW_PASS1_DONE		386
#define CMDQ_EVENT_CAM_CAM_SUBC_SW_PASS1_DONE		387
#define CMDQ_EVENT_CAM_CAMSV_A_SW_PASS1_DONE_0		388
#define CMDQ_EVENT_CAM_CAMSV_A_SW_PASS1_DONE_1		389
#define CMDQ_EVENT_CAM_CAMSV_A_SW_PASS1_DONE_2		390
#define CMDQ_EVENT_CAM_CAMSV_A_SW_PASS1_DONE_3		391
#define CMDQ_EVENT_CAM_CAMSV_B_SW_PASS1_DONE_0		392
#define CMDQ_EVENT_CAM_CAMSV_B_SW_PASS1_DONE_1		393
#define CMDQ_EVENT_CAM_CAMSV_B_SW_PASS1_DONE_2		394
#define CMDQ_EVENT_CAM_CAMSV_B_SW_PASS1_DONE_3		395
#define CMDQ_EVENT_CAM_CAMSV_C_SW_PASS1_DONE_0		396
#define CMDQ_EVENT_CAM_CAMSV_C_SW_PASS1_DONE_1		397
#define CMDQ_EVENT_CAM_CAMSV_C_SW_PASS1_DONE_2		398
#define CMDQ_EVENT_CAM_CAMSV_C_SW_PASS1_DONE_3		399
#define CMDQ_EVENT_CAM_CAMSV_D_SW_PASS1_DONE_0		400
#define CMDQ_EVENT_CAM_CAMSV_D_SW_PASS1_DONE_1		401
#define CMDQ_EVENT_CAM_CAMSV_D_SW_PASS1_DONE_2		402
#define CMDQ_EVENT_CAM_CAMSV_D_SW_PASS1_DONE_3		403
#define CMDQ_EVENT_CAM_CAMSV_E_SW_PASS1_DONE_0		404
#define CMDQ_EVENT_CAM_CAMSV_E_SW_PASS1_DONE_1		405
#define CMDQ_EVENT_CAM_CAMSV_E_SW_PASS1_DONE_2		406
#define CMDQ_EVENT_CAM_CAMSV_E_SW_PASS1_DONE_3		407
#define CMDQ_EVENT_CAM_CAMSV_F_SW_PASS1_DONE_0		408
#define CMDQ_EVENT_CAM_CAMSV_F_SW_PASS1_DONE_1		409
#define CMDQ_EVENT_CAM_CAMSV_F_SW_PASS1_DONE_2		410
#define CMDQ_EVENT_CAM_CAMSV_F_SW_PASS1_DONE_3		411
#define CMDQ_EVENT_CAM_MRAW_0_SW_PASS1_DONE		412
#define CMDQ_EVENT_CAM_MRAW_1_SW_PASS1_DONE		413
#define CMDQ_EVENT_CAM_MRAW_2_SW_PASS1_DONE		414
#define CMDQ_EVENT_CAM_MRAW_3_SW_PASS1_DONE		415
#define CMDQ_EVENT_CAM_UISP_SW_PASS1_DONE		416
#define CMDQ_EVENT_CAM_SENINF_CAM0_FIFO_FULL		417
#define CMDQ_EVENT_CAM_SENINF_CAM1_FIFO_FULL		418
#define CMDQ_EVENT_CAM_SENINF_CAM2_FIFO_FULL		419
#define CMDQ_EVENT_CAM_SENINF_CAM3_FIFO_FULL		420
#define CMDQ_EVENT_CAM_SENINF_CAM4_FIFO_FULL		421
#define CMDQ_EVENT_CAM_SENINF_CAM5_FIFO_FULL		422
#define CMDQ_EVENT_CAM_SENINF_CAM6_FIFO_FULL		423
#define CMDQ_EVENT_CAM_SENINF_CAM7_FIFO_FULL		424
#define CMDQ_EVENT_CAM_SENINF_CAM8_FIFO_FULL		425
#define CMDQ_EVENT_CAM_SENINF_CAM9_FIFO_FULL		426
#define CMDQ_EVENT_CAM_SENINF_CAM10_FIFO_FULL		427
#define CMDQ_EVENT_CAM_SENINF_CAM11_FIFO_FULL		428
#define CMDQ_EVENT_CAM_SENINF_CAM12_FIFO_FULL		429

#define CMDQ_EVENT_CAM_TG_MRAW0_OUT_SOF		431
#define CMDQ_EVENT_CAM_TG_MRAW1_OUT_SOF		432
#define CMDQ_EVENT_CAM_TG_MRAW2_OUT_SOF		433
#define CMDQ_EVENT_CAM_TG_MRAW3_OUT_SOF		434
#define CMDQ_EVENT_CAM_PDA0_IRQO_EVENT_DONE_D1		435
#define CMDQ_EVENT_CAM_PDA1_IRQO_EVENT_DONE_D1		436
#define CMDQ_EVENT_CAM_DPE_DVP_CMQ_EVENT		437
#define CMDQ_EVENT_CAM_DPE_DVS_CMQ_EVENT		438
#define CMDQ_EVENT_CAM_CAM_SUBA_TG_INT1		439
#define CMDQ_EVENT_CAM_CAM_SUBA_TG_INT2		440
#define CMDQ_EVENT_CAM_CAM_SUBA_TG_INT3		441
#define CMDQ_EVENT_CAM_CAM_SUBA_TG_INT4		442
#define CMDQ_EVENT_CAM_CAM_SUBB_TG_INT1		443
#define CMDQ_EVENT_CAM_CAM_SUBB_TG_INT2		444
#define CMDQ_EVENT_CAM_CAM_SUBB_TG_INT3		445
#define CMDQ_EVENT_CAM_CAM_SUBB_TG_INT4		446
#define CMDQ_EVENT_CAM_CAM_SUBC_TG_INT1		447
#define CMDQ_EVENT_CAM_CAM_SUBC_TG_INT2		448
#define CMDQ_EVENT_CAM_CAM_SUBC_TG_INT3		449
#define CMDQ_EVENT_CAM_CAM_SUBC_TG_INT4		450
#define CMDQ_EVENT_CAM_CAM_SUBA_IMGO_R1_LOW_LATENCY_LINE_CNT_INT		451
#define CMDQ_EVENT_CAM_CAM_SUBA_YUVO_R1_LOW_LATENCY_LINE_CNT_INT		452
#define CMDQ_EVENT_CAM_CAM_SUBA_YUVO_R3_LOW_LATENCY_LINE_CNT_INT		453
#define CMDQ_EVENT_CAM_CAM_SUBA_DRZS4NO_R1_LOW_LATENCY_LINE_CNT_INT		454
#define CMDQ_EVENT_CAM_CAM_SUBB_IMGO_R1_LOW_LATENCY_LINE_CNT_INT		455
#define CMDQ_EVENT_CAM_CAM_SUBB_YUVO_R1_LOW_LATENCY_LINE_CNT_INT		456
#define CMDQ_EVENT_CAM_CAM_SUBB_YUVO_R3_LOW_LATENCY_LINE_CNT_INT		457
#define CMDQ_EVENT_CAM_CAM_SUBB_DRZS4NO_R1_LOW_LATENCY_LINE_CNT_INT		458
#define CMDQ_EVENT_CAM_CAM_SUBC_IMGO_R1_LOW_LATENCY_LINE_CNT_INT		459
#define CMDQ_EVENT_CAM_CAM_SUBC_YUVO_R1_LOW_LATENCY_LINE_CNT_INT		460
#define CMDQ_EVENT_CAM_CAM_SUBC_YUVO_R3_LOW_LATENCY_LINE_CNT_INT		461
#define CMDQ_EVENT_CAM_CAM_SUBC_DRZS4NO_R1_LOW_LATENCY_LINE_CNT_INT		462
#define CMDQ_EVENT_CAM_RAW_SEL_SOF_SUBA		463
#define CMDQ_EVENT_CAM_RAW_SEL_SOF_SUBB		464
#define CMDQ_EVENT_CAM_RAW_SEL_SOF_SUBC		465
#define CMDQ_EVENT_CAM_RAW_SEL_SOF_UISP		466
#define CMDQ_EVENT_CAM_CAM_SUBA_RING_BUFFER_OVERFLOW_INT_IN		467
#define CMDQ_EVENT_CAM_CAM_SUBB_RING_BUFFER_OVERFLOW_INT_IN		468
#define CMDQ_EVENT_CAM_CAM_SUBC_RING_BUFFER_OVERFLOW_INT_IN		469

#define CMDQ_EVENT_CAM_ADL_WR_FRAME_DONE		471
#define CMDQ_EVENT_CAM_ADL_RD_FRAME_DONE		472

#define CMDQ_EVENT_GCE_EVENT_SMI_EVENT_0		898
#define CMDQ_EVENT_GCE_EVENT_SMI_EVENT_1		899
#define CMDQ_EVENT_GCE_EVENT_SMI_EVENT_2		900

/* CMDQ sw tokens
 * Following definitions are gce sw token which may use by clients
 * event operation API.
 * Note that token 512 to 639 may set secure
 */

/* end of hw event and begin of sw token */
#define CMDQ_MAX_HW_EVENT				512

#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_1			514
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_2			515
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_3			516
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_4			517
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_5			518
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_6			519
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_7			520
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_8			521
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_9			522
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_10			523
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_11			524
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_12			525
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_13			526
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_14			527
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_15			528
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_16			529
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_17			530
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_18			531
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_19			532
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_20			533
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_21			534
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_22			535
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_23			536
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_24			537
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_25			538
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_26			539
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_27			540
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_28			541
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_29			542
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_30			543
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_31			544
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_32			545
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_33			546
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_34			547
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_35			548
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_36			549
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_37			550
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_38			551
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_39			552
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_40			553
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_41			554
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_42			555
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_43			556
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_44			557
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_45			558
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_46			559
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_47			560
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_48			561
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_49			562
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_50			563
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_51			564
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_52			565
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_53			566
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_54			567
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_55			568
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_56			569
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_57			570
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_58			571
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_59			572
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_60			573
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_61			574
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_62			575
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_63			576
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_64			577
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_65			578
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_66			579
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_67			580
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_68			581
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_69			582
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_70			583
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_71			584
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_72			585
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_73			586
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_74			587
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_75			588
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_76			589
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_77			590
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_78			591
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_79			592
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_80			593
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_81			594
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_82			595
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_83			596
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_84			597
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_85			598
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_86			599
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_87			600
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_88			601
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_89			602
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_90			603
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_91			604
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_92			605
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_93			606
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_94			607
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_95			608
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_96			609
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_97			610
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_98			611
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_99			612
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_100			613
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_101			720
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_102			721
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_103			722
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_104			723
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_105			724
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_106			725
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_107			726
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_108			727
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_109			728
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_110			729
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_111			730
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_112			731
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_113			732
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_114			733
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_115			734
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_116			735
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_117			736
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_118			737
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_119			738
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_120			739
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_121			740
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_122			741
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_123			742
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_124			743
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_125			744
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_126			745
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_127			746
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_128			747
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_129			748
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_130			749
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_131			750
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_132			751
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_133			752
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_134			753
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_135			754
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_136			755
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_137			756
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_138			757
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_139			758
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_140			759

/* MML sw tokens */
#define CMDQ_SYNC_TOKEN_MML_BUFA			630
#define CMDQ_SYNC_TOKEN_MML_BUFB			631
#define CMDQ_SYNC_TOKEN_MML_BUF_NEXT			632
#define CMDQ_SYNC_TOKEN_MML_IR_MML_READY		633
#define CMDQ_SYNC_TOKEN_MML_IR_DISP_READY		634
#define CMDQ_SYNC_TOKEN_MML_MML_STOP			635
#define CMDQ_SYNC_TOKEN_MML_PIPE0			636
#define CMDQ_SYNC_TOKEN_MML_PIPE1			637
#define CMDQ_SYNC_TOKEN_MML_PIPE1_NEXT			638

/* Config thread notify trigger thread */
#define CMDQ_SYNC_TOKEN_CONFIG_DIRTY			640
/* Trigger thread notify config thread */
#define CMDQ_SYNC_TOKEN_STREAM_EOF			641
/* Block Trigger thread until the ESD check finishes. */
#define CMDQ_SYNC_TOKEN_ESD_EOF				642
#define CMDQ_SYNC_TOKEN_STREAM_BLOCK			643
/* check CABC setup finish */
#define CMDQ_SYNC_TOKEN_CABC_EOF			644

/*VFP period token for Msync*/
#define CMDQ_SYNC_TOKEN_VFP_PERIOD			645

/* Notify normal CMDQ there are some secure task done
 * MUST NOT CHANGE, this token sync with secure world
 */
#define CMDQ_SYNC_SECURE_THR_EOF			647

/* CMDQ use sw token */
#define CMDQ_SYNC_TOKEN_USER_0				649
#define CMDQ_SYNC_TOKEN_USER_1				650
#define CMDQ_SYNC_TOKEN_POLL_MONITOR			651
#define CMDQ_SYNC_TOKEN_TPR_LOCK			652

/* TZMP sw token */
#define CMDQ_SYNC_TOKEN_TZMP_ISP_WAIT			655
#define CMDQ_SYNC_TOKEN_TZMP_ISP_SET			656
#define CMDQ_SYNC_TOKEN_TZMP_AIE_WAIT			657
#define CMDQ_SYNC_TOKEN_TZMP_AIE_SET			658
#define CMDQ_SYNC_TOKEN_TZMP_ADL_WAIT			659
#define CMDQ_SYNC_TOKEN_TZMP_ADL_SET			660

/* ISP sw token */
#define CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS			665
#define CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR			666
#define CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE			667
#define CMDQ_SYNC_TOKEN_IMGSYS_TRAW			668
#define CMDQ_SYNC_TOKEN_IMGSYS_LTRAW			669
#define CMDQ_SYNC_TOKEN_IMGSYS_XTRAW			670
#define CMDQ_SYNC_TOKEN_IMGSYS_DIP			671
#define CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A			672
#define CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B			673
#define CMDQ_SYNC_TOKEN_IPESYS_ME			674
#define CMDQ_SYNC_TOKEN_APUSYS_APU			675
#define CMDQ_SYNC_TOKEN_IMGSYS_VSS_TRAW			676
#define CMDQ_SYNC_TOKEN_IMGSYS_VSS_LTRAW		677
#define CMDQ_SYNC_TOKEN_IMGSYS_VSS_XTRAW		678
#define CMDQ_SYNC_TOKEN_IMGSYS_VSS_DIP			679

/* PREBUILT sw token */
#define CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK		682
#define CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK		685
#define CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK		688
#define CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK		691

#define CMDQ_SYNC_TOKEN_DISP_VA_START			692
#define CMDQ_SYNC_TOKEN_DISP_VA_END			693

/* SW sync token for dual display */
#define CMDQ_SYNC_TOKEN_CONFIG_DIRTY_1			694
#define CMDQ_SYNC_TOKEN_STREAM_EOF_1			695
#define CMDQ_SYNC_TOKEN_ESD_EOF_1			696
#define CMDQ_SYNC_TOKEN_STREAM_BLOCK_1			697
#define CMDQ_SYNC_TOKEN_CABC_EOF_1			698

/* GPR access tokens (for HW register backup)
 * There are 15 32-bit GPR, 3 GPR form a set
 * (64-bit for address, 32-bit for value)
 * MUST NOT CHANGE, these tokens sync with MDP
 */
#define CMDQ_SYNC_TOKEN_GPR_SET_0			700
#define CMDQ_SYNC_TOKEN_GPR_SET_1			701
#define CMDQ_SYNC_TOKEN_GPR_SET_2			702
#define CMDQ_SYNC_TOKEN_GPR_SET_3			703
#define CMDQ_SYNC_TOKEN_GPR_SET_4			704

/* Resource lock event to control resource in GCE thread */
#define CMDQ_SYNC_RESOURCE_WROT0			710
#define CMDQ_SYNC_RESOURCE_WROT1			711

/* event for gpr timer, used in sleep and poll with timeout */
#define CMDQ_TOKEN_GPR_TIMER_R0				994
#define CMDQ_TOKEN_GPR_TIMER_R1				995
#define CMDQ_TOKEN_GPR_TIMER_R2				996
#define CMDQ_TOKEN_GPR_TIMER_R3				997
#define CMDQ_TOKEN_GPR_TIMER_R4				998
#define CMDQ_TOKEN_GPR_TIMER_R5				999
#define CMDQ_TOKEN_GPR_TIMER_R6				1000
#define CMDQ_TOKEN_GPR_TIMER_R7				1001
#define CMDQ_TOKEN_GPR_TIMER_R8				1002
#define CMDQ_TOKEN_GPR_TIMER_R9				1003
#define CMDQ_TOKEN_GPR_TIMER_R10			1004
#define CMDQ_TOKEN_GPR_TIMER_R11			1005
#define CMDQ_TOKEN_GPR_TIMER_R12			1006
#define CMDQ_TOKEN_GPR_TIMER_R13			1007
#define CMDQ_TOKEN_GPR_TIMER_R14			1008
#define CMDQ_TOKEN_GPR_TIMER_R15			1009

#define CMDQ_EVENT_MAX					0x3FF
/* CMDQ sw tokens END */

#endif
