Netlists:
e1: (r22, reg)	(I0, f2io_16)
e2: (r23, reg)	(i1, f2io_1)
e3: (I2, io2f_16)	(r3, reg)	(p5, data0)	(p8, data0)	(r10, reg)
e5: (p4, alu_res)	(p5, data1)
e7: (p5, alu_res)	(r6, reg)
e10: (p7, res_p)	(m9, ren_in_0)
e11: (p8, alu_res)	(m9, addr_in_0)
e14: (i11, io2f_1)	(m12, flush)
e15: (r6, reg)	(p14, data0)
e16: (p13, alu_res)	(p14, data1)
e18: (p14, alu_res)	(p21, data0)
e24: (m9, data_out_0)	(p15, data0)
e28: (r10, reg)	(p15, data1)
e29: (p15, alu_res)	(p17, data0)
e31: (p16, alu_res)	(p17, data1)
e33: (p17, alu_res)	(p18, data0)
e35: (r3, reg)	(p18, data1)
e36: (p18, alu_res)	(p20, data0)
e38: (p19, alu_res)	(p20, data1)
e40: (p20, alu_res)	(p21, data1)
e42: (p21, alu_res)	(r22, reg)
e46: (m12, stencil_valid)	(r23, reg)

ID to Names:
I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
I2: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r3: hw_input_global_wrapper_stencil$d_reg__U0$reg0
p4: op_hcompute_mult_stencil$inner_compute$i139790820342368_i139790820342320_i139791007678576
p5: op_hcompute_mult_stencil$inner_compute$dwfp_mul_hw_input_global_wrapper_stencil_3_292_293_i139790820802912_i139791006168688
r6: mult_stencil$d_reg__U1$reg0
p7: op_hcompute_div_stencil$inner_compute$i139790820645088i139791007847904_i139790820645088i139791007847376_i139791004139584
p8: op_hcompute_div_stencil$inner_compute$i139790820645088i139791007848384_i139790820645088i139791007847568_i139791016387920
m9: op_hcompute_div_stencil$inner_compute$i139790820645088fpdivrom_garnet
r10: op_hcompute_div_stencil$inner_compute$i139790820727056
i11: io1in_reset
m12: op_hcompute_hw_output_stencil_port_controller_garnet
p13: op_hcompute_sub_stencil$inner_compute$i139790820438800_i139790820438752_i139791007678576
p14: op_hcompute_sub_stencil$inner_compute$dwfp_mul_mult_stencil_1_300_301_i139790820401840_i139791006168688
p15: op_hcompute_div_stencil$inner_compute$i139790820645088i139791016544336_i139790820645088i139791001666464_i139791002806784
p16: op_hcompute_div_stencil$inner_compute$i139790820761808_i139790820761856_i139791007678576
p17: op_hcompute_div_stencil$inner_compute$i139790820645088i139791016544480_i139790820645088i139791016678208_i139791006168688
p18: op_hcompute_add_stencil$inner_compute$dwfp_add_div_stencil_1_hw_input_global_wrapper_stencil_2_282_i139790820617040_i139790993689616
p19: op_hcompute_add_stencil$inner_compute$i139790820864352_i139790820864400_i139791007678576
p20: op_hcompute_add_stencil$inner_compute$dwfp_add_282_283_284_i139790820617808_i139790993689616
p21: op_hcompute_sub_stencil$inner_compute$fsub_301_add_stencil_1_302_i139790820401696_i139791004228144
r22: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0
r23: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1

Netlist Bus:
e1: 16
e2: 1
e3: 16
e5: 16
e7: 16
e10: 1
e11: 16
e14: 1
e15: 16
e16: 16
e18: 16
e24: 16
e28: 16
e29: 16
e31: 16
e33: 16
e35: 16
e36: 16
e38: 16
e40: 16
e42: 16
e46: 1
