// Seed: 3077799894
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wor id_4,
    output uwire id_5,
    output supply0 id_6,
    output wor id_7,
    input wor id_8,
    output wire id_9,
    input tri id_10,
    output supply1 id_11,
    output supply1 id_12,
    output tri0 id_13,
    input wand id_14,
    input tri id_15,
    input tri0 id_16,
    output wire id_17,
    input tri0 id_18,
    input wire id_19,
    output tri0 id_20,
    output supply1 id_21,
    input tri id_22,
    input tri1 id_23,
    input wire id_24,
    output uwire id_25,
    output uwire id_26,
    input wire id_27,
    input supply1 id_28,
    input uwire id_29,
    output supply0 id_30,
    output wire id_31,
    input supply0 id_32,
    output tri0 id_33
);
  assign id_9 = id_29 & "";
  assign id_2 = {-1 == id_10{-1'b0}};
  parameter id_35 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd11,
    parameter id_4 = 32'd22
) (
    input supply1 id_0,
    input tri1 _id_1,
    output supply1 id_2
    , id_8,
    input supply0 id_3,
    input supply0 _id_4,
    input supply0 id_5,
    output tri1 id_6
);
  wire id_9;
  wire [id_4  ==  -1 : 1 'b0 ||  1] id_10;
  assign id_8 = id_0;
  wire [id_1 : id_1] id_11;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_6,
      id_3,
      id_6,
      id_6,
      id_2,
      id_0,
      id_6,
      id_0,
      id_2,
      id_2,
      id_2,
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_5,
      id_6,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_5,
      id_5,
      id_2,
      id_6,
      id_5,
      id_6
  );
  wire id_13;
endmodule
