// Generated by CIRCT firtool-1.56.1
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module BTB(
  input         clock,
                reset,
                io_req_valid,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [38:0] io_req_bits_addr,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input         io_btb_update_valid,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [2:0]  io_btb_update_bits_prediction_cfiType,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input         io_btb_update_bits_prediction_taken,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [3:0]  io_btb_update_bits_prediction_mask,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [1:0]  io_btb_update_bits_prediction_bridx,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [38:0] io_btb_update_bits_prediction_target,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [4:0]  io_btb_update_bits_prediction_entry,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [19:0] io_btb_update_bits_prediction_bht_history,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [1:0]  io_btb_update_bits_prediction_bht_value,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input         io_btb_update_bits_prediction_bht_hasBias,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [38:0] io_btb_update_bits_pc,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input         io_btb_update_bits_isValid,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [38:0] io_btb_update_bits_br_pc,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [2:0]  io_btb_update_bits_cfiType,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input         io_bht_update_valid,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [19:0] io_bht_update_bits_prediction_history,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [1:0]  io_bht_update_bits_prediction_value,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input         io_bht_update_bits_prediction_hasBias,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [38:0] io_bht_update_bits_pc,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input         io_bht_update_bits_branch,	// src/main/scala/gpcFrontend/BPU.scala:372:14
                io_bht_update_bits_taken,	// src/main/scala/gpcFrontend/BPU.scala:372:14
                io_bht_update_bits_mispredict,	// src/main/scala/gpcFrontend/BPU.scala:372:14
                io_ras_update_valid,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [2:0]  io_ras_update_bits_cfiType,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [38:0] io_ras_update_bits_returnAddr,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input         io_flush,	// src/main/scala/gpcFrontend/BPU.scala:372:14
                io_ijtp_update_valid,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  input  [38:0] io_ijtp_update_bits_pc,	// src/main/scala/gpcFrontend/BPU.scala:372:14
                io_ijtp_update_bits_jumpTarget,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output        io_resp_valid,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output [2:0]  io_resp_bits_cfiType,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output        io_resp_bits_taken,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output [3:0]  io_resp_bits_mask,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output [1:0]  io_resp_bits_bridx,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output [38:0] io_resp_bits_target,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output [4:0]  io_resp_bits_entry,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output [19:0] io_resp_bits_bht_history,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output [1:0]  io_resp_bits_bht_value,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output        io_resp_bits_bht_hasBias,	// src/main/scala/gpcFrontend/BPU.scala:372:14
  output [38:0] io_ras_head_bits	// src/main/scala/gpcFrontend/BPU.scala:372:14
);

  wire             _GEN;	// src/main/scala/gpcFrontend/BPU.scala:544:22
  wire             readEnable;	// src/main/scala/gpcFrontend/BPU.scala:217:82
  wire [11:0]      _res_choice_rdata_WIRE;	// src/main/scala/util/package.scala:155:13
  wire             readEnable_0;	// src/main/scala/gpcFrontend/BPU.scala:212:87
  wire [11:0]      _res_not_taken_array_rdata_WIRE;	// src/main/scala/gpcFrontend/BPU.scala:198:6
  wire             readEnable_1;	// src/main/scala/gpcFrontend/BPU.scala:211:79
  wire [11:0]      _res_taken_array_rdata_WIRE;	// src/main/scala/gpcFrontend/BPU.scala:198:6
  wire             readEnable_2;	// src/main/scala/gpcFrontend/BPU.scala:210:90
  wire [8:0]       _res_tag_not_taken_rdata_WIRE;	// src/main/scala/gpcFrontend/BPU.scala:192:24
  wire             readEnable_3;	// src/main/scala/gpcFrontend/BPU.scala:209:82
  wire [8:0]       _res_tag_taken_rdata_WIRE;	// src/main/scala/gpcFrontend/BPU.scala:192:24
  wire [8:0]       writeAddr;	// src/main/scala/gpcFrontend/BPU.scala:284:28
  wire [11:0]      writeAddr_0;	// src/main/scala/gpcFrontend/BPU.scala:283:24
  wire [11:0]      writeAddr_1;	// src/main/scala/gpcFrontend/BPU.scala:261:25
  reg  [1:0]       s1_bridx;	// src/main/scala/gpcFrontend/BPU.scala:491:27
  wire [1:0]       _choice_array_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [5:0]       _not_taken_array_1_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]       _not_taken_array_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [5:0]       _taken_tag_array_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]       _taken_array_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire             wen = io_ijtp_update_valid;	// src/main/scala/gpcFrontend/BPU.scala:108:29
  wire             r_btb_update_bits_taken = 1'h0;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:123:20, :372:14
  wire             resetting_1 = 1'h1;	// src/main/scala/gpcFrontend/BPU.scala:107:27
  reg              s1_valid;	// src/main/scala/gpcFrontend/BPU.scala:385:25
  reg  [38:0]      s1_pc;	// src/main/scala/gpcFrontend/BPU.scala:388:24
  reg  [12:0]      idxs_0;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_1;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_2;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_3;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_4;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_5;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_6;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_7;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_8;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_9;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_10;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_11;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_12;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_13;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_14;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_15;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_16;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_17;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_18;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_19;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_20;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_21;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_22;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_23;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_24;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_25;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_26;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [12:0]      idxs_27;	// src/main/scala/gpcFrontend/BPU.scala:390:17
  reg  [2:0]       idxPages_0;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_1;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_2;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_3;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_4;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_5;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_6;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_7;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_8;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_9;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_10;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_11;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_12;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_13;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_14;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_15;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_16;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_17;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_18;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_19;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_20;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_21;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_22;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_23;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_24;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_25;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_26;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [2:0]       idxPages_27;	// src/main/scala/gpcFrontend/BPU.scala:391:21
  reg  [12:0]      tgts_0;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_1;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_2;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_3;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_4;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_5;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_6;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_7;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_8;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_9;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_10;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_11;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_12;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_13;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_14;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_15;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_16;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_17;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_18;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_19;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_20;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_21;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_22;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_23;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_24;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_25;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_26;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [12:0]      tgts_27;	// src/main/scala/gpcFrontend/BPU.scala:392:17
  reg  [2:0]       tgtPages_0;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_1;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_2;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_3;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_4;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_5;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_6;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_7;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_8;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_9;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_10;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_11;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_12;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_13;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_14;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_15;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_16;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_17;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_18;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_19;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_20;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_21;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_22;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_23;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_24;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_25;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_26;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [2:0]       tgtPages_27;	// src/main/scala/gpcFrontend/BPU.scala:393:21
  reg  [24:0]      pages_0;	// src/main/scala/gpcFrontend/BPU.scala:394:18
  reg  [24:0]      pages_1;	// src/main/scala/gpcFrontend/BPU.scala:394:18
  reg  [24:0]      pages_2;	// src/main/scala/gpcFrontend/BPU.scala:394:18
  reg  [24:0]      pages_3;	// src/main/scala/gpcFrontend/BPU.scala:394:18
  reg  [24:0]      pages_4;	// src/main/scala/gpcFrontend/BPU.scala:394:18
  reg  [24:0]      pages_5;	// src/main/scala/gpcFrontend/BPU.scala:394:18
  reg  [5:0]       pageValid;	// src/main/scala/gpcFrontend/BPU.scala:395:26
  wire [24:0]      pagesMasked_0 = pageValid[0] ? pages_0 : 25'h0;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :395:26, :396:{32,75}
  wire [24:0]      pagesMasked_1 = pageValid[1] ? pages_1 : 25'h0;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :395:26, :396:{32,75}
  wire [24:0]      pagesMasked_2 = pageValid[2] ? pages_2 : 25'h0;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :395:26, :396:{32,75}
  wire [24:0]      pagesMasked_3 = pageValid[3] ? pages_3 : 25'h0;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :395:26, :396:{32,75}
  wire [24:0]      pagesMasked_4 = pageValid[4] ? pages_4 : 25'h0;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :395:26, :396:{32,75}
  wire [24:0]      pagesMasked_5 = pageValid[5] ? pages_5 : 25'h0;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :395:26, :396:{32,75}
  reg  [27:0]      isValid;	// src/main/scala/gpcFrontend/BPU.scala:398:24
  reg  [2:0]       cfiType_0;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_1;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_2;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_3;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_4;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_5;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_6;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_7;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_8;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_9;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_10;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_11;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_12;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_13;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_14;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_15;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_16;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_17;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_18;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_19;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_20;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_21;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_22;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_23;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_24;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_25;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_26;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [2:0]       cfiType_27;	// src/main/scala/gpcFrontend/BPU.scala:399:20
  reg  [1:0]       brIdx_0;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_1;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_2;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_3;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_4;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_5;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_6;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_7;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_8;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_9;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_10;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_11;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_12;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_13;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_14;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_15;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_16;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_17;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_18;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_19;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_20;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_21;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_22;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_23;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_24;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_25;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_26;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg  [1:0]       brIdx_27;	// src/main/scala/gpcFrontend/BPU.scala:400:18
  reg              r_btb_update_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:128:24
  wire             r_btb_update_valid = r_btb_update_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:122:21, :128:24
  reg  [2:0]       r_btb_update_pipe_b_prediction_cfiType;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [2:0]       r_btb_update_bits_prediction_cfiType =
    r_btb_update_pipe_b_prediction_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg              r_btb_update_pipe_b_prediction_taken;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire             r_btb_update_bits_prediction_taken =
    r_btb_update_pipe_b_prediction_taken;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [3:0]       r_btb_update_pipe_b_prediction_mask;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [3:0]       r_btb_update_bits_prediction_mask =
    r_btb_update_pipe_b_prediction_mask;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [1:0]       r_btb_update_pipe_b_prediction_bridx;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [1:0]       r_btb_update_bits_prediction_bridx =
    r_btb_update_pipe_b_prediction_bridx;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [38:0]      r_btb_update_pipe_b_prediction_target;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [38:0]      r_btb_update_bits_prediction_target =
    r_btb_update_pipe_b_prediction_target;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [4:0]       r_btb_update_pipe_b_prediction_entry;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [4:0]       r_btb_update_bits_prediction_entry =
    r_btb_update_pipe_b_prediction_entry;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [19:0]      r_btb_update_pipe_b_prediction_bht_history;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [19:0]      r_btb_update_bits_prediction_bht_history =
    r_btb_update_pipe_b_prediction_bht_history;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [1:0]       r_btb_update_pipe_b_prediction_bht_value;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [1:0]       r_btb_update_bits_prediction_bht_value =
    r_btb_update_pipe_b_prediction_bht_value;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg              r_btb_update_pipe_b_prediction_bht_hasBias;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire             r_btb_update_bits_prediction_bht_hasBias =
    r_btb_update_pipe_b_prediction_bht_hasBias;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [38:0]      r_btb_update_pipe_b_pc;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [38:0]      r_btb_update_bits_pc = r_btb_update_pipe_b_pc;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg              r_btb_update_pipe_b_isValid;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire             r_btb_update_bits_isValid = r_btb_update_pipe_b_isValid;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [38:0]      r_btb_update_pipe_b_br_pc;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [38:0]      r_btb_update_bits_br_pc = r_btb_update_pipe_b_br_pc;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [2:0]       r_btb_update_pipe_b_cfiType;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [2:0]       r_btb_update_bits_cfiType = r_btb_update_pipe_b_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  wire [24:0]      pageHit_p = io_req_bits_addr[38:14];	// src/main/scala/gpcFrontend/BPU.scala:403:39
  wire [1:0]       pageHit_lo_hi = {pages_2 == pageHit_p, pages_1 == pageHit_p};	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39, :408:29, src/main/scala/util/package.scala:37:27
  wire [2:0]       pageHit_lo = {pageHit_lo_hi, pages_0 == pageHit_p};	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39, :408:29, src/main/scala/util/package.scala:37:27
  wire [1:0]       pageHit_hi_hi = {pages_5 == pageHit_p, pages_4 == pageHit_p};	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39, :408:29, src/main/scala/util/package.scala:37:27
  wire [2:0]       pageHit_hi = {pageHit_hi_hi, pages_3 == pageHit_p};	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39, :408:29, src/main/scala/util/package.scala:37:27
  wire [5:0]       pageHit = pageValid & {pageHit_hi, pageHit_lo};	// src/main/scala/gpcFrontend/BPU.scala:395:26, :408:15, src/main/scala/util/package.scala:37:27
  wire [12:0]      idxHit_idx = io_req_bits_addr[13:1];	// src/main/scala/gpcFrontend/BPU.scala:413:19
  wire [1:0]       idxHit_lo_lo_lo_hi = {idxs_2 == idxHit_idx, idxs_1 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [2:0]       idxHit_lo_lo_lo = {idxHit_lo_lo_lo_hi, idxs_0 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_lo_lo_hi_lo = {idxs_4 == idxHit_idx, idxs_3 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_lo_lo_hi_hi = {idxs_6 == idxHit_idx, idxs_5 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [3:0]       idxHit_lo_lo_hi = {idxHit_lo_lo_hi_hi, idxHit_lo_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       idxHit_lo_lo = {idxHit_lo_lo_hi, idxHit_lo_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_lo_hi_lo_hi = {idxs_9 == idxHit_idx, idxs_8 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [2:0]       idxHit_lo_hi_lo = {idxHit_lo_hi_lo_hi, idxs_7 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_lo_hi_hi_lo = {idxs_11 == idxHit_idx, idxs_10 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_lo_hi_hi_hi = {idxs_13 == idxHit_idx, idxs_12 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [3:0]       idxHit_lo_hi_hi = {idxHit_lo_hi_hi_hi, idxHit_lo_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       idxHit_lo_hi = {idxHit_lo_hi_hi, idxHit_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [13:0]      idxHit_lo = {idxHit_lo_hi, idxHit_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_hi_lo_lo_hi = {idxs_16 == idxHit_idx, idxs_15 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [2:0]       idxHit_hi_lo_lo = {idxHit_hi_lo_lo_hi, idxs_14 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_hi_lo_hi_lo = {idxs_18 == idxHit_idx, idxs_17 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_hi_lo_hi_hi = {idxs_20 == idxHit_idx, idxs_19 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [3:0]       idxHit_hi_lo_hi = {idxHit_hi_lo_hi_hi, idxHit_hi_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       idxHit_hi_lo = {idxHit_hi_lo_hi, idxHit_hi_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_hi_hi_lo_hi = {idxs_23 == idxHit_idx, idxs_22 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [2:0]       idxHit_hi_hi_lo = {idxHit_hi_hi_lo_hi, idxs_21 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_hi_hi_hi_lo = {idxs_25 == idxHit_idx, idxs_24 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       idxHit_hi_hi_hi_hi = {idxs_27 == idxHit_idx, idxs_26 == idxHit_idx};	// src/main/scala/gpcFrontend/BPU.scala:390:17, :413:19, :414:16, src/main/scala/util/package.scala:37:27
  wire [3:0]       idxHit_hi_hi_hi = {idxHit_hi_hi_hi_hi, idxHit_hi_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       idxHit_hi_hi = {idxHit_hi_hi_hi, idxHit_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [13:0]      idxHit_hi = {idxHit_hi_hi, idxHit_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [27:0]      idxHit = {idxHit_hi, idxHit_lo} & isValid;	// src/main/scala/gpcFrontend/BPU.scala:398:24, :414:32, src/main/scala/util/package.scala:37:27
  reg  [27:0]      btbHit;	// src/main/scala/gpcFrontend/BPU.scala:422:25
  wire [24:0]      updatePageHit_p = r_btb_update_bits_pc[38:14];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:403:39
  wire [1:0]       updatePageHit_lo_hi =
    {pages_2 == updatePageHit_p, pages_1 == updatePageHit_p};	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39, :408:29, src/main/scala/util/package.scala:37:27
  wire [2:0]       updatePageHit_lo = {updatePageHit_lo_hi, pages_0 == updatePageHit_p};	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39, :408:29, src/main/scala/util/package.scala:37:27
  wire [1:0]       updatePageHit_hi_hi =
    {pages_5 == updatePageHit_p, pages_4 == updatePageHit_p};	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39, :408:29, src/main/scala/util/package.scala:37:27
  wire [2:0]       updatePageHit_hi = {updatePageHit_hi_hi, pages_3 == updatePageHit_p};	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39, :408:29, src/main/scala/util/package.scala:37:27
  wire [5:0]       updatePageHit = pageValid & {updatePageHit_hi, updatePageHit_lo};	// src/main/scala/gpcFrontend/BPU.scala:395:26, :408:15, src/main/scala/util/package.scala:37:27
  wire             updateHit = r_btb_update_bits_prediction_entry[4:2] != 3'h7;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:429:48, src/main/scala/util/package.scala:33:86
  wire             useUpdatePageHit = |updatePageHit;	// src/main/scala/gpcFrontend/BPU.scala:408:15, :431:40
  wire             usePageHit = |pageHit;	// src/main/scala/gpcFrontend/BPU.scala:408:15, :432:28
  wire             doIdxPageRepl = ~useUpdatePageHit;	// src/main/scala/gpcFrontend/BPU.scala:431:40, :433:23
  reg  [2:0]       nextPageRepl;	// src/main/scala/gpcFrontend/BPU.scala:434:29
  wire [7:0]       idxPageRepl =
    {2'h0, pageHit[4:0], pageHit[5]} | (usePageHit ? 8'h0 : 8'h1 << nextPageRepl);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/gpcFrontend/BPU.scala:256:41, :408:15, :432:28, :434:29, :435:{32,53,65,70}, :526:32, :527:40
  wire [7:0]       idxPageUpdateOH =
    useUpdatePageHit ? {2'h0, updatePageHit} : idxPageRepl;	// src/main/scala/gpcFrontend/BPU.scala:256:41, :408:15, :431:40, :435:65, :436:28, :526:32, :527:40
  wire [3:0]       idxPageUpdate_hi = idxPageUpdateOH[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/gpcFrontend/BPU.scala:436:28
  wire [3:0]       idxPageUpdate_lo = idxPageUpdateOH[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/gpcFrontend/BPU.scala:436:28
  wire [3:0]       _idxPageUpdate_T_1 = idxPageUpdate_hi | idxPageUpdate_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]       idxPageUpdate_hi_1 = _idxPageUpdate_T_1[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]       idxPageUpdate_lo_1 = _idxPageUpdate_T_1[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [2:0]       idxPageUpdate =
    {|idxPageUpdate_hi,
     |idxPageUpdate_hi_1,
     idxPageUpdate_hi_1[1] | idxPageUpdate_lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire [7:0]       idxPageReplEn = doIdxPageRepl ? idxPageRepl : 8'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/BPU.scala:433:23, :435:65, :438:26
  wire             samePage = updatePageHit_p == pageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:403:39, :440:45
  wire             doTgtPageRepl = ~samePage & ~usePageHit;	// src/main/scala/gpcFrontend/BPU.scala:432:28, :440:45, :441:{23,33,36}
  wire [7:0]       tgtPageRepl =
    samePage ? idxPageUpdateOH : {2'h0, idxPageUpdateOH[4:0], idxPageUpdateOH[5]};	// src/main/scala/gpcFrontend/BPU.scala:256:41, :436:28, :440:45, :442:{24,71,100}, :526:32, :527:40
  wire [7:0]       _tgtPageUpdate_T_1 =
    {2'h0, pageHit} | (usePageHit ? 8'h0 : tgtPageRepl);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/BPU.scala:256:41, :408:15, :432:28, :442:24, :443:{40,45}, :526:32, :527:40
  wire [3:0]       tgtPageUpdate_hi = _tgtPageUpdate_T_1[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/gpcFrontend/BPU.scala:443:40
  wire [3:0]       tgtPageUpdate_lo = _tgtPageUpdate_T_1[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/gpcFrontend/BPU.scala:443:40
  wire [3:0]       _tgtPageUpdate_T_3 = tgtPageUpdate_hi | tgtPageUpdate_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]       tgtPageUpdate_hi_1 = _tgtPageUpdate_T_3[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]       tgtPageUpdate_lo_1 = _tgtPageUpdate_T_3[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [2:0]       tgtPageUpdate =
    {|tgtPageUpdate_hi,
     |tgtPageUpdate_hi_1,
     tgtPageUpdate_hi_1[1] | tgtPageUpdate_lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire [7:0]       tgtPageReplEn = doTgtPageRepl ? tgtPageRepl : 8'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/BPU.scala:441:33, :442:24, :444:26
  wire             both = doIdxPageRepl & doTgtPageRepl;	// src/main/scala/gpcFrontend/BPU.scala:433:23, :441:33, :447:30
  wire [2:0]       next = nextPageRepl + {1'h0, both ? 2'h2 : 2'h1};	// src/main/scala/gpcFrontend/BPU.scala:123:20, :372:14, :434:29, :447:30, :448:{29,40}
  reg  [26:0]      state_reg;	// src/main/scala/util/Replacement.scala:168:70
  wire             waddr_left_subtree_older = state_reg[26];	// src/main/scala/util/Replacement.scala:168:70, :243:38
  wire [10:0]      waddr_left_subtree_state = state_reg[25:15];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire [10:0]      state_reg_left_subtree_state = state_reg[25:15];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire [14:0]      waddr_right_subtree_state = state_reg[14:0];	// src/main/scala/util/Replacement.scala:168:70, :245:38
  wire [14:0]      state_reg_right_subtree_state = state_reg[14:0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire             waddr_left_subtree_older_1 = waddr_left_subtree_state[10];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:155:13
  wire [2:0]       waddr_left_subtree_state_1 = waddr_left_subtree_state[9:7];	// src/main/scala/util/package.scala:155:13
  wire [6:0]       waddr_right_subtree_state_1 = waddr_left_subtree_state[6:0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             waddr_left_subtree_older_2 = waddr_left_subtree_state_1[2];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:155:13
  wire             waddr_left_subtree_state_2 = waddr_left_subtree_state_1[1];	// src/main/scala/util/package.scala:155:13
  wire             waddr_right_subtree_state_2 = waddr_left_subtree_state_1[0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             waddr_left_subtree_older_3 = waddr_right_subtree_state_1[6];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire [2:0]       waddr_left_subtree_state_3 = waddr_right_subtree_state_1[5:3];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire [2:0]       waddr_right_subtree_state_3 = waddr_right_subtree_state_1[2:0];	// src/main/scala/util/Replacement.scala:245:38
  wire             waddr_left_subtree_older_4 = waddr_left_subtree_state_3[2];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:155:13
  wire             waddr_left_subtree_state_4 = waddr_left_subtree_state_3[1];	// src/main/scala/util/package.scala:155:13
  wire             waddr_right_subtree_state_4 = waddr_left_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             waddr_left_subtree_older_5 = waddr_right_subtree_state_3[2];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire             waddr_left_subtree_state_5 = waddr_right_subtree_state_3[1];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             waddr_right_subtree_state_5 = waddr_right_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:245:38
  wire             waddr_left_subtree_older_6 = waddr_right_subtree_state[14];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire [6:0]       waddr_left_subtree_state_6 = waddr_right_subtree_state[13:7];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire [6:0]       waddr_right_subtree_state_6 = waddr_right_subtree_state[6:0];	// src/main/scala/util/Replacement.scala:245:38
  wire             waddr_left_subtree_older_7 = waddr_left_subtree_state_6[6];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:155:13
  wire [2:0]       waddr_left_subtree_state_7 = waddr_left_subtree_state_6[5:3];	// src/main/scala/util/package.scala:155:13
  wire [2:0]       waddr_right_subtree_state_7 = waddr_left_subtree_state_6[2:0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             waddr_left_subtree_older_8 = waddr_left_subtree_state_7[2];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:155:13
  wire             waddr_left_subtree_state_8 = waddr_left_subtree_state_7[1];	// src/main/scala/util/package.scala:155:13
  wire             waddr_right_subtree_state_8 = waddr_left_subtree_state_7[0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             waddr_left_subtree_older_9 = waddr_right_subtree_state_7[2];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire             waddr_left_subtree_state_9 = waddr_right_subtree_state_7[1];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             waddr_right_subtree_state_9 = waddr_right_subtree_state_7[0];	// src/main/scala/util/Replacement.scala:245:38
  wire             waddr_left_subtree_older_10 = waddr_right_subtree_state_6[6];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire [2:0]       waddr_left_subtree_state_10 = waddr_right_subtree_state_6[5:3];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire [2:0]       waddr_right_subtree_state_10 = waddr_right_subtree_state_6[2:0];	// src/main/scala/util/Replacement.scala:245:38
  wire             waddr_left_subtree_older_11 = waddr_left_subtree_state_10[2];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:155:13
  wire             waddr_left_subtree_state_11 = waddr_left_subtree_state_10[1];	// src/main/scala/util/package.scala:155:13
  wire             waddr_right_subtree_state_11 = waddr_left_subtree_state_10[0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             waddr_left_subtree_older_12 = waddr_right_subtree_state_10[2];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire             waddr_left_subtree_state_12 = waddr_right_subtree_state_10[1];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             waddr_right_subtree_state_12 = waddr_right_subtree_state_10[0];	// src/main/scala/util/Replacement.scala:245:38
  wire [4:0]       waddr =
    updateHit
      ? r_btb_update_bits_prediction_entry
      : {waddr_left_subtree_older,
         waddr_left_subtree_older
           ? {waddr_left_subtree_older_1,
              waddr_left_subtree_older_1
                ? {1'h0,
                   waddr_left_subtree_older_2,
                   waddr_left_subtree_older_2
                     ? waddr_left_subtree_state_2
                     : waddr_right_subtree_state_2}
                : {waddr_left_subtree_older_3,
                   waddr_left_subtree_older_3
                     ? {waddr_left_subtree_older_4,
                        waddr_left_subtree_older_4
                          ? waddr_left_subtree_state_4
                          : waddr_right_subtree_state_4}
                     : {waddr_left_subtree_older_5,
                        waddr_left_subtree_older_5
                          ? waddr_left_subtree_state_5
                          : waddr_right_subtree_state_5}}}
           : {waddr_left_subtree_older_6,
              waddr_left_subtree_older_6
                ? {waddr_left_subtree_older_7,
                   waddr_left_subtree_older_7
                     ? {waddr_left_subtree_older_8,
                        waddr_left_subtree_older_8
                          ? waddr_left_subtree_state_8
                          : waddr_right_subtree_state_8}
                     : {waddr_left_subtree_older_9,
                        waddr_left_subtree_older_9
                          ? waddr_left_subtree_state_9
                          : waddr_right_subtree_state_9}}
                : {waddr_left_subtree_older_10,
                   waddr_left_subtree_older_10
                     ? {waddr_left_subtree_older_11,
                        waddr_left_subtree_older_11
                          ? waddr_left_subtree_state_11
                          : waddr_right_subtree_state_11}
                     : {waddr_left_subtree_older_12,
                        waddr_left_subtree_older_12
                          ? waddr_left_subtree_state_12
                          : waddr_right_subtree_state_12}}}};	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:123:20, :372:14, :429:48, :453:18, src/main/scala/util/Replacement.scala:243:38, :245:38, :249:12, :250:16, src/main/scala/util/package.scala:155:13
  reg              r_resp_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:128:24
  wire             r_resp_valid = r_resp_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:122:21, :128:24
  reg  [2:0]       r_resp_pipe_b_cfiType;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [2:0]       r_resp_bits_cfiType = r_resp_pipe_b_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg              r_resp_pipe_b_taken;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire             r_resp_bits_taken = r_resp_pipe_b_taken;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [3:0]       r_resp_pipe_b_mask;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [3:0]       r_resp_bits_mask = r_resp_pipe_b_mask;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [1:0]       r_resp_pipe_b_bridx;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [1:0]       r_resp_bits_bridx = r_resp_pipe_b_bridx;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [38:0]      r_resp_pipe_b_target;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [38:0]      r_resp_bits_target = r_resp_pipe_b_target;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [4:0]       r_resp_pipe_b_entry;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [4:0]       r_resp_bits_entry = r_resp_pipe_b_entry;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [19:0]      r_resp_pipe_b_bht_history;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [19:0]      r_resp_bits_bht_history = r_resp_pipe_b_bht_history;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg  [1:0]       r_resp_pipe_b_bht_value;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire [1:0]       r_resp_bits_bht_value = r_resp_pipe_b_bht_value;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  reg              r_resp_pipe_b_bht_hasBias;	// src/main/scala/chisel3/util/Valid.scala:129:26
  wire             r_resp_bits_bht_hasBias = r_resp_pipe_b_bht_hasBias;	// src/main/scala/chisel3/util/Valid.scala:122:21, :129:26
  wire [4:0]       state_reg_touch_way_sized =
    r_btb_update_valid ? waddr : r_resp_bits_entry;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:453:18, :456:20, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older = ~(state_reg_touch_way_sized[4]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_1 = ~(state_reg_touch_way_sized[3]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_left_subtree_state_1 = state_reg_left_subtree_state[9:7];	// src/main/scala/util/package.scala:155:13
  wire [6:0]       state_reg_right_subtree_state_1 = state_reg_left_subtree_state[6:0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_2 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_2 = state_reg_left_subtree_state_1[1];	// src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_2 = state_reg_left_subtree_state_1[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [1:0]       state_reg_hi =
    {state_reg_set_left_older_2,
     state_reg_set_left_older_2
       ? state_reg_left_subtree_state_2
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_3 = ~(state_reg_touch_way_sized[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, :207:62, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_left_subtree_state_3 = state_reg_right_subtree_state_1[5:3];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_right_subtree_state_3 = state_reg_right_subtree_state_1[2:0];	// src/main/scala/util/Replacement.scala:198:38
  wire             state_reg_set_left_older_4 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, :207:62, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_4 = state_reg_left_subtree_state_3[1];	// src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_4 = state_reg_left_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [1:0]       state_reg_hi_1 =
    {state_reg_set_left_older_4,
     state_reg_set_left_older_4
       ? state_reg_left_subtree_state_4
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :207:62, :218:7, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_5 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, :207:62, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_5 = state_reg_right_subtree_state_3[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_5 = state_reg_right_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]       state_reg_hi_2 =
    {state_reg_set_left_older_5,
     state_reg_set_left_older_5
       ? state_reg_left_subtree_state_5
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :207:62, :218:7, src/main/scala/util/package.scala:155:13
  wire [3:0]       state_reg_hi_3 =
    {state_reg_set_left_older_3,
     state_reg_set_left_older_3
       ? state_reg_left_subtree_state_3
       : {state_reg_hi_1,
          state_reg_set_left_older_4
            ? ~(state_reg_touch_way_sized[0])
            : state_reg_right_subtree_state_4}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :207:62, :218:7, src/main/scala/util/package.scala:155:13
  wire [3:0]       state_reg_hi_4 =
    {state_reg_set_left_older_1,
     state_reg_set_left_older_1
       ? state_reg_left_subtree_state_1
       : {state_reg_hi,
          state_reg_set_left_older_2
            ? ~(state_reg_touch_way_sized[0])
            : state_reg_right_subtree_state_2}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_6 = ~(state_reg_touch_way_sized[3]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire [6:0]       state_reg_left_subtree_state_6 = state_reg_right_subtree_state[13:7];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [6:0]       state_reg_right_subtree_state_6 = state_reg_right_subtree_state[6:0];	// src/main/scala/util/Replacement.scala:198:38
  wire             state_reg_set_left_older_7 = ~(state_reg_touch_way_sized[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_left_subtree_state_7 = state_reg_left_subtree_state_6[5:3];	// src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_right_subtree_state_7 = state_reg_left_subtree_state_6[2:0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_8 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_8 = state_reg_left_subtree_state_7[1];	// src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_8 = state_reg_left_subtree_state_7[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [1:0]       state_reg_hi_5 =
    {state_reg_set_left_older_8,
     state_reg_set_left_older_8
       ? state_reg_left_subtree_state_8
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_9 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_9 = state_reg_right_subtree_state_7[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_9 = state_reg_right_subtree_state_7[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]       state_reg_hi_6 =
    {state_reg_set_left_older_9,
     state_reg_set_left_older_9
       ? state_reg_left_subtree_state_9
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [3:0]       state_reg_hi_7 =
    {state_reg_set_left_older_7,
     state_reg_set_left_older_7
       ? state_reg_left_subtree_state_7
       : {state_reg_hi_5,
          state_reg_set_left_older_8
            ? ~(state_reg_touch_way_sized[0])
            : state_reg_right_subtree_state_8}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_10 = ~(state_reg_touch_way_sized[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_left_subtree_state_10 = state_reg_right_subtree_state_6[5:3];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_right_subtree_state_10 =
    state_reg_right_subtree_state_6[2:0];	// src/main/scala/util/Replacement.scala:198:38
  wire             state_reg_set_left_older_11 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_11 = state_reg_left_subtree_state_10[1];	// src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_11 = state_reg_left_subtree_state_10[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [1:0]       state_reg_hi_8 =
    {state_reg_set_left_older_11,
     state_reg_set_left_older_11
       ? state_reg_left_subtree_state_11
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_12 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_12 = state_reg_right_subtree_state_10[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_12 = state_reg_right_subtree_state_10[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]       state_reg_hi_9 =
    {state_reg_set_left_older_12,
     state_reg_set_left_older_12
       ? state_reg_left_subtree_state_12
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [3:0]       state_reg_hi_10 =
    {state_reg_set_left_older_10,
     state_reg_set_left_older_10
       ? state_reg_left_subtree_state_10
       : {state_reg_hi_8,
          state_reg_set_left_older_11
            ? ~(state_reg_touch_way_sized[0])
            : state_reg_right_subtree_state_11}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [7:0]       state_reg_hi_11 =
    {state_reg_set_left_older_6,
     state_reg_set_left_older_6
       ? state_reg_left_subtree_state_6
       : {state_reg_hi_7,
          state_reg_set_left_older_7
            ? {state_reg_hi_6,
               state_reg_set_left_older_9
                 ? ~(state_reg_touch_way_sized[0])
                 : state_reg_right_subtree_state_9}
            : state_reg_right_subtree_state_7}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [11:0]      state_reg_hi_12 =
    {state_reg_set_left_older,
     state_reg_set_left_older
       ? state_reg_left_subtree_state
       : {state_reg_hi_4,
          state_reg_set_left_older_1
            ? {state_reg_hi_3,
               state_reg_set_left_older_3
                 ? {state_reg_hi_2,
                    state_reg_set_left_older_5
                      ? ~(state_reg_touch_way_sized[0])
                      : state_reg_right_subtree_state_5}
                 : state_reg_right_subtree_state_3}
            : state_reg_right_subtree_state_1}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :207:62, :218:7, src/main/scala/util/package.scala:155:13
  wire [31:0]      mask = 32'h1 << waddr;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/gpcFrontend/BPU.scala:453:18
  wire             idxWritesEven = ~(idxPageUpdate[0]);	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:472:{25,39}
  wire [7:0][24:0] _GEN_0 =
    {{pagesMasked_5},
     {pagesMasked_4},
     {pagesMasked_5},
     {pagesMasked_4},
     {pagesMasked_3},
     {pagesMasked_2},
     {pagesMasked_1},
     {pagesMasked_0}};	// src/main/scala/gpcFrontend/BPU.scala:396:75, src/main/scala/util/package.scala:33:{76,86}
  wire [38:0]      s0_btb_target =
    {_GEN_0[(idxHit[0] ? tgtPages_0 : 3'h0) | (idxHit[1] ? tgtPages_1 : 3'h0)
       | (idxHit[2] ? tgtPages_2 : 3'h0) | (idxHit[3] ? tgtPages_3 : 3'h0)
       | (idxHit[4] ? tgtPages_4 : 3'h0) | (idxHit[5] ? tgtPages_5 : 3'h0)
       | (idxHit[6] ? tgtPages_6 : 3'h0) | (idxHit[7] ? tgtPages_7 : 3'h0)
       | (idxHit[8] ? tgtPages_8 : 3'h0) | (idxHit[9] ? tgtPages_9 : 3'h0)
       | (idxHit[10] ? tgtPages_10 : 3'h0) | (idxHit[11] ? tgtPages_11 : 3'h0)
       | (idxHit[12] ? tgtPages_12 : 3'h0) | (idxHit[13] ? tgtPages_13 : 3'h0)
       | (idxHit[14] ? tgtPages_14 : 3'h0) | (idxHit[15] ? tgtPages_15 : 3'h0)
       | (idxHit[16] ? tgtPages_16 : 3'h0) | (idxHit[17] ? tgtPages_17 : 3'h0)
       | (idxHit[18] ? tgtPages_18 : 3'h0) | (idxHit[19] ? tgtPages_19 : 3'h0)
       | (idxHit[20] ? tgtPages_20 : 3'h0) | (idxHit[21] ? tgtPages_21 : 3'h0)
       | (idxHit[22] ? tgtPages_22 : 3'h0) | (idxHit[23] ? tgtPages_23 : 3'h0)
       | (idxHit[24] ? tgtPages_24 : 3'h0) | (idxHit[25] ? tgtPages_25 : 3'h0)
       | (idxHit[26] ? tgtPages_26 : 3'h0) | (idxHit[27] ? tgtPages_27 : 3'h0)],
     (idxHit[0] ? tgts_0 : 13'h0) | (idxHit[1] ? tgts_1 : 13'h0)
       | (idxHit[2] ? tgts_2 : 13'h0) | (idxHit[3] ? tgts_3 : 13'h0)
       | (idxHit[4] ? tgts_4 : 13'h0) | (idxHit[5] ? tgts_5 : 13'h0)
       | (idxHit[6] ? tgts_6 : 13'h0) | (idxHit[7] ? tgts_7 : 13'h0)
       | (idxHit[8] ? tgts_8 : 13'h0) | (idxHit[9] ? tgts_9 : 13'h0)
       | (idxHit[10] ? tgts_10 : 13'h0) | (idxHit[11] ? tgts_11 : 13'h0)
       | (idxHit[12] ? tgts_12 : 13'h0) | (idxHit[13] ? tgts_13 : 13'h0)
       | (idxHit[14] ? tgts_14 : 13'h0) | (idxHit[15] ? tgts_15 : 13'h0)
       | (idxHit[16] ? tgts_16 : 13'h0) | (idxHit[17] ? tgts_17 : 13'h0)
       | (idxHit[18] ? tgts_18 : 13'h0) | (idxHit[19] ? tgts_19 : 13'h0)
       | (idxHit[20] ? tgts_20 : 13'h0) | (idxHit[21] ? tgts_21 : 13'h0)
       | (idxHit[22] ? tgts_22 : 13'h0) | (idxHit[23] ? tgts_23 : 13'h0)
       | (idxHit[24] ? tgts_24 : 13'h0) | (idxHit[25] ? tgts_25 : 13'h0)
       | (idxHit[26] ? tgts_26 : 13'h0) | (idxHit[27] ? tgts_27 : 13'h0),
     1'h0};	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/BPU.scala:123:20, :248:36, :372:14, :392:17, :393:21, :414:32, :434:29, :486:26, src/main/scala/util/package.scala:33:{76,86}
  wire [1:0]       s0_bridx =
    (idxHit[0] ? brIdx_0 : 2'h0) | (idxHit[1] ? brIdx_1 : 2'h0)
    | (idxHit[2] ? brIdx_2 : 2'h0) | (idxHit[3] ? brIdx_3 : 2'h0)
    | (idxHit[4] ? brIdx_4 : 2'h0) | (idxHit[5] ? brIdx_5 : 2'h0)
    | (idxHit[6] ? brIdx_6 : 2'h0) | (idxHit[7] ? brIdx_7 : 2'h0)
    | (idxHit[8] ? brIdx_8 : 2'h0) | (idxHit[9] ? brIdx_9 : 2'h0)
    | (idxHit[10] ? brIdx_10 : 2'h0) | (idxHit[11] ? brIdx_11 : 2'h0)
    | (idxHit[12] ? brIdx_12 : 2'h0) | (idxHit[13] ? brIdx_13 : 2'h0)
    | (idxHit[14] ? brIdx_14 : 2'h0) | (idxHit[15] ? brIdx_15 : 2'h0)
    | (idxHit[16] ? brIdx_16 : 2'h0) | (idxHit[17] ? brIdx_17 : 2'h0)
    | (idxHit[18] ? brIdx_18 : 2'h0) | (idxHit[19] ? brIdx_19 : 2'h0)
    | (idxHit[20] ? brIdx_20 : 2'h0) | (idxHit[21] ? brIdx_21 : 2'h0)
    | (idxHit[22] ? brIdx_22 : 2'h0) | (idxHit[23] ? brIdx_23 : 2'h0)
    | (idxHit[24] ? brIdx_24 : 2'h0) | (idxHit[25] ? brIdx_25 : 2'h0)
    | (idxHit[26] ? brIdx_26 : 2'h0) | (idxHit[27] ? brIdx_27 : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/BPU.scala:256:41, :400:18, :414:32, :526:32, :527:40
  wire [2:0]       s0_cfiType =
    (idxHit[0] ? cfiType_0 : 3'h0) | (idxHit[1] ? cfiType_1 : 3'h0)
    | (idxHit[2] ? cfiType_2 : 3'h0) | (idxHit[3] ? cfiType_3 : 3'h0)
    | (idxHit[4] ? cfiType_4 : 3'h0) | (idxHit[5] ? cfiType_5 : 3'h0)
    | (idxHit[6] ? cfiType_6 : 3'h0) | (idxHit[7] ? cfiType_7 : 3'h0)
    | (idxHit[8] ? cfiType_8 : 3'h0) | (idxHit[9] ? cfiType_9 : 3'h0)
    | (idxHit[10] ? cfiType_10 : 3'h0) | (idxHit[11] ? cfiType_11 : 3'h0)
    | (idxHit[12] ? cfiType_12 : 3'h0) | (idxHit[13] ? cfiType_13 : 3'h0)
    | (idxHit[14] ? cfiType_14 : 3'h0) | (idxHit[15] ? cfiType_15 : 3'h0)
    | (idxHit[16] ? cfiType_16 : 3'h0) | (idxHit[17] ? cfiType_17 : 3'h0)
    | (idxHit[18] ? cfiType_18 : 3'h0) | (idxHit[19] ? cfiType_19 : 3'h0)
    | (idxHit[20] ? cfiType_20 : 3'h0) | (idxHit[21] ? cfiType_21 : 3'h0)
    | (idxHit[22] ? cfiType_22 : 3'h0) | (idxHit[23] ? cfiType_23 : 3'h0)
    | (idxHit[24] ? cfiType_24 : 3'h0) | (idxHit[25] ? cfiType_25 : 3'h0)
    | (idxHit[26] ? cfiType_26 : 3'h0) | (idxHit[27] ? cfiType_27 : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/BPU.scala:399:20, :414:32, :434:29
  wire [4:0]       s0_mask = {(4'h1 << ~(_GEN ? 2'h0 : ~s1_bridx)) - 4'h1, 1'h1};	// src/main/scala/gpcFrontend/BPU.scala:256:41, :464:38, :489:{20,26,29,33,54,80}, :491:27, :526:32, :527:40, :544:22
  reg  [38:0]      s1_btb_target;	// src/main/scala/gpcFrontend/BPU.scala:490:32
  reg  [2:0]       s1_cfitype;	// src/main/scala/gpcFrontend/BPU.scala:492:29
  reg  [4:0]       s1_mask;	// src/main/scala/gpcFrontend/BPU.scala:493:26
  reg              io_resp_valid_REG;	// src/main/scala/gpcFrontend/BPU.scala:496:39
  wire             _io_resp_valid_output = s1_valid & io_resp_valid_REG;	// src/main/scala/gpcFrontend/BPU.scala:385:25, :496:{29,39}
  wire [11:0]      io_resp_bits_entry_hi = idxHit[27:16];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/gpcFrontend/BPU.scala:414:32
  wire [15:0]      io_resp_bits_entry_lo = idxHit[15:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/gpcFrontend/BPU.scala:414:32
  wire [15:0]      _io_resp_bits_entry_T_1 =
    {4'h0, io_resp_bits_entry_hi} | io_resp_bits_entry_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}
  wire [7:0]       io_resp_bits_entry_hi_1 = _io_resp_bits_entry_T_1[15:8];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [7:0]       io_resp_bits_entry_lo_1 = _io_resp_bits_entry_T_1[7:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [7:0]       _io_resp_bits_entry_T_3 =
    io_resp_bits_entry_hi_1 | io_resp_bits_entry_lo_1;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [3:0]       io_resp_bits_entry_hi_2 = _io_resp_bits_entry_T_3[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [3:0]       io_resp_bits_entry_lo_2 = _io_resp_bits_entry_T_3[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]       _io_resp_bits_entry_T_5 =
    io_resp_bits_entry_hi_2 | io_resp_bits_entry_lo_2;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]       io_resp_bits_entry_hi_3 = _io_resp_bits_entry_T_5[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]       io_resp_bits_entry_lo_3 = _io_resp_bits_entry_T_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [4:0]       _io_resp_bits_entry_output =
    {|io_resp_bits_entry_hi,
     |io_resp_bits_entry_hi_1,
     |io_resp_bits_entry_hi_2,
     |io_resp_bits_entry_hi_3,
     io_resp_bits_entry_hi_3[1] | io_resp_bits_entry_lo_3[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire             leftOne = idxHit[0];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37
  wire             leftOne_1 = idxHit[1];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne = idxHit[2];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_1 = leftOne_1 | rightOne;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             rightTwo = leftOne_1 & rightOne;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             leftOne_2 = leftOne | rightOne_1;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             leftTwo = rightTwo | leftOne & rightOne_1;	// src/main/scala/util/Misc.scala:178:18, :183:{16,49,61}
  wire             leftOne_3 = idxHit[3];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_2 = idxHit[4];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             leftOne_4 = leftOne_3 | rightOne_2;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             leftTwo_1 = leftOne_3 & rightOne_2;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             leftOne_5 = idxHit[5];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_3 = idxHit[6];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_4 = leftOne_5 | rightOne_3;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             rightTwo_1 = leftOne_5 & rightOne_3;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             rightOne_5 = leftOne_4 | rightOne_4;	// src/main/scala/util/Misc.scala:183:16
  wire             rightTwo_2 = leftTwo_1 | rightTwo_1 | leftOne_4 & rightOne_4;	// src/main/scala/util/Misc.scala:183:{16,49,61}
  wire             leftOne_6 = leftOne_2 | rightOne_5;	// src/main/scala/util/Misc.scala:183:16
  wire             leftTwo_2 = leftTwo | rightTwo_2 | leftOne_2 & rightOne_5;	// src/main/scala/util/Misc.scala:183:{16,49,61}
  wire             leftOne_7 = idxHit[7];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             leftOne_8 = idxHit[8];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_6 = idxHit[9];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_7 = leftOne_8 | rightOne_6;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             rightTwo_3 = leftOne_8 & rightOne_6;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             leftOne_9 = leftOne_7 | rightOne_7;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             leftTwo_3 = rightTwo_3 | leftOne_7 & rightOne_7;	// src/main/scala/util/Misc.scala:178:18, :183:{16,49,61}
  wire             leftOne_10 = idxHit[10];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_8 = idxHit[11];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             leftOne_11 = leftOne_10 | rightOne_8;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             leftTwo_4 = leftOne_10 & rightOne_8;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             leftOne_12 = idxHit[12];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_9 = idxHit[13];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_10 = leftOne_12 | rightOne_9;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             rightTwo_4 = leftOne_12 & rightOne_9;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             rightOne_11 = leftOne_11 | rightOne_10;	// src/main/scala/util/Misc.scala:183:16
  wire             rightTwo_5 = leftTwo_4 | rightTwo_4 | leftOne_11 & rightOne_10;	// src/main/scala/util/Misc.scala:183:{16,49,61}
  wire             rightOne_12 = leftOne_9 | rightOne_11;	// src/main/scala/util/Misc.scala:183:16
  wire             rightTwo_6 = leftTwo_3 | rightTwo_5 | leftOne_9 & rightOne_11;	// src/main/scala/util/Misc.scala:183:{16,49,61}
  wire             leftOne_13 = leftOne_6 | rightOne_12;	// src/main/scala/util/Misc.scala:183:16
  wire             leftTwo_5 = leftTwo_2 | rightTwo_6 | leftOne_6 & rightOne_12;	// src/main/scala/util/Misc.scala:183:{16,49,61}
  wire             leftOne_14 = idxHit[14];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             leftOne_15 = idxHit[15];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_13 = idxHit[16];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_14 = leftOne_15 | rightOne_13;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             rightTwo_7 = leftOne_15 & rightOne_13;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             leftOne_16 = leftOne_14 | rightOne_14;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             leftTwo_6 = rightTwo_7 | leftOne_14 & rightOne_14;	// src/main/scala/util/Misc.scala:178:18, :183:{16,49,61}
  wire             leftOne_17 = idxHit[17];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_15 = idxHit[18];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             leftOne_18 = leftOne_17 | rightOne_15;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             leftTwo_7 = leftOne_17 & rightOne_15;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             leftOne_19 = idxHit[19];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_16 = idxHit[20];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_17 = leftOne_19 | rightOne_16;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             rightTwo_8 = leftOne_19 & rightOne_16;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             rightOne_18 = leftOne_18 | rightOne_17;	// src/main/scala/util/Misc.scala:183:16
  wire             rightTwo_9 = leftTwo_7 | rightTwo_8 | leftOne_18 & rightOne_17;	// src/main/scala/util/Misc.scala:183:{16,49,61}
  wire             leftOne_20 = leftOne_16 | rightOne_18;	// src/main/scala/util/Misc.scala:183:16
  wire             leftTwo_8 = leftTwo_6 | rightTwo_9 | leftOne_16 & rightOne_18;	// src/main/scala/util/Misc.scala:183:{16,49,61}
  wire             leftOne_21 = idxHit[21];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             leftOne_22 = idxHit[22];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_19 = idxHit[23];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_20 = leftOne_22 | rightOne_19;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             rightTwo_10 = leftOne_22 & rightOne_19;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             leftOne_23 = leftOne_21 | rightOne_20;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             leftTwo_9 = rightTwo_10 | leftOne_21 & rightOne_20;	// src/main/scala/util/Misc.scala:178:18, :183:{16,49,61}
  wire             leftOne_24 = idxHit[24];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_21 = idxHit[25];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             leftOne_25 = leftOne_24 | rightOne_21;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             leftTwo_10 = leftOne_24 & rightOne_21;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             leftOne_26 = idxHit[26];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :181:37, :182:39
  wire             rightOne_22 = idxHit[27];	// src/main/scala/gpcFrontend/BPU.scala:414:32, src/main/scala/util/Misc.scala:178:18, :182:39
  wire             rightOne_23 = leftOne_26 | rightOne_22;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             rightTwo_11 = leftOne_26 & rightOne_22;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             rightOne_24 = leftOne_25 | rightOne_23;	// src/main/scala/util/Misc.scala:183:16
  wire             rightTwo_12 = leftTwo_10 | rightTwo_11 | leftOne_25 & rightOne_23;	// src/main/scala/util/Misc.scala:183:{16,49,61}
  wire             rightOne_25 = leftOne_23 | rightOne_24;	// src/main/scala/util/Misc.scala:183:16
  wire             rightTwo_13 = leftTwo_9 | rightTwo_12 | leftOne_23 & rightOne_24;	// src/main/scala/util/Misc.scala:183:{16,49,61}
  wire             rightOne_26 = leftOne_20 | rightOne_25;	// src/main/scala/util/Misc.scala:183:16
  wire             rightTwo_14 = leftTwo_8 | rightTwo_13 | leftOne_20 & rightOne_25;	// src/main/scala/util/Misc.scala:183:{16,49,61}
  wire             taken_direction_wen;	// src/main/scala/gpcFrontend/BPU.scala:253:45
  wire             not_taken_direction_wen;	// src/main/scala/gpcFrontend/BPU.scala:254:49
  wire             choice_wen;	// src/main/scala/gpcFrontend/BPU.scala:250:36
  reg  [19:0]      globalHistory;	// src/main/scala/gpcFrontend/BPU.scala:182:28
  wire [19:0]      res_history = globalHistory;	// src/main/scala/gpcFrontend/BPU.scala:182:28, :208:17
  reg  [12:0]      reset_waddr;	// src/main/scala/gpcFrontend/BPU.scala:248:36
  wire             resetting = ~(reset_waddr[12]);	// src/main/scala/gpcFrontend/BPU.scala:248:36, :249:{27,39}
  wire [12:0]      choice_waddr;	// src/main/scala/gpcFrontend/BPU.scala:251:38
  assign writeAddr_1 = choice_waddr[11:0];	// src/main/scala/gpcFrontend/BPU.scala:251:38, :261:25
  wire [12:0]      direction_waddr;	// src/main/scala/gpcFrontend/BPU.scala:255:41
  assign writeAddr_0 = direction_waddr[11:0];	// src/main/scala/gpcFrontend/BPU.scala:255:41, :283:24
  wire [12:0]      tag_waddr;	// src/main/scala/gpcFrontend/BPU.scala:257:35
  assign writeAddr = tag_waddr[8:0];	// src/main/scala/gpcFrontend/BPU.scala:257:35, :284:28
  wire [1:0]       isBranch_lo_lo_lo_hi = {cfiType_2 == 3'h0, cfiType_1 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [2:0]       isBranch_lo_lo_lo = {isBranch_lo_lo_lo_hi, cfiType_0 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_lo_lo_hi_lo = {cfiType_4 == 3'h0, cfiType_3 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_lo_lo_hi_hi = {cfiType_6 == 3'h0, cfiType_5 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [3:0]       isBranch_lo_lo_hi = {isBranch_lo_lo_hi_hi, isBranch_lo_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       isBranch_lo_lo = {isBranch_lo_lo_hi, isBranch_lo_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_lo_hi_lo_hi = {cfiType_9 == 3'h0, cfiType_8 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [2:0]       isBranch_lo_hi_lo = {isBranch_lo_hi_lo_hi, cfiType_7 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_lo_hi_hi_lo = {cfiType_11 == 3'h0, cfiType_10 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_lo_hi_hi_hi = {cfiType_13 == 3'h0, cfiType_12 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [3:0]       isBranch_lo_hi_hi = {isBranch_lo_hi_hi_hi, isBranch_lo_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       isBranch_lo_hi = {isBranch_lo_hi_hi, isBranch_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [13:0]      isBranch_lo = {isBranch_lo_hi, isBranch_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_hi_lo_lo_hi = {cfiType_16 == 3'h0, cfiType_15 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [2:0]       isBranch_hi_lo_lo = {isBranch_hi_lo_lo_hi, cfiType_14 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_hi_lo_hi_lo = {cfiType_18 == 3'h0, cfiType_17 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_hi_lo_hi_hi = {cfiType_20 == 3'h0, cfiType_19 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [3:0]       isBranch_hi_lo_hi = {isBranch_hi_lo_hi_hi, isBranch_hi_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       isBranch_hi_lo = {isBranch_hi_lo_hi, isBranch_hi_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_hi_hi_lo_hi = {cfiType_23 == 3'h0, cfiType_22 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [2:0]       isBranch_hi_hi_lo = {isBranch_hi_hi_lo_hi, cfiType_21 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_hi_hi_hi_lo = {cfiType_25 == 3'h0, cfiType_24 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       isBranch_hi_hi_hi_hi = {cfiType_27 == 3'h0, cfiType_26 == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :434:29, :524:44, src/main/scala/util/package.scala:37:27
  wire [3:0]       isBranch_hi_hi_hi = {isBranch_hi_hi_hi_hi, isBranch_hi_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       isBranch_hi_hi = {isBranch_hi_hi_hi, isBranch_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [13:0]      isBranch_hi = {isBranch_hi_hi, isBranch_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire             isBranch = |(btbHit & {isBranch_hi, isBranch_lo});	// src/main/scala/gpcFrontend/BPU.scala:422:25, :524:{28,72}, src/main/scala/util/package.scala:37:27
  wire             res_tagHit;	// src/main/scala/gpcFrontend/BPU.scala:218:19
  wire [19:0]      _res_not_taken_array_rdata_T = globalHistory * 20'hDDB3D;	// src/main/scala/gpcFrontend/BPU.scala:182:28, :188:12
  assign _res_tag_taken_rdata_WIRE =
    _res_not_taken_array_rdata_T[19:11] ^ io_req_bits_addr[14:6];	// src/main/scala/gpcFrontend/BPU.scala:188:{12,19}, :192:24, src/main/scala/util/package.scala:155:13
  assign readEnable_3 = io_req_valid & ~taken_direction_wen;	// src/main/scala/gpcFrontend/BPU.scala:209:{82,85}, :253:45
  assign _res_tag_not_taken_rdata_WIRE =
    _res_not_taken_array_rdata_T[19:11] ^ io_req_bits_addr[14:6];	// src/main/scala/gpcFrontend/BPU.scala:188:{12,19}, :192:24, src/main/scala/util/package.scala:155:13
  assign readEnable_2 = io_req_valid & ~not_taken_direction_wen;	// src/main/scala/gpcFrontend/BPU.scala:210:{90,93}, :254:49
  wire [2:0]       _GEN_1 = globalHistory[2:0] ^ io_req_bits_addr[5:3];	// src/main/scala/gpcFrontend/BPU.scala:182:28, :197:70, src/main/scala/util/package.scala:155:13
  wire [2:0]       res_taken_array_rdata_offsetIdx;	// src/main/scala/gpcFrontend/BPU.scala:197:70
  assign res_taken_array_rdata_offsetIdx = _GEN_1;	// src/main/scala/gpcFrontend/BPU.scala:197:70
  wire [2:0]       res_not_taken_array_rdata_offsetIdx;	// src/main/scala/gpcFrontend/BPU.scala:197:70
  assign res_not_taken_array_rdata_offsetIdx = _GEN_1;	// src/main/scala/gpcFrontend/BPU.scala:197:70
  assign _res_taken_array_rdata_WIRE =
    {_res_not_taken_array_rdata_T[19:11] ^ io_req_bits_addr[14:6],
     res_taken_array_rdata_offsetIdx};	// src/main/scala/gpcFrontend/BPU.scala:188:{12,19}, :192:24, :197:70, :198:6, src/main/scala/util/package.scala:155:13
  assign readEnable_1 = io_req_valid & ~taken_direction_wen;	// src/main/scala/gpcFrontend/BPU.scala:209:85, :211:79, :253:45
  assign _res_not_taken_array_rdata_WIRE =
    {_res_not_taken_array_rdata_T[19:11] ^ io_req_bits_addr[14:6],
     res_not_taken_array_rdata_offsetIdx};	// src/main/scala/gpcFrontend/BPU.scala:188:{12,19}, :192:24, :197:70, :198:6, src/main/scala/util/package.scala:155:13
  assign readEnable_0 = io_req_valid & ~not_taken_direction_wen;	// src/main/scala/gpcFrontend/BPU.scala:210:93, :212:87, :254:49
  reg  [5:0]       res_s1_tag;	// src/main/scala/gpcFrontend/BPU.scala:213:23
  wire             res_takenTagMatch = res_s1_tag == _taken_tag_array_ext_RW0_rdata;	// src/main/scala/gpcFrontend/BPU.scala:213:23, :214:30, src/main/scala/util/DescribedSRAM.scala:17:26
  wire             res_notTakenTagMatch = res_s1_tag == _not_taken_array_1_ext_RW0_rdata;	// src/main/scala/gpcFrontend/BPU.scala:213:23, :215:33, src/main/scala/util/DescribedSRAM.scala:17:26
  assign _res_choice_rdata_WIRE = io_req_bits_addr[14:3];	// src/main/scala/util/package.scala:155:13
  assign readEnable = io_req_valid & ~choice_wen;	// src/main/scala/gpcFrontend/BPU.scala:217:{82,85}, :250:36
  assign res_tagHit =
    _choice_array_ext_RW0_rdata[1] ? res_notTakenTagMatch : res_takenTagMatch;	// src/main/scala/gpcFrontend/BPU.scala:214:30, :215:33, :218:{19,32}, src/main/scala/util/DescribedSRAM.scala:17:26
  wire             res_hasBias = res_tagHit;	// src/main/scala/gpcFrontend/BPU.scala:208:17, :218:19
  wire [1:0]       res_directionData =
    _choice_array_ext_RW0_rdata[1]
      ? _not_taken_array_ext_RW0_rdata
      : _taken_array_ext_RW0_rdata;	// src/main/scala/gpcFrontend/BPU.scala:218:32, :219:26, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]       res_value =
    resetting ? 2'h0 : res_tagHit ? res_directionData : _choice_array_ext_RW0_rdata;	// src/main/scala/gpcFrontend/BPU.scala:208:17, :218:19, :219:26, :221:{19,39}, :249:27, :256:41, :526:32, :527:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire             _GEN_2 =
    io_bht_update_bits_prediction_hasBias & ~io_bht_update_bits_mispredict;	// src/main/scala/gpcFrontend/BPU.scala:528:{54,57}
  assign choice_wen =
    io_bht_update_valid & io_bht_update_bits_branch & ~_GEN_2 | resetting;	// src/main/scala/gpcFrontend/BPU.scala:240:16, :249:27, :250:36, :526:32, :527:40, :528:{14,54,90}
  wire             _GEN_3 =
    io_bht_update_valid & io_bht_update_bits_branch & ~_GEN_2 & ~resetting;	// src/main/scala/gpcFrontend/BPU.scala:241:{11,23}, :242:20, :249:27, :251:38, :526:32, :527:40, :528:{14,54,90}
  assign choice_waddr = _GEN_3 ? {1'h0, io_bht_update_bits_pc[14:3]} : reset_waddr;	// src/main/scala/gpcFrontend/BPU.scala:123:20, :241:23, :242:20, :248:36, :251:38, :372:14, :526:32, :527:40, :528:90, src/main/scala/util/package.scala:155:13
  wire [1:0]       choice_wdata =
    _GEN_3
      ? {io_bht_update_bits_taken & io_bht_update_bits_prediction_value[0]
           | io_bht_update_bits_prediction_value[1]
           & (io_bht_update_bits_prediction_value[0] ^ io_bht_update_bits_taken),
         io_bht_update_bits_taken
           & (io_bht_update_bits_prediction_value[1]
              | ~(io_bht_update_bits_prediction_value[0]))
           | io_bht_update_bits_prediction_value[1]
           & ~(io_bht_update_bits_prediction_value[0])}
      : 2'h0;	// src/main/scala/gpcFrontend/BPU.scala:234:{22,29,39,43,53,57,71,86,101,104,117,131,134}, :241:23, :242:20, :244:20, :251:38, :252:38, :256:41, :526:32, :527:40, :528:90
  wire             _GEN_4 =
    _GEN_2 | io_bht_update_bits_mispredict & ~io_bht_update_bits_prediction_hasBias;	// src/main/scala/gpcFrontend/BPU.scala:528:54, :531:86, :532:{45,48}
  assign taken_direction_wen =
    io_bht_update_valid & io_bht_update_bits_branch & _GEN_4 & io_bht_update_bits_taken
    | resetting;	// src/main/scala/gpcFrontend/BPU.scala:249:27, :253:45, :268:18, :269:29, :526:32, :527:40, :531:86, :532:88
  assign not_taken_direction_wen =
    io_bht_update_valid & io_bht_update_bits_branch & _GEN_4 & ~io_bht_update_bits_taken
    | resetting;	// src/main/scala/gpcFrontend/BPU.scala:249:27, :254:49, :271:{12,19}, :272:33, :526:32, :527:40, :531:86, :532:88
  wire [2:0]       direction_waddr_offsetIdx =
    io_bht_update_bits_prediction_history[2:0] ^ io_bht_update_bits_pc[5:3];	// src/main/scala/gpcFrontend/BPU.scala:197:70, src/main/scala/util/package.scala:155:13
  wire [19:0]      _tag_waddr_T = io_bht_update_bits_prediction_history * 20'hDDB3D;	// src/main/scala/gpcFrontend/BPU.scala:188:12
  wire             _GEN_5 =
    io_bht_update_valid & io_bht_update_bits_branch & _GEN_4 & ~resetting;	// src/main/scala/gpcFrontend/BPU.scala:241:11, :249:27, :255:41, :274:23, :275:23, :526:32, :527:40, :531:86, :532:88
  assign direction_waddr =
    _GEN_5
      ? {1'h0,
         _tag_waddr_T[19:11] ^ io_bht_update_bits_pc[14:6],
         direction_waddr_offsetIdx}
      : reset_waddr;	// src/main/scala/gpcFrontend/BPU.scala:123:20, :188:{12,19}, :192:24, :197:70, :248:36, :255:41, :274:23, :275:23, :372:14, :526:32, :527:40, :532:88, src/main/scala/util/package.scala:155:13
  wire [1:0]       direction_wdata =
    _GEN_5
      ? {io_bht_update_bits_taken & io_bht_update_bits_prediction_value[0]
           | io_bht_update_bits_prediction_value[1]
           & (io_bht_update_bits_prediction_value[0] ^ io_bht_update_bits_taken),
         io_bht_update_bits_taken
           & (io_bht_update_bits_prediction_value[1]
              | ~(io_bht_update_bits_prediction_value[0]))
           | io_bht_update_bits_prediction_value[1]
           & ~(io_bht_update_bits_prediction_value[0])}
      : 2'h0;	// src/main/scala/gpcFrontend/BPU.scala:234:{22,29,39,43,53,57,71,86,101,104,117,131,134}, :255:41, :256:41, :274:23, :275:23, :276:23, :526:32, :527:40, :532:88
  assign tag_waddr =
    _GEN_5 ? {4'h0, _tag_waddr_T[19:11] ^ io_bht_update_bits_pc[14:6]} : reset_waddr;	// src/main/scala/chisel3/util/OneHot.scala:32:14, src/main/scala/gpcFrontend/BPU.scala:188:{12,19}, :192:24, :248:36, :255:41, :257:35, :274:23, :275:23, :277:17, :526:32, :527:40, :532:88, src/main/scala/util/package.scala:155:13
  wire [5:0]       tag_wdata = _GEN_5 ? io_bht_update_bits_pc[20:15] : 6'h0;	// src/main/scala/gpcFrontend/BPU.scala:255:41, :258:35, :274:23, :275:23, :278:17, :395:26, :526:32, :527:40, :532:88, src/main/scala/util/package.scala:155:13
  assign _GEN = ~(res_value[1]) & isBranch;	// src/main/scala/gpcFrontend/BPU.scala:123:20, :208:17, :524:72, :544:{11,22}
  reg  [2:0]       count;	// src/main/scala/gpcFrontend/BPU.scala:68:30
  reg  [2:0]       pos;	// src/main/scala/gpcFrontend/BPU.scala:69:28
  reg  [38:0]      stack_0;	// src/main/scala/gpcFrontend/BPU.scala:70:26
  reg  [38:0]      stack_1;	// src/main/scala/gpcFrontend/BPU.scala:70:26
  reg  [38:0]      stack_2;	// src/main/scala/gpcFrontend/BPU.scala:70:26
  reg  [38:0]      stack_3;	// src/main/scala/gpcFrontend/BPU.scala:70:26
  reg  [38:0]      stack_4;	// src/main/scala/gpcFrontend/BPU.scala:70:26
  reg  [38:0]      stack_5;	// src/main/scala/gpcFrontend/BPU.scala:70:26
  wire [1:0]       doPeek_lo_lo_lo_hi = {cfiType_2 == 3'h3, cfiType_1 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [2:0]       doPeek_lo_lo_lo = {doPeek_lo_lo_lo_hi, cfiType_0 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_lo_lo_hi_lo = {cfiType_4 == 3'h3, cfiType_3 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_lo_lo_hi_hi = {cfiType_6 == 3'h3, cfiType_5 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [3:0]       doPeek_lo_lo_hi = {doPeek_lo_lo_hi_hi, doPeek_lo_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       doPeek_lo_lo = {doPeek_lo_lo_hi, doPeek_lo_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_lo_hi_lo_hi = {cfiType_9 == 3'h3, cfiType_8 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [2:0]       doPeek_lo_hi_lo = {doPeek_lo_hi_lo_hi, cfiType_7 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_lo_hi_hi_lo = {cfiType_11 == 3'h3, cfiType_10 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_lo_hi_hi_hi = {cfiType_13 == 3'h3, cfiType_12 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [3:0]       doPeek_lo_hi_hi = {doPeek_lo_hi_hi_hi, doPeek_lo_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       doPeek_lo_hi = {doPeek_lo_hi_hi, doPeek_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [13:0]      doPeek_lo = {doPeek_lo_hi, doPeek_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_hi_lo_lo_hi = {cfiType_16 == 3'h3, cfiType_15 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [2:0]       doPeek_hi_lo_lo = {doPeek_hi_lo_lo_hi, cfiType_14 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_hi_lo_hi_lo = {cfiType_18 == 3'h3, cfiType_17 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_hi_lo_hi_hi = {cfiType_20 == 3'h3, cfiType_19 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [3:0]       doPeek_hi_lo_hi = {doPeek_hi_lo_hi_hi, doPeek_hi_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       doPeek_hi_lo = {doPeek_hi_lo_hi, doPeek_hi_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_hi_hi_lo_hi = {cfiType_23 == 3'h3, cfiType_22 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [2:0]       doPeek_hi_hi_lo = {doPeek_hi_hi_lo_hi, cfiType_21 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_hi_hi_hi_lo = {cfiType_25 == 3'h3, cfiType_24 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [1:0]       doPeek_hi_hi_hi_hi = {cfiType_27 == 3'h3, cfiType_26 == 3'h3};	// src/main/scala/gpcFrontend/BPU.scala:57:20, :399:20, :551:42, src/main/scala/util/package.scala:37:27
  wire [3:0]       doPeek_hi_hi_hi = {doPeek_hi_hi_hi_hi, doPeek_hi_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       doPeek_hi_hi = {doPeek_hi_hi_hi, doPeek_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [13:0]      doPeek_hi = {doPeek_hi_hi, doPeek_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire             doPeek = |(btbHit & {doPeek_hi, doPeek_lo});	// src/main/scala/gpcFrontend/BPU.scala:422:25, :551:{26,67}, src/main/scala/util/package.scala:37:27
  wire [7:0][38:0] _GEN_6 =
    {{stack_0},
     {stack_0},
     {stack_5},
     {stack_4},
     {stack_3},
     {stack_2},
     {stack_1},
     {stack_0}};	// src/main/scala/gpcFrontend/BPU.scala:70:26, :553:22
  wire [38:0]      _GEN_7 = _GEN_6[pos];	// src/main/scala/gpcFrontend/BPU.scala:69:28, :553:22
  wire             _GEN_8 = (|count) & doPeek;	// src/main/scala/gpcFrontend/BPU.scala:66:29, :68:30, :551:67, :554:24
  wire [2:0]       nextPos = pos < 3'h5 ? pos + 3'h1 : 3'h0;	// src/main/scala/gpcFrontend/BPU.scala:56:{22,47,64}, :57:20, :69:28, :434:29, src/main/scala/util/package.scala:33:86
  wire [38:0]      wdata;	// src/main/scala/gpcFrontend/BPU.scala:110:31
  wire [1:0]       isIndrJump_lo_lo_lo_hi = {cfiType_2 == 3'h4, cfiType_1 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [2:0]       isIndrJump_lo_lo_lo = {isIndrJump_lo_lo_lo_hi, cfiType_0 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [1:0]       isIndrJump_lo_lo_hi_lo = {cfiType_4 == 3'h4, cfiType_3 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [1:0]       isIndrJump_lo_lo_hi_hi = {cfiType_6 == 3'h4, cfiType_5 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [3:0]       isIndrJump_lo_lo_hi = {isIndrJump_lo_lo_hi_hi, isIndrJump_lo_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       isIndrJump_lo_lo = {isIndrJump_lo_lo_hi, isIndrJump_lo_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       isIndrJump_lo_hi_lo_hi = {cfiType_9 == 3'h4, cfiType_8 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [2:0]       isIndrJump_lo_hi_lo = {isIndrJump_lo_hi_lo_hi, cfiType_7 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [1:0]       isIndrJump_lo_hi_hi_lo = {cfiType_11 == 3'h4, cfiType_10 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [1:0]       isIndrJump_lo_hi_hi_hi = {cfiType_13 == 3'h4, cfiType_12 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [3:0]       isIndrJump_lo_hi_hi = {isIndrJump_lo_hi_hi_hi, isIndrJump_lo_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       isIndrJump_lo_hi = {isIndrJump_lo_hi_hi, isIndrJump_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [13:0]      isIndrJump_lo = {isIndrJump_lo_hi, isIndrJump_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       isIndrJump_hi_lo_lo_hi = {cfiType_16 == 3'h4, cfiType_15 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [2:0]       isIndrJump_hi_lo_lo = {isIndrJump_hi_lo_lo_hi, cfiType_14 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [1:0]       isIndrJump_hi_lo_hi_lo = {cfiType_18 == 3'h4, cfiType_17 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [1:0]       isIndrJump_hi_lo_hi_hi = {cfiType_20 == 3'h4, cfiType_19 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [3:0]       isIndrJump_hi_lo_hi = {isIndrJump_hi_lo_hi_hi, isIndrJump_hi_lo_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       isIndrJump_hi_lo = {isIndrJump_hi_lo_hi, isIndrJump_hi_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       isIndrJump_hi_hi_lo_hi = {cfiType_23 == 3'h4, cfiType_22 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [2:0]       isIndrJump_hi_hi_lo = {isIndrJump_hi_hi_lo_hi, cfiType_21 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [1:0]       isIndrJump_hi_hi_hi_lo = {cfiType_25 == 3'h4, cfiType_24 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [1:0]       isIndrJump_hi_hi_hi_hi = {cfiType_27 == 3'h4, cfiType_26 == 3'h4};	// src/main/scala/gpcFrontend/BPU.scala:399:20, :569:46, src/main/scala/util/package.scala:33:86, :37:27
  wire [3:0]       isIndrJump_hi_hi_hi = {isIndrJump_hi_hi_hi_hi, isIndrJump_hi_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       isIndrJump_hi_hi = {isIndrJump_hi_hi_hi, isIndrJump_hi_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [13:0]      isIndrJump_hi = {isIndrJump_hi_hi, isIndrJump_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire             isIndrJump = |(btbHit & {isIndrJump_hi, isIndrJump_lo});	// src/main/scala/gpcFrontend/BPU.scala:422:25, :569:{30,76}, src/main/scala/util/package.scala:37:27
  reg  [38:0]      io_resp_bits_target_REG;	// src/main/scala/gpcFrontend/BPU.scala:571:53
  wire [35:0]      io_resp_bits_target_hi = io_resp_bits_target_REG[38:3];	// src/main/scala/gpcFrontend/BPU.scala:75:21, :571:53
  wire [35:0]      io_resp_bits_target_idx_hi = io_resp_bits_target_REG[38:3];	// src/main/scala/gpcFrontend/BPU.scala:75:21, :571:53
  wire [2:0]       io_resp_bits_target_idx =
    {io_resp_bits_target_idx_hi[2],
     io_resp_bits_target_idx_hi[1:0] ^ io_resp_bits_target_idx_hi[4:3]};	// src/main/scala/gpcFrontend/BPU.scala:75:21, :76:{9,42,48,77}
  wire [1:0]       io_resp_bits_target_lo_lo =
    {io_resp_bits_target_idx == 3'h0, io_resp_bits_target_idx == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:76:42, :80:32, :434:29, src/main/scala/util/package.scala:37:27
  wire [1:0]       io_resp_bits_target_lo_hi =
    {io_resp_bits_target_idx == 3'h0, io_resp_bits_target_idx == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:76:42, :80:32, :434:29, src/main/scala/util/package.scala:37:27
  wire [3:0]       io_resp_bits_target_lo =
    {io_resp_bits_target_lo_hi, io_resp_bits_target_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       io_resp_bits_target_hi_lo =
    {io_resp_bits_target_idx == 3'h0, io_resp_bits_target_idx == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:76:42, :80:32, :434:29, src/main/scala/util/package.scala:37:27
  wire [1:0]       io_resp_bits_target_hi_hi =
    {io_resp_bits_target_idx == 3'h0, io_resp_bits_target_idx == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:76:42, :80:32, :434:29, src/main/scala/util/package.scala:37:27
  wire [3:0]       io_resp_bits_target_hi_1 =
    {io_resp_bits_target_hi_hi, io_resp_bits_target_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [35:0]      idx_hi = io_ijtp_update_bits_pc[38:3];	// src/main/scala/gpcFrontend/BPU.scala:75:21
  wire [35:0]      waddr_hi = io_ijtp_update_bits_pc[38:3];	// src/main/scala/gpcFrontend/BPU.scala:75:21
  wire [35:0]      waddr_idx_hi = io_ijtp_update_bits_pc[38:3];	// src/main/scala/gpcFrontend/BPU.scala:75:21
  wire [2:0]       idx = {idx_hi[2], idx_hi[1:0] ^ idx_hi[4:3]};	// src/main/scala/gpcFrontend/BPU.scala:75:21, :76:{9,42,48,77}
  wire [1:0]       _GEN_9 = {2{idx == 3'h0}};	// src/main/scala/gpcFrontend/BPU.scala:76:42, :80:32, :434:29, src/main/scala/util/package.scala:37:27
  wire [1:0]       lo_lo;	// src/main/scala/util/package.scala:37:27
  assign lo_lo = _GEN_9;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       lo_hi;	// src/main/scala/util/package.scala:37:27
  assign lo_hi = _GEN_9;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       hi_lo;	// src/main/scala/util/package.scala:37:27
  assign hi_lo = _GEN_9;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       hi_hi;	// src/main/scala/util/package.scala:37:27
  assign hi_hi = _GEN_9;	// src/main/scala/util/package.scala:37:27
  wire [3:0]       lo = {lo_hi, lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [3:0]       hi = {hi_hi, hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       waddr_idx = {waddr_idx_hi[2], waddr_idx_hi[1:0] ^ waddr_idx_hi[4:3]};	// src/main/scala/gpcFrontend/BPU.scala:75:21, :76:{9,42,48,77}
  wire [1:0]       waddr_lo_lo = {waddr_idx == 3'h0, waddr_idx == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:76:42, :80:32, :434:29, src/main/scala/util/package.scala:37:27
  wire [1:0]       waddr_lo_hi = {waddr_idx == 3'h0, waddr_idx == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:76:42, :80:32, :434:29, src/main/scala/util/package.scala:37:27
  wire [3:0]       waddr_lo = {waddr_lo_hi, waddr_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       waddr_hi_lo = {waddr_idx == 3'h0, waddr_idx == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:76:42, :80:32, :434:29, src/main/scala/util/package.scala:37:27
  wire [1:0]       waddr_hi_hi = {waddr_idx == 3'h0, waddr_idx == 3'h0};	// src/main/scala/gpcFrontend/BPU.scala:76:42, :80:32, :434:29, src/main/scala/util/package.scala:37:27
  wire [3:0]       waddr_hi_1 = {waddr_hi_hi, waddr_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       waddr_1 =
    io_ijtp_update_valid ? {waddr_hi[2], waddr_hi[1:0] ^ waddr_hi[4:3]} : 3'h0;	// src/main/scala/gpcFrontend/BPU.scala:75:21, :76:{9,42,48,77}, :99:11, :109:31, :434:29, :573:31
  assign wdata = io_ijtp_update_valid ? io_ijtp_update_bits_jumpTarget : 39'h0;	// src/main/scala/gpcFrontend/BPU.scala:100:11, :110:31, :573:31
  always @(posedge clock) begin
    automatic logic [2:0] _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:464:38
    automatic logic [4:0] _GEN_10 =
      idxWritesEven ? idxPageReplEn[4:0] : tgtPageReplEn[4:0];	// src/main/scala/gpcFrontend/BPU.scala:438:26, :444:26, :472:25, :478:24
    automatic logic [4:0] _GEN_11 =
      idxWritesEven ? tgtPageReplEn[5:1] : idxPageReplEn[5:1];	// src/main/scala/gpcFrontend/BPU.scala:438:26, :444:26, :472:25, :480:24
    automatic logic       _GEN_12;	// src/main/scala/gpcFrontend/BPU.scala:558:40
    automatic logic [6:0] _io_resp_valid_T_84;	// src/main/scala/gpcFrontend/BPU.scala:496:54
    _idxPages_T = idxPageUpdate + 3'h1;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:57:20, :464:38
    _GEN_12 = io_ras_update_bits_cfiType == 3'h2;	// src/main/scala/gpcFrontend/BPU.scala:57:20, :558:40
    s1_valid <= io_req_valid;	// src/main/scala/gpcFrontend/BPU.scala:385:25
    if (io_req_valid) begin	// src/main/scala/gpcFrontend/BPU.scala:372:14
      s1_pc <= io_req_bits_addr;	// src/main/scala/gpcFrontend/BPU.scala:388:24
      btbHit <= idxHit;	// src/main/scala/gpcFrontend/BPU.scala:414:32, :422:25
      s1_btb_target <= s0_btb_target;	// src/main/scala/gpcFrontend/BPU.scala:486:26, :490:32
      s1_bridx <= s0_bridx;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/BPU.scala:491:27
      s1_cfitype <= s0_cfiType;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/BPU.scala:492:29
      s1_mask <= s0_mask;	// src/main/scala/gpcFrontend/BPU.scala:489:20, :493:26
    end
    if (r_btb_update_valid & waddr == 5'h0) begin	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_0 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_0 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_0 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_0 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_0 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_0 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h1) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_1 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_1 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_1 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_1 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_1 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_1 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h2) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_2 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_2 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_2 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_2 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_2 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_2 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h3) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_3 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_3 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_3 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_3 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_3 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_3 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h4) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_4 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_4 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_4 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_4 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_4 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_4 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h5) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_5 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_5 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_5 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_5 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_5 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_5 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h6) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_6 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_6 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_6 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_6 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_6 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_6 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h7) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_7 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_7 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_7 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_7 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_7 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_7 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h8) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_8 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_8 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_8 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_8 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_8 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_8 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h9) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_9 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_9 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_9 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_9 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_9 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_9 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'hA) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_10 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_10 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_10 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_10 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_10 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_10 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'hB) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_11 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_11 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_11 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_11 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_11 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_11 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'hC) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_12 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_12 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_12 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_12 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_12 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_12 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'hD) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_13 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_13 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_13 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_13 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_13 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_13 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'hE) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_14 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_14 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_14 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_14 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_14 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_14 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'hF) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_15 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_15 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_15 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_15 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_15 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_15 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h10) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_16 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_16 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_16 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_16 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_16 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_16 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h11) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_17 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_17 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_17 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_17 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_17 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_17 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h12) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_18 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_18 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_18 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_18 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_18 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_18 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h13) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_19 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_19 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_19 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_19 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_19 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_19 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h14) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_20 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_20 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_20 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_20 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_20 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_20 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h15) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_21 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_21 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_21 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_21 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_21 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_21 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h16) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_22 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_22 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_22 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_22 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_22 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_22 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h17) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_23 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_23 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_23 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_23 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_23 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_23 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h18) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_24 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_24 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_24 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_24 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_24 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_24 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h19) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_25 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_25 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_25 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_25 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_25 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_25 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h1A) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_26 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_26 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_26 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_26 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_26 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_26 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & waddr == 5'h1B) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :453:18, :460:29, :462:17
      idxs_27 <= r_btb_update_bits_pc[13:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:390:17, :462:40
      idxPages_27 <= _idxPages_T;	// src/main/scala/gpcFrontend/BPU.scala:391:21, :464:38
      tgts_27 <= idxHit_idx;	// src/main/scala/gpcFrontend/BPU.scala:392:17, :413:19
      tgtPages_27 <= tgtPageUpdate;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/gpcFrontend/BPU.scala:393:21
      cfiType_27 <= r_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:399:20
      brIdx_27 <= r_btb_update_bits_br_pc[2:1];	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:400:18, :469:{20,47}
    end
    if (r_btb_update_valid & _GEN_10[0]) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:394:18, :460:29, :476:{17,22,33}, :478:24
      if (idxWritesEven)	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_0 <= updatePageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
      else	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_0 <= pageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
    end
    if (r_btb_update_valid & _GEN_11[0]) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:394:18, :460:29, :476:{17,22,33}, :480:24
      if (idxWritesEven)	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_1 <= pageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
      else	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_1 <= updatePageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
    end
    if (r_btb_update_valid & _GEN_10[2]) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:394:18, :460:29, :476:{17,22,33}, :478:24
      if (idxWritesEven)	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_2 <= updatePageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
      else	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_2 <= pageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
    end
    if (r_btb_update_valid & _GEN_11[2]) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:394:18, :460:29, :476:{17,22,33}, :480:24
      if (idxWritesEven)	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_3 <= pageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
      else	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_3 <= updatePageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
    end
    if (r_btb_update_valid & _GEN_10[4]) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:394:18, :460:29, :476:{17,22,33}, :478:24
      if (idxWritesEven)	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_4 <= updatePageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
      else	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_4 <= pageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
    end
    if (r_btb_update_valid & _GEN_11[4]) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:394:18, :460:29, :476:{17,22,33}, :480:24
      if (idxWritesEven)	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_5 <= pageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
      else	// src/main/scala/gpcFrontend/BPU.scala:472:25
        pages_5 <= updatePageHit_p;	// src/main/scala/gpcFrontend/BPU.scala:394:18, :403:39
    end
    if (io_btb_update_valid) begin	// src/main/scala/gpcFrontend/BPU.scala:372:14
      r_btb_update_pipe_b_prediction_cfiType <= io_btb_update_bits_prediction_cfiType;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_prediction_taken <= io_btb_update_bits_prediction_taken;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_prediction_mask <= io_btb_update_bits_prediction_mask;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_prediction_bridx <= io_btb_update_bits_prediction_bridx;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_prediction_target <= io_btb_update_bits_prediction_target;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_prediction_entry <= io_btb_update_bits_prediction_entry;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_prediction_bht_history <=
        io_btb_update_bits_prediction_bht_history;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_prediction_bht_value <= io_btb_update_bits_prediction_bht_value;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_prediction_bht_hasBias <=
        io_btb_update_bits_prediction_bht_hasBias;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_pc <= io_btb_update_bits_pc;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_isValid <= io_btb_update_bits_isValid;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_br_pc <= io_btb_update_bits_br_pc;	// src/main/scala/chisel3/util/Valid.scala:129:26
      r_btb_update_pipe_b_cfiType <= io_btb_update_bits_cfiType;	// src/main/scala/chisel3/util/Valid.scala:129:26
    end
    if (_io_resp_valid_output) begin	// src/main/scala/gpcFrontend/BPU.scala:496:29
      r_resp_pipe_b_cfiType <= s1_cfitype;	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:492:29
      r_resp_pipe_b_taken <= ~_GEN;	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:497:22, :544:{22,35,56}
      r_resp_pipe_b_mask <= s1_mask[3:0];	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:493:26, :501:21
      r_resp_pipe_b_bridx <= s1_bridx;	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:491:27
      if (_GEN_8)	// src/main/scala/gpcFrontend/BPU.scala:554:24
        r_resp_pipe_b_target <= _GEN_7;	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:553:22
      else	// src/main/scala/gpcFrontend/BPU.scala:554:24
        r_resp_pipe_b_target <= s1_btb_target;	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:490:32
      r_resp_pipe_b_entry <= _io_resp_bits_entry_output;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/chisel3/util/Valid.scala:129:26
      r_resp_pipe_b_bht_history <= res_history;	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:208:17
      r_resp_pipe_b_bht_value <= res_value;	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:208:17
      r_resp_pipe_b_bht_hasBias <= res_hasBias;	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:208:17
    end
    _io_resp_valid_T_84 =
      {pageHit, 1'h0}
      >> ((idxHit[0] ? idxPages_0 : 3'h0) | (idxHit[1] ? idxPages_1 : 3'h0)
          | (idxHit[2] ? idxPages_2 : 3'h0) | (idxHit[3] ? idxPages_3 : 3'h0)
          | (idxHit[4] ? idxPages_4 : 3'h0) | (idxHit[5] ? idxPages_5 : 3'h0)
          | (idxHit[6] ? idxPages_6 : 3'h0) | (idxHit[7] ? idxPages_7 : 3'h0)
          | (idxHit[8] ? idxPages_8 : 3'h0) | (idxHit[9] ? idxPages_9 : 3'h0)
          | (idxHit[10] ? idxPages_10 : 3'h0) | (idxHit[11] ? idxPages_11 : 3'h0)
          | (idxHit[12] ? idxPages_12 : 3'h0) | (idxHit[13] ? idxPages_13 : 3'h0)
          | (idxHit[14] ? idxPages_14 : 3'h0) | (idxHit[15] ? idxPages_15 : 3'h0)
          | (idxHit[16] ? idxPages_16 : 3'h0) | (idxHit[17] ? idxPages_17 : 3'h0)
          | (idxHit[18] ? idxPages_18 : 3'h0) | (idxHit[19] ? idxPages_19 : 3'h0)
          | (idxHit[20] ? idxPages_20 : 3'h0) | (idxHit[21] ? idxPages_21 : 3'h0)
          | (idxHit[22] ? idxPages_22 : 3'h0) | (idxHit[23] ? idxPages_23 : 3'h0)
          | (idxHit[24] ? idxPages_24 : 3'h0) | (idxHit[25] ? idxPages_25 : 3'h0)
          | (idxHit[26] ? idxPages_26 : 3'h0) | (idxHit[27] ? idxPages_27 : 3'h0));	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/BPU.scala:123:20, :372:14, :391:21, :408:15, :414:32, :434:29, :496:{49,54}
    io_resp_valid_REG <= _io_resp_valid_T_84[0];	// src/main/scala/gpcFrontend/BPU.scala:496:{39,54}
    res_s1_tag <= io_req_bits_addr[20:15];	// src/main/scala/gpcFrontend/BPU.scala:213:23, src/main/scala/util/package.scala:155:13
    if (io_ras_update_valid & _GEN_12 & nextPos == 3'h0)	// src/main/scala/gpcFrontend/BPU.scala:56:22, :57:20, :70:26, :434:29, :557:32, :558:{40,58}
      stack_0 <= io_ras_update_bits_returnAddr;	// src/main/scala/gpcFrontend/BPU.scala:70:26
    if (io_ras_update_valid & _GEN_12 & nextPos == 3'h1)	// src/main/scala/gpcFrontend/BPU.scala:56:22, :57:20, :70:26, :557:32, :558:{40,58}
      stack_1 <= io_ras_update_bits_returnAddr;	// src/main/scala/gpcFrontend/BPU.scala:70:26
    if (io_ras_update_valid & _GEN_12 & nextPos == 3'h2)	// src/main/scala/gpcFrontend/BPU.scala:56:22, :57:20, :70:26, :557:32, :558:{40,58}
      stack_2 <= io_ras_update_bits_returnAddr;	// src/main/scala/gpcFrontend/BPU.scala:70:26
    if (io_ras_update_valid & _GEN_12 & nextPos == 3'h3)	// src/main/scala/gpcFrontend/BPU.scala:56:22, :57:20, :70:26, :557:32, :558:{40,58}
      stack_3 <= io_ras_update_bits_returnAddr;	// src/main/scala/gpcFrontend/BPU.scala:70:26
    if (io_ras_update_valid & _GEN_12 & nextPos == 3'h4)	// src/main/scala/gpcFrontend/BPU.scala:56:22, :57:20, :70:26, :557:32, :558:{40,58}, src/main/scala/util/package.scala:33:86
      stack_4 <= io_ras_update_bits_returnAddr;	// src/main/scala/gpcFrontend/BPU.scala:70:26
    if (io_ras_update_valid & _GEN_12 & nextPos == 3'h5)	// src/main/scala/gpcFrontend/BPU.scala:56:22, :57:20, :70:26, :557:32, :558:{40,58}, src/main/scala/util/package.scala:33:86
      stack_5 <= io_ras_update_bits_returnAddr;	// src/main/scala/gpcFrontend/BPU.scala:70:26
    io_resp_bits_target_REG <= io_req_bits_addr;	// src/main/scala/gpcFrontend/BPU.scala:571:53
    if (reset) begin
      pageValid <= 6'h0;	// src/main/scala/gpcFrontend/BPU.scala:395:26
      isValid <= 28'h0;	// src/main/scala/gpcFrontend/BPU.scala:398:24
      r_btb_update_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:128:24, src/main/scala/gpcFrontend/BPU.scala:123:20, :372:14
      nextPageRepl <= 3'h0;	// src/main/scala/gpcFrontend/BPU.scala:434:29
      state_reg <= 27'h0;	// src/main/scala/util/Replacement.scala:168:70
      r_resp_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:128:24, src/main/scala/gpcFrontend/BPU.scala:123:20, :372:14
      globalHistory <= 20'h0;	// src/main/scala/gpcFrontend/BPU.scala:182:28
      reset_waddr <= 13'h0;	// src/main/scala/gpcFrontend/BPU.scala:248:36
      count <= 3'h0;	// src/main/scala/gpcFrontend/BPU.scala:68:30, :434:29
      pos <= 3'h0;	// src/main/scala/gpcFrontend/BPU.scala:69:28, :434:29
    end
    else begin
      pageValid <=
        {6{r_btb_update_valid}} & (tgtPageReplEn[5:0] | idxPageReplEn[5:0]) | pageValid;	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:395:26, :438:26, :444:26, :460:29, :482:{15,44}
      if (io_flush)	// src/main/scala/gpcFrontend/BPU.scala:372:14
        isValid <= 28'h0;	// src/main/scala/gpcFrontend/BPU.scala:398:24
      else if (leftTwo_5 | rightTwo_14 | leftOne_13 & rightOne_26)	// src/main/scala/util/Misc.scala:183:{16,49,61}
        isValid <= isValid & ~idxHit;	// src/main/scala/gpcFrontend/BPU.scala:398:24, :414:32, :506:{24,26}
      else if (r_btb_update_valid)	// src/main/scala/chisel3/util/Valid.scala:122:21
        isValid <=
          r_btb_update_bits_isValid ? isValid | mask[27:0] : ~(mask[27:0]) & isValid;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:398:24, :467:{19,55,71,73}
      r_btb_update_pipe_v <= io_btb_update_valid;	// src/main/scala/chisel3/util/Valid.scala:128:24
      if (r_btb_update_valid & (doIdxPageRepl | doTgtPageRepl)) begin	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:433:23, :441:33, :446:{28,46}
        if (next > 3'h5)	// src/main/scala/gpcFrontend/BPU.scala:448:29, :449:30, src/main/scala/util/package.scala:33:86
          nextPageRepl <= {2'h0, next[0]};	// src/main/scala/gpcFrontend/BPU.scala:256:41, :434:29, :448:29, :449:{24,47}, :526:32, :527:40
        else	// src/main/scala/gpcFrontend/BPU.scala:449:30
          nextPageRepl <= next;	// src/main/scala/gpcFrontend/BPU.scala:434:29, :448:29
      end
      if (r_resp_valid & r_resp_bits_taken | r_btb_update_valid)	// src/main/scala/chisel3/util/Valid.scala:122:21, src/main/scala/gpcFrontend/BPU.scala:455:{22,43}
        state_reg <=
          {state_reg_hi_12,
           state_reg_set_left_older
             ? {state_reg_hi_11,
                state_reg_set_left_older_6
                  ? {state_reg_hi_10,
                     state_reg_set_left_older_10
                       ? {state_reg_hi_9,
                          state_reg_set_left_older_12
                            ? ~(state_reg_touch_way_sized[0])
                            : state_reg_right_subtree_state_12}
                       : state_reg_right_subtree_state_10}
                  : state_reg_right_subtree_state_6}
             : state_reg_right_subtree_state};	// src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :206:16, :218:7, src/main/scala/util/package.scala:155:13
      r_resp_pipe_v <= _io_resp_valid_output;	// src/main/scala/chisel3/util/Valid.scala:128:24, src/main/scala/gpcFrontend/BPU.scala:496:29
      if (io_bht_update_valid) begin	// src/main/scala/gpcFrontend/BPU.scala:372:14
        if (io_bht_update_bits_branch & io_bht_update_bits_mispredict)	// src/main/scala/gpcFrontend/BPU.scala:182:28, :298:19, :527:40, :535:45
          globalHistory <=
            {io_bht_update_bits_taken, io_bht_update_bits_prediction_history[19:1]};	// src/main/scala/gpcFrontend/BPU.scala:182:28, :298:{25,43}
      end
      else if (io_bht_update_bits_mispredict)	// src/main/scala/gpcFrontend/BPU.scala:372:14
        globalHistory <= io_bht_update_bits_prediction_history;	// src/main/scala/gpcFrontend/BPU.scala:182:28
      if (resetting)	// src/main/scala/gpcFrontend/BPU.scala:249:27
        reset_waddr <= reset_waddr + 13'h1;	// src/main/scala/gpcFrontend/BPU.scala:248:36, :264:49
      if (io_ras_update_valid) begin	// src/main/scala/gpcFrontend/BPU.scala:372:14
        if (_GEN_12) begin	// src/main/scala/gpcFrontend/BPU.scala:558:40
          if (count[2:1] != 2'h3)	// src/main/scala/gpcFrontend/BPU.scala:55:17, :68:30, src/main/scala/util/package.scala:33:86
            count <= count + 3'h1;	// src/main/scala/gpcFrontend/BPU.scala:55:44, :57:20, :68:30
          pos <= nextPos;	// src/main/scala/gpcFrontend/BPU.scala:56:22, :69:28
        end
        else if (io_ras_update_bits_cfiType == 3'h3 & (|count)) begin	// src/main/scala/gpcFrontend/BPU.scala:57:20, :61:37, :62:11, :66:29, :68:30, :560:{46,63}
          count <= count - 3'h1;	// src/main/scala/gpcFrontend/BPU.scala:62:20, :68:30
          if (|pos)	// src/main/scala/gpcFrontend/BPU.scala:63:40, :69:28
            pos <= pos - 3'h1;	// src/main/scala/gpcFrontend/BPU.scala:63:50, :69:28
          else	// src/main/scala/gpcFrontend/BPU.scala:63:40
            pos <= 3'h5;	// src/main/scala/gpcFrontend/BPU.scala:69:28, src/main/scala/util/package.scala:33:86
        end
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:65];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h42; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_valid = _RANDOM[7'h0][0];	// src/main/scala/gpcFrontend/BPU.scala:385:25
        s1_pc = {_RANDOM[7'h0][31:1], _RANDOM[7'h1][7:0]};	// src/main/scala/gpcFrontend/BPU.scala:385:25, :388:24
        idxs_0 = _RANDOM[7'h1][20:8];	// src/main/scala/gpcFrontend/BPU.scala:388:24, :390:17
        idxs_1 = {_RANDOM[7'h1][31:21], _RANDOM[7'h2][1:0]};	// src/main/scala/gpcFrontend/BPU.scala:388:24, :390:17
        idxs_2 = _RANDOM[7'h2][14:2];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_3 = _RANDOM[7'h2][27:15];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_4 = {_RANDOM[7'h2][31:28], _RANDOM[7'h3][8:0]};	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_5 = _RANDOM[7'h3][21:9];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_6 = {_RANDOM[7'h3][31:22], _RANDOM[7'h4][2:0]};	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_7 = _RANDOM[7'h4][15:3];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_8 = _RANDOM[7'h4][28:16];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_9 = {_RANDOM[7'h4][31:29], _RANDOM[7'h5][9:0]};	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_10 = _RANDOM[7'h5][22:10];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_11 = {_RANDOM[7'h5][31:23], _RANDOM[7'h6][3:0]};	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_12 = _RANDOM[7'h6][16:4];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_13 = _RANDOM[7'h6][29:17];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_14 = {_RANDOM[7'h6][31:30], _RANDOM[7'h7][10:0]};	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_15 = _RANDOM[7'h7][23:11];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_16 = {_RANDOM[7'h7][31:24], _RANDOM[7'h8][4:0]};	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_17 = _RANDOM[7'h8][17:5];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_18 = _RANDOM[7'h8][30:18];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_19 = {_RANDOM[7'h8][31], _RANDOM[7'h9][11:0]};	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_20 = _RANDOM[7'h9][24:12];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_21 = {_RANDOM[7'h9][31:25], _RANDOM[7'hA][5:0]};	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_22 = _RANDOM[7'hA][18:6];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_23 = _RANDOM[7'hA][31:19];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_24 = _RANDOM[7'hB][12:0];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_25 = _RANDOM[7'hB][25:13];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_26 = {_RANDOM[7'hB][31:26], _RANDOM[7'hC][6:0]};	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxs_27 = _RANDOM[7'hC][19:7];	// src/main/scala/gpcFrontend/BPU.scala:390:17
        idxPages_0 = _RANDOM[7'hC][22:20];	// src/main/scala/gpcFrontend/BPU.scala:390:17, :391:21
        idxPages_1 = _RANDOM[7'hC][25:23];	// src/main/scala/gpcFrontend/BPU.scala:390:17, :391:21
        idxPages_2 = _RANDOM[7'hC][28:26];	// src/main/scala/gpcFrontend/BPU.scala:390:17, :391:21
        idxPages_3 = _RANDOM[7'hC][31:29];	// src/main/scala/gpcFrontend/BPU.scala:390:17, :391:21
        idxPages_4 = _RANDOM[7'hD][2:0];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_5 = _RANDOM[7'hD][5:3];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_6 = _RANDOM[7'hD][8:6];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_7 = _RANDOM[7'hD][11:9];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_8 = _RANDOM[7'hD][14:12];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_9 = _RANDOM[7'hD][17:15];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_10 = _RANDOM[7'hD][20:18];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_11 = _RANDOM[7'hD][23:21];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_12 = _RANDOM[7'hD][26:24];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_13 = _RANDOM[7'hD][29:27];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_14 = {_RANDOM[7'hD][31:30], _RANDOM[7'hE][0]};	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_15 = _RANDOM[7'hE][3:1];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_16 = _RANDOM[7'hE][6:4];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_17 = _RANDOM[7'hE][9:7];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_18 = _RANDOM[7'hE][12:10];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_19 = _RANDOM[7'hE][15:13];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_20 = _RANDOM[7'hE][18:16];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_21 = _RANDOM[7'hE][21:19];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_22 = _RANDOM[7'hE][24:22];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_23 = _RANDOM[7'hE][27:25];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_24 = _RANDOM[7'hE][30:28];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_25 = {_RANDOM[7'hE][31], _RANDOM[7'hF][1:0]};	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_26 = _RANDOM[7'hF][4:2];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        idxPages_27 = _RANDOM[7'hF][7:5];	// src/main/scala/gpcFrontend/BPU.scala:391:21
        tgts_0 = _RANDOM[7'hF][20:8];	// src/main/scala/gpcFrontend/BPU.scala:391:21, :392:17
        tgts_1 = {_RANDOM[7'hF][31:21], _RANDOM[7'h10][1:0]};	// src/main/scala/gpcFrontend/BPU.scala:391:21, :392:17
        tgts_2 = _RANDOM[7'h10][14:2];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_3 = _RANDOM[7'h10][27:15];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_4 = {_RANDOM[7'h10][31:28], _RANDOM[7'h11][8:0]};	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_5 = _RANDOM[7'h11][21:9];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_6 = {_RANDOM[7'h11][31:22], _RANDOM[7'h12][2:0]};	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_7 = _RANDOM[7'h12][15:3];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_8 = _RANDOM[7'h12][28:16];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_9 = {_RANDOM[7'h12][31:29], _RANDOM[7'h13][9:0]};	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_10 = _RANDOM[7'h13][22:10];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_11 = {_RANDOM[7'h13][31:23], _RANDOM[7'h14][3:0]};	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_12 = _RANDOM[7'h14][16:4];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_13 = _RANDOM[7'h14][29:17];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_14 = {_RANDOM[7'h14][31:30], _RANDOM[7'h15][10:0]};	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_15 = _RANDOM[7'h15][23:11];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_16 = {_RANDOM[7'h15][31:24], _RANDOM[7'h16][4:0]};	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_17 = _RANDOM[7'h16][17:5];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_18 = _RANDOM[7'h16][30:18];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_19 = {_RANDOM[7'h16][31], _RANDOM[7'h17][11:0]};	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_20 = _RANDOM[7'h17][24:12];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_21 = {_RANDOM[7'h17][31:25], _RANDOM[7'h18][5:0]};	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_22 = _RANDOM[7'h18][18:6];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_23 = _RANDOM[7'h18][31:19];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_24 = _RANDOM[7'h19][12:0];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_25 = _RANDOM[7'h19][25:13];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_26 = {_RANDOM[7'h19][31:26], _RANDOM[7'h1A][6:0]};	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgts_27 = _RANDOM[7'h1A][19:7];	// src/main/scala/gpcFrontend/BPU.scala:392:17
        tgtPages_0 = _RANDOM[7'h1A][22:20];	// src/main/scala/gpcFrontend/BPU.scala:392:17, :393:21
        tgtPages_1 = _RANDOM[7'h1A][25:23];	// src/main/scala/gpcFrontend/BPU.scala:392:17, :393:21
        tgtPages_2 = _RANDOM[7'h1A][28:26];	// src/main/scala/gpcFrontend/BPU.scala:392:17, :393:21
        tgtPages_3 = _RANDOM[7'h1A][31:29];	// src/main/scala/gpcFrontend/BPU.scala:392:17, :393:21
        tgtPages_4 = _RANDOM[7'h1B][2:0];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_5 = _RANDOM[7'h1B][5:3];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_6 = _RANDOM[7'h1B][8:6];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_7 = _RANDOM[7'h1B][11:9];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_8 = _RANDOM[7'h1B][14:12];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_9 = _RANDOM[7'h1B][17:15];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_10 = _RANDOM[7'h1B][20:18];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_11 = _RANDOM[7'h1B][23:21];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_12 = _RANDOM[7'h1B][26:24];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_13 = _RANDOM[7'h1B][29:27];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_14 = {_RANDOM[7'h1B][31:30], _RANDOM[7'h1C][0]};	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_15 = _RANDOM[7'h1C][3:1];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_16 = _RANDOM[7'h1C][6:4];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_17 = _RANDOM[7'h1C][9:7];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_18 = _RANDOM[7'h1C][12:10];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_19 = _RANDOM[7'h1C][15:13];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_20 = _RANDOM[7'h1C][18:16];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_21 = _RANDOM[7'h1C][21:19];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_22 = _RANDOM[7'h1C][24:22];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_23 = _RANDOM[7'h1C][27:25];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_24 = _RANDOM[7'h1C][30:28];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_25 = {_RANDOM[7'h1C][31], _RANDOM[7'h1D][1:0]};	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_26 = _RANDOM[7'h1D][4:2];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        tgtPages_27 = _RANDOM[7'h1D][7:5];	// src/main/scala/gpcFrontend/BPU.scala:393:21
        pages_0 = {_RANDOM[7'h1D][31:8], _RANDOM[7'h1E][0]};	// src/main/scala/gpcFrontend/BPU.scala:393:21, :394:18
        pages_1 = _RANDOM[7'h1E][25:1];	// src/main/scala/gpcFrontend/BPU.scala:394:18
        pages_2 = {_RANDOM[7'h1E][31:26], _RANDOM[7'h1F][18:0]};	// src/main/scala/gpcFrontend/BPU.scala:394:18
        pages_3 = {_RANDOM[7'h1F][31:19], _RANDOM[7'h20][11:0]};	// src/main/scala/gpcFrontend/BPU.scala:394:18
        pages_4 = {_RANDOM[7'h20][31:12], _RANDOM[7'h21][4:0]};	// src/main/scala/gpcFrontend/BPU.scala:394:18
        pages_5 = _RANDOM[7'h21][29:5];	// src/main/scala/gpcFrontend/BPU.scala:394:18
        pageValid = {_RANDOM[7'h21][31:30], _RANDOM[7'h22][3:0]};	// src/main/scala/gpcFrontend/BPU.scala:394:18, :395:26
        isValid = _RANDOM[7'h22][31:4];	// src/main/scala/gpcFrontend/BPU.scala:395:26, :398:24
        cfiType_0 = _RANDOM[7'h23][2:0];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_1 = _RANDOM[7'h23][5:3];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_2 = _RANDOM[7'h23][8:6];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_3 = _RANDOM[7'h23][11:9];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_4 = _RANDOM[7'h23][14:12];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_5 = _RANDOM[7'h23][17:15];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_6 = _RANDOM[7'h23][20:18];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_7 = _RANDOM[7'h23][23:21];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_8 = _RANDOM[7'h23][26:24];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_9 = _RANDOM[7'h23][29:27];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_10 = {_RANDOM[7'h23][31:30], _RANDOM[7'h24][0]};	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_11 = _RANDOM[7'h24][3:1];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_12 = _RANDOM[7'h24][6:4];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_13 = _RANDOM[7'h24][9:7];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_14 = _RANDOM[7'h24][12:10];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_15 = _RANDOM[7'h24][15:13];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_16 = _RANDOM[7'h24][18:16];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_17 = _RANDOM[7'h24][21:19];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_18 = _RANDOM[7'h24][24:22];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_19 = _RANDOM[7'h24][27:25];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_20 = _RANDOM[7'h24][30:28];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_21 = {_RANDOM[7'h24][31], _RANDOM[7'h25][1:0]};	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_22 = _RANDOM[7'h25][4:2];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_23 = _RANDOM[7'h25][7:5];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_24 = _RANDOM[7'h25][10:8];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_25 = _RANDOM[7'h25][13:11];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_26 = _RANDOM[7'h25][16:14];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        cfiType_27 = _RANDOM[7'h25][19:17];	// src/main/scala/gpcFrontend/BPU.scala:399:20
        brIdx_0 = _RANDOM[7'h25][21:20];	// src/main/scala/gpcFrontend/BPU.scala:399:20, :400:18
        brIdx_1 = _RANDOM[7'h25][23:22];	// src/main/scala/gpcFrontend/BPU.scala:399:20, :400:18
        brIdx_2 = _RANDOM[7'h25][25:24];	// src/main/scala/gpcFrontend/BPU.scala:399:20, :400:18
        brIdx_3 = _RANDOM[7'h25][27:26];	// src/main/scala/gpcFrontend/BPU.scala:399:20, :400:18
        brIdx_4 = _RANDOM[7'h25][29:28];	// src/main/scala/gpcFrontend/BPU.scala:399:20, :400:18
        brIdx_5 = _RANDOM[7'h25][31:30];	// src/main/scala/gpcFrontend/BPU.scala:399:20, :400:18
        brIdx_6 = _RANDOM[7'h26][1:0];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_7 = _RANDOM[7'h26][3:2];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_8 = _RANDOM[7'h26][5:4];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_9 = _RANDOM[7'h26][7:6];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_10 = _RANDOM[7'h26][9:8];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_11 = _RANDOM[7'h26][11:10];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_12 = _RANDOM[7'h26][13:12];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_13 = _RANDOM[7'h26][15:14];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_14 = _RANDOM[7'h26][17:16];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_15 = _RANDOM[7'h26][19:18];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_16 = _RANDOM[7'h26][21:20];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_17 = _RANDOM[7'h26][23:22];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_18 = _RANDOM[7'h26][25:24];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_19 = _RANDOM[7'h26][27:26];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_20 = _RANDOM[7'h26][29:28];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_21 = _RANDOM[7'h26][31:30];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_22 = _RANDOM[7'h27][1:0];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_23 = _RANDOM[7'h27][3:2];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_24 = _RANDOM[7'h27][5:4];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_25 = _RANDOM[7'h27][7:6];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_26 = _RANDOM[7'h27][9:8];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        brIdx_27 = _RANDOM[7'h27][11:10];	// src/main/scala/gpcFrontend/BPU.scala:400:18
        r_btb_update_pipe_v = _RANDOM[7'h27][12];	// src/main/scala/chisel3/util/Valid.scala:128:24, src/main/scala/gpcFrontend/BPU.scala:400:18
        r_btb_update_pipe_b_prediction_cfiType = _RANDOM[7'h27][15:13];	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:400:18
        r_btb_update_pipe_b_prediction_taken = _RANDOM[7'h27][16];	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:400:18
        r_btb_update_pipe_b_prediction_mask = _RANDOM[7'h27][20:17];	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:400:18
        r_btb_update_pipe_b_prediction_bridx = _RANDOM[7'h27][22:21];	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:400:18
        r_btb_update_pipe_b_prediction_target =
          {_RANDOM[7'h27][31:23], _RANDOM[7'h28][29:0]};	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:400:18
        r_btb_update_pipe_b_prediction_entry =
          {_RANDOM[7'h28][31:30], _RANDOM[7'h29][2:0]};	// src/main/scala/chisel3/util/Valid.scala:129:26
        r_btb_update_pipe_b_prediction_bht_history = _RANDOM[7'h29][22:3];	// src/main/scala/chisel3/util/Valid.scala:129:26
        r_btb_update_pipe_b_prediction_bht_value = _RANDOM[7'h29][24:23];	// src/main/scala/chisel3/util/Valid.scala:129:26
        r_btb_update_pipe_b_prediction_bht_hasBias = _RANDOM[7'h29][25];	// src/main/scala/chisel3/util/Valid.scala:129:26
        r_btb_update_pipe_b_pc =
          {_RANDOM[7'h29][31:26], _RANDOM[7'h2A], _RANDOM[7'h2B][0]};	// src/main/scala/chisel3/util/Valid.scala:129:26
        r_btb_update_pipe_b_isValid = _RANDOM[7'h2B][2];	// src/main/scala/chisel3/util/Valid.scala:129:26
        r_btb_update_pipe_b_br_pc = {_RANDOM[7'h2B][31:3], _RANDOM[7'h2C][9:0]};	// src/main/scala/chisel3/util/Valid.scala:129:26
        r_btb_update_pipe_b_cfiType = _RANDOM[7'h2C][12:10];	// src/main/scala/chisel3/util/Valid.scala:129:26
        btbHit = {_RANDOM[7'h2C][31:13], _RANDOM[7'h2D][8:0]};	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:422:25
        nextPageRepl = _RANDOM[7'h2D][11:9];	// src/main/scala/gpcFrontend/BPU.scala:422:25, :434:29
        state_reg = {_RANDOM[7'h2D][31:12], _RANDOM[7'h2E][6:0]};	// src/main/scala/gpcFrontend/BPU.scala:422:25, src/main/scala/util/Replacement.scala:168:70
        r_resp_pipe_v = _RANDOM[7'h2E][7];	// src/main/scala/chisel3/util/Valid.scala:128:24, src/main/scala/util/Replacement.scala:168:70
        r_resp_pipe_b_cfiType = _RANDOM[7'h2E][10:8];	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/util/Replacement.scala:168:70
        r_resp_pipe_b_taken = _RANDOM[7'h2E][11];	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/util/Replacement.scala:168:70
        r_resp_pipe_b_mask = _RANDOM[7'h2E][15:12];	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/util/Replacement.scala:168:70
        r_resp_pipe_b_bridx = _RANDOM[7'h2E][17:16];	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/util/Replacement.scala:168:70
        r_resp_pipe_b_target = {_RANDOM[7'h2E][31:18], _RANDOM[7'h2F][24:0]};	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/util/Replacement.scala:168:70
        r_resp_pipe_b_entry = _RANDOM[7'h2F][29:25];	// src/main/scala/chisel3/util/Valid.scala:129:26
        r_resp_pipe_b_bht_history = {_RANDOM[7'h2F][31:30], _RANDOM[7'h30][17:0]};	// src/main/scala/chisel3/util/Valid.scala:129:26
        r_resp_pipe_b_bht_value = _RANDOM[7'h30][19:18];	// src/main/scala/chisel3/util/Valid.scala:129:26
        r_resp_pipe_b_bht_hasBias = _RANDOM[7'h30][20];	// src/main/scala/chisel3/util/Valid.scala:129:26
        s1_btb_target = {_RANDOM[7'h30][31:21], _RANDOM[7'h31][27:0]};	// src/main/scala/chisel3/util/Valid.scala:129:26, src/main/scala/gpcFrontend/BPU.scala:490:32
        s1_bridx = _RANDOM[7'h31][29:28];	// src/main/scala/gpcFrontend/BPU.scala:490:32, :491:27
        s1_cfitype = {_RANDOM[7'h31][31:30], _RANDOM[7'h32][0]};	// src/main/scala/gpcFrontend/BPU.scala:490:32, :492:29
        s1_mask = _RANDOM[7'h32][5:1];	// src/main/scala/gpcFrontend/BPU.scala:492:29, :493:26
        io_resp_valid_REG = _RANDOM[7'h32][6];	// src/main/scala/gpcFrontend/BPU.scala:492:29, :496:39
        globalHistory = _RANDOM[7'h32][26:7];	// src/main/scala/gpcFrontend/BPU.scala:182:28, :492:29
        reset_waddr = {_RANDOM[7'h32][31:27], _RANDOM[7'h33][7:0]};	// src/main/scala/gpcFrontend/BPU.scala:248:36, :492:29
        res_s1_tag = _RANDOM[7'h33][13:8];	// src/main/scala/gpcFrontend/BPU.scala:213:23, :248:36
        count = _RANDOM[7'h33][16:14];	// src/main/scala/gpcFrontend/BPU.scala:68:30, :248:36
        pos = _RANDOM[7'h33][19:17];	// src/main/scala/gpcFrontend/BPU.scala:69:28, :248:36
        stack_0 = {_RANDOM[7'h33][31:20], _RANDOM[7'h34][26:0]};	// src/main/scala/gpcFrontend/BPU.scala:70:26, :248:36
        stack_1 = {_RANDOM[7'h34][31:27], _RANDOM[7'h35], _RANDOM[7'h36][1:0]};	// src/main/scala/gpcFrontend/BPU.scala:70:26
        stack_2 = {_RANDOM[7'h36][31:2], _RANDOM[7'h37][8:0]};	// src/main/scala/gpcFrontend/BPU.scala:70:26
        stack_3 = {_RANDOM[7'h37][31:9], _RANDOM[7'h38][15:0]};	// src/main/scala/gpcFrontend/BPU.scala:70:26
        stack_4 = {_RANDOM[7'h38][31:16], _RANDOM[7'h39][22:0]};	// src/main/scala/gpcFrontend/BPU.scala:70:26
        stack_5 = {_RANDOM[7'h39][31:23], _RANDOM[7'h3A][29:0]};	// src/main/scala/gpcFrontend/BPU.scala:70:26
        io_resp_bits_target_REG = {_RANDOM[7'h40][31:10], _RANDOM[7'h41][16:0]};	// src/main/scala/gpcFrontend/BPU.scala:571:53
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_4096x2 taken_array_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (taken_direction_wen ? writeAddr_0 : _res_taken_array_rdata_WIRE),	// src/main/scala/gpcFrontend/BPU.scala:198:6, :253:45, :283:24, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_en    (readEnable_1 | taken_direction_wen),	// src/main/scala/gpcFrontend/BPU.scala:211:79, :253:45, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (taken_direction_wen),	// src/main/scala/gpcFrontend/BPU.scala:253:45
    .RW0_wdata (direction_wdata),	// src/main/scala/gpcFrontend/BPU.scala:256:41
    .RW0_rdata (_taken_array_ext_RW0_rdata)
  );
  mem_512x6 taken_tag_array_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (taken_direction_wen ? writeAddr : _res_tag_taken_rdata_WIRE),	// src/main/scala/gpcFrontend/BPU.scala:192:24, :253:45, :284:28, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_en    (readEnable_3 | taken_direction_wen),	// src/main/scala/gpcFrontend/BPU.scala:209:82, :253:45, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (taken_direction_wen),	// src/main/scala/gpcFrontend/BPU.scala:253:45
    .RW0_wdata (tag_wdata),	// src/main/scala/gpcFrontend/BPU.scala:258:35
    .RW0_rdata (_taken_tag_array_ext_RW0_rdata)
  );
  mem_4096x2 not_taken_array_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (not_taken_direction_wen ? writeAddr_0 : _res_not_taken_array_rdata_WIRE),	// src/main/scala/gpcFrontend/BPU.scala:198:6, :254:49, :283:24, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_en    (readEnable_0 | not_taken_direction_wen),	// src/main/scala/gpcFrontend/BPU.scala:212:87, :254:49, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (not_taken_direction_wen),	// src/main/scala/gpcFrontend/BPU.scala:254:49
    .RW0_wdata (direction_wdata),	// src/main/scala/gpcFrontend/BPU.scala:256:41
    .RW0_rdata (_not_taken_array_ext_RW0_rdata)
  );
  mem_512x6 not_taken_array_1_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (not_taken_direction_wen ? writeAddr : _res_tag_not_taken_rdata_WIRE),	// src/main/scala/gpcFrontend/BPU.scala:192:24, :254:49, :284:28, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_en    (readEnable_2 | not_taken_direction_wen),	// src/main/scala/gpcFrontend/BPU.scala:210:90, :254:49, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (not_taken_direction_wen),	// src/main/scala/gpcFrontend/BPU.scala:254:49
    .RW0_wdata (tag_wdata),	// src/main/scala/gpcFrontend/BPU.scala:258:35
    .RW0_rdata (_not_taken_array_1_ext_RW0_rdata)
  );
  mem_4096x2 choice_array_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (choice_wen ? writeAddr_1 : _res_choice_rdata_WIRE),	// src/main/scala/gpcFrontend/BPU.scala:250:36, :261:25, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
    .RW0_en    (readEnable | choice_wen),	// src/main/scala/gpcFrontend/BPU.scala:217:82, :250:36, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (choice_wen),	// src/main/scala/gpcFrontend/BPU.scala:250:36
    .RW0_wdata (choice_wdata),	// src/main/scala/gpcFrontend/BPU.scala:252:38
    .RW0_rdata (_choice_array_ext_RW0_rdata)
  );
  targetTable_8x8 targetTable_ext (	// src/main/scala/gpcFrontend/BPU.scala:105:32
    .W0_addr (waddr_1),	// src/main/scala/gpcFrontend/BPU.scala:109:31
    .W0_en   (wen),	// src/main/scala/gpcFrontend/BPU.scala:108:29
    .W0_clk  (clock),
    .W0_data (wdata[7:0])	// src/main/scala/gpcFrontend/BPU.scala:110:31, :111:35
  );
  assign io_resp_valid = _io_resp_valid_output;	// src/main/scala/gpcFrontend/BPU.scala:496:29
  assign io_resp_bits_cfiType = s1_cfitype;	// src/main/scala/gpcFrontend/BPU.scala:492:29
  assign io_resp_bits_taken = ~_GEN;	// src/main/scala/gpcFrontend/BPU.scala:497:22, :544:{22,35,56}
  assign io_resp_bits_mask = s1_mask[3:0];	// src/main/scala/gpcFrontend/BPU.scala:493:26, :501:21
  assign io_resp_bits_bridx = s1_bridx;	// src/main/scala/gpcFrontend/BPU.scala:491:27
  assign io_resp_bits_target = _GEN_8 ? _GEN_7 : s1_btb_target;	// src/main/scala/gpcFrontend/BPU.scala:490:32, :498:23, :553:22, :554:{24,35}, :555:27
  assign io_resp_bits_entry = _io_resp_bits_entry_output;	// src/main/scala/chisel3/util/OneHot.scala:32:10
  assign io_resp_bits_bht_history = res_history;	// src/main/scala/gpcFrontend/BPU.scala:208:17
  assign io_resp_bits_bht_value = res_value;	// src/main/scala/gpcFrontend/BPU.scala:208:17
  assign io_resp_bits_bht_hasBias = res_hasBias;	// src/main/scala/gpcFrontend/BPU.scala:208:17
  assign io_ras_head_bits = _GEN_7;	// src/main/scala/gpcFrontend/BPU.scala:553:22
endmodule

