// Seed: 4256965961
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_18 = id_13;
  wire id_23 = id_21;
  assign id_3 = id_17;
endmodule
module module_1 #(
    parameter id_13 = 32'd49,
    parameter id_5  = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire _id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire _id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  generate
    logic [-1 'b0 : -1] id_17;
  endgenerate
  logic id_18;
  ;
  wire id_19;
  ;
  logic id_20;
  wire [id_13  >  id_5 : 1] id_21;
  supply0 id_22 = 1'b0;
  localparam id_23 = "";
  module_0 modCall_1 (
      id_22,
      id_17,
      id_7,
      id_20,
      id_23,
      id_23,
      id_16,
      id_14,
      id_16,
      id_18,
      id_16,
      id_17,
      id_9,
      id_7,
      id_23,
      id_21,
      id_12,
      id_7,
      id_7,
      id_8,
      id_23,
      id_6
  );
endmodule
