INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/fpga/bysys3/bysys3.srcs/sources_1/new/my_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/fpga/bysys3/bysys3.srcs/sim_1/new/main_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_top_sim
