size,rep,arg1,function,IC,Cycles,CPI,CT,ET,L1_dcache_miss_rate,L1_dcache_misses,L1_dcache_accesses
134217728,1,1,stride,12448955976,5197174301,0.417479,0.233890,1.215569,0.061694,191477094,3103681445
134217728,1,2,stride,12448872681,6395577916,0.513748,0.233802,1.495301,0.086341,275640787,3192484856
134217728,1,4,stride,12449223989,9146744046,0.734724,0.233900,2.139423,0.132318,443592171,3352467921
134217728,1,8,stride,12450889003,15685277608,1.259772,0.233834,3.667759,0.228336,779309692,3412996861
134217728,1,16,stride,12457345116,34628337652,2.779753,0.233767,8.094961,0.465217,1453130083,3123550184
134217728,1,32,stride,12458564166,38444630630,3.085799,0.233724,8.985435,0.467191,1471269962,3149181944
134217728,1,64,stride,12458619452,39996134995,3.210318,0.233948,9.357012,0.469355,1477590557,3148132235
