{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650457502988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650457502991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 08:25:02 2022 " "Processing started: Wed Apr 20 08:25:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650457502991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457502991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DoubleDabble -c DoubleDabble " "Command: quartus_map --read_settings_files=on --write_settings_files=off DoubleDabble -c DoubleDabble" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457502991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650457503294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650457503294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doubledabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doubledabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoubleDabble-RTL " "Found design unit 1: DoubleDabble-RTL" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650457508873 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoubleDabble " "Found entity 1: DoubleDabble" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650457508873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DoubleDabble " "Elaborating entity \"DoubleDabble\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650457508895 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_vec DoubleDabble.vhd(32) " "VHDL Process Statement warning at DoubleDabble.vhd(32): signal \"new_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650457508895 "|DoubleDabble"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_vec DoubleDabble.vhd(32) " "VHDL Process Statement warning at DoubleDabble.vhd(32): signal \"old_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650457508895 "|DoubleDabble"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "change_detector DoubleDabble.vhd(38) " "VHDL Process Statement warning at DoubleDabble.vhd(38): signal \"change_detector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650457508896 "|DoubleDabble"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(48) " "VHDL Process Statement warning at DoubleDabble.vhd(48): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650457508896 "|DoubleDabble"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(52) " "VHDL Process Statement warning at DoubleDabble.vhd(52): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650457508896 "|DoubleDabble"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(53) " "VHDL Process Statement warning at DoubleDabble.vhd(53): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650457508896 "|DoubleDabble"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(55) " "VHDL Process Statement warning at DoubleDabble.vhd(55): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650457508896 "|DoubleDabble"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(56) " "VHDL Process Statement warning at DoubleDabble.vhd(56): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650457508896 "|DoubleDabble"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(63) " "VHDL Process Statement warning at DoubleDabble.vhd(63): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650457508896 "|DoubleDabble"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(64) " "VHDL Process Statement warning at DoubleDabble.vhd(64): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650457508896 "|DoubleDabble"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "scratch_space DoubleDabble.vhd(27) " "VHDL Process Statement warning at DoubleDabble.vhd(27): inferring latch(es) for signal or variable \"scratch_space\", which holds its previous value in one or more paths through the process" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650457508896 "|DoubleDabble"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tens DoubleDabble.vhd(27) " "VHDL Process Statement warning at DoubleDabble.vhd(27): inferring latch(es) for signal or variable \"tens\", which holds its previous value in one or more paths through the process" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ones DoubleDabble.vhd(27) " "VHDL Process Statement warning at DoubleDabble.vhd(27): inferring latch(es) for signal or variable \"ones\", which holds its previous value in one or more paths through the process" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[0\] DoubleDabble.vhd(27) " "Inferred latch for \"ones\[0\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[1\] DoubleDabble.vhd(27) " "Inferred latch for \"ones\[1\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[2\] DoubleDabble.vhd(27) " "Inferred latch for \"ones\[2\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[3\] DoubleDabble.vhd(27) " "Inferred latch for \"ones\[3\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[0\] DoubleDabble.vhd(27) " "Inferred latch for \"tens\[0\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[1\] DoubleDabble.vhd(27) " "Inferred latch for \"tens\[1\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[2\] DoubleDabble.vhd(27) " "Inferred latch for \"tens\[2\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[3\] DoubleDabble.vhd(27) " "Inferred latch for \"tens\[3\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[0\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[0\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[1\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[1\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[2\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[2\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[3\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[3\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[4\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[4\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[5\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[5\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[6\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[6\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[7\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[7\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[8\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[8\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[9\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[9\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[10\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[10\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508897 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[11\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[11\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508898 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[12\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[12\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508898 "|DoubleDabble"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[13\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[13\]\" at DoubleDabble.vhd(27)" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457508898 "|DoubleDabble"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "scratch_space\[7\] " "LATCH primitive \"scratch_space\[7\]\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "scratch_space\[6\] " "LATCH primitive \"scratch_space\[6\]\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tens\[3\]\$latch " "LATCH primitive \"tens\[3\]\$latch\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tens\[2\]\$latch " "LATCH primitive \"tens\[2\]\$latch\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tens\[1\]\$latch " "LATCH primitive \"tens\[1\]\$latch\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tens\[0\]\$latch " "LATCH primitive \"tens\[0\]\$latch\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ones\[3\]\$latch " "LATCH primitive \"ones\[3\]\$latch\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ones\[2\]\$latch " "LATCH primitive \"ones\[2\]\$latch\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "scratch_space\[9\] " "LATCH primitive \"scratch_space\[9\]\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "scratch_space\[10\] " "LATCH primitive \"scratch_space\[10\]\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "scratch_space\[11\] " "LATCH primitive \"scratch_space\[11\]\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "scratch_space\[12\] " "LATCH primitive \"scratch_space\[12\]\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "scratch_space\[13\] " "LATCH primitive \"scratch_space\[13\]\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "scratch_space\[8\] " "LATCH primitive \"scratch_space\[8\]\" is permanently disabled" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650457508984 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[0\] GND " "Pin \"ones\[0\]\" is stuck at GND" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650457509103 "|DoubleDabble|ones[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[1\] GND " "Pin \"ones\[1\]\" is stuck at GND" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650457509103 "|DoubleDabble|ones[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[2\] GND " "Pin \"ones\[2\]\" is stuck at GND" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650457509103 "|DoubleDabble|ones[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[3\] GND " "Pin \"ones\[3\]\" is stuck at GND" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650457509103 "|DoubleDabble|ones[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[0\] GND " "Pin \"tens\[0\]\" is stuck at GND" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650457509103 "|DoubleDabble|tens[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[1\] GND " "Pin \"tens\[1\]\" is stuck at GND" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650457509103 "|DoubleDabble|tens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[2\] GND " "Pin \"tens\[2\]\" is stuck at GND" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650457509103 "|DoubleDabble|tens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[3\] GND " "Pin \"tens\[3\]\" is stuck at GND" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650457509103 "|DoubleDabble|tens[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650457509103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650457509160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650457509160 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIN\[0\] " "No output dependent on input pin \"binIN\[0\]\"" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650457509174 "|DoubleDabble|binIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIN\[1\] " "No output dependent on input pin \"binIN\[1\]\"" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650457509174 "|DoubleDabble|binIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIN\[2\] " "No output dependent on input pin \"binIN\[2\]\"" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650457509174 "|DoubleDabble|binIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIN\[3\] " "No output dependent on input pin \"binIN\[3\]\"" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650457509174 "|DoubleDabble|binIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIN\[4\] " "No output dependent on input pin \"binIN\[4\]\"" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650457509174 "|DoubleDabble|binIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIN\[5\] " "No output dependent on input pin \"binIN\[5\]\"" {  } { { "DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650457509174 "|DoubleDabble|binIN[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650457509174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650457509174 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650457509174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650457509174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650457509182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 08:25:09 2022 " "Processing ended: Wed Apr 20 08:25:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650457509182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650457509182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650457509182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650457509182 ""}
