###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        98176   # Number of WRITE/WRITEP commands
num_reads_done                 =       861388   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       655242   # Number of read row buffer hits
num_read_cmds                  =       861388   # Number of READ/READP commands
num_writes_done                =        98176   # Number of read requests issued
num_write_row_hits             =        51972   # Number of write row buffer hits
num_act_cmds                   =       253463   # Number of ACT commands
num_pre_cmds                   =       253435   # Number of PRE commands
num_ondemand_pres              =       228507   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9447695   # Cyles of rank active rank.0
rank_active_cycles.1           =      9145314   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       552305   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       854686   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       903720   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12592   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5919   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3071   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1920   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2553   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3847   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1383   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1344   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2112   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21118   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           41   # Write cmd latency (cycles)
write_latency[40-59]           =           36   # Write cmd latency (cycles)
write_latency[60-79]           =          137   # Write cmd latency (cycles)
write_latency[80-99]           =          336   # Write cmd latency (cycles)
write_latency[100-119]         =          429   # Write cmd latency (cycles)
write_latency[120-139]         =          786   # Write cmd latency (cycles)
write_latency[140-159]         =         1111   # Write cmd latency (cycles)
write_latency[160-179]         =         1697   # Write cmd latency (cycles)
write_latency[180-199]         =         2380   # Write cmd latency (cycles)
write_latency[200-]            =        91220   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       296984   # Read request latency (cycles)
read_latency[40-59]            =       101268   # Read request latency (cycles)
read_latency[60-79]            =       122426   # Read request latency (cycles)
read_latency[80-99]            =        59184   # Read request latency (cycles)
read_latency[100-119]          =        45415   # Read request latency (cycles)
read_latency[120-139]          =        38677   # Read request latency (cycles)
read_latency[140-159]          =        26978   # Read request latency (cycles)
read_latency[160-179]          =        21522   # Read request latency (cycles)
read_latency[180-199]          =        17192   # Read request latency (cycles)
read_latency[200-]             =       131739   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.90095e+08   # Write energy
read_energy                    =  3.47312e+09   # Read energy
act_energy                     =  6.93475e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.65106e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.10249e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89536e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70668e+09   # Active standby energy rank.1
average_read_latency           =      122.854   # Average read request latency (cycles)
average_interarrival           =      10.4212   # Average request interarrival latency (cycles)
total_energy                   =  1.76387e+10   # Total energy (pJ)
average_power                  =      1763.87   # Average power (mW)
average_bandwidth              =      8.18828   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        98273   # Number of WRITE/WRITEP commands
num_reads_done                 =       905513   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       682519   # Number of read row buffer hits
num_read_cmds                  =       905513   # Number of READ/READP commands
num_writes_done                =        98273   # Number of read requests issued
num_write_row_hits             =        54055   # Number of write row buffer hits
num_act_cmds                   =       268551   # Number of ACT commands
num_pre_cmds                   =       268521   # Number of PRE commands
num_ondemand_pres              =       243741   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9344339   # Cyles of rank active rank.0
rank_active_cycles.1           =      9260501   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       655661   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       739499   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       949410   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11678   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5806   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2852   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1888   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2505   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3880   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1417   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1286   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2086   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20990   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           38   # Write cmd latency (cycles)
write_latency[40-59]           =           32   # Write cmd latency (cycles)
write_latency[60-79]           =          122   # Write cmd latency (cycles)
write_latency[80-99]           =          256   # Write cmd latency (cycles)
write_latency[100-119]         =          407   # Write cmd latency (cycles)
write_latency[120-139]         =          695   # Write cmd latency (cycles)
write_latency[140-159]         =          970   # Write cmd latency (cycles)
write_latency[160-179]         =         1416   # Write cmd latency (cycles)
write_latency[180-199]         =         2138   # Write cmd latency (cycles)
write_latency[200-]            =        92197   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       290866   # Read request latency (cycles)
read_latency[40-59]            =       102084   # Read request latency (cycles)
read_latency[60-79]            =       125191   # Read request latency (cycles)
read_latency[80-99]            =        61556   # Read request latency (cycles)
read_latency[100-119]          =        47560   # Read request latency (cycles)
read_latency[120-139]          =        40968   # Read request latency (cycles)
read_latency[140-159]          =        28977   # Read request latency (cycles)
read_latency[160-179]          =        23396   # Read request latency (cycles)
read_latency[180-199]          =        18881   # Read request latency (cycles)
read_latency[200-]             =       166029   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.90579e+08   # Write energy
read_energy                    =  3.65103e+09   # Read energy
act_energy                     =  7.34756e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.14717e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.5496e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83087e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77855e+09   # Active standby energy rank.1
average_read_latency           =      144.804   # Average read request latency (cycles)
average_interarrival           =      9.96215   # Average request interarrival latency (cycles)
total_energy                   =  1.78601e+10   # Total energy (pJ)
average_power                  =      1786.01   # Average power (mW)
average_bandwidth              =      8.56564   # Average bandwidth
