<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
<I name="ADD" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000000110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="ADD %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="ADDI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000010011"/>
    <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="ADDI %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="AND" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001110110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="AND %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="ANDI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1110010011"/>
    <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="ANDI %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="AUIPC" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="6-0" value="0010111"/>
    <O name="simm20" type="Immediate" bits="31-12" class="SignedImmediateOperand"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="AUIPC %s, %s" op1="rd" op2="simm20"/>
  </I>
  
<I name="BEQ" isa="RISCV" class="BranchInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0001100011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="Branch-simm12" type="Branch" class="ConditionalBranchOperandRISCV" condition="BEQ" offset="simm12" offset-scale="1">
      <O name="simm12" type="Immediate" bits="31,7,30-25,11-8" class="SignedImmediateOperand"/>
    </O>
    <asm format="BEQ %s, %s, %s" op1="rs1" op2="rs2" op3="simm12"/>
  </I>
  
<I name="BGE" isa="RISCV" class="BranchInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1011100011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="Branch-simm12" type="Branch" class="ConditionalBranchOperandRISCV" condition="BGE" offset="simm12" offset-scale="1">
      <O name="simm12" type="Immediate" bits="31,7,30-25,11-8" class="SignedImmediateOperand"/>
    </O>
    <asm format="BGE %s, %s, %s" op1="rs1" op2="rs2" op3="simm12"/>
  </I>
  
<I name="BGEU" isa="RISCV" class="BranchInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1111100011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="Branch-simm12" type="Branch" class="ConditionalBranchOperandRISCV" condition="BGEU" offset="simm12" offset-scale="1">
      <O name="simm12" type="Immediate" bits="31,7,30-25,11-8" class="SignedImmediateOperand"/>
    </O>
    <asm format="BGEU %s, %s, %s" op1="rs1" op2="rs2" op3="simm12"/>
  </I>
  
<I name="BLT" isa="RISCV" class="BranchInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1001100011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="Branch-simm12" type="Branch" class="ConditionalBranchOperandRISCV" condition="BLT" offset="simm12" offset-scale="1">
      <O name="simm12" type="Immediate" bits="31,7,30-25,11-8" class="SignedImmediateOperand"/>
    </O>
    <asm format="BLT %s, %s, %s" op1="rs1" op2="rs2" op3="simm12"/>
  </I>
  
<I name="BLTU" isa="RISCV" class="BranchInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1101100011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="Branch-simm12" type="Branch" class="ConditionalBranchOperandRISCV" condition="BLTU" offset="simm12" offset-scale="1">
      <O name="simm12" type="Immediate" bits="31,7,30-25,11-8" class="SignedImmediateOperand"/>
    </O>
    <asm format="BLTU %s, %s, %s" op1="rs1" op2="rs2" op3="simm12"/>
  </I>
  
<I name="BNE" isa="RISCV" class="BranchInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0011100011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="Branch-simm12" type="Branch" class="ConditionalBranchOperandRISCV" condition="BNE" offset="simm12" offset-scale="1">
      <O name="simm12" type="Immediate" bits="31,7,30-25,11-8" class="SignedImmediateOperand"/>
    </O>
    <asm format="BNE %s, %s, %s" op1="rs1" op2="rs2" op3="simm12"/>
  </I>
  
<I name="DIV" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011000110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="DIV %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="DIVU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011010110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="DIVU %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="EBREAK" isa="RISCV" group="System" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-20,19-15,14-12,11-7,6-0" value="00000000000100000000000001110011"/>
    <asm format="EBREAK"/>
  </I>
  
<I name="ECALL" isa="RISCV" class="SystemCallInstruction" group="System" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-20,19-15,14-12,11-7,6-0" value="00000000000000000000000001110011"/>
    <asm format="ECALL"/>
  </I>
  
<I name="FENCE" isa="RISCV" group="System" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000001111"/>
    <O name="fm" type="Immediate" bits="31-27"/>
    <O name="pred" type="Immediate" bits="26-21" choices="Barrier option"/>
    <O name="succ" type="Immediate" bits="20-20" choices="Barrier option"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FENCE %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="JAL" isa="RISCV" class="BranchInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="6-0" value="1101111"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="Branch-simm20" type="Branch" class="PcRelativeBranchOperand" offset="simm20" offset-scale="1">
      <O name="simm20" type="Immediate" bits="31,19-12,20,30-21" class="SignedImmediateOperand"/>
    </O>
    <asm format="JAL %s, %s" op1="rd" op2="simm20"/>
  </I>
  
<I name="JALR" isa="RISCV" class="BranchInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0001100111"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="Branch-rs1-simm12" type="Branch" class="BaseOffsetBranchOperand" base="rs1" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="JALR %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="LB" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000000011"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="1" base="rs1" data-size="1" element-size="1" mem-access="Read" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="LB %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="LBU" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1000000011"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="1" base="rs1" data-size="1" element-size="1" mem-access="Read" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="LBU %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="LH" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010000011"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="2" base="rs1" data-size="2" element-size="2" mem-access="Read" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="LH %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="LHU" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1010000011"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="2" base="rs1" data-size="2" element-size="2" mem-access="Read" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="LHU %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="LUI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="6-0" value="0110111"/>
    <O name="simm20" type="Immediate" bits="31-12" class="SignedImmediateOperand"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="LUI %s, %s" op1="rd" op2="simm20"/>
  </I>
  
<I name="LW" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100000011"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="4" base="rs1" data-size="4" element-size="4" mem-access="Read" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="LW %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="MUL" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010000110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="MUL %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="MULH" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010010110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="MULH %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="MULHSU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010100110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="MULHSU %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="MULHU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010110110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="MULHU %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="OR" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001100110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="OR %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="ORI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1100010011"/>
    <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="ORI %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="REM" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011100110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="REM %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="REMU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011110110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="REMU %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="SB" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000100011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="1" base="rs1" data-size="1" element-size="1" mem-access="Write" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-25,11-7" class="SignedImmediateOperand"/>
    </O>
    <asm format="SB %s, %s, %s" op1="rs2" op2="rs1" op3="simm12"/>
  </I>
  
<I name="SH" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010100011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="2" base="rs1" data-size="2" element-size="2" mem-access="Write" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-25,11-7" class="SignedImmediateOperand"/>
    </O>
    <asm format="SH %s, %s, %s" op1="rs2" op2="rs1" op3="simm12"/>
  </I>
  
<I name="SLL" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000010110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SLL %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="SLLI" form="RV32I" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000010010011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SLLI %s, %s, %s" op1="rd" op2="rs1" op3="shamt"/>
  </I>
  
<I name="SLT" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000100110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SLT %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="SLTI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100010011"/>
    <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SLTI %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="SLTIU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110010011"/>
    <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SLTIU %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>
  
<I name="SLTU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000110110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SLTU %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="SRA" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001010110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SRA %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="SRAI" form="RV32I" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001010010011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SRAI %s, %s, %s" op1="rd" op2="rs1" op3="shamt"/>
  </I>
  
<I name="SRL" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001010110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SRL %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="SRLI" form="RV32I" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001010010011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SRLI %s, %s, %s" op1="rd" op2="rs1" op3="shamt"/>
  </I>
  
<I name="SUB" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000000000110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SUB %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="SW" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100100011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="4" base="rs1" data-size="4" element-size="4" mem-access="Write" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-25,11-7" class="SignedImmediateOperand"/>
    </O>
    <asm format="SW %s, %s, %s" op1="rs2" op2="rs1" op3="simm12"/>
  </I>
  
<I name="XOR" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001000110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="XOR %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  
<I name="XORI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1000010011"/>
    <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="XORI %s, %s, %s" op1="rd" op2="rs1" op3="simm12"/>
  </I>

</instruction_file>