--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf -ucf
nexys3.ucf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35447 paths analyzed, 1140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.883ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_9 (SLICE_X16Y9.B3), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_24 (FF)
  Destination:          seq_/rf_/rf_3_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_24 to seq_/rf_/rf_3_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.AQ       Tcko                  0.391   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_24
    SLICE_X13Y10.B2      net (fanout=3)        1.092   seq_/rf_/rf_3<24>
    SLICE_X13Y10.B       Tilo                  0.259   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y2.B8        net (fanout=6)        0.925   seq_tx_data<8>
    DSP48_X0Y2.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X16Y9.B3       net (fanout=4)        1.457   seq_/alu_/mult_data<9>
    SLICE_X16Y9.CLK      Tas                   0.341   seq_/rf_/rf_3<11>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT161
                                                       seq_/rf_/rf_3_9
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (4.355ns logic, 3.474ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.236 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X11Y9.D2       net (fanout=17)       1.096   inst_wd<4>
    SLICE_X11Y9.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y2.B15       net (fanout=4)        0.838   seq_tx_data<15>
    DSP48_X0Y2.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X16Y9.B3       net (fanout=4)        1.457   seq_/alu_/mult_data<9>
    SLICE_X16Y9.CLK      Tas                   0.341   seq_/rf_/rf_3<11>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT161
                                                       seq_/rf_/rf_3_9
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (4.355ns logic, 3.391ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.236 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X13Y10.B4      net (fanout=17)       0.972   inst_wd<4>
    SLICE_X13Y10.B       Tilo                  0.259   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y2.B8        net (fanout=6)        0.925   seq_tx_data<8>
    DSP48_X0Y2.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X16Y9.B3       net (fanout=4)        1.457   seq_/alu_/mult_data<9>
    SLICE_X16Y9.CLK      Tas                   0.341   seq_/rf_/rf_3<11>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT161
                                                       seq_/rf_/rf_3_9
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (4.355ns logic, 3.354ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_17 (SLICE_X13Y6.B1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_24 (FF)
  Destination:          seq_/rf_/rf_3_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_24 to seq_/rf_/rf_3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.AQ       Tcko                  0.391   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_24
    SLICE_X13Y10.B2      net (fanout=3)        1.092   seq_/rf_/rf_3<24>
    SLICE_X13Y10.B       Tilo                  0.259   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y2.B8        net (fanout=6)        0.925   seq_tx_data<8>
    DSP48_X0Y2.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X13Y6.B1       net (fanout=4)        1.461   seq_/alu_/mult_data<1>
    SLICE_X13Y6.CLK      Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT81
                                                       seq_/rf_/rf_3_17
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (4.336ns logic, 3.478ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.246 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X11Y9.D2       net (fanout=17)       1.096   inst_wd<4>
    SLICE_X11Y9.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y2.B15       net (fanout=4)        0.838   seq_tx_data<15>
    DSP48_X0Y2.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X13Y6.B1       net (fanout=4)        1.461   seq_/alu_/mult_data<1>
    SLICE_X13Y6.CLK      Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT81
                                                       seq_/rf_/rf_3_17
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (4.336ns logic, 3.395ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.246 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X13Y10.B4      net (fanout=17)       0.972   inst_wd<4>
    SLICE_X13Y10.B       Tilo                  0.259   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y2.B8        net (fanout=6)        0.925   seq_tx_data<8>
    DSP48_X0Y2.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X13Y6.B1       net (fanout=4)        1.461   seq_/alu_/mult_data<1>
    SLICE_X13Y6.CLK      Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT81
                                                       seq_/rf_/rf_3_17
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (4.336ns logic, 3.358ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_22 (SLICE_X9Y8.C1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_24 (FF)
  Destination:          seq_/rf_/rf_3_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_24 to seq_/rf_/rf_3_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.AQ       Tcko                  0.391   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_24
    SLICE_X13Y10.B2      net (fanout=3)        1.092   seq_/rf_/rf_3<24>
    SLICE_X13Y10.B       Tilo                  0.259   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y2.B8        net (fanout=6)        0.925   seq_tx_data<8>
    DSP48_X0Y2.M6        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X9Y8.C1        net (fanout=4)        1.463   seq_/alu_/mult_data<6>
    SLICE_X9Y8.CLK       Tas                   0.322   seq_/rf_/rf_3<23>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT131
                                                       seq_/rf_/rf_3_22
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (4.336ns logic, 3.480ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.733ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.255 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X11Y9.D2       net (fanout=17)       1.096   inst_wd<4>
    SLICE_X11Y9.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y2.B15       net (fanout=4)        0.838   seq_tx_data<15>
    DSP48_X0Y2.M6        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X9Y8.C1        net (fanout=4)        1.463   seq_/alu_/mult_data<6>
    SLICE_X9Y8.CLK       Tas                   0.322   seq_/rf_/rf_3<23>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT131
                                                       seq_/rf_/rf_3_22
    -------------------------------------------------  ---------------------------
    Total                                      7.733ns (4.336ns logic, 3.397ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.255 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X13Y10.B4      net (fanout=17)       0.972   inst_wd<4>
    SLICE_X13Y10.B       Tilo                  0.259   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y2.B8        net (fanout=6)        0.925   seq_tx_data<8>
    DSP48_X0Y2.M6        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X9Y8.C1        net (fanout=4)        1.463   seq_/alu_/mult_data<6>
    SLICE_X9Y8.CLK       Tas                   0.322   seq_/rf_/rf_3<23>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT131
                                                       seq_/rf_/rf_3_22
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (4.336ns logic, 3.360ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/fifo_cnt_3 (SLICE_X28Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/fifo_cnt_2 (FF)
  Destination:          uart_top_/tfifo_/fifo_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/fifo_cnt_2 to uart_top_/tfifo_/fifo_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.BQ      Tcko                  0.200   uart_top_/tfifo_/fifo_cnt<5>
                                                       uart_top_/tfifo_/fifo_cnt_2
    SLICE_X28Y32.B5      net (fanout=4)        0.081   uart_top_/tfifo_/fifo_cnt<2>
    SLICE_X28Y32.CLK     Tah         (-Th)    -0.121   uart_top_/tfifo_/fifo_cnt<5>
                                                       uart_top_/tfifo_/wr_fifo_cnt[9]_select_10_OUT<3>1
                                                       uart_top_/tfifo_/fifo_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.321ns logic, 0.081ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_0 (SLICE_X12Y6.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_0 (FF)
  Destination:          seq_/rf_/rf_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_0 to seq_/rf_/rf_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.AQ       Tcko                  0.200   seq_/rf_/rf_3<3>
                                                       seq_/rf_/rf_3_0
    SLICE_X12Y6.A6       net (fanout=3)        0.022   seq_/rf_/rf_3<0>
    SLICE_X12Y6.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<3>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT17
                                                       seq_/rf_/rf_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_4 (SLICE_X8Y8.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_4 (FF)
  Destination:          seq_/rf_/rf_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_4 to seq_/rf_/rf_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y8.AQ        Tcko                  0.200   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_4
    SLICE_X8Y8.A6        net (fanout=3)        0.023   seq_/rf_/rf_3<4>
    SLICE_X8Y8.CLK       Tah         (-Th)    -0.190   seq_/rf_/rf_3<7>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT111
                                                       seq_/rf_/rf_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y19.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y19.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.883|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35447 paths, 0 nets, and 1519 connections

Design statistics:
   Minimum period:   7.883ns{1}   (Maximum frequency: 126.855MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 01 15:40:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



