
cvic5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003550  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08003610  08003610  00013610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800368c  0800368c  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  0800368c  0800368c  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800368c  0800368c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800368c  0800368c  0001368c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003690  08003690  00013690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003694  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  20000068  080036fc  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  080036fc  000203e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007fa2  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000175b  00000000  00000000  00028075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006f8  00000000  00000000  000297d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000550  00000000  00000000  00029ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001048d  00000000  00000000  0002a418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000962c  00000000  00000000  0003a8a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005e83c  00000000  00000000  00043ed1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001ebc  00000000  00000000  000a2710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000a45cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080035f8 	.word	0x080035f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	080035f8 	.word	0x080035f8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char const *buf, int n)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	60b9      	str	r1, [r7, #8]
 800023e:	607a      	str	r2, [r7, #4]
	/* stdout redirection to UART2 */
	HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	b29a      	uxth	r2, r3
 8000244:	2301      	movs	r3, #1
 8000246:	425b      	negs	r3, r3
 8000248:	68b9      	ldr	r1, [r7, #8]
 800024a:	4804      	ldr	r0, [pc, #16]	; (800025c <_write+0x28>)
 800024c:	f001 fc36 	bl	8001abc <HAL_UART_Transmit>
	return n;
 8000250:	687b      	ldr	r3, [r7, #4]
}
 8000252:	0018      	movs	r0, r3
 8000254:	46bd      	mov	sp, r7
 8000256:	b004      	add	sp, #16
 8000258:	bd80      	pop	{r7, pc}
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	200000c8 	.word	0x200000c8

08000260 <uart_process_command>:

static void uart_process_command(char *cmd)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b082      	sub	sp, #8
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
	printf("prijato: '%s'\n", cmd);
 8000268:	687a      	ldr	r2, [r7, #4]
 800026a:	4b04      	ldr	r3, [pc, #16]	; (800027c <uart_process_command+0x1c>)
 800026c:	0011      	movs	r1, r2
 800026e:	0018      	movs	r0, r3
 8000270:	f002 fb1e 	bl	80028b0 <iprintf>
}
 8000274:	46c0      	nop			; (mov r8, r8)
 8000276:	46bd      	mov	sp, r7
 8000278:	b002      	add	sp, #8
 800027a:	bd80      	pop	{r7, pc}
 800027c:	08003610 	.word	0x08003610

08000280 <uart_byte_available>:

static void uart_byte_available(uint8_t c)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
 8000286:	0002      	movs	r2, r0
 8000288:	1dfb      	adds	r3, r7, #7
 800028a:	701a      	strb	r2, [r3, #0]
	static uint16_t cnt;
	static char data[CMD_BUFFER_LEN];
	if (cnt < CMD_BUFFER_LEN && c >= 32 && c <= 126) data[cnt++] = c;
 800028c:	4b19      	ldr	r3, [pc, #100]	; (80002f4 <uart_byte_available+0x74>)
 800028e:	881b      	ldrh	r3, [r3, #0]
 8000290:	2bff      	cmp	r3, #255	; 0xff
 8000292:	d812      	bhi.n	80002ba <uart_byte_available+0x3a>
 8000294:	1dfb      	adds	r3, r7, #7
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	2b1f      	cmp	r3, #31
 800029a:	d90e      	bls.n	80002ba <uart_byte_available+0x3a>
 800029c:	1dfb      	adds	r3, r7, #7
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	2b7e      	cmp	r3, #126	; 0x7e
 80002a2:	d80a      	bhi.n	80002ba <uart_byte_available+0x3a>
 80002a4:	4b13      	ldr	r3, [pc, #76]	; (80002f4 <uart_byte_available+0x74>)
 80002a6:	881b      	ldrh	r3, [r3, #0]
 80002a8:	1c5a      	adds	r2, r3, #1
 80002aa:	b291      	uxth	r1, r2
 80002ac:	4a11      	ldr	r2, [pc, #68]	; (80002f4 <uart_byte_available+0x74>)
 80002ae:	8011      	strh	r1, [r2, #0]
 80002b0:	0019      	movs	r1, r3
 80002b2:	4b11      	ldr	r3, [pc, #68]	; (80002f8 <uart_byte_available+0x78>)
 80002b4:	1dfa      	adds	r2, r7, #7
 80002b6:	7812      	ldrb	r2, [r2, #0]
 80002b8:	545a      	strb	r2, [r3, r1]
	if ((c == '\n' || c == '\r') && cnt > 0) {
 80002ba:	1dfb      	adds	r3, r7, #7
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2b0a      	cmp	r3, #10
 80002c0:	d003      	beq.n	80002ca <uart_byte_available+0x4a>
 80002c2:	1dfb      	adds	r3, r7, #7
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	2b0d      	cmp	r3, #13
 80002c8:	d110      	bne.n	80002ec <uart_byte_available+0x6c>
 80002ca:	4b0a      	ldr	r3, [pc, #40]	; (80002f4 <uart_byte_available+0x74>)
 80002cc:	881b      	ldrh	r3, [r3, #0]
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d00c      	beq.n	80002ec <uart_byte_available+0x6c>
		data[cnt] = '\0';
 80002d2:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <uart_byte_available+0x74>)
 80002d4:	881b      	ldrh	r3, [r3, #0]
 80002d6:	001a      	movs	r2, r3
 80002d8:	4b07      	ldr	r3, [pc, #28]	; (80002f8 <uart_byte_available+0x78>)
 80002da:	2100      	movs	r1, #0
 80002dc:	5499      	strb	r1, [r3, r2]
		uart_process_command(data);
 80002de:	4b06      	ldr	r3, [pc, #24]	; (80002f8 <uart_byte_available+0x78>)
 80002e0:	0018      	movs	r0, r3
 80002e2:	f7ff ffbd 	bl	8000260 <uart_process_command>
		cnt = 0;
 80002e6:	4b03      	ldr	r3, [pc, #12]	; (80002f4 <uart_byte_available+0x74>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	801a      	strh	r2, [r3, #0]
	}
}
 80002ec:	46c0      	nop			; (mov r8, r8)
 80002ee:	46bd      	mov	sp, r7
 80002f0:	b002      	add	sp, #8
 80002f2:	bd80      	pop	{r7, pc}
 80002f4:	20000190 	.word	0x20000190
 80002f8:	20000194 	.word	0x20000194

080002fc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b082      	sub	sp, #8
 8000300:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000302:	f000 fab3 	bl	800086c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000306:	f000 f83b 	bl	8000380 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800030a:	f000 f8d1 	bl	80004b0 <MX_GPIO_Init>
	MX_DMA_Init();
 800030e:	f000 f8b1 	bl	8000474 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000312:	f000 f87f 	bl	8000414 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 8000316:	4916      	ldr	r1, [pc, #88]	; (8000370 <main+0x74>)
 8000318:	4b16      	ldr	r3, [pc, #88]	; (8000374 <main+0x78>)
 800031a:	2240      	movs	r2, #64	; 0x40
 800031c:	0018      	movs	r0, r3
 800031e:	f001 fc76 	bl	8001c0e <HAL_UART_Receive_DMA>
	/* USER CODE BEGIN WHILE */
	while (1)
	{


		while (uart_rx_read_ptr != uart_rx_write_ptr) {
 8000322:	e019      	b.n	8000358 <main+0x5c>
			uint8_t b = uart_rx_buf[uart_rx_read_ptr];
 8000324:	4b14      	ldr	r3, [pc, #80]	; (8000378 <main+0x7c>)
 8000326:	881b      	ldrh	r3, [r3, #0]
 8000328:	b29b      	uxth	r3, r3
 800032a:	0019      	movs	r1, r3
 800032c:	1dfb      	adds	r3, r7, #7
 800032e:	4a10      	ldr	r2, [pc, #64]	; (8000370 <main+0x74>)
 8000330:	5c52      	ldrb	r2, [r2, r1]
 8000332:	701a      	strb	r2, [r3, #0]
			if (++uart_rx_read_ptr >= RX_BUFFER_LEN) uart_rx_read_ptr = 0; // increase read pointer
 8000334:	4b10      	ldr	r3, [pc, #64]	; (8000378 <main+0x7c>)
 8000336:	881b      	ldrh	r3, [r3, #0]
 8000338:	b29b      	uxth	r3, r3
 800033a:	3301      	adds	r3, #1
 800033c:	b29b      	uxth	r3, r3
 800033e:	4a0e      	ldr	r2, [pc, #56]	; (8000378 <main+0x7c>)
 8000340:	1c19      	adds	r1, r3, #0
 8000342:	8011      	strh	r1, [r2, #0]
 8000344:	2b3f      	cmp	r3, #63	; 0x3f
 8000346:	d902      	bls.n	800034e <main+0x52>
 8000348:	4b0b      	ldr	r3, [pc, #44]	; (8000378 <main+0x7c>)
 800034a:	2200      	movs	r2, #0
 800034c:	801a      	strh	r2, [r3, #0]
			uart_byte_available(b); // process every received byte with the RX state machine
 800034e:	1dfb      	adds	r3, r7, #7
 8000350:	781b      	ldrb	r3, [r3, #0]
 8000352:	0018      	movs	r0, r3
 8000354:	f7ff ff94 	bl	8000280 <uart_byte_available>
		while (uart_rx_read_ptr != uart_rx_write_ptr) {
 8000358:	4b07      	ldr	r3, [pc, #28]	; (8000378 <main+0x7c>)
 800035a:	881b      	ldrh	r3, [r3, #0]
 800035c:	b29b      	uxth	r3, r3
 800035e:	0019      	movs	r1, r3
 8000360:	4b06      	ldr	r3, [pc, #24]	; (800037c <main+0x80>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	685b      	ldr	r3, [r3, #4]
 8000366:	2240      	movs	r2, #64	; 0x40
 8000368:	1ad3      	subs	r3, r2, r3
 800036a:	4299      	cmp	r1, r3
 800036c:	d1da      	bne.n	8000324 <main+0x28>
 800036e:	e7f3      	b.n	8000358 <main+0x5c>
 8000370:	20000084 	.word	0x20000084
 8000374:	200000c8 	.word	0x200000c8
 8000378:	200000c4 	.word	0x200000c4
 800037c:	2000014c 	.word	0x2000014c

08000380 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000380:	b590      	push	{r4, r7, lr}
 8000382:	b091      	sub	sp, #68	; 0x44
 8000384:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000386:	2410      	movs	r4, #16
 8000388:	193b      	adds	r3, r7, r4
 800038a:	0018      	movs	r0, r3
 800038c:	2330      	movs	r3, #48	; 0x30
 800038e:	001a      	movs	r2, r3
 8000390:	2100      	movs	r1, #0
 8000392:	f002 fae9 	bl	8002968 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000396:	003b      	movs	r3, r7
 8000398:	0018      	movs	r0, r3
 800039a:	2310      	movs	r3, #16
 800039c:	001a      	movs	r2, r3
 800039e:	2100      	movs	r1, #0
 80003a0:	f002 fae2 	bl	8002968 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003a4:	0021      	movs	r1, r4
 80003a6:	187b      	adds	r3, r7, r1
 80003a8:	2202      	movs	r2, #2
 80003aa:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003ac:	187b      	adds	r3, r7, r1
 80003ae:	2201      	movs	r2, #1
 80003b0:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003b2:	187b      	adds	r3, r7, r1
 80003b4:	2210      	movs	r2, #16
 80003b6:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2202      	movs	r2, #2
 80003bc:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003be:	187b      	adds	r3, r7, r1
 80003c0:	2200      	movs	r2, #0
 80003c2:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80003c4:	187b      	adds	r3, r7, r1
 80003c6:	22a0      	movs	r2, #160	; 0xa0
 80003c8:	0392      	lsls	r2, r2, #14
 80003ca:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80003cc:	187b      	adds	r3, r7, r1
 80003ce:	2200      	movs	r2, #0
 80003d0:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d2:	187b      	adds	r3, r7, r1
 80003d4:	0018      	movs	r0, r3
 80003d6:	f000 feb1 	bl	800113c <HAL_RCC_OscConfig>
 80003da:	1e03      	subs	r3, r0, #0
 80003dc:	d001      	beq.n	80003e2 <SystemClock_Config+0x62>
	{
		Error_Handler();
 80003de:	f000 f8d1 	bl	8000584 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e2:	003b      	movs	r3, r7
 80003e4:	2207      	movs	r2, #7
 80003e6:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003e8:	003b      	movs	r3, r7
 80003ea:	2202      	movs	r2, #2
 80003ec:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ee:	003b      	movs	r3, r7
 80003f0:	2200      	movs	r2, #0
 80003f2:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003f4:	003b      	movs	r3, r7
 80003f6:	2200      	movs	r2, #0
 80003f8:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003fa:	003b      	movs	r3, r7
 80003fc:	2101      	movs	r1, #1
 80003fe:	0018      	movs	r0, r3
 8000400:	f001 f9b6 	bl	8001770 <HAL_RCC_ClockConfig>
 8000404:	1e03      	subs	r3, r0, #0
 8000406:	d001      	beq.n	800040c <SystemClock_Config+0x8c>
	{
		Error_Handler();
 8000408:	f000 f8bc 	bl	8000584 <Error_Handler>
	}
}
 800040c:	46c0      	nop			; (mov r8, r8)
 800040e:	46bd      	mov	sp, r7
 8000410:	b011      	add	sp, #68	; 0x44
 8000412:	bd90      	pop	{r4, r7, pc}

08000414 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000418:	4b14      	ldr	r3, [pc, #80]	; (800046c <MX_USART2_UART_Init+0x58>)
 800041a:	4a15      	ldr	r2, [pc, #84]	; (8000470 <MX_USART2_UART_Init+0x5c>)
 800041c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 38400;
 800041e:	4b13      	ldr	r3, [pc, #76]	; (800046c <MX_USART2_UART_Init+0x58>)
 8000420:	2296      	movs	r2, #150	; 0x96
 8000422:	0212      	lsls	r2, r2, #8
 8000424:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000426:	4b11      	ldr	r3, [pc, #68]	; (800046c <MX_USART2_UART_Init+0x58>)
 8000428:	2200      	movs	r2, #0
 800042a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800042c:	4b0f      	ldr	r3, [pc, #60]	; (800046c <MX_USART2_UART_Init+0x58>)
 800042e:	2200      	movs	r2, #0
 8000430:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000432:	4b0e      	ldr	r3, [pc, #56]	; (800046c <MX_USART2_UART_Init+0x58>)
 8000434:	2200      	movs	r2, #0
 8000436:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000438:	4b0c      	ldr	r3, [pc, #48]	; (800046c <MX_USART2_UART_Init+0x58>)
 800043a:	220c      	movs	r2, #12
 800043c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800043e:	4b0b      	ldr	r3, [pc, #44]	; (800046c <MX_USART2_UART_Init+0x58>)
 8000440:	2200      	movs	r2, #0
 8000442:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000444:	4b09      	ldr	r3, [pc, #36]	; (800046c <MX_USART2_UART_Init+0x58>)
 8000446:	2200      	movs	r2, #0
 8000448:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800044a:	4b08      	ldr	r3, [pc, #32]	; (800046c <MX_USART2_UART_Init+0x58>)
 800044c:	2200      	movs	r2, #0
 800044e:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000450:	4b06      	ldr	r3, [pc, #24]	; (800046c <MX_USART2_UART_Init+0x58>)
 8000452:	2200      	movs	r2, #0
 8000454:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000456:	4b05      	ldr	r3, [pc, #20]	; (800046c <MX_USART2_UART_Init+0x58>)
 8000458:	0018      	movs	r0, r3
 800045a:	f001 fadb 	bl	8001a14 <HAL_UART_Init>
 800045e:	1e03      	subs	r3, r0, #0
 8000460:	d001      	beq.n	8000466 <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 8000462:	f000 f88f 	bl	8000584 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000466:	46c0      	nop			; (mov r8, r8)
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	200000c8 	.word	0x200000c8
 8000470:	40004400 	.word	0x40004400

08000474 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800047a:	4b0c      	ldr	r3, [pc, #48]	; (80004ac <MX_DMA_Init+0x38>)
 800047c:	695a      	ldr	r2, [r3, #20]
 800047e:	4b0b      	ldr	r3, [pc, #44]	; (80004ac <MX_DMA_Init+0x38>)
 8000480:	2101      	movs	r1, #1
 8000482:	430a      	orrs	r2, r1
 8000484:	615a      	str	r2, [r3, #20]
 8000486:	4b09      	ldr	r3, [pc, #36]	; (80004ac <MX_DMA_Init+0x38>)
 8000488:	695b      	ldr	r3, [r3, #20]
 800048a:	2201      	movs	r2, #1
 800048c:	4013      	ands	r3, r2
 800048e:	607b      	str	r3, [r7, #4]
 8000490:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel4_5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000492:	2200      	movs	r2, #0
 8000494:	2100      	movs	r1, #0
 8000496:	200b      	movs	r0, #11
 8000498:	f000 faf8 	bl	8000a8c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 800049c:	200b      	movs	r0, #11
 800049e:	f000 fb0a 	bl	8000ab6 <HAL_NVIC_EnableIRQ>

}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	b002      	add	sp, #8
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	40021000 	.word	0x40021000

080004b0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80004b0:	b590      	push	{r4, r7, lr}
 80004b2:	b089      	sub	sp, #36	; 0x24
 80004b4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b6:	240c      	movs	r4, #12
 80004b8:	193b      	adds	r3, r7, r4
 80004ba:	0018      	movs	r0, r3
 80004bc:	2314      	movs	r3, #20
 80004be:	001a      	movs	r2, r3
 80004c0:	2100      	movs	r1, #0
 80004c2:	f002 fa51 	bl	8002968 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80004c6:	4b2d      	ldr	r3, [pc, #180]	; (800057c <MX_GPIO_Init+0xcc>)
 80004c8:	695a      	ldr	r2, [r3, #20]
 80004ca:	4b2c      	ldr	r3, [pc, #176]	; (800057c <MX_GPIO_Init+0xcc>)
 80004cc:	2180      	movs	r1, #128	; 0x80
 80004ce:	0309      	lsls	r1, r1, #12
 80004d0:	430a      	orrs	r2, r1
 80004d2:	615a      	str	r2, [r3, #20]
 80004d4:	4b29      	ldr	r3, [pc, #164]	; (800057c <MX_GPIO_Init+0xcc>)
 80004d6:	695a      	ldr	r2, [r3, #20]
 80004d8:	2380      	movs	r3, #128	; 0x80
 80004da:	031b      	lsls	r3, r3, #12
 80004dc:	4013      	ands	r3, r2
 80004de:	60bb      	str	r3, [r7, #8]
 80004e0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80004e2:	4b26      	ldr	r3, [pc, #152]	; (800057c <MX_GPIO_Init+0xcc>)
 80004e4:	695a      	ldr	r2, [r3, #20]
 80004e6:	4b25      	ldr	r3, [pc, #148]	; (800057c <MX_GPIO_Init+0xcc>)
 80004e8:	2180      	movs	r1, #128	; 0x80
 80004ea:	03c9      	lsls	r1, r1, #15
 80004ec:	430a      	orrs	r2, r1
 80004ee:	615a      	str	r2, [r3, #20]
 80004f0:	4b22      	ldr	r3, [pc, #136]	; (800057c <MX_GPIO_Init+0xcc>)
 80004f2:	695a      	ldr	r2, [r3, #20]
 80004f4:	2380      	movs	r3, #128	; 0x80
 80004f6:	03db      	lsls	r3, r3, #15
 80004f8:	4013      	ands	r3, r2
 80004fa:	607b      	str	r3, [r7, #4]
 80004fc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80004fe:	4b1f      	ldr	r3, [pc, #124]	; (800057c <MX_GPIO_Init+0xcc>)
 8000500:	695a      	ldr	r2, [r3, #20]
 8000502:	4b1e      	ldr	r3, [pc, #120]	; (800057c <MX_GPIO_Init+0xcc>)
 8000504:	2180      	movs	r1, #128	; 0x80
 8000506:	0289      	lsls	r1, r1, #10
 8000508:	430a      	orrs	r2, r1
 800050a:	615a      	str	r2, [r3, #20]
 800050c:	4b1b      	ldr	r3, [pc, #108]	; (800057c <MX_GPIO_Init+0xcc>)
 800050e:	695a      	ldr	r2, [r3, #20]
 8000510:	2380      	movs	r3, #128	; 0x80
 8000512:	029b      	lsls	r3, r3, #10
 8000514:	4013      	ands	r3, r2
 8000516:	603b      	str	r3, [r7, #0]
 8000518:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800051a:	2390      	movs	r3, #144	; 0x90
 800051c:	05db      	lsls	r3, r3, #23
 800051e:	2200      	movs	r2, #0
 8000520:	2120      	movs	r1, #32
 8000522:	0018      	movs	r0, r3
 8000524:	f000 fdec 	bl	8001100 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000528:	193b      	adds	r3, r7, r4
 800052a:	2280      	movs	r2, #128	; 0x80
 800052c:	0192      	lsls	r2, r2, #6
 800052e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000530:	193b      	adds	r3, r7, r4
 8000532:	2284      	movs	r2, #132	; 0x84
 8000534:	0392      	lsls	r2, r2, #14
 8000536:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000538:	193b      	adds	r3, r7, r4
 800053a:	2200      	movs	r2, #0
 800053c:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800053e:	193b      	adds	r3, r7, r4
 8000540:	4a0f      	ldr	r2, [pc, #60]	; (8000580 <MX_GPIO_Init+0xd0>)
 8000542:	0019      	movs	r1, r3
 8000544:	0010      	movs	r0, r2
 8000546:	f000 fc6b 	bl	8000e20 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 800054a:	0021      	movs	r1, r4
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2220      	movs	r2, #32
 8000550:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2201      	movs	r2, #1
 8000556:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2200      	movs	r2, #0
 800055c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2200      	movs	r2, #0
 8000562:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000564:	187a      	adds	r2, r7, r1
 8000566:	2390      	movs	r3, #144	; 0x90
 8000568:	05db      	lsls	r3, r3, #23
 800056a:	0011      	movs	r1, r2
 800056c:	0018      	movs	r0, r3
 800056e:	f000 fc57 	bl	8000e20 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000572:	46c0      	nop			; (mov r8, r8)
 8000574:	46bd      	mov	sp, r7
 8000576:	b009      	add	sp, #36	; 0x24
 8000578:	bd90      	pop	{r4, r7, pc}
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	40021000 	.word	0x40021000
 8000580:	48000800 	.word	0x48000800

08000584 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000588:	b672      	cpsid	i
}
 800058a:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800058c:	e7fe      	b.n	800058c <Error_Handler+0x8>
	...

08000590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000596:	4b0f      	ldr	r3, [pc, #60]	; (80005d4 <HAL_MspInit+0x44>)
 8000598:	699a      	ldr	r2, [r3, #24]
 800059a:	4b0e      	ldr	r3, [pc, #56]	; (80005d4 <HAL_MspInit+0x44>)
 800059c:	2101      	movs	r1, #1
 800059e:	430a      	orrs	r2, r1
 80005a0:	619a      	str	r2, [r3, #24]
 80005a2:	4b0c      	ldr	r3, [pc, #48]	; (80005d4 <HAL_MspInit+0x44>)
 80005a4:	699b      	ldr	r3, [r3, #24]
 80005a6:	2201      	movs	r2, #1
 80005a8:	4013      	ands	r3, r2
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ae:	4b09      	ldr	r3, [pc, #36]	; (80005d4 <HAL_MspInit+0x44>)
 80005b0:	69da      	ldr	r2, [r3, #28]
 80005b2:	4b08      	ldr	r3, [pc, #32]	; (80005d4 <HAL_MspInit+0x44>)
 80005b4:	2180      	movs	r1, #128	; 0x80
 80005b6:	0549      	lsls	r1, r1, #21
 80005b8:	430a      	orrs	r2, r1
 80005ba:	61da      	str	r2, [r3, #28]
 80005bc:	4b05      	ldr	r3, [pc, #20]	; (80005d4 <HAL_MspInit+0x44>)
 80005be:	69da      	ldr	r2, [r3, #28]
 80005c0:	2380      	movs	r3, #128	; 0x80
 80005c2:	055b      	lsls	r3, r3, #21
 80005c4:	4013      	ands	r3, r2
 80005c6:	603b      	str	r3, [r7, #0]
 80005c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b002      	add	sp, #8
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	40021000 	.word	0x40021000

080005d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b08b      	sub	sp, #44	; 0x2c
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	2414      	movs	r4, #20
 80005e2:	193b      	adds	r3, r7, r4
 80005e4:	0018      	movs	r0, r3
 80005e6:	2314      	movs	r3, #20
 80005e8:	001a      	movs	r2, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	f002 f9bc 	bl	8002968 <memset>
  if(huart->Instance==USART2)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a2f      	ldr	r2, [pc, #188]	; (80006b4 <HAL_UART_MspInit+0xdc>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d158      	bne.n	80006ac <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005fa:	4b2f      	ldr	r3, [pc, #188]	; (80006b8 <HAL_UART_MspInit+0xe0>)
 80005fc:	69da      	ldr	r2, [r3, #28]
 80005fe:	4b2e      	ldr	r3, [pc, #184]	; (80006b8 <HAL_UART_MspInit+0xe0>)
 8000600:	2180      	movs	r1, #128	; 0x80
 8000602:	0289      	lsls	r1, r1, #10
 8000604:	430a      	orrs	r2, r1
 8000606:	61da      	str	r2, [r3, #28]
 8000608:	4b2b      	ldr	r3, [pc, #172]	; (80006b8 <HAL_UART_MspInit+0xe0>)
 800060a:	69da      	ldr	r2, [r3, #28]
 800060c:	2380      	movs	r3, #128	; 0x80
 800060e:	029b      	lsls	r3, r3, #10
 8000610:	4013      	ands	r3, r2
 8000612:	613b      	str	r3, [r7, #16]
 8000614:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	4b28      	ldr	r3, [pc, #160]	; (80006b8 <HAL_UART_MspInit+0xe0>)
 8000618:	695a      	ldr	r2, [r3, #20]
 800061a:	4b27      	ldr	r3, [pc, #156]	; (80006b8 <HAL_UART_MspInit+0xe0>)
 800061c:	2180      	movs	r1, #128	; 0x80
 800061e:	0289      	lsls	r1, r1, #10
 8000620:	430a      	orrs	r2, r1
 8000622:	615a      	str	r2, [r3, #20]
 8000624:	4b24      	ldr	r3, [pc, #144]	; (80006b8 <HAL_UART_MspInit+0xe0>)
 8000626:	695a      	ldr	r2, [r3, #20]
 8000628:	2380      	movs	r3, #128	; 0x80
 800062a:	029b      	lsls	r3, r3, #10
 800062c:	4013      	ands	r3, r2
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000632:	0021      	movs	r1, r4
 8000634:	187b      	adds	r3, r7, r1
 8000636:	220c      	movs	r2, #12
 8000638:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800063a:	187b      	adds	r3, r7, r1
 800063c:	2202      	movs	r2, #2
 800063e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000640:	187b      	adds	r3, r7, r1
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2200      	movs	r2, #0
 800064a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2201      	movs	r2, #1
 8000650:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000652:	187a      	adds	r2, r7, r1
 8000654:	2390      	movs	r3, #144	; 0x90
 8000656:	05db      	lsls	r3, r3, #23
 8000658:	0011      	movs	r1, r2
 800065a:	0018      	movs	r0, r3
 800065c:	f000 fbe0 	bl	8000e20 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8000660:	4b16      	ldr	r3, [pc, #88]	; (80006bc <HAL_UART_MspInit+0xe4>)
 8000662:	4a17      	ldr	r2, [pc, #92]	; (80006c0 <HAL_UART_MspInit+0xe8>)
 8000664:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000666:	4b15      	ldr	r3, [pc, #84]	; (80006bc <HAL_UART_MspInit+0xe4>)
 8000668:	2200      	movs	r2, #0
 800066a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800066c:	4b13      	ldr	r3, [pc, #76]	; (80006bc <HAL_UART_MspInit+0xe4>)
 800066e:	2200      	movs	r2, #0
 8000670:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000672:	4b12      	ldr	r3, [pc, #72]	; (80006bc <HAL_UART_MspInit+0xe4>)
 8000674:	2280      	movs	r2, #128	; 0x80
 8000676:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000678:	4b10      	ldr	r3, [pc, #64]	; (80006bc <HAL_UART_MspInit+0xe4>)
 800067a:	2200      	movs	r2, #0
 800067c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800067e:	4b0f      	ldr	r3, [pc, #60]	; (80006bc <HAL_UART_MspInit+0xe4>)
 8000680:	2200      	movs	r2, #0
 8000682:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000684:	4b0d      	ldr	r3, [pc, #52]	; (80006bc <HAL_UART_MspInit+0xe4>)
 8000686:	2220      	movs	r2, #32
 8000688:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800068a:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <HAL_UART_MspInit+0xe4>)
 800068c:	2200      	movs	r2, #0
 800068e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000690:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <HAL_UART_MspInit+0xe4>)
 8000692:	0018      	movs	r0, r3
 8000694:	f000 fa2c 	bl	8000af0 <HAL_DMA_Init>
 8000698:	1e03      	subs	r3, r0, #0
 800069a:	d001      	beq.n	80006a0 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 800069c:	f7ff ff72 	bl	8000584 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4a06      	ldr	r2, [pc, #24]	; (80006bc <HAL_UART_MspInit+0xe4>)
 80006a4:	671a      	str	r2, [r3, #112]	; 0x70
 80006a6:	4b05      	ldr	r3, [pc, #20]	; (80006bc <HAL_UART_MspInit+0xe4>)
 80006a8:	687a      	ldr	r2, [r7, #4]
 80006aa:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006ac:	46c0      	nop			; (mov r8, r8)
 80006ae:	46bd      	mov	sp, r7
 80006b0:	b00b      	add	sp, #44	; 0x2c
 80006b2:	bd90      	pop	{r4, r7, pc}
 80006b4:	40004400 	.word	0x40004400
 80006b8:	40021000 	.word	0x40021000
 80006bc:	2000014c 	.word	0x2000014c
 80006c0:	40020058 	.word	0x40020058

080006c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006c8:	e7fe      	b.n	80006c8 <NMI_Handler+0x4>

080006ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006ca:	b580      	push	{r7, lr}
 80006cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ce:	e7fe      	b.n	80006ce <HardFault_Handler+0x4>

080006d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006d4:	46c0      	nop			; (mov r8, r8)
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}

080006da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006e8:	f000 f908 	bl	80008fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80006f8:	4b03      	ldr	r3, [pc, #12]	; (8000708 <DMA1_Channel4_5_IRQHandler+0x14>)
 80006fa:	0018      	movs	r0, r3
 80006fc:	f000 faa6 	bl	8000c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000700:	46c0      	nop			; (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	2000014c 	.word	0x2000014c

0800070c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
 8000712:	60f8      	str	r0, [r7, #12]
 8000714:	60b9      	str	r1, [r7, #8]
 8000716:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000718:	2300      	movs	r3, #0
 800071a:	617b      	str	r3, [r7, #20]
 800071c:	e00a      	b.n	8000734 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800071e:	e000      	b.n	8000722 <_read+0x16>
 8000720:	bf00      	nop
 8000722:	0001      	movs	r1, r0
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	1c5a      	adds	r2, r3, #1
 8000728:	60ba      	str	r2, [r7, #8]
 800072a:	b2ca      	uxtb	r2, r1
 800072c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800072e:	697b      	ldr	r3, [r7, #20]
 8000730:	3301      	adds	r3, #1
 8000732:	617b      	str	r3, [r7, #20]
 8000734:	697a      	ldr	r2, [r7, #20]
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	429a      	cmp	r2, r3
 800073a:	dbf0      	blt.n	800071e <_read+0x12>
  }

  return len;
 800073c:	687b      	ldr	r3, [r7, #4]
}
 800073e:	0018      	movs	r0, r3
 8000740:	46bd      	mov	sp, r7
 8000742:	b006      	add	sp, #24
 8000744:	bd80      	pop	{r7, pc}

08000746 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	b082      	sub	sp, #8
 800074a:	af00      	add	r7, sp, #0
 800074c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800074e:	2301      	movs	r3, #1
 8000750:	425b      	negs	r3, r3
}
 8000752:	0018      	movs	r0, r3
 8000754:	46bd      	mov	sp, r7
 8000756:	b002      	add	sp, #8
 8000758:	bd80      	pop	{r7, pc}

0800075a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800075a:	b580      	push	{r7, lr}
 800075c:	b082      	sub	sp, #8
 800075e:	af00      	add	r7, sp, #0
 8000760:	6078      	str	r0, [r7, #4]
 8000762:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	2280      	movs	r2, #128	; 0x80
 8000768:	0192      	lsls	r2, r2, #6
 800076a:	605a      	str	r2, [r3, #4]
  return 0;
 800076c:	2300      	movs	r3, #0
}
 800076e:	0018      	movs	r0, r3
 8000770:	46bd      	mov	sp, r7
 8000772:	b002      	add	sp, #8
 8000774:	bd80      	pop	{r7, pc}

08000776 <_isatty>:

int _isatty(int file)
{
 8000776:	b580      	push	{r7, lr}
 8000778:	b082      	sub	sp, #8
 800077a:	af00      	add	r7, sp, #0
 800077c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800077e:	2301      	movs	r3, #1
}
 8000780:	0018      	movs	r0, r3
 8000782:	46bd      	mov	sp, r7
 8000784:	b002      	add	sp, #8
 8000786:	bd80      	pop	{r7, pc}

08000788 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000794:	2300      	movs	r3, #0
}
 8000796:	0018      	movs	r0, r3
 8000798:	46bd      	mov	sp, r7
 800079a:	b004      	add	sp, #16
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007a8:	4a14      	ldr	r2, [pc, #80]	; (80007fc <_sbrk+0x5c>)
 80007aa:	4b15      	ldr	r3, [pc, #84]	; (8000800 <_sbrk+0x60>)
 80007ac:	1ad3      	subs	r3, r2, r3
 80007ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007b4:	4b13      	ldr	r3, [pc, #76]	; (8000804 <_sbrk+0x64>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d102      	bne.n	80007c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007bc:	4b11      	ldr	r3, [pc, #68]	; (8000804 <_sbrk+0x64>)
 80007be:	4a12      	ldr	r2, [pc, #72]	; (8000808 <_sbrk+0x68>)
 80007c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007c2:	4b10      	ldr	r3, [pc, #64]	; (8000804 <_sbrk+0x64>)
 80007c4:	681a      	ldr	r2, [r3, #0]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	18d3      	adds	r3, r2, r3
 80007ca:	693a      	ldr	r2, [r7, #16]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d207      	bcs.n	80007e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007d0:	f002 f920 	bl	8002a14 <__errno>
 80007d4:	0003      	movs	r3, r0
 80007d6:	220c      	movs	r2, #12
 80007d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007da:	2301      	movs	r3, #1
 80007dc:	425b      	negs	r3, r3
 80007de:	e009      	b.n	80007f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007e0:	4b08      	ldr	r3, [pc, #32]	; (8000804 <_sbrk+0x64>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007e6:	4b07      	ldr	r3, [pc, #28]	; (8000804 <_sbrk+0x64>)
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	18d2      	adds	r2, r2, r3
 80007ee:	4b05      	ldr	r3, [pc, #20]	; (8000804 <_sbrk+0x64>)
 80007f0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80007f2:	68fb      	ldr	r3, [r7, #12]
}
 80007f4:	0018      	movs	r0, r3
 80007f6:	46bd      	mov	sp, r7
 80007f8:	b006      	add	sp, #24
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20002000 	.word	0x20002000
 8000800:	00000400 	.word	0x00000400
 8000804:	20000294 	.word	0x20000294
 8000808:	200003e8 	.word	0x200003e8

0800080c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000810:	46c0      	nop			; (mov r8, r8)
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000818:	480d      	ldr	r0, [pc, #52]	; (8000850 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800081a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800081c:	480d      	ldr	r0, [pc, #52]	; (8000854 <LoopForever+0x6>)
  ldr r1, =_edata
 800081e:	490e      	ldr	r1, [pc, #56]	; (8000858 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000820:	4a0e      	ldr	r2, [pc, #56]	; (800085c <LoopForever+0xe>)
  movs r3, #0
 8000822:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000824:	e002      	b.n	800082c <LoopCopyDataInit>

08000826 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000826:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000828:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800082a:	3304      	adds	r3, #4

0800082c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800082c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800082e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000830:	d3f9      	bcc.n	8000826 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000832:	4a0b      	ldr	r2, [pc, #44]	; (8000860 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000834:	4c0b      	ldr	r4, [pc, #44]	; (8000864 <LoopForever+0x16>)
  movs r3, #0
 8000836:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000838:	e001      	b.n	800083e <LoopFillZerobss>

0800083a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800083a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800083c:	3204      	adds	r2, #4

0800083e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800083e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000840:	d3fb      	bcc.n	800083a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000842:	f7ff ffe3 	bl	800080c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000846:	f002 f8eb 	bl	8002a20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800084a:	f7ff fd57 	bl	80002fc <main>

0800084e <LoopForever>:

LoopForever:
    b LoopForever
 800084e:	e7fe      	b.n	800084e <LoopForever>
  ldr   r0, =_estack
 8000850:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000854:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000858:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800085c:	08003694 	.word	0x08003694
  ldr r2, =_sbss
 8000860:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000864:	200003e8 	.word	0x200003e8

08000868 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000868:	e7fe      	b.n	8000868 <ADC1_IRQHandler>
	...

0800086c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000870:	4b07      	ldr	r3, [pc, #28]	; (8000890 <HAL_Init+0x24>)
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	4b06      	ldr	r3, [pc, #24]	; (8000890 <HAL_Init+0x24>)
 8000876:	2110      	movs	r1, #16
 8000878:	430a      	orrs	r2, r1
 800087a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800087c:	2000      	movs	r0, #0
 800087e:	f000 f809 	bl	8000894 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000882:	f7ff fe85 	bl	8000590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000886:	2300      	movs	r3, #0
}
 8000888:	0018      	movs	r0, r3
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	46c0      	nop			; (mov r8, r8)
 8000890:	40022000 	.word	0x40022000

08000894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000894:	b590      	push	{r4, r7, lr}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800089c:	4b14      	ldr	r3, [pc, #80]	; (80008f0 <HAL_InitTick+0x5c>)
 800089e:	681c      	ldr	r4, [r3, #0]
 80008a0:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <HAL_InitTick+0x60>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	0019      	movs	r1, r3
 80008a6:	23fa      	movs	r3, #250	; 0xfa
 80008a8:	0098      	lsls	r0, r3, #2
 80008aa:	f7ff fc37 	bl	800011c <__udivsi3>
 80008ae:	0003      	movs	r3, r0
 80008b0:	0019      	movs	r1, r3
 80008b2:	0020      	movs	r0, r4
 80008b4:	f7ff fc32 	bl	800011c <__udivsi3>
 80008b8:	0003      	movs	r3, r0
 80008ba:	0018      	movs	r0, r3
 80008bc:	f000 f90b 	bl	8000ad6 <HAL_SYSTICK_Config>
 80008c0:	1e03      	subs	r3, r0, #0
 80008c2:	d001      	beq.n	80008c8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80008c4:	2301      	movs	r3, #1
 80008c6:	e00f      	b.n	80008e8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	2b03      	cmp	r3, #3
 80008cc:	d80b      	bhi.n	80008e6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008ce:	6879      	ldr	r1, [r7, #4]
 80008d0:	2301      	movs	r3, #1
 80008d2:	425b      	negs	r3, r3
 80008d4:	2200      	movs	r2, #0
 80008d6:	0018      	movs	r0, r3
 80008d8:	f000 f8d8 	bl	8000a8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008dc:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <HAL_InitTick+0x64>)
 80008de:	687a      	ldr	r2, [r7, #4]
 80008e0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e000      	b.n	80008e8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
}
 80008e8:	0018      	movs	r0, r3
 80008ea:	46bd      	mov	sp, r7
 80008ec:	b003      	add	sp, #12
 80008ee:	bd90      	pop	{r4, r7, pc}
 80008f0:	20000000 	.word	0x20000000
 80008f4:	20000008 	.word	0x20000008
 80008f8:	20000004 	.word	0x20000004

080008fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000900:	4b05      	ldr	r3, [pc, #20]	; (8000918 <HAL_IncTick+0x1c>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	001a      	movs	r2, r3
 8000906:	4b05      	ldr	r3, [pc, #20]	; (800091c <HAL_IncTick+0x20>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	18d2      	adds	r2, r2, r3
 800090c:	4b03      	ldr	r3, [pc, #12]	; (800091c <HAL_IncTick+0x20>)
 800090e:	601a      	str	r2, [r3, #0]
}
 8000910:	46c0      	nop			; (mov r8, r8)
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	46c0      	nop			; (mov r8, r8)
 8000918:	20000008 	.word	0x20000008
 800091c:	20000298 	.word	0x20000298

08000920 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  return uwTick;
 8000924:	4b02      	ldr	r3, [pc, #8]	; (8000930 <HAL_GetTick+0x10>)
 8000926:	681b      	ldr	r3, [r3, #0]
}
 8000928:	0018      	movs	r0, r3
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	20000298 	.word	0x20000298

08000934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	0002      	movs	r2, r0
 800093c:	1dfb      	adds	r3, r7, #7
 800093e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000940:	1dfb      	adds	r3, r7, #7
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2b7f      	cmp	r3, #127	; 0x7f
 8000946:	d809      	bhi.n	800095c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000948:	1dfb      	adds	r3, r7, #7
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	001a      	movs	r2, r3
 800094e:	231f      	movs	r3, #31
 8000950:	401a      	ands	r2, r3
 8000952:	4b04      	ldr	r3, [pc, #16]	; (8000964 <__NVIC_EnableIRQ+0x30>)
 8000954:	2101      	movs	r1, #1
 8000956:	4091      	lsls	r1, r2
 8000958:	000a      	movs	r2, r1
 800095a:	601a      	str	r2, [r3, #0]
  }
}
 800095c:	46c0      	nop			; (mov r8, r8)
 800095e:	46bd      	mov	sp, r7
 8000960:	b002      	add	sp, #8
 8000962:	bd80      	pop	{r7, pc}
 8000964:	e000e100 	.word	0xe000e100

08000968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000968:	b590      	push	{r4, r7, lr}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	0002      	movs	r2, r0
 8000970:	6039      	str	r1, [r7, #0]
 8000972:	1dfb      	adds	r3, r7, #7
 8000974:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000976:	1dfb      	adds	r3, r7, #7
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	2b7f      	cmp	r3, #127	; 0x7f
 800097c:	d828      	bhi.n	80009d0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800097e:	4a2f      	ldr	r2, [pc, #188]	; (8000a3c <__NVIC_SetPriority+0xd4>)
 8000980:	1dfb      	adds	r3, r7, #7
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	b25b      	sxtb	r3, r3
 8000986:	089b      	lsrs	r3, r3, #2
 8000988:	33c0      	adds	r3, #192	; 0xc0
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	589b      	ldr	r3, [r3, r2]
 800098e:	1dfa      	adds	r2, r7, #7
 8000990:	7812      	ldrb	r2, [r2, #0]
 8000992:	0011      	movs	r1, r2
 8000994:	2203      	movs	r2, #3
 8000996:	400a      	ands	r2, r1
 8000998:	00d2      	lsls	r2, r2, #3
 800099a:	21ff      	movs	r1, #255	; 0xff
 800099c:	4091      	lsls	r1, r2
 800099e:	000a      	movs	r2, r1
 80009a0:	43d2      	mvns	r2, r2
 80009a2:	401a      	ands	r2, r3
 80009a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	019b      	lsls	r3, r3, #6
 80009aa:	22ff      	movs	r2, #255	; 0xff
 80009ac:	401a      	ands	r2, r3
 80009ae:	1dfb      	adds	r3, r7, #7
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	0018      	movs	r0, r3
 80009b4:	2303      	movs	r3, #3
 80009b6:	4003      	ands	r3, r0
 80009b8:	00db      	lsls	r3, r3, #3
 80009ba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009bc:	481f      	ldr	r0, [pc, #124]	; (8000a3c <__NVIC_SetPriority+0xd4>)
 80009be:	1dfb      	adds	r3, r7, #7
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	b25b      	sxtb	r3, r3
 80009c4:	089b      	lsrs	r3, r3, #2
 80009c6:	430a      	orrs	r2, r1
 80009c8:	33c0      	adds	r3, #192	; 0xc0
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80009ce:	e031      	b.n	8000a34 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009d0:	4a1b      	ldr	r2, [pc, #108]	; (8000a40 <__NVIC_SetPriority+0xd8>)
 80009d2:	1dfb      	adds	r3, r7, #7
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	0019      	movs	r1, r3
 80009d8:	230f      	movs	r3, #15
 80009da:	400b      	ands	r3, r1
 80009dc:	3b08      	subs	r3, #8
 80009de:	089b      	lsrs	r3, r3, #2
 80009e0:	3306      	adds	r3, #6
 80009e2:	009b      	lsls	r3, r3, #2
 80009e4:	18d3      	adds	r3, r2, r3
 80009e6:	3304      	adds	r3, #4
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	1dfa      	adds	r2, r7, #7
 80009ec:	7812      	ldrb	r2, [r2, #0]
 80009ee:	0011      	movs	r1, r2
 80009f0:	2203      	movs	r2, #3
 80009f2:	400a      	ands	r2, r1
 80009f4:	00d2      	lsls	r2, r2, #3
 80009f6:	21ff      	movs	r1, #255	; 0xff
 80009f8:	4091      	lsls	r1, r2
 80009fa:	000a      	movs	r2, r1
 80009fc:	43d2      	mvns	r2, r2
 80009fe:	401a      	ands	r2, r3
 8000a00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	019b      	lsls	r3, r3, #6
 8000a06:	22ff      	movs	r2, #255	; 0xff
 8000a08:	401a      	ands	r2, r3
 8000a0a:	1dfb      	adds	r3, r7, #7
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	0018      	movs	r0, r3
 8000a10:	2303      	movs	r3, #3
 8000a12:	4003      	ands	r3, r0
 8000a14:	00db      	lsls	r3, r3, #3
 8000a16:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a18:	4809      	ldr	r0, [pc, #36]	; (8000a40 <__NVIC_SetPriority+0xd8>)
 8000a1a:	1dfb      	adds	r3, r7, #7
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	001c      	movs	r4, r3
 8000a20:	230f      	movs	r3, #15
 8000a22:	4023      	ands	r3, r4
 8000a24:	3b08      	subs	r3, #8
 8000a26:	089b      	lsrs	r3, r3, #2
 8000a28:	430a      	orrs	r2, r1
 8000a2a:	3306      	adds	r3, #6
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	18c3      	adds	r3, r0, r3
 8000a30:	3304      	adds	r3, #4
 8000a32:	601a      	str	r2, [r3, #0]
}
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b003      	add	sp, #12
 8000a3a:	bd90      	pop	{r4, r7, pc}
 8000a3c:	e000e100 	.word	0xe000e100
 8000a40:	e000ed00 	.word	0xe000ed00

08000a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	1e5a      	subs	r2, r3, #1
 8000a50:	2380      	movs	r3, #128	; 0x80
 8000a52:	045b      	lsls	r3, r3, #17
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d301      	bcc.n	8000a5c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a58:	2301      	movs	r3, #1
 8000a5a:	e010      	b.n	8000a7e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a5c:	4b0a      	ldr	r3, [pc, #40]	; (8000a88 <SysTick_Config+0x44>)
 8000a5e:	687a      	ldr	r2, [r7, #4]
 8000a60:	3a01      	subs	r2, #1
 8000a62:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a64:	2301      	movs	r3, #1
 8000a66:	425b      	negs	r3, r3
 8000a68:	2103      	movs	r1, #3
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f7ff ff7c 	bl	8000968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a70:	4b05      	ldr	r3, [pc, #20]	; (8000a88 <SysTick_Config+0x44>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a76:	4b04      	ldr	r3, [pc, #16]	; (8000a88 <SysTick_Config+0x44>)
 8000a78:	2207      	movs	r2, #7
 8000a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a7c:	2300      	movs	r3, #0
}
 8000a7e:	0018      	movs	r0, r3
 8000a80:	46bd      	mov	sp, r7
 8000a82:	b002      	add	sp, #8
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	e000e010 	.word	0xe000e010

08000a8c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
 8000a96:	210f      	movs	r1, #15
 8000a98:	187b      	adds	r3, r7, r1
 8000a9a:	1c02      	adds	r2, r0, #0
 8000a9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a9e:	68ba      	ldr	r2, [r7, #8]
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	b25b      	sxtb	r3, r3
 8000aa6:	0011      	movs	r1, r2
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	f7ff ff5d 	bl	8000968 <__NVIC_SetPriority>
}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	b004      	add	sp, #16
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	b082      	sub	sp, #8
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	0002      	movs	r2, r0
 8000abe:	1dfb      	adds	r3, r7, #7
 8000ac0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ac2:	1dfb      	adds	r3, r7, #7
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	b25b      	sxtb	r3, r3
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f7ff ff33 	bl	8000934 <__NVIC_EnableIRQ>
}
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	b002      	add	sp, #8
 8000ad4:	bd80      	pop	{r7, pc}

08000ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b082      	sub	sp, #8
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f7ff ffaf 	bl	8000a44 <SysTick_Config>
 8000ae6:	0003      	movs	r3, r0
}
 8000ae8:	0018      	movs	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b002      	add	sp, #8
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000af8:	2300      	movs	r3, #0
 8000afa:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d101      	bne.n	8000b06 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000b02:	2301      	movs	r3, #1
 8000b04:	e036      	b.n	8000b74 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2221      	movs	r2, #33	; 0x21
 8000b0a:	2102      	movs	r1, #2
 8000b0c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	4a18      	ldr	r2, [pc, #96]	; (8000b7c <HAL_DMA_Init+0x8c>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000b26:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	695b      	ldr	r3, [r3, #20]
 8000b38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	69db      	ldr	r3, [r3, #28]
 8000b44:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	68fa      	ldr	r2, [r7, #12]
 8000b52:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	0018      	movs	r0, r3
 8000b58:	f000 f946 	bl	8000de8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2200      	movs	r2, #0
 8000b60:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2221      	movs	r2, #33	; 0x21
 8000b66:	2101      	movs	r1, #1
 8000b68:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2220      	movs	r2, #32
 8000b6e:	2100      	movs	r1, #0
 8000b70:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000b72:	2300      	movs	r3, #0
}  
 8000b74:	0018      	movs	r0, r3
 8000b76:	46bd      	mov	sp, r7
 8000b78:	b004      	add	sp, #16
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	ffffc00f 	.word	0xffffc00f

08000b80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b086      	sub	sp, #24
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	60f8      	str	r0, [r7, #12]
 8000b88:	60b9      	str	r1, [r7, #8]
 8000b8a:	607a      	str	r2, [r7, #4]
 8000b8c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000b8e:	2317      	movs	r3, #23
 8000b90:	18fb      	adds	r3, r7, r3
 8000b92:	2200      	movs	r2, #0
 8000b94:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	2220      	movs	r2, #32
 8000b9a:	5c9b      	ldrb	r3, [r3, r2]
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d101      	bne.n	8000ba4 <HAL_DMA_Start_IT+0x24>
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	e04f      	b.n	8000c44 <HAL_DMA_Start_IT+0xc4>
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	2220      	movs	r2, #32
 8000ba8:	2101      	movs	r1, #1
 8000baa:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	2221      	movs	r2, #33	; 0x21
 8000bb0:	5c9b      	ldrb	r3, [r3, r2]
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d13a      	bne.n	8000c2e <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	2221      	movs	r2, #33	; 0x21
 8000bbc:	2102      	movs	r1, #2
 8000bbe:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2101      	movs	r1, #1
 8000bd2:	438a      	bics	r2, r1
 8000bd4:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	687a      	ldr	r2, [r7, #4]
 8000bda:	68b9      	ldr	r1, [r7, #8]
 8000bdc:	68f8      	ldr	r0, [r7, #12]
 8000bde:	f000 f8d7 	bl	8000d90 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d008      	beq.n	8000bfc <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	210e      	movs	r1, #14
 8000bf6:	430a      	orrs	r2, r1
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	e00f      	b.n	8000c1c <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	210a      	movs	r1, #10
 8000c08:	430a      	orrs	r2, r1
 8000c0a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	2104      	movs	r1, #4
 8000c18:	438a      	bics	r2, r1
 8000c1a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2101      	movs	r1, #1
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	e007      	b.n	8000c3e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	2220      	movs	r2, #32
 8000c32:	2100      	movs	r1, #0
 8000c34:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8000c36:	2317      	movs	r3, #23
 8000c38:	18fb      	adds	r3, r7, r3
 8000c3a:	2202      	movs	r2, #2
 8000c3c:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8000c3e:	2317      	movs	r3, #23
 8000c40:	18fb      	adds	r3, r7, r3
 8000c42:	781b      	ldrb	r3, [r3, #0]
} 
 8000c44:	0018      	movs	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b006      	add	sp, #24
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c68:	2204      	movs	r2, #4
 8000c6a:	409a      	lsls	r2, r3
 8000c6c:	0013      	movs	r3, r2
 8000c6e:	68fa      	ldr	r2, [r7, #12]
 8000c70:	4013      	ands	r3, r2
 8000c72:	d024      	beq.n	8000cbe <HAL_DMA_IRQHandler+0x72>
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	2204      	movs	r2, #4
 8000c78:	4013      	ands	r3, r2
 8000c7a:	d020      	beq.n	8000cbe <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	2220      	movs	r2, #32
 8000c84:	4013      	ands	r3, r2
 8000c86:	d107      	bne.n	8000c98 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	2104      	movs	r1, #4
 8000c94:	438a      	bics	r2, r1
 8000c96:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ca0:	2104      	movs	r1, #4
 8000ca2:	4091      	lsls	r1, r2
 8000ca4:	000a      	movs	r2, r1
 8000ca6:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d100      	bne.n	8000cb2 <HAL_DMA_IRQHandler+0x66>
 8000cb0:	e06a      	b.n	8000d88 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cb6:	687a      	ldr	r2, [r7, #4]
 8000cb8:	0010      	movs	r0, r2
 8000cba:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000cbc:	e064      	b.n	8000d88 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc2:	2202      	movs	r2, #2
 8000cc4:	409a      	lsls	r2, r3
 8000cc6:	0013      	movs	r3, r2
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	4013      	ands	r3, r2
 8000ccc:	d02b      	beq.n	8000d26 <HAL_DMA_IRQHandler+0xda>
 8000cce:	68bb      	ldr	r3, [r7, #8]
 8000cd0:	2202      	movs	r2, #2
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	d027      	beq.n	8000d26 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2220      	movs	r2, #32
 8000cde:	4013      	ands	r3, r2
 8000ce0:	d10b      	bne.n	8000cfa <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	210a      	movs	r1, #10
 8000cee:	438a      	bics	r2, r1
 8000cf0:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2221      	movs	r2, #33	; 0x21
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d02:	2102      	movs	r1, #2
 8000d04:	4091      	lsls	r1, r2
 8000d06:	000a      	movs	r2, r1
 8000d08:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2220      	movs	r2, #32
 8000d0e:	2100      	movs	r1, #0
 8000d10:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d036      	beq.n	8000d88 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	0010      	movs	r0, r2
 8000d22:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000d24:	e030      	b.n	8000d88 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2a:	2208      	movs	r2, #8
 8000d2c:	409a      	lsls	r2, r3
 8000d2e:	0013      	movs	r3, r2
 8000d30:	68fa      	ldr	r2, [r7, #12]
 8000d32:	4013      	ands	r3, r2
 8000d34:	d028      	beq.n	8000d88 <HAL_DMA_IRQHandler+0x13c>
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	2208      	movs	r2, #8
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	d024      	beq.n	8000d88 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	210e      	movs	r1, #14
 8000d4a:	438a      	bics	r2, r1
 8000d4c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d56:	2101      	movs	r1, #1
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	000a      	movs	r2, r1
 8000d5c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2201      	movs	r2, #1
 8000d62:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2221      	movs	r2, #33	; 0x21
 8000d68:	2101      	movs	r1, #1
 8000d6a:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2220      	movs	r2, #32
 8000d70:	2100      	movs	r1, #0
 8000d72:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d005      	beq.n	8000d88 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d80:	687a      	ldr	r2, [r7, #4]
 8000d82:	0010      	movs	r0, r2
 8000d84:	4798      	blx	r3
    }
   }
}  
 8000d86:	e7ff      	b.n	8000d88 <HAL_DMA_IRQHandler+0x13c>
 8000d88:	46c0      	nop			; (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	b004      	add	sp, #16
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
 8000d9c:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000da6:	2101      	movs	r1, #1
 8000da8:	4091      	lsls	r1, r2
 8000daa:	000a      	movs	r2, r1
 8000dac:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	683a      	ldr	r2, [r7, #0]
 8000db4:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	2b10      	cmp	r3, #16
 8000dbc:	d108      	bne.n	8000dd0 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	68ba      	ldr	r2, [r7, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000dce:	e007      	b.n	8000de0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	68ba      	ldr	r2, [r7, #8]
 8000dd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	687a      	ldr	r2, [r7, #4]
 8000dde:	60da      	str	r2, [r3, #12]
}
 8000de0:	46c0      	nop			; (mov r8, r8)
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b004      	add	sp, #16
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a08      	ldr	r2, [pc, #32]	; (8000e18 <DMA_CalcBaseAndBitshift+0x30>)
 8000df6:	4694      	mov	ip, r2
 8000df8:	4463      	add	r3, ip
 8000dfa:	2114      	movs	r1, #20
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f7ff f98d 	bl	800011c <__udivsi3>
 8000e02:	0003      	movs	r3, r0
 8000e04:	009a      	lsls	r2, r3, #2
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4a03      	ldr	r2, [pc, #12]	; (8000e1c <DMA_CalcBaseAndBitshift+0x34>)
 8000e0e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8000e10:	46c0      	nop			; (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b002      	add	sp, #8
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	bffdfff8 	.word	0xbffdfff8
 8000e1c:	40020000 	.word	0x40020000

08000e20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e2e:	e14f      	b.n	80010d0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2101      	movs	r1, #1
 8000e36:	697a      	ldr	r2, [r7, #20]
 8000e38:	4091      	lsls	r1, r2
 8000e3a:	000a      	movs	r2, r1
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d100      	bne.n	8000e48 <HAL_GPIO_Init+0x28>
 8000e46:	e140      	b.n	80010ca <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	2203      	movs	r2, #3
 8000e4e:	4013      	ands	r3, r2
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d005      	beq.n	8000e60 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	2203      	movs	r2, #3
 8000e5a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d130      	bne.n	8000ec2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	2203      	movs	r2, #3
 8000e6c:	409a      	lsls	r2, r3
 8000e6e:	0013      	movs	r3, r2
 8000e70:	43da      	mvns	r2, r3
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	4013      	ands	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	68da      	ldr	r2, [r3, #12]
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	409a      	lsls	r2, r3
 8000e82:	0013      	movs	r3, r2
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	693a      	ldr	r2, [r7, #16]
 8000e8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e96:	2201      	movs	r2, #1
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	409a      	lsls	r2, r3
 8000e9c:	0013      	movs	r3, r2
 8000e9e:	43da      	mvns	r2, r3
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	091b      	lsrs	r3, r3, #4
 8000eac:	2201      	movs	r2, #1
 8000eae:	401a      	ands	r2, r3
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	409a      	lsls	r2, r3
 8000eb4:	0013      	movs	r3, r2
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	693a      	ldr	r2, [r7, #16]
 8000ec0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	2203      	movs	r2, #3
 8000ec8:	4013      	ands	r3, r2
 8000eca:	2b03      	cmp	r3, #3
 8000ecc:	d017      	beq.n	8000efe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	68db      	ldr	r3, [r3, #12]
 8000ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	2203      	movs	r2, #3
 8000eda:	409a      	lsls	r2, r3
 8000edc:	0013      	movs	r3, r2
 8000ede:	43da      	mvns	r2, r3
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	689a      	ldr	r2, [r3, #8]
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	409a      	lsls	r2, r3
 8000ef0:	0013      	movs	r3, r2
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	2203      	movs	r2, #3
 8000f04:	4013      	ands	r3, r2
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d123      	bne.n	8000f52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	08da      	lsrs	r2, r3, #3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	3208      	adds	r2, #8
 8000f12:	0092      	lsls	r2, r2, #2
 8000f14:	58d3      	ldr	r3, [r2, r3]
 8000f16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	2207      	movs	r2, #7
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	220f      	movs	r2, #15
 8000f22:	409a      	lsls	r2, r3
 8000f24:	0013      	movs	r3, r2
 8000f26:	43da      	mvns	r2, r3
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	691a      	ldr	r2, [r3, #16]
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	2107      	movs	r1, #7
 8000f36:	400b      	ands	r3, r1
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	409a      	lsls	r2, r3
 8000f3c:	0013      	movs	r3, r2
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	08da      	lsrs	r2, r3, #3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	3208      	adds	r2, #8
 8000f4c:	0092      	lsls	r2, r2, #2
 8000f4e:	6939      	ldr	r1, [r7, #16]
 8000f50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	409a      	lsls	r2, r3
 8000f60:	0013      	movs	r3, r2
 8000f62:	43da      	mvns	r2, r3
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	4013      	ands	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	2203      	movs	r2, #3
 8000f70:	401a      	ands	r2, r3
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	409a      	lsls	r2, r3
 8000f78:	0013      	movs	r3, r2
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685a      	ldr	r2, [r3, #4]
 8000f8a:	23c0      	movs	r3, #192	; 0xc0
 8000f8c:	029b      	lsls	r3, r3, #10
 8000f8e:	4013      	ands	r3, r2
 8000f90:	d100      	bne.n	8000f94 <HAL_GPIO_Init+0x174>
 8000f92:	e09a      	b.n	80010ca <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f94:	4b54      	ldr	r3, [pc, #336]	; (80010e8 <HAL_GPIO_Init+0x2c8>)
 8000f96:	699a      	ldr	r2, [r3, #24]
 8000f98:	4b53      	ldr	r3, [pc, #332]	; (80010e8 <HAL_GPIO_Init+0x2c8>)
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	619a      	str	r2, [r3, #24]
 8000fa0:	4b51      	ldr	r3, [pc, #324]	; (80010e8 <HAL_GPIO_Init+0x2c8>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	60bb      	str	r3, [r7, #8]
 8000faa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fac:	4a4f      	ldr	r2, [pc, #316]	; (80010ec <HAL_GPIO_Init+0x2cc>)
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	089b      	lsrs	r3, r3, #2
 8000fb2:	3302      	adds	r3, #2
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	589b      	ldr	r3, [r3, r2]
 8000fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	409a      	lsls	r2, r3
 8000fc6:	0013      	movs	r3, r2
 8000fc8:	43da      	mvns	r2, r3
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	2390      	movs	r3, #144	; 0x90
 8000fd4:	05db      	lsls	r3, r3, #23
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d013      	beq.n	8001002 <HAL_GPIO_Init+0x1e2>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a44      	ldr	r2, [pc, #272]	; (80010f0 <HAL_GPIO_Init+0x2d0>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d00d      	beq.n	8000ffe <HAL_GPIO_Init+0x1de>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a43      	ldr	r2, [pc, #268]	; (80010f4 <HAL_GPIO_Init+0x2d4>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d007      	beq.n	8000ffa <HAL_GPIO_Init+0x1da>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a42      	ldr	r2, [pc, #264]	; (80010f8 <HAL_GPIO_Init+0x2d8>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d101      	bne.n	8000ff6 <HAL_GPIO_Init+0x1d6>
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e006      	b.n	8001004 <HAL_GPIO_Init+0x1e4>
 8000ff6:	2305      	movs	r3, #5
 8000ff8:	e004      	b.n	8001004 <HAL_GPIO_Init+0x1e4>
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	e002      	b.n	8001004 <HAL_GPIO_Init+0x1e4>
 8000ffe:	2301      	movs	r3, #1
 8001000:	e000      	b.n	8001004 <HAL_GPIO_Init+0x1e4>
 8001002:	2300      	movs	r3, #0
 8001004:	697a      	ldr	r2, [r7, #20]
 8001006:	2103      	movs	r1, #3
 8001008:	400a      	ands	r2, r1
 800100a:	0092      	lsls	r2, r2, #2
 800100c:	4093      	lsls	r3, r2
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	4313      	orrs	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001014:	4935      	ldr	r1, [pc, #212]	; (80010ec <HAL_GPIO_Init+0x2cc>)
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	089b      	lsrs	r3, r3, #2
 800101a:	3302      	adds	r3, #2
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001022:	4b36      	ldr	r3, [pc, #216]	; (80010fc <HAL_GPIO_Init+0x2dc>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	43da      	mvns	r2, r3
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	4013      	ands	r3, r2
 8001030:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685a      	ldr	r2, [r3, #4]
 8001036:	2380      	movs	r3, #128	; 0x80
 8001038:	025b      	lsls	r3, r3, #9
 800103a:	4013      	ands	r3, r2
 800103c:	d003      	beq.n	8001046 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4313      	orrs	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001046:	4b2d      	ldr	r3, [pc, #180]	; (80010fc <HAL_GPIO_Init+0x2dc>)
 8001048:	693a      	ldr	r2, [r7, #16]
 800104a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800104c:	4b2b      	ldr	r3, [pc, #172]	; (80010fc <HAL_GPIO_Init+0x2dc>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	43da      	mvns	r2, r3
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	4013      	ands	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685a      	ldr	r2, [r3, #4]
 8001060:	2380      	movs	r3, #128	; 0x80
 8001062:	029b      	lsls	r3, r3, #10
 8001064:	4013      	ands	r3, r2
 8001066:	d003      	beq.n	8001070 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	4313      	orrs	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001070:	4b22      	ldr	r3, [pc, #136]	; (80010fc <HAL_GPIO_Init+0x2dc>)
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001076:	4b21      	ldr	r3, [pc, #132]	; (80010fc <HAL_GPIO_Init+0x2dc>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	43da      	mvns	r2, r3
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	4013      	ands	r3, r2
 8001084:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685a      	ldr	r2, [r3, #4]
 800108a:	2380      	movs	r3, #128	; 0x80
 800108c:	035b      	lsls	r3, r3, #13
 800108e:	4013      	ands	r3, r2
 8001090:	d003      	beq.n	800109a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	4313      	orrs	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800109a:	4b18      	ldr	r3, [pc, #96]	; (80010fc <HAL_GPIO_Init+0x2dc>)
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80010a0:	4b16      	ldr	r3, [pc, #88]	; (80010fc <HAL_GPIO_Init+0x2dc>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	43da      	mvns	r2, r3
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	4013      	ands	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685a      	ldr	r2, [r3, #4]
 80010b4:	2380      	movs	r3, #128	; 0x80
 80010b6:	039b      	lsls	r3, r3, #14
 80010b8:	4013      	ands	r3, r2
 80010ba:	d003      	beq.n	80010c4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80010bc:	693a      	ldr	r2, [r7, #16]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010c4:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <HAL_GPIO_Init+0x2dc>)
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	3301      	adds	r3, #1
 80010ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	40da      	lsrs	r2, r3
 80010d8:	1e13      	subs	r3, r2, #0
 80010da:	d000      	beq.n	80010de <HAL_GPIO_Init+0x2be>
 80010dc:	e6a8      	b.n	8000e30 <HAL_GPIO_Init+0x10>
  } 
}
 80010de:	46c0      	nop			; (mov r8, r8)
 80010e0:	46c0      	nop			; (mov r8, r8)
 80010e2:	46bd      	mov	sp, r7
 80010e4:	b006      	add	sp, #24
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40021000 	.word	0x40021000
 80010ec:	40010000 	.word	0x40010000
 80010f0:	48000400 	.word	0x48000400
 80010f4:	48000800 	.word	0x48000800
 80010f8:	48000c00 	.word	0x48000c00
 80010fc:	40010400 	.word	0x40010400

08001100 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	0008      	movs	r0, r1
 800110a:	0011      	movs	r1, r2
 800110c:	1cbb      	adds	r3, r7, #2
 800110e:	1c02      	adds	r2, r0, #0
 8001110:	801a      	strh	r2, [r3, #0]
 8001112:	1c7b      	adds	r3, r7, #1
 8001114:	1c0a      	adds	r2, r1, #0
 8001116:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001118:	1c7b      	adds	r3, r7, #1
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d004      	beq.n	800112a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001120:	1cbb      	adds	r3, r7, #2
 8001122:	881a      	ldrh	r2, [r3, #0]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001128:	e003      	b.n	8001132 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800112a:	1cbb      	adds	r3, r7, #2
 800112c:	881a      	ldrh	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	46bd      	mov	sp, r7
 8001136:	b002      	add	sp, #8
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b088      	sub	sp, #32
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d101      	bne.n	800114e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e301      	b.n	8001752 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2201      	movs	r2, #1
 8001154:	4013      	ands	r3, r2
 8001156:	d100      	bne.n	800115a <HAL_RCC_OscConfig+0x1e>
 8001158:	e08d      	b.n	8001276 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800115a:	4bc3      	ldr	r3, [pc, #780]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	220c      	movs	r2, #12
 8001160:	4013      	ands	r3, r2
 8001162:	2b04      	cmp	r3, #4
 8001164:	d00e      	beq.n	8001184 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001166:	4bc0      	ldr	r3, [pc, #768]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	220c      	movs	r2, #12
 800116c:	4013      	ands	r3, r2
 800116e:	2b08      	cmp	r3, #8
 8001170:	d116      	bne.n	80011a0 <HAL_RCC_OscConfig+0x64>
 8001172:	4bbd      	ldr	r3, [pc, #756]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001174:	685a      	ldr	r2, [r3, #4]
 8001176:	2380      	movs	r3, #128	; 0x80
 8001178:	025b      	lsls	r3, r3, #9
 800117a:	401a      	ands	r2, r3
 800117c:	2380      	movs	r3, #128	; 0x80
 800117e:	025b      	lsls	r3, r3, #9
 8001180:	429a      	cmp	r2, r3
 8001182:	d10d      	bne.n	80011a0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001184:	4bb8      	ldr	r3, [pc, #736]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	2380      	movs	r3, #128	; 0x80
 800118a:	029b      	lsls	r3, r3, #10
 800118c:	4013      	ands	r3, r2
 800118e:	d100      	bne.n	8001192 <HAL_RCC_OscConfig+0x56>
 8001190:	e070      	b.n	8001274 <HAL_RCC_OscConfig+0x138>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d000      	beq.n	800119c <HAL_RCC_OscConfig+0x60>
 800119a:	e06b      	b.n	8001274 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800119c:	2301      	movs	r3, #1
 800119e:	e2d8      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d107      	bne.n	80011b8 <HAL_RCC_OscConfig+0x7c>
 80011a8:	4baf      	ldr	r3, [pc, #700]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4bae      	ldr	r3, [pc, #696]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80011ae:	2180      	movs	r1, #128	; 0x80
 80011b0:	0249      	lsls	r1, r1, #9
 80011b2:	430a      	orrs	r2, r1
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	e02f      	b.n	8001218 <HAL_RCC_OscConfig+0xdc>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d10c      	bne.n	80011da <HAL_RCC_OscConfig+0x9e>
 80011c0:	4ba9      	ldr	r3, [pc, #676]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4ba8      	ldr	r3, [pc, #672]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80011c6:	49a9      	ldr	r1, [pc, #676]	; (800146c <HAL_RCC_OscConfig+0x330>)
 80011c8:	400a      	ands	r2, r1
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	4ba6      	ldr	r3, [pc, #664]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4ba5      	ldr	r3, [pc, #660]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80011d2:	49a7      	ldr	r1, [pc, #668]	; (8001470 <HAL_RCC_OscConfig+0x334>)
 80011d4:	400a      	ands	r2, r1
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	e01e      	b.n	8001218 <HAL_RCC_OscConfig+0xdc>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	2b05      	cmp	r3, #5
 80011e0:	d10e      	bne.n	8001200 <HAL_RCC_OscConfig+0xc4>
 80011e2:	4ba1      	ldr	r3, [pc, #644]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	4ba0      	ldr	r3, [pc, #640]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80011e8:	2180      	movs	r1, #128	; 0x80
 80011ea:	02c9      	lsls	r1, r1, #11
 80011ec:	430a      	orrs	r2, r1
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	4b9d      	ldr	r3, [pc, #628]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	4b9c      	ldr	r3, [pc, #624]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80011f6:	2180      	movs	r1, #128	; 0x80
 80011f8:	0249      	lsls	r1, r1, #9
 80011fa:	430a      	orrs	r2, r1
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	e00b      	b.n	8001218 <HAL_RCC_OscConfig+0xdc>
 8001200:	4b99      	ldr	r3, [pc, #612]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4b98      	ldr	r3, [pc, #608]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001206:	4999      	ldr	r1, [pc, #612]	; (800146c <HAL_RCC_OscConfig+0x330>)
 8001208:	400a      	ands	r2, r1
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	4b96      	ldr	r3, [pc, #600]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	4b95      	ldr	r3, [pc, #596]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001212:	4997      	ldr	r1, [pc, #604]	; (8001470 <HAL_RCC_OscConfig+0x334>)
 8001214:	400a      	ands	r2, r1
 8001216:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d014      	beq.n	800124a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001220:	f7ff fb7e 	bl	8000920 <HAL_GetTick>
 8001224:	0003      	movs	r3, r0
 8001226:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001228:	e008      	b.n	800123c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800122a:	f7ff fb79 	bl	8000920 <HAL_GetTick>
 800122e:	0002      	movs	r2, r0
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	2b64      	cmp	r3, #100	; 0x64
 8001236:	d901      	bls.n	800123c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e28a      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800123c:	4b8a      	ldr	r3, [pc, #552]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	2380      	movs	r3, #128	; 0x80
 8001242:	029b      	lsls	r3, r3, #10
 8001244:	4013      	ands	r3, r2
 8001246:	d0f0      	beq.n	800122a <HAL_RCC_OscConfig+0xee>
 8001248:	e015      	b.n	8001276 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124a:	f7ff fb69 	bl	8000920 <HAL_GetTick>
 800124e:	0003      	movs	r3, r0
 8001250:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001252:	e008      	b.n	8001266 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001254:	f7ff fb64 	bl	8000920 <HAL_GetTick>
 8001258:	0002      	movs	r2, r0
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b64      	cmp	r3, #100	; 0x64
 8001260:	d901      	bls.n	8001266 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e275      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001266:	4b80      	ldr	r3, [pc, #512]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	2380      	movs	r3, #128	; 0x80
 800126c:	029b      	lsls	r3, r3, #10
 800126e:	4013      	ands	r3, r2
 8001270:	d1f0      	bne.n	8001254 <HAL_RCC_OscConfig+0x118>
 8001272:	e000      	b.n	8001276 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001274:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2202      	movs	r2, #2
 800127c:	4013      	ands	r3, r2
 800127e:	d100      	bne.n	8001282 <HAL_RCC_OscConfig+0x146>
 8001280:	e069      	b.n	8001356 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001282:	4b79      	ldr	r3, [pc, #484]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	220c      	movs	r2, #12
 8001288:	4013      	ands	r3, r2
 800128a:	d00b      	beq.n	80012a4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800128c:	4b76      	ldr	r3, [pc, #472]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	220c      	movs	r2, #12
 8001292:	4013      	ands	r3, r2
 8001294:	2b08      	cmp	r3, #8
 8001296:	d11c      	bne.n	80012d2 <HAL_RCC_OscConfig+0x196>
 8001298:	4b73      	ldr	r3, [pc, #460]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800129a:	685a      	ldr	r2, [r3, #4]
 800129c:	2380      	movs	r3, #128	; 0x80
 800129e:	025b      	lsls	r3, r3, #9
 80012a0:	4013      	ands	r3, r2
 80012a2:	d116      	bne.n	80012d2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012a4:	4b70      	ldr	r3, [pc, #448]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2202      	movs	r2, #2
 80012aa:	4013      	ands	r3, r2
 80012ac:	d005      	beq.n	80012ba <HAL_RCC_OscConfig+0x17e>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d001      	beq.n	80012ba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e24b      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ba:	4b6b      	ldr	r3, [pc, #428]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	22f8      	movs	r2, #248	; 0xf8
 80012c0:	4393      	bics	r3, r2
 80012c2:	0019      	movs	r1, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	691b      	ldr	r3, [r3, #16]
 80012c8:	00da      	lsls	r2, r3, #3
 80012ca:	4b67      	ldr	r3, [pc, #412]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80012cc:	430a      	orrs	r2, r1
 80012ce:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d0:	e041      	b.n	8001356 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d024      	beq.n	8001324 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012da:	4b63      	ldr	r3, [pc, #396]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	4b62      	ldr	r3, [pc, #392]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80012e0:	2101      	movs	r1, #1
 80012e2:	430a      	orrs	r2, r1
 80012e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e6:	f7ff fb1b 	bl	8000920 <HAL_GetTick>
 80012ea:	0003      	movs	r3, r0
 80012ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ee:	e008      	b.n	8001302 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012f0:	f7ff fb16 	bl	8000920 <HAL_GetTick>
 80012f4:	0002      	movs	r2, r0
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e227      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001302:	4b59      	ldr	r3, [pc, #356]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2202      	movs	r2, #2
 8001308:	4013      	ands	r3, r2
 800130a:	d0f1      	beq.n	80012f0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800130c:	4b56      	ldr	r3, [pc, #344]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	22f8      	movs	r2, #248	; 0xf8
 8001312:	4393      	bics	r3, r2
 8001314:	0019      	movs	r1, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	00da      	lsls	r2, r3, #3
 800131c:	4b52      	ldr	r3, [pc, #328]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800131e:	430a      	orrs	r2, r1
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	e018      	b.n	8001356 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001324:	4b50      	ldr	r3, [pc, #320]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b4f      	ldr	r3, [pc, #316]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800132a:	2101      	movs	r1, #1
 800132c:	438a      	bics	r2, r1
 800132e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001330:	f7ff faf6 	bl	8000920 <HAL_GetTick>
 8001334:	0003      	movs	r3, r0
 8001336:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001338:	e008      	b.n	800134c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800133a:	f7ff faf1 	bl	8000920 <HAL_GetTick>
 800133e:	0002      	movs	r2, r0
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	2b02      	cmp	r3, #2
 8001346:	d901      	bls.n	800134c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001348:	2303      	movs	r3, #3
 800134a:	e202      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800134c:	4b46      	ldr	r3, [pc, #280]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2202      	movs	r2, #2
 8001352:	4013      	ands	r3, r2
 8001354:	d1f1      	bne.n	800133a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2208      	movs	r2, #8
 800135c:	4013      	ands	r3, r2
 800135e:	d036      	beq.n	80013ce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	69db      	ldr	r3, [r3, #28]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d019      	beq.n	800139c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001368:	4b3f      	ldr	r3, [pc, #252]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800136a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136c:	4b3e      	ldr	r3, [pc, #248]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800136e:	2101      	movs	r1, #1
 8001370:	430a      	orrs	r2, r1
 8001372:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001374:	f7ff fad4 	bl	8000920 <HAL_GetTick>
 8001378:	0003      	movs	r3, r0
 800137a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800137c:	e008      	b.n	8001390 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800137e:	f7ff facf 	bl	8000920 <HAL_GetTick>
 8001382:	0002      	movs	r2, r0
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	2b02      	cmp	r3, #2
 800138a:	d901      	bls.n	8001390 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800138c:	2303      	movs	r3, #3
 800138e:	e1e0      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001390:	4b35      	ldr	r3, [pc, #212]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001394:	2202      	movs	r2, #2
 8001396:	4013      	ands	r3, r2
 8001398:	d0f1      	beq.n	800137e <HAL_RCC_OscConfig+0x242>
 800139a:	e018      	b.n	80013ce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800139c:	4b32      	ldr	r3, [pc, #200]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800139e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013a0:	4b31      	ldr	r3, [pc, #196]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80013a2:	2101      	movs	r1, #1
 80013a4:	438a      	bics	r2, r1
 80013a6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a8:	f7ff faba 	bl	8000920 <HAL_GetTick>
 80013ac:	0003      	movs	r3, r0
 80013ae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b0:	e008      	b.n	80013c4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b2:	f7ff fab5 	bl	8000920 <HAL_GetTick>
 80013b6:	0002      	movs	r2, r0
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d901      	bls.n	80013c4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e1c6      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013c4:	4b28      	ldr	r3, [pc, #160]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80013c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c8:	2202      	movs	r2, #2
 80013ca:	4013      	ands	r3, r2
 80013cc:	d1f1      	bne.n	80013b2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2204      	movs	r2, #4
 80013d4:	4013      	ands	r3, r2
 80013d6:	d100      	bne.n	80013da <HAL_RCC_OscConfig+0x29e>
 80013d8:	e0b4      	b.n	8001544 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013da:	201f      	movs	r0, #31
 80013dc:	183b      	adds	r3, r7, r0
 80013de:	2200      	movs	r2, #0
 80013e0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013e2:	4b21      	ldr	r3, [pc, #132]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80013e4:	69da      	ldr	r2, [r3, #28]
 80013e6:	2380      	movs	r3, #128	; 0x80
 80013e8:	055b      	lsls	r3, r3, #21
 80013ea:	4013      	ands	r3, r2
 80013ec:	d110      	bne.n	8001410 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ee:	4b1e      	ldr	r3, [pc, #120]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80013f0:	69da      	ldr	r2, [r3, #28]
 80013f2:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80013f4:	2180      	movs	r1, #128	; 0x80
 80013f6:	0549      	lsls	r1, r1, #21
 80013f8:	430a      	orrs	r2, r1
 80013fa:	61da      	str	r2, [r3, #28]
 80013fc:	4b1a      	ldr	r3, [pc, #104]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 80013fe:	69da      	ldr	r2, [r3, #28]
 8001400:	2380      	movs	r3, #128	; 0x80
 8001402:	055b      	lsls	r3, r3, #21
 8001404:	4013      	ands	r3, r2
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800140a:	183b      	adds	r3, r7, r0
 800140c:	2201      	movs	r2, #1
 800140e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001410:	4b18      	ldr	r3, [pc, #96]	; (8001474 <HAL_RCC_OscConfig+0x338>)
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	2380      	movs	r3, #128	; 0x80
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4013      	ands	r3, r2
 800141a:	d11a      	bne.n	8001452 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800141c:	4b15      	ldr	r3, [pc, #84]	; (8001474 <HAL_RCC_OscConfig+0x338>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	4b14      	ldr	r3, [pc, #80]	; (8001474 <HAL_RCC_OscConfig+0x338>)
 8001422:	2180      	movs	r1, #128	; 0x80
 8001424:	0049      	lsls	r1, r1, #1
 8001426:	430a      	orrs	r2, r1
 8001428:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800142a:	f7ff fa79 	bl	8000920 <HAL_GetTick>
 800142e:	0003      	movs	r3, r0
 8001430:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001434:	f7ff fa74 	bl	8000920 <HAL_GetTick>
 8001438:	0002      	movs	r2, r0
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b64      	cmp	r3, #100	; 0x64
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e185      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001446:	4b0b      	ldr	r3, [pc, #44]	; (8001474 <HAL_RCC_OscConfig+0x338>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	2380      	movs	r3, #128	; 0x80
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	4013      	ands	r3, r2
 8001450:	d0f0      	beq.n	8001434 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d10e      	bne.n	8001478 <HAL_RCC_OscConfig+0x33c>
 800145a:	4b03      	ldr	r3, [pc, #12]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 800145c:	6a1a      	ldr	r2, [r3, #32]
 800145e:	4b02      	ldr	r3, [pc, #8]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001460:	2101      	movs	r1, #1
 8001462:	430a      	orrs	r2, r1
 8001464:	621a      	str	r2, [r3, #32]
 8001466:	e035      	b.n	80014d4 <HAL_RCC_OscConfig+0x398>
 8001468:	40021000 	.word	0x40021000
 800146c:	fffeffff 	.word	0xfffeffff
 8001470:	fffbffff 	.word	0xfffbffff
 8001474:	40007000 	.word	0x40007000
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d10c      	bne.n	800149a <HAL_RCC_OscConfig+0x35e>
 8001480:	4bb6      	ldr	r3, [pc, #728]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001482:	6a1a      	ldr	r2, [r3, #32]
 8001484:	4bb5      	ldr	r3, [pc, #724]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001486:	2101      	movs	r1, #1
 8001488:	438a      	bics	r2, r1
 800148a:	621a      	str	r2, [r3, #32]
 800148c:	4bb3      	ldr	r3, [pc, #716]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800148e:	6a1a      	ldr	r2, [r3, #32]
 8001490:	4bb2      	ldr	r3, [pc, #712]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001492:	2104      	movs	r1, #4
 8001494:	438a      	bics	r2, r1
 8001496:	621a      	str	r2, [r3, #32]
 8001498:	e01c      	b.n	80014d4 <HAL_RCC_OscConfig+0x398>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	2b05      	cmp	r3, #5
 80014a0:	d10c      	bne.n	80014bc <HAL_RCC_OscConfig+0x380>
 80014a2:	4bae      	ldr	r3, [pc, #696]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80014a4:	6a1a      	ldr	r2, [r3, #32]
 80014a6:	4bad      	ldr	r3, [pc, #692]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80014a8:	2104      	movs	r1, #4
 80014aa:	430a      	orrs	r2, r1
 80014ac:	621a      	str	r2, [r3, #32]
 80014ae:	4bab      	ldr	r3, [pc, #684]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80014b0:	6a1a      	ldr	r2, [r3, #32]
 80014b2:	4baa      	ldr	r3, [pc, #680]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80014b4:	2101      	movs	r1, #1
 80014b6:	430a      	orrs	r2, r1
 80014b8:	621a      	str	r2, [r3, #32]
 80014ba:	e00b      	b.n	80014d4 <HAL_RCC_OscConfig+0x398>
 80014bc:	4ba7      	ldr	r3, [pc, #668]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80014be:	6a1a      	ldr	r2, [r3, #32]
 80014c0:	4ba6      	ldr	r3, [pc, #664]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80014c2:	2101      	movs	r1, #1
 80014c4:	438a      	bics	r2, r1
 80014c6:	621a      	str	r2, [r3, #32]
 80014c8:	4ba4      	ldr	r3, [pc, #656]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80014ca:	6a1a      	ldr	r2, [r3, #32]
 80014cc:	4ba3      	ldr	r3, [pc, #652]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80014ce:	2104      	movs	r1, #4
 80014d0:	438a      	bics	r2, r1
 80014d2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d014      	beq.n	8001506 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014dc:	f7ff fa20 	bl	8000920 <HAL_GetTick>
 80014e0:	0003      	movs	r3, r0
 80014e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014e4:	e009      	b.n	80014fa <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014e6:	f7ff fa1b 	bl	8000920 <HAL_GetTick>
 80014ea:	0002      	movs	r2, r0
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	4a9b      	ldr	r2, [pc, #620]	; (8001760 <HAL_RCC_OscConfig+0x624>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e12b      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014fa:	4b98      	ldr	r3, [pc, #608]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80014fc:	6a1b      	ldr	r3, [r3, #32]
 80014fe:	2202      	movs	r2, #2
 8001500:	4013      	ands	r3, r2
 8001502:	d0f0      	beq.n	80014e6 <HAL_RCC_OscConfig+0x3aa>
 8001504:	e013      	b.n	800152e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001506:	f7ff fa0b 	bl	8000920 <HAL_GetTick>
 800150a:	0003      	movs	r3, r0
 800150c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800150e:	e009      	b.n	8001524 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001510:	f7ff fa06 	bl	8000920 <HAL_GetTick>
 8001514:	0002      	movs	r2, r0
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	4a91      	ldr	r2, [pc, #580]	; (8001760 <HAL_RCC_OscConfig+0x624>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d901      	bls.n	8001524 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e116      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001524:	4b8d      	ldr	r3, [pc, #564]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001526:	6a1b      	ldr	r3, [r3, #32]
 8001528:	2202      	movs	r2, #2
 800152a:	4013      	ands	r3, r2
 800152c:	d1f0      	bne.n	8001510 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800152e:	231f      	movs	r3, #31
 8001530:	18fb      	adds	r3, r7, r3
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d105      	bne.n	8001544 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001538:	4b88      	ldr	r3, [pc, #544]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800153a:	69da      	ldr	r2, [r3, #28]
 800153c:	4b87      	ldr	r3, [pc, #540]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800153e:	4989      	ldr	r1, [pc, #548]	; (8001764 <HAL_RCC_OscConfig+0x628>)
 8001540:	400a      	ands	r2, r1
 8001542:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2210      	movs	r2, #16
 800154a:	4013      	ands	r3, r2
 800154c:	d063      	beq.n	8001616 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	695b      	ldr	r3, [r3, #20]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d12a      	bne.n	80015ac <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001556:	4b81      	ldr	r3, [pc, #516]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001558:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800155a:	4b80      	ldr	r3, [pc, #512]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800155c:	2104      	movs	r1, #4
 800155e:	430a      	orrs	r2, r1
 8001560:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001562:	4b7e      	ldr	r3, [pc, #504]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001564:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001566:	4b7d      	ldr	r3, [pc, #500]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001568:	2101      	movs	r1, #1
 800156a:	430a      	orrs	r2, r1
 800156c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800156e:	f7ff f9d7 	bl	8000920 <HAL_GetTick>
 8001572:	0003      	movs	r3, r0
 8001574:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001576:	e008      	b.n	800158a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001578:	f7ff f9d2 	bl	8000920 <HAL_GetTick>
 800157c:	0002      	movs	r2, r0
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b02      	cmp	r3, #2
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e0e3      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800158a:	4b74      	ldr	r3, [pc, #464]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800158c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800158e:	2202      	movs	r2, #2
 8001590:	4013      	ands	r3, r2
 8001592:	d0f1      	beq.n	8001578 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001594:	4b71      	ldr	r3, [pc, #452]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001598:	22f8      	movs	r2, #248	; 0xf8
 800159a:	4393      	bics	r3, r2
 800159c:	0019      	movs	r1, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	00da      	lsls	r2, r3, #3
 80015a4:	4b6d      	ldr	r3, [pc, #436]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80015a6:	430a      	orrs	r2, r1
 80015a8:	635a      	str	r2, [r3, #52]	; 0x34
 80015aa:	e034      	b.n	8001616 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	695b      	ldr	r3, [r3, #20]
 80015b0:	3305      	adds	r3, #5
 80015b2:	d111      	bne.n	80015d8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80015b4:	4b69      	ldr	r3, [pc, #420]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80015b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015b8:	4b68      	ldr	r3, [pc, #416]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80015ba:	2104      	movs	r1, #4
 80015bc:	438a      	bics	r2, r1
 80015be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80015c0:	4b66      	ldr	r3, [pc, #408]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80015c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015c4:	22f8      	movs	r2, #248	; 0xf8
 80015c6:	4393      	bics	r3, r2
 80015c8:	0019      	movs	r1, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	00da      	lsls	r2, r3, #3
 80015d0:	4b62      	ldr	r3, [pc, #392]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80015d2:	430a      	orrs	r2, r1
 80015d4:	635a      	str	r2, [r3, #52]	; 0x34
 80015d6:	e01e      	b.n	8001616 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80015d8:	4b60      	ldr	r3, [pc, #384]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80015da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015dc:	4b5f      	ldr	r3, [pc, #380]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80015de:	2104      	movs	r1, #4
 80015e0:	430a      	orrs	r2, r1
 80015e2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80015e4:	4b5d      	ldr	r3, [pc, #372]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80015e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015e8:	4b5c      	ldr	r3, [pc, #368]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80015ea:	2101      	movs	r1, #1
 80015ec:	438a      	bics	r2, r1
 80015ee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f0:	f7ff f996 	bl	8000920 <HAL_GetTick>
 80015f4:	0003      	movs	r3, r0
 80015f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80015f8:	e008      	b.n	800160c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80015fa:	f7ff f991 	bl	8000920 <HAL_GetTick>
 80015fe:	0002      	movs	r2, r0
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	2b02      	cmp	r3, #2
 8001606:	d901      	bls.n	800160c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e0a2      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800160c:	4b53      	ldr	r3, [pc, #332]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800160e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001610:	2202      	movs	r2, #2
 8001612:	4013      	ands	r3, r2
 8001614:	d1f1      	bne.n	80015fa <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a1b      	ldr	r3, [r3, #32]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d100      	bne.n	8001620 <HAL_RCC_OscConfig+0x4e4>
 800161e:	e097      	b.n	8001750 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001620:	4b4e      	ldr	r3, [pc, #312]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	220c      	movs	r2, #12
 8001626:	4013      	ands	r3, r2
 8001628:	2b08      	cmp	r3, #8
 800162a:	d100      	bne.n	800162e <HAL_RCC_OscConfig+0x4f2>
 800162c:	e06b      	b.n	8001706 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6a1b      	ldr	r3, [r3, #32]
 8001632:	2b02      	cmp	r3, #2
 8001634:	d14c      	bne.n	80016d0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001636:	4b49      	ldr	r3, [pc, #292]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	4b48      	ldr	r3, [pc, #288]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800163c:	494a      	ldr	r1, [pc, #296]	; (8001768 <HAL_RCC_OscConfig+0x62c>)
 800163e:	400a      	ands	r2, r1
 8001640:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001642:	f7ff f96d 	bl	8000920 <HAL_GetTick>
 8001646:	0003      	movs	r3, r0
 8001648:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800164c:	f7ff f968 	bl	8000920 <HAL_GetTick>
 8001650:	0002      	movs	r2, r0
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b02      	cmp	r3, #2
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e079      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800165e:	4b3f      	ldr	r3, [pc, #252]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	2380      	movs	r3, #128	; 0x80
 8001664:	049b      	lsls	r3, r3, #18
 8001666:	4013      	ands	r3, r2
 8001668:	d1f0      	bne.n	800164c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800166a:	4b3c      	ldr	r3, [pc, #240]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800166c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166e:	220f      	movs	r2, #15
 8001670:	4393      	bics	r3, r2
 8001672:	0019      	movs	r1, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001678:	4b38      	ldr	r3, [pc, #224]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800167a:	430a      	orrs	r2, r1
 800167c:	62da      	str	r2, [r3, #44]	; 0x2c
 800167e:	4b37      	ldr	r3, [pc, #220]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	4a3a      	ldr	r2, [pc, #232]	; (800176c <HAL_RCC_OscConfig+0x630>)
 8001684:	4013      	ands	r3, r2
 8001686:	0019      	movs	r1, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001690:	431a      	orrs	r2, r3
 8001692:	4b32      	ldr	r3, [pc, #200]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001694:	430a      	orrs	r2, r1
 8001696:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001698:	4b30      	ldr	r3, [pc, #192]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	4b2f      	ldr	r3, [pc, #188]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800169e:	2180      	movs	r1, #128	; 0x80
 80016a0:	0449      	lsls	r1, r1, #17
 80016a2:	430a      	orrs	r2, r1
 80016a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a6:	f7ff f93b 	bl	8000920 <HAL_GetTick>
 80016aa:	0003      	movs	r3, r0
 80016ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016ae:	e008      	b.n	80016c2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b0:	f7ff f936 	bl	8000920 <HAL_GetTick>
 80016b4:	0002      	movs	r2, r0
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e047      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016c2:	4b26      	ldr	r3, [pc, #152]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	2380      	movs	r3, #128	; 0x80
 80016c8:	049b      	lsls	r3, r3, #18
 80016ca:	4013      	ands	r3, r2
 80016cc:	d0f0      	beq.n	80016b0 <HAL_RCC_OscConfig+0x574>
 80016ce:	e03f      	b.n	8001750 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d0:	4b22      	ldr	r3, [pc, #136]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b21      	ldr	r3, [pc, #132]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80016d6:	4924      	ldr	r1, [pc, #144]	; (8001768 <HAL_RCC_OscConfig+0x62c>)
 80016d8:	400a      	ands	r2, r1
 80016da:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016dc:	f7ff f920 	bl	8000920 <HAL_GetTick>
 80016e0:	0003      	movs	r3, r0
 80016e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016e4:	e008      	b.n	80016f8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016e6:	f7ff f91b 	bl	8000920 <HAL_GetTick>
 80016ea:	0002      	movs	r2, r0
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d901      	bls.n	80016f8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e02c      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016f8:	4b18      	ldr	r3, [pc, #96]	; (800175c <HAL_RCC_OscConfig+0x620>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	2380      	movs	r3, #128	; 0x80
 80016fe:	049b      	lsls	r3, r3, #18
 8001700:	4013      	ands	r3, r2
 8001702:	d1f0      	bne.n	80016e6 <HAL_RCC_OscConfig+0x5aa>
 8001704:	e024      	b.n	8001750 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a1b      	ldr	r3, [r3, #32]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d101      	bne.n	8001712 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e01f      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001712:	4b12      	ldr	r3, [pc, #72]	; (800175c <HAL_RCC_OscConfig+0x620>)
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001718:	4b10      	ldr	r3, [pc, #64]	; (800175c <HAL_RCC_OscConfig+0x620>)
 800171a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800171c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800171e:	697a      	ldr	r2, [r7, #20]
 8001720:	2380      	movs	r3, #128	; 0x80
 8001722:	025b      	lsls	r3, r3, #9
 8001724:	401a      	ands	r2, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800172a:	429a      	cmp	r2, r3
 800172c:	d10e      	bne.n	800174c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	220f      	movs	r2, #15
 8001732:	401a      	ands	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001738:	429a      	cmp	r2, r3
 800173a:	d107      	bne.n	800174c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800173c:	697a      	ldr	r2, [r7, #20]
 800173e:	23f0      	movs	r3, #240	; 0xf0
 8001740:	039b      	lsls	r3, r3, #14
 8001742:	401a      	ands	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001748:	429a      	cmp	r2, r3
 800174a:	d001      	beq.n	8001750 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e000      	b.n	8001752 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001750:	2300      	movs	r3, #0
}
 8001752:	0018      	movs	r0, r3
 8001754:	46bd      	mov	sp, r7
 8001756:	b008      	add	sp, #32
 8001758:	bd80      	pop	{r7, pc}
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	40021000 	.word	0x40021000
 8001760:	00001388 	.word	0x00001388
 8001764:	efffffff 	.word	0xefffffff
 8001768:	feffffff 	.word	0xfeffffff
 800176c:	ffc2ffff 	.word	0xffc2ffff

08001770 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d101      	bne.n	8001784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e0b3      	b.n	80018ec <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001784:	4b5b      	ldr	r3, [pc, #364]	; (80018f4 <HAL_RCC_ClockConfig+0x184>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2201      	movs	r2, #1
 800178a:	4013      	ands	r3, r2
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	429a      	cmp	r2, r3
 8001790:	d911      	bls.n	80017b6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001792:	4b58      	ldr	r3, [pc, #352]	; (80018f4 <HAL_RCC_ClockConfig+0x184>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2201      	movs	r2, #1
 8001798:	4393      	bics	r3, r2
 800179a:	0019      	movs	r1, r3
 800179c:	4b55      	ldr	r3, [pc, #340]	; (80018f4 <HAL_RCC_ClockConfig+0x184>)
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	430a      	orrs	r2, r1
 80017a2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017a4:	4b53      	ldr	r3, [pc, #332]	; (80018f4 <HAL_RCC_ClockConfig+0x184>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2201      	movs	r2, #1
 80017aa:	4013      	ands	r3, r2
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d001      	beq.n	80017b6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e09a      	b.n	80018ec <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2202      	movs	r2, #2
 80017bc:	4013      	ands	r3, r2
 80017be:	d015      	beq.n	80017ec <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2204      	movs	r2, #4
 80017c6:	4013      	ands	r3, r2
 80017c8:	d006      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80017ca:	4b4b      	ldr	r3, [pc, #300]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	4b4a      	ldr	r3, [pc, #296]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 80017d0:	21e0      	movs	r1, #224	; 0xe0
 80017d2:	00c9      	lsls	r1, r1, #3
 80017d4:	430a      	orrs	r2, r1
 80017d6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017d8:	4b47      	ldr	r3, [pc, #284]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	22f0      	movs	r2, #240	; 0xf0
 80017de:	4393      	bics	r3, r2
 80017e0:	0019      	movs	r1, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689a      	ldr	r2, [r3, #8]
 80017e6:	4b44      	ldr	r3, [pc, #272]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 80017e8:	430a      	orrs	r2, r1
 80017ea:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2201      	movs	r2, #1
 80017f2:	4013      	ands	r3, r2
 80017f4:	d040      	beq.n	8001878 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d107      	bne.n	800180e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017fe:	4b3e      	ldr	r3, [pc, #248]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	2380      	movs	r3, #128	; 0x80
 8001804:	029b      	lsls	r3, r3, #10
 8001806:	4013      	ands	r3, r2
 8001808:	d114      	bne.n	8001834 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e06e      	b.n	80018ec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	2b02      	cmp	r3, #2
 8001814:	d107      	bne.n	8001826 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001816:	4b38      	ldr	r3, [pc, #224]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	049b      	lsls	r3, r3, #18
 800181e:	4013      	ands	r3, r2
 8001820:	d108      	bne.n	8001834 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e062      	b.n	80018ec <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001826:	4b34      	ldr	r3, [pc, #208]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2202      	movs	r2, #2
 800182c:	4013      	ands	r3, r2
 800182e:	d101      	bne.n	8001834 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e05b      	b.n	80018ec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001834:	4b30      	ldr	r3, [pc, #192]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2203      	movs	r2, #3
 800183a:	4393      	bics	r3, r2
 800183c:	0019      	movs	r1, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685a      	ldr	r2, [r3, #4]
 8001842:	4b2d      	ldr	r3, [pc, #180]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 8001844:	430a      	orrs	r2, r1
 8001846:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001848:	f7ff f86a 	bl	8000920 <HAL_GetTick>
 800184c:	0003      	movs	r3, r0
 800184e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001850:	e009      	b.n	8001866 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001852:	f7ff f865 	bl	8000920 <HAL_GetTick>
 8001856:	0002      	movs	r2, r0
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	4a27      	ldr	r2, [pc, #156]	; (80018fc <HAL_RCC_ClockConfig+0x18c>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e042      	b.n	80018ec <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001866:	4b24      	ldr	r3, [pc, #144]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	220c      	movs	r2, #12
 800186c:	401a      	ands	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	429a      	cmp	r2, r3
 8001876:	d1ec      	bne.n	8001852 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001878:	4b1e      	ldr	r3, [pc, #120]	; (80018f4 <HAL_RCC_ClockConfig+0x184>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2201      	movs	r2, #1
 800187e:	4013      	ands	r3, r2
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	429a      	cmp	r2, r3
 8001884:	d211      	bcs.n	80018aa <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001886:	4b1b      	ldr	r3, [pc, #108]	; (80018f4 <HAL_RCC_ClockConfig+0x184>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2201      	movs	r2, #1
 800188c:	4393      	bics	r3, r2
 800188e:	0019      	movs	r1, r3
 8001890:	4b18      	ldr	r3, [pc, #96]	; (80018f4 <HAL_RCC_ClockConfig+0x184>)
 8001892:	683a      	ldr	r2, [r7, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001898:	4b16      	ldr	r3, [pc, #88]	; (80018f4 <HAL_RCC_ClockConfig+0x184>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2201      	movs	r2, #1
 800189e:	4013      	ands	r3, r2
 80018a0:	683a      	ldr	r2, [r7, #0]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d001      	beq.n	80018aa <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e020      	b.n	80018ec <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2204      	movs	r2, #4
 80018b0:	4013      	ands	r3, r2
 80018b2:	d009      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80018b4:	4b10      	ldr	r3, [pc, #64]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	4a11      	ldr	r2, [pc, #68]	; (8001900 <HAL_RCC_ClockConfig+0x190>)
 80018ba:	4013      	ands	r3, r2
 80018bc:	0019      	movs	r1, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68da      	ldr	r2, [r3, #12]
 80018c2:	4b0d      	ldr	r3, [pc, #52]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 80018c4:	430a      	orrs	r2, r1
 80018c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80018c8:	f000 f820 	bl	800190c <HAL_RCC_GetSysClockFreq>
 80018cc:	0001      	movs	r1, r0
 80018ce:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <HAL_RCC_ClockConfig+0x188>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	091b      	lsrs	r3, r3, #4
 80018d4:	220f      	movs	r2, #15
 80018d6:	4013      	ands	r3, r2
 80018d8:	4a0a      	ldr	r2, [pc, #40]	; (8001904 <HAL_RCC_ClockConfig+0x194>)
 80018da:	5cd3      	ldrb	r3, [r2, r3]
 80018dc:	000a      	movs	r2, r1
 80018de:	40da      	lsrs	r2, r3
 80018e0:	4b09      	ldr	r3, [pc, #36]	; (8001908 <HAL_RCC_ClockConfig+0x198>)
 80018e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80018e4:	2000      	movs	r0, #0
 80018e6:	f7fe ffd5 	bl	8000894 <HAL_InitTick>
  
  return HAL_OK;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	0018      	movs	r0, r3
 80018ee:	46bd      	mov	sp, r7
 80018f0:	b004      	add	sp, #16
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40022000 	.word	0x40022000
 80018f8:	40021000 	.word	0x40021000
 80018fc:	00001388 	.word	0x00001388
 8001900:	fffff8ff 	.word	0xfffff8ff
 8001904:	08003640 	.word	0x08003640
 8001908:	20000000 	.word	0x20000000

0800190c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800190c:	b590      	push	{r4, r7, lr}
 800190e:	b08f      	sub	sp, #60	; 0x3c
 8001910:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001912:	2314      	movs	r3, #20
 8001914:	18fb      	adds	r3, r7, r3
 8001916:	4a2b      	ldr	r2, [pc, #172]	; (80019c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001918:	ca13      	ldmia	r2!, {r0, r1, r4}
 800191a:	c313      	stmia	r3!, {r0, r1, r4}
 800191c:	6812      	ldr	r2, [r2, #0]
 800191e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001920:	1d3b      	adds	r3, r7, #4
 8001922:	4a29      	ldr	r2, [pc, #164]	; (80019c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001924:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001926:	c313      	stmia	r3!, {r0, r1, r4}
 8001928:	6812      	ldr	r2, [r2, #0]
 800192a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800192c:	2300      	movs	r3, #0
 800192e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001930:	2300      	movs	r3, #0
 8001932:	62bb      	str	r3, [r7, #40]	; 0x28
 8001934:	2300      	movs	r3, #0
 8001936:	637b      	str	r3, [r7, #52]	; 0x34
 8001938:	2300      	movs	r3, #0
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800193c:	2300      	movs	r3, #0
 800193e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001940:	4b22      	ldr	r3, [pc, #136]	; (80019cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001948:	220c      	movs	r2, #12
 800194a:	4013      	ands	r3, r2
 800194c:	2b04      	cmp	r3, #4
 800194e:	d002      	beq.n	8001956 <HAL_RCC_GetSysClockFreq+0x4a>
 8001950:	2b08      	cmp	r3, #8
 8001952:	d003      	beq.n	800195c <HAL_RCC_GetSysClockFreq+0x50>
 8001954:	e02d      	b.n	80019b2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001956:	4b1e      	ldr	r3, [pc, #120]	; (80019d0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001958:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800195a:	e02d      	b.n	80019b8 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800195c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800195e:	0c9b      	lsrs	r3, r3, #18
 8001960:	220f      	movs	r2, #15
 8001962:	4013      	ands	r3, r2
 8001964:	2214      	movs	r2, #20
 8001966:	18ba      	adds	r2, r7, r2
 8001968:	5cd3      	ldrb	r3, [r2, r3]
 800196a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800196c:	4b17      	ldr	r3, [pc, #92]	; (80019cc <HAL_RCC_GetSysClockFreq+0xc0>)
 800196e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001970:	220f      	movs	r2, #15
 8001972:	4013      	ands	r3, r2
 8001974:	1d3a      	adds	r2, r7, #4
 8001976:	5cd3      	ldrb	r3, [r2, r3]
 8001978:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800197a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800197c:	2380      	movs	r3, #128	; 0x80
 800197e:	025b      	lsls	r3, r3, #9
 8001980:	4013      	ands	r3, r2
 8001982:	d009      	beq.n	8001998 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001984:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001986:	4812      	ldr	r0, [pc, #72]	; (80019d0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001988:	f7fe fbc8 	bl	800011c <__udivsi3>
 800198c:	0003      	movs	r3, r0
 800198e:	001a      	movs	r2, r3
 8001990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001992:	4353      	muls	r3, r2
 8001994:	637b      	str	r3, [r7, #52]	; 0x34
 8001996:	e009      	b.n	80019ac <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001998:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800199a:	000a      	movs	r2, r1
 800199c:	0152      	lsls	r2, r2, #5
 800199e:	1a52      	subs	r2, r2, r1
 80019a0:	0193      	lsls	r3, r2, #6
 80019a2:	1a9b      	subs	r3, r3, r2
 80019a4:	00db      	lsls	r3, r3, #3
 80019a6:	185b      	adds	r3, r3, r1
 80019a8:	021b      	lsls	r3, r3, #8
 80019aa:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80019ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019b0:	e002      	b.n	80019b8 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019b2:	4b07      	ldr	r3, [pc, #28]	; (80019d0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80019b4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019b6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80019b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80019ba:	0018      	movs	r0, r3
 80019bc:	46bd      	mov	sp, r7
 80019be:	b00f      	add	sp, #60	; 0x3c
 80019c0:	bd90      	pop	{r4, r7, pc}
 80019c2:	46c0      	nop			; (mov r8, r8)
 80019c4:	08003620 	.word	0x08003620
 80019c8:	08003630 	.word	0x08003630
 80019cc:	40021000 	.word	0x40021000
 80019d0:	007a1200 	.word	0x007a1200

080019d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019d8:	4b02      	ldr	r3, [pc, #8]	; (80019e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80019da:	681b      	ldr	r3, [r3, #0]
}
 80019dc:	0018      	movs	r0, r3
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	46c0      	nop			; (mov r8, r8)
 80019e4:	20000000 	.word	0x20000000

080019e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80019ec:	f7ff fff2 	bl	80019d4 <HAL_RCC_GetHCLKFreq>
 80019f0:	0001      	movs	r1, r0
 80019f2:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <HAL_RCC_GetPCLK1Freq+0x24>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	0a1b      	lsrs	r3, r3, #8
 80019f8:	2207      	movs	r2, #7
 80019fa:	4013      	ands	r3, r2
 80019fc:	4a04      	ldr	r2, [pc, #16]	; (8001a10 <HAL_RCC_GetPCLK1Freq+0x28>)
 80019fe:	5cd3      	ldrb	r3, [r2, r3]
 8001a00:	40d9      	lsrs	r1, r3
 8001a02:	000b      	movs	r3, r1
}    
 8001a04:	0018      	movs	r0, r3
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	46c0      	nop			; (mov r8, r8)
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	08003650 	.word	0x08003650

08001a14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d101      	bne.n	8001a26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e044      	b.n	8001ab0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d107      	bne.n	8001a3e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2274      	movs	r2, #116	; 0x74
 8001a32:	2100      	movs	r1, #0
 8001a34:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	0018      	movs	r0, r3
 8001a3a:	f7fe fdcd 	bl	80005d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2224      	movs	r2, #36	; 0x24
 8001a42:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	2101      	movs	r1, #1
 8001a50:	438a      	bics	r2, r1
 8001a52:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	0018      	movs	r0, r3
 8001a58:	f000 f95e 	bl	8001d18 <UART_SetConfig>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d101      	bne.n	8001a66 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e024      	b.n	8001ab0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d003      	beq.n	8001a76 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	0018      	movs	r0, r3
 8001a72:	f000 fa91 	bl	8001f98 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	685a      	ldr	r2, [r3, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	490d      	ldr	r1, [pc, #52]	; (8001ab8 <HAL_UART_Init+0xa4>)
 8001a82:	400a      	ands	r2, r1
 8001a84:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2108      	movs	r1, #8
 8001a92:	438a      	bics	r2, r1
 8001a94:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f000 fb29 	bl	8002100 <UART_CheckIdleState>
 8001aae:	0003      	movs	r3, r0
}
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	b002      	add	sp, #8
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	fffff7ff 	.word	0xfffff7ff

08001abc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08a      	sub	sp, #40	; 0x28
 8001ac0:	af02      	add	r7, sp, #8
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	1dbb      	adds	r3, r7, #6
 8001aca:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001ad0:	2b20      	cmp	r3, #32
 8001ad2:	d000      	beq.n	8001ad6 <HAL_UART_Transmit+0x1a>
 8001ad4:	e096      	b.n	8001c04 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d003      	beq.n	8001ae4 <HAL_UART_Transmit+0x28>
 8001adc:	1dbb      	adds	r3, r7, #6
 8001ade:	881b      	ldrh	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e08e      	b.n	8001c06 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	689a      	ldr	r2, [r3, #8]
 8001aec:	2380      	movs	r3, #128	; 0x80
 8001aee:	015b      	lsls	r3, r3, #5
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d109      	bne.n	8001b08 <HAL_UART_Transmit+0x4c>
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d105      	bne.n	8001b08 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	2201      	movs	r2, #1
 8001b00:	4013      	ands	r3, r2
 8001b02:	d001      	beq.n	8001b08 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e07e      	b.n	8001c06 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2274      	movs	r2, #116	; 0x74
 8001b0c:	5c9b      	ldrb	r3, [r3, r2]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d101      	bne.n	8001b16 <HAL_UART_Transmit+0x5a>
 8001b12:	2302      	movs	r3, #2
 8001b14:	e077      	b.n	8001c06 <HAL_UART_Transmit+0x14a>
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2274      	movs	r2, #116	; 0x74
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2280      	movs	r2, #128	; 0x80
 8001b22:	2100      	movs	r1, #0
 8001b24:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2221      	movs	r2, #33	; 0x21
 8001b2a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b2c:	f7fe fef8 	bl	8000920 <HAL_GetTick>
 8001b30:	0003      	movs	r3, r0
 8001b32:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	1dba      	adds	r2, r7, #6
 8001b38:	2150      	movs	r1, #80	; 0x50
 8001b3a:	8812      	ldrh	r2, [r2, #0]
 8001b3c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	1dba      	adds	r2, r7, #6
 8001b42:	2152      	movs	r1, #82	; 0x52
 8001b44:	8812      	ldrh	r2, [r2, #0]
 8001b46:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	015b      	lsls	r3, r3, #5
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d108      	bne.n	8001b66 <HAL_UART_Transmit+0xaa>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d104      	bne.n	8001b66 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	61bb      	str	r3, [r7, #24]
 8001b64:	e003      	b.n	8001b6e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2274      	movs	r2, #116	; 0x74
 8001b72:	2100      	movs	r1, #0
 8001b74:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8001b76:	e02d      	b.n	8001bd4 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b78:	697a      	ldr	r2, [r7, #20]
 8001b7a:	68f8      	ldr	r0, [r7, #12]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	0013      	movs	r3, r2
 8001b82:	2200      	movs	r2, #0
 8001b84:	2180      	movs	r1, #128	; 0x80
 8001b86:	f000 fb03 	bl	8002190 <UART_WaitOnFlagUntilTimeout>
 8001b8a:	1e03      	subs	r3, r0, #0
 8001b8c:	d001      	beq.n	8001b92 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e039      	b.n	8001c06 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d10b      	bne.n	8001bb0 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	881a      	ldrh	r2, [r3, #0]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	05d2      	lsls	r2, r2, #23
 8001ba2:	0dd2      	lsrs	r2, r2, #23
 8001ba4:	b292      	uxth	r2, r2
 8001ba6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	3302      	adds	r3, #2
 8001bac:	61bb      	str	r3, [r7, #24]
 8001bae:	e008      	b.n	8001bc2 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	781a      	ldrb	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	b292      	uxth	r2, r2
 8001bba:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2252      	movs	r2, #82	; 0x52
 8001bc6:	5a9b      	ldrh	r3, [r3, r2]
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	b299      	uxth	r1, r3
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2252      	movs	r2, #82	; 0x52
 8001bd2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2252      	movs	r2, #82	; 0x52
 8001bd8:	5a9b      	ldrh	r3, [r3, r2]
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1cb      	bne.n	8001b78 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001be0:	697a      	ldr	r2, [r7, #20]
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	0013      	movs	r3, r2
 8001bea:	2200      	movs	r2, #0
 8001bec:	2140      	movs	r1, #64	; 0x40
 8001bee:	f000 facf 	bl	8002190 <UART_WaitOnFlagUntilTimeout>
 8001bf2:	1e03      	subs	r3, r0, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e005      	b.n	8001c06 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2220      	movs	r2, #32
 8001bfe:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8001c00:	2300      	movs	r3, #0
 8001c02:	e000      	b.n	8001c06 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8001c04:	2302      	movs	r3, #2
  }
}
 8001c06:	0018      	movs	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	b008      	add	sp, #32
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b088      	sub	sp, #32
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	60f8      	str	r0, [r7, #12]
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	1dbb      	adds	r3, r7, #6
 8001c1a:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001c20:	2b20      	cmp	r3, #32
 8001c22:	d150      	bne.n	8001cc6 <HAL_UART_Receive_DMA+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <HAL_UART_Receive_DMA+0x24>
 8001c2a:	1dbb      	adds	r3, r7, #6
 8001c2c:	881b      	ldrh	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e048      	b.n	8001cc8 <HAL_UART_Receive_DMA+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	689a      	ldr	r2, [r3, #8]
 8001c3a:	2380      	movs	r3, #128	; 0x80
 8001c3c:	015b      	lsls	r3, r3, #5
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d109      	bne.n	8001c56 <HAL_UART_Receive_DMA+0x48>
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	691b      	ldr	r3, [r3, #16]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d105      	bne.n	8001c56 <HAL_UART_Receive_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	4013      	ands	r3, r2
 8001c50:	d001      	beq.n	8001c56 <HAL_UART_Receive_DMA+0x48>
      {
        return  HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e038      	b.n	8001cc8 <HAL_UART_Receive_DMA+0xba>
      }
    }

    __HAL_LOCK(huart);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2274      	movs	r2, #116	; 0x74
 8001c5a:	5c9b      	ldrb	r3, [r3, r2]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d101      	bne.n	8001c64 <HAL_UART_Receive_DMA+0x56>
 8001c60:	2302      	movs	r3, #2
 8001c62:	e031      	b.n	8001cc8 <HAL_UART_Receive_DMA+0xba>
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2274      	movs	r2, #116	; 0x74
 8001c68:	2101      	movs	r1, #1
 8001c6a:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	685a      	ldr	r2, [r3, #4]
 8001c78:	2380      	movs	r3, #128	; 0x80
 8001c7a:	041b      	lsls	r3, r3, #16
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	d019      	beq.n	8001cb4 <HAL_UART_Receive_DMA+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c80:	f3ef 8310 	mrs	r3, PRIMASK
 8001c84:	613b      	str	r3, [r7, #16]
  return(result);
 8001c86:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001c88:	61fb      	str	r3, [r7, #28]
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	f383 8810 	msr	PRIMASK, r3
}
 8001c94:	46c0      	nop			; (mov r8, r8)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2180      	movs	r1, #128	; 0x80
 8001ca2:	04c9      	lsls	r1, r1, #19
 8001ca4:	430a      	orrs	r2, r1
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	f383 8810 	msr	PRIMASK, r3
}
 8001cb2:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8001cb4:	1dbb      	adds	r3, r7, #6
 8001cb6:	881a      	ldrh	r2, [r3, #0]
 8001cb8:	68b9      	ldr	r1, [r7, #8]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f000 fb2b 	bl	8002318 <UART_Start_Receive_DMA>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	e000      	b.n	8001cc8 <HAL_UART_Receive_DMA+0xba>
  }
  else
  {
    return HAL_BUSY;
 8001cc6:	2302      	movs	r3, #2
  }
}
 8001cc8:	0018      	movs	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	b008      	add	sp, #32
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8001cd8:	46c0      	nop			; (mov r8, r8)
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	b002      	add	sp, #8
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8001ce8:	46c0      	nop			; (mov r8, r8)
 8001cea:	46bd      	mov	sp, r7
 8001cec:	b002      	add	sp, #8
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8001cf8:	46c0      	nop			; (mov r8, r8)
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	b002      	add	sp, #8
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	000a      	movs	r2, r1
 8001d0a:	1cbb      	adds	r3, r7, #2
 8001d0c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001d0e:	46c0      	nop			; (mov r8, r8)
 8001d10:	46bd      	mov	sp, r7
 8001d12:	b002      	add	sp, #8
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b088      	sub	sp, #32
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d20:	231e      	movs	r3, #30
 8001d22:	18fb      	adds	r3, r7, r3
 8001d24:	2200      	movs	r2, #0
 8001d26:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689a      	ldr	r2, [r3, #8]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	691b      	ldr	r3, [r3, #16]
 8001d30:	431a      	orrs	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	695b      	ldr	r3, [r3, #20]
 8001d36:	431a      	orrs	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	69db      	ldr	r3, [r3, #28]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a8d      	ldr	r2, [pc, #564]	; (8001f7c <UART_SetConfig+0x264>)
 8001d48:	4013      	ands	r3, r2
 8001d4a:	0019      	movs	r1, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	697a      	ldr	r2, [r7, #20]
 8001d52:	430a      	orrs	r2, r1
 8001d54:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	4a88      	ldr	r2, [pc, #544]	; (8001f80 <UART_SetConfig+0x268>)
 8001d5e:	4013      	ands	r3, r2
 8001d60:	0019      	movs	r1, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	68da      	ldr	r2, [r3, #12]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a1b      	ldr	r3, [r3, #32]
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	4a7f      	ldr	r2, [pc, #508]	; (8001f84 <UART_SetConfig+0x26c>)
 8001d86:	4013      	ands	r3, r2
 8001d88:	0019      	movs	r1, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	430a      	orrs	r2, r1
 8001d92:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a7b      	ldr	r2, [pc, #492]	; (8001f88 <UART_SetConfig+0x270>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d127      	bne.n	8001dee <UART_SetConfig+0xd6>
 8001d9e:	4b7b      	ldr	r3, [pc, #492]	; (8001f8c <UART_SetConfig+0x274>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	2203      	movs	r2, #3
 8001da4:	4013      	ands	r3, r2
 8001da6:	2b03      	cmp	r3, #3
 8001da8:	d00d      	beq.n	8001dc6 <UART_SetConfig+0xae>
 8001daa:	d81b      	bhi.n	8001de4 <UART_SetConfig+0xcc>
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d014      	beq.n	8001dda <UART_SetConfig+0xc2>
 8001db0:	d818      	bhi.n	8001de4 <UART_SetConfig+0xcc>
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <UART_SetConfig+0xa4>
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d00a      	beq.n	8001dd0 <UART_SetConfig+0xb8>
 8001dba:	e013      	b.n	8001de4 <UART_SetConfig+0xcc>
 8001dbc:	231f      	movs	r3, #31
 8001dbe:	18fb      	adds	r3, r7, r3
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	701a      	strb	r2, [r3, #0]
 8001dc4:	e021      	b.n	8001e0a <UART_SetConfig+0xf2>
 8001dc6:	231f      	movs	r3, #31
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	2202      	movs	r2, #2
 8001dcc:	701a      	strb	r2, [r3, #0]
 8001dce:	e01c      	b.n	8001e0a <UART_SetConfig+0xf2>
 8001dd0:	231f      	movs	r3, #31
 8001dd2:	18fb      	adds	r3, r7, r3
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	701a      	strb	r2, [r3, #0]
 8001dd8:	e017      	b.n	8001e0a <UART_SetConfig+0xf2>
 8001dda:	231f      	movs	r3, #31
 8001ddc:	18fb      	adds	r3, r7, r3
 8001dde:	2208      	movs	r2, #8
 8001de0:	701a      	strb	r2, [r3, #0]
 8001de2:	e012      	b.n	8001e0a <UART_SetConfig+0xf2>
 8001de4:	231f      	movs	r3, #31
 8001de6:	18fb      	adds	r3, r7, r3
 8001de8:	2210      	movs	r2, #16
 8001dea:	701a      	strb	r2, [r3, #0]
 8001dec:	e00d      	b.n	8001e0a <UART_SetConfig+0xf2>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a67      	ldr	r2, [pc, #412]	; (8001f90 <UART_SetConfig+0x278>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d104      	bne.n	8001e02 <UART_SetConfig+0xea>
 8001df8:	231f      	movs	r3, #31
 8001dfa:	18fb      	adds	r3, r7, r3
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	701a      	strb	r2, [r3, #0]
 8001e00:	e003      	b.n	8001e0a <UART_SetConfig+0xf2>
 8001e02:	231f      	movs	r3, #31
 8001e04:	18fb      	adds	r3, r7, r3
 8001e06:	2210      	movs	r2, #16
 8001e08:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69da      	ldr	r2, [r3, #28]
 8001e0e:	2380      	movs	r3, #128	; 0x80
 8001e10:	021b      	lsls	r3, r3, #8
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d15d      	bne.n	8001ed2 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8001e16:	231f      	movs	r3, #31
 8001e18:	18fb      	adds	r3, r7, r3
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b08      	cmp	r3, #8
 8001e1e:	d015      	beq.n	8001e4c <UART_SetConfig+0x134>
 8001e20:	dc18      	bgt.n	8001e54 <UART_SetConfig+0x13c>
 8001e22:	2b04      	cmp	r3, #4
 8001e24:	d00d      	beq.n	8001e42 <UART_SetConfig+0x12a>
 8001e26:	dc15      	bgt.n	8001e54 <UART_SetConfig+0x13c>
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d002      	beq.n	8001e32 <UART_SetConfig+0x11a>
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d005      	beq.n	8001e3c <UART_SetConfig+0x124>
 8001e30:	e010      	b.n	8001e54 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001e32:	f7ff fdd9 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 8001e36:	0003      	movs	r3, r0
 8001e38:	61bb      	str	r3, [r7, #24]
        break;
 8001e3a:	e012      	b.n	8001e62 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001e3c:	4b55      	ldr	r3, [pc, #340]	; (8001f94 <UART_SetConfig+0x27c>)
 8001e3e:	61bb      	str	r3, [r7, #24]
        break;
 8001e40:	e00f      	b.n	8001e62 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001e42:	f7ff fd63 	bl	800190c <HAL_RCC_GetSysClockFreq>
 8001e46:	0003      	movs	r3, r0
 8001e48:	61bb      	str	r3, [r7, #24]
        break;
 8001e4a:	e00a      	b.n	8001e62 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001e4c:	2380      	movs	r3, #128	; 0x80
 8001e4e:	021b      	lsls	r3, r3, #8
 8001e50:	61bb      	str	r3, [r7, #24]
        break;
 8001e52:	e006      	b.n	8001e62 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001e58:	231e      	movs	r3, #30
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	701a      	strb	r2, [r3, #0]
        break;
 8001e60:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d100      	bne.n	8001e6a <UART_SetConfig+0x152>
 8001e68:	e07b      	b.n	8001f62 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	005a      	lsls	r2, r3, #1
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	085b      	lsrs	r3, r3, #1
 8001e74:	18d2      	adds	r2, r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	0019      	movs	r1, r3
 8001e7c:	0010      	movs	r0, r2
 8001e7e:	f7fe f94d 	bl	800011c <__udivsi3>
 8001e82:	0003      	movs	r3, r0
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	2b0f      	cmp	r3, #15
 8001e8c:	d91c      	bls.n	8001ec8 <UART_SetConfig+0x1b0>
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	2380      	movs	r3, #128	; 0x80
 8001e92:	025b      	lsls	r3, r3, #9
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d217      	bcs.n	8001ec8 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	200e      	movs	r0, #14
 8001e9e:	183b      	adds	r3, r7, r0
 8001ea0:	210f      	movs	r1, #15
 8001ea2:	438a      	bics	r2, r1
 8001ea4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	085b      	lsrs	r3, r3, #1
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	2207      	movs	r2, #7
 8001eae:	4013      	ands	r3, r2
 8001eb0:	b299      	uxth	r1, r3
 8001eb2:	183b      	adds	r3, r7, r0
 8001eb4:	183a      	adds	r2, r7, r0
 8001eb6:	8812      	ldrh	r2, [r2, #0]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	183a      	adds	r2, r7, r0
 8001ec2:	8812      	ldrh	r2, [r2, #0]
 8001ec4:	60da      	str	r2, [r3, #12]
 8001ec6:	e04c      	b.n	8001f62 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8001ec8:	231e      	movs	r3, #30
 8001eca:	18fb      	adds	r3, r7, r3
 8001ecc:	2201      	movs	r2, #1
 8001ece:	701a      	strb	r2, [r3, #0]
 8001ed0:	e047      	b.n	8001f62 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001ed2:	231f      	movs	r3, #31
 8001ed4:	18fb      	adds	r3, r7, r3
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2b08      	cmp	r3, #8
 8001eda:	d015      	beq.n	8001f08 <UART_SetConfig+0x1f0>
 8001edc:	dc18      	bgt.n	8001f10 <UART_SetConfig+0x1f8>
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	d00d      	beq.n	8001efe <UART_SetConfig+0x1e6>
 8001ee2:	dc15      	bgt.n	8001f10 <UART_SetConfig+0x1f8>
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d002      	beq.n	8001eee <UART_SetConfig+0x1d6>
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d005      	beq.n	8001ef8 <UART_SetConfig+0x1e0>
 8001eec:	e010      	b.n	8001f10 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001eee:	f7ff fd7b 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 8001ef2:	0003      	movs	r3, r0
 8001ef4:	61bb      	str	r3, [r7, #24]
        break;
 8001ef6:	e012      	b.n	8001f1e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001ef8:	4b26      	ldr	r3, [pc, #152]	; (8001f94 <UART_SetConfig+0x27c>)
 8001efa:	61bb      	str	r3, [r7, #24]
        break;
 8001efc:	e00f      	b.n	8001f1e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001efe:	f7ff fd05 	bl	800190c <HAL_RCC_GetSysClockFreq>
 8001f02:	0003      	movs	r3, r0
 8001f04:	61bb      	str	r3, [r7, #24]
        break;
 8001f06:	e00a      	b.n	8001f1e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f08:	2380      	movs	r3, #128	; 0x80
 8001f0a:	021b      	lsls	r3, r3, #8
 8001f0c:	61bb      	str	r3, [r7, #24]
        break;
 8001f0e:	e006      	b.n	8001f1e <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001f14:	231e      	movs	r3, #30
 8001f16:	18fb      	adds	r3, r7, r3
 8001f18:	2201      	movs	r2, #1
 8001f1a:	701a      	strb	r2, [r3, #0]
        break;
 8001f1c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d01e      	beq.n	8001f62 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	085a      	lsrs	r2, r3, #1
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	18d2      	adds	r2, r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	0019      	movs	r1, r3
 8001f34:	0010      	movs	r0, r2
 8001f36:	f7fe f8f1 	bl	800011c <__udivsi3>
 8001f3a:	0003      	movs	r3, r0
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	2b0f      	cmp	r3, #15
 8001f44:	d909      	bls.n	8001f5a <UART_SetConfig+0x242>
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	2380      	movs	r3, #128	; 0x80
 8001f4a:	025b      	lsls	r3, r3, #9
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d204      	bcs.n	8001f5a <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	60da      	str	r2, [r3, #12]
 8001f58:	e003      	b.n	8001f62 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8001f5a:	231e      	movs	r3, #30
 8001f5c:	18fb      	adds	r3, r7, r3
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8001f6e:	231e      	movs	r3, #30
 8001f70:	18fb      	adds	r3, r7, r3
 8001f72:	781b      	ldrb	r3, [r3, #0]
}
 8001f74:	0018      	movs	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	b008      	add	sp, #32
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	ffff69f3 	.word	0xffff69f3
 8001f80:	ffffcfff 	.word	0xffffcfff
 8001f84:	fffff4ff 	.word	0xfffff4ff
 8001f88:	40013800 	.word	0x40013800
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	40004400 	.word	0x40004400
 8001f94:	007a1200 	.word	0x007a1200

08001f98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	d00b      	beq.n	8001fc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	4a4a      	ldr	r2, [pc, #296]	; (80020dc <UART_AdvFeatureConfig+0x144>)
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	0019      	movs	r1, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d00b      	beq.n	8001fe4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	4a43      	ldr	r2, [pc, #268]	; (80020e0 <UART_AdvFeatureConfig+0x148>)
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	0019      	movs	r1, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe8:	2204      	movs	r2, #4
 8001fea:	4013      	ands	r3, r2
 8001fec:	d00b      	beq.n	8002006 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	4a3b      	ldr	r2, [pc, #236]	; (80020e4 <UART_AdvFeatureConfig+0x14c>)
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	0019      	movs	r1, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	430a      	orrs	r2, r1
 8002004:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200a:	2208      	movs	r2, #8
 800200c:	4013      	ands	r3, r2
 800200e:	d00b      	beq.n	8002028 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	4a34      	ldr	r2, [pc, #208]	; (80020e8 <UART_AdvFeatureConfig+0x150>)
 8002018:	4013      	ands	r3, r2
 800201a:	0019      	movs	r1, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	430a      	orrs	r2, r1
 8002026:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202c:	2210      	movs	r2, #16
 800202e:	4013      	ands	r3, r2
 8002030:	d00b      	beq.n	800204a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	4a2c      	ldr	r2, [pc, #176]	; (80020ec <UART_AdvFeatureConfig+0x154>)
 800203a:	4013      	ands	r3, r2
 800203c:	0019      	movs	r1, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	430a      	orrs	r2, r1
 8002048:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800204e:	2220      	movs	r2, #32
 8002050:	4013      	ands	r3, r2
 8002052:	d00b      	beq.n	800206c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	4a25      	ldr	r2, [pc, #148]	; (80020f0 <UART_AdvFeatureConfig+0x158>)
 800205c:	4013      	ands	r3, r2
 800205e:	0019      	movs	r1, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	430a      	orrs	r2, r1
 800206a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002070:	2240      	movs	r2, #64	; 0x40
 8002072:	4013      	ands	r3, r2
 8002074:	d01d      	beq.n	80020b2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	4a1d      	ldr	r2, [pc, #116]	; (80020f4 <UART_AdvFeatureConfig+0x15c>)
 800207e:	4013      	ands	r3, r2
 8002080:	0019      	movs	r1, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002092:	2380      	movs	r3, #128	; 0x80
 8002094:	035b      	lsls	r3, r3, #13
 8002096:	429a      	cmp	r2, r3
 8002098:	d10b      	bne.n	80020b2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	4a15      	ldr	r2, [pc, #84]	; (80020f8 <UART_AdvFeatureConfig+0x160>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	0019      	movs	r1, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b6:	2280      	movs	r2, #128	; 0x80
 80020b8:	4013      	ands	r3, r2
 80020ba:	d00b      	beq.n	80020d4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	4a0e      	ldr	r2, [pc, #56]	; (80020fc <UART_AdvFeatureConfig+0x164>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	0019      	movs	r1, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	605a      	str	r2, [r3, #4]
  }
}
 80020d4:	46c0      	nop			; (mov r8, r8)
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b002      	add	sp, #8
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	fffdffff 	.word	0xfffdffff
 80020e0:	fffeffff 	.word	0xfffeffff
 80020e4:	fffbffff 	.word	0xfffbffff
 80020e8:	ffff7fff 	.word	0xffff7fff
 80020ec:	ffffefff 	.word	0xffffefff
 80020f0:	ffffdfff 	.word	0xffffdfff
 80020f4:	ffefffff 	.word	0xffefffff
 80020f8:	ff9fffff 	.word	0xff9fffff
 80020fc:	fff7ffff 	.word	0xfff7ffff

08002100 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af02      	add	r7, sp, #8
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2280      	movs	r2, #128	; 0x80
 800210c:	2100      	movs	r1, #0
 800210e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002110:	f7fe fc06 	bl	8000920 <HAL_GetTick>
 8002114:	0003      	movs	r3, r0
 8002116:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2208      	movs	r2, #8
 8002120:	4013      	ands	r3, r2
 8002122:	2b08      	cmp	r3, #8
 8002124:	d10c      	bne.n	8002140 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2280      	movs	r2, #128	; 0x80
 800212a:	0391      	lsls	r1, r2, #14
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	4a17      	ldr	r2, [pc, #92]	; (800218c <UART_CheckIdleState+0x8c>)
 8002130:	9200      	str	r2, [sp, #0]
 8002132:	2200      	movs	r2, #0
 8002134:	f000 f82c 	bl	8002190 <UART_WaitOnFlagUntilTimeout>
 8002138:	1e03      	subs	r3, r0, #0
 800213a:	d001      	beq.n	8002140 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800213c:	2303      	movs	r3, #3
 800213e:	e021      	b.n	8002184 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2204      	movs	r2, #4
 8002148:	4013      	ands	r3, r2
 800214a:	2b04      	cmp	r3, #4
 800214c:	d10c      	bne.n	8002168 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2280      	movs	r2, #128	; 0x80
 8002152:	03d1      	lsls	r1, r2, #15
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	4a0d      	ldr	r2, [pc, #52]	; (800218c <UART_CheckIdleState+0x8c>)
 8002158:	9200      	str	r2, [sp, #0]
 800215a:	2200      	movs	r2, #0
 800215c:	f000 f818 	bl	8002190 <UART_WaitOnFlagUntilTimeout>
 8002160:	1e03      	subs	r3, r0, #0
 8002162:	d001      	beq.n	8002168 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e00d      	b.n	8002184 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2220      	movs	r2, #32
 800216c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2220      	movs	r2, #32
 8002172:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2274      	movs	r2, #116	; 0x74
 800217e:	2100      	movs	r1, #0
 8002180:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002182:	2300      	movs	r3, #0
}
 8002184:	0018      	movs	r0, r3
 8002186:	46bd      	mov	sp, r7
 8002188:	b004      	add	sp, #16
 800218a:	bd80      	pop	{r7, pc}
 800218c:	01ffffff 	.word	0x01ffffff

08002190 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b094      	sub	sp, #80	; 0x50
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	1dfb      	adds	r3, r7, #7
 800219e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021a0:	e0a3      	b.n	80022ea <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80021a4:	3301      	adds	r3, #1
 80021a6:	d100      	bne.n	80021aa <UART_WaitOnFlagUntilTimeout+0x1a>
 80021a8:	e09f      	b.n	80022ea <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021aa:	f7fe fbb9 	bl	8000920 <HAL_GetTick>
 80021ae:	0002      	movs	r2, r0
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d302      	bcc.n	80021c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80021ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d13d      	bne.n	800223c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021c0:	f3ef 8310 	mrs	r3, PRIMASK
 80021c4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80021c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80021c8:	647b      	str	r3, [r7, #68]	; 0x44
 80021ca:	2301      	movs	r3, #1
 80021cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021d0:	f383 8810 	msr	PRIMASK, r3
}
 80021d4:	46c0      	nop			; (mov r8, r8)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	494c      	ldr	r1, [pc, #304]	; (8002314 <UART_WaitOnFlagUntilTimeout+0x184>)
 80021e2:	400a      	ands	r2, r1
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021e8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021ec:	f383 8810 	msr	PRIMASK, r3
}
 80021f0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021f2:	f3ef 8310 	mrs	r3, PRIMASK
 80021f6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80021f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021fa:	643b      	str	r3, [r7, #64]	; 0x40
 80021fc:	2301      	movs	r3, #1
 80021fe:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002202:	f383 8810 	msr	PRIMASK, r3
}
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2101      	movs	r1, #1
 8002214:	438a      	bics	r2, r1
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800221a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800221c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800221e:	f383 8810 	msr	PRIMASK, r3
}
 8002222:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2220      	movs	r2, #32
 8002228:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2220      	movs	r2, #32
 800222e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2274      	movs	r2, #116	; 0x74
 8002234:	2100      	movs	r1, #0
 8002236:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e067      	b.n	800230c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2204      	movs	r2, #4
 8002244:	4013      	ands	r3, r2
 8002246:	d050      	beq.n	80022ea <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	69da      	ldr	r2, [r3, #28]
 800224e:	2380      	movs	r3, #128	; 0x80
 8002250:	011b      	lsls	r3, r3, #4
 8002252:	401a      	ands	r2, r3
 8002254:	2380      	movs	r3, #128	; 0x80
 8002256:	011b      	lsls	r3, r3, #4
 8002258:	429a      	cmp	r2, r3
 800225a:	d146      	bne.n	80022ea <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2280      	movs	r2, #128	; 0x80
 8002262:	0112      	lsls	r2, r2, #4
 8002264:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002266:	f3ef 8310 	mrs	r3, PRIMASK
 800226a:	613b      	str	r3, [r7, #16]
  return(result);
 800226c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800226e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002270:	2301      	movs	r3, #1
 8002272:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	f383 8810 	msr	PRIMASK, r3
}
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4923      	ldr	r1, [pc, #140]	; (8002314 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002288:	400a      	ands	r2, r1
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800228e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	f383 8810 	msr	PRIMASK, r3
}
 8002296:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002298:	f3ef 8310 	mrs	r3, PRIMASK
 800229c:	61fb      	str	r3, [r7, #28]
  return(result);
 800229e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80022a2:	2301      	movs	r3, #1
 80022a4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022a6:	6a3b      	ldr	r3, [r7, #32]
 80022a8:	f383 8810 	msr	PRIMASK, r3
}
 80022ac:	46c0      	nop			; (mov r8, r8)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2101      	movs	r1, #1
 80022ba:	438a      	bics	r2, r1
 80022bc:	609a      	str	r2, [r3, #8]
 80022be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022c0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c4:	f383 8810 	msr	PRIMASK, r3
}
 80022c8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2220      	movs	r2, #32
 80022ce:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2220      	movs	r2, #32
 80022d4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2280      	movs	r2, #128	; 0x80
 80022da:	2120      	movs	r1, #32
 80022dc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2274      	movs	r2, #116	; 0x74
 80022e2:	2100      	movs	r1, #0
 80022e4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e010      	b.n	800230c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	69db      	ldr	r3, [r3, #28]
 80022f0:	68ba      	ldr	r2, [r7, #8]
 80022f2:	4013      	ands	r3, r2
 80022f4:	68ba      	ldr	r2, [r7, #8]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	425a      	negs	r2, r3
 80022fa:	4153      	adcs	r3, r2
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	001a      	movs	r2, r3
 8002300:	1dfb      	adds	r3, r7, #7
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	429a      	cmp	r2, r3
 8002306:	d100      	bne.n	800230a <UART_WaitOnFlagUntilTimeout+0x17a>
 8002308:	e74b      	b.n	80021a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	0018      	movs	r0, r3
 800230e:	46bd      	mov	sp, r7
 8002310:	b014      	add	sp, #80	; 0x50
 8002312:	bd80      	pop	{r7, pc}
 8002314:	fffffe5f 	.word	0xfffffe5f

08002318 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b090      	sub	sp, #64	; 0x40
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	1dbb      	adds	r3, r7, #6
 8002324:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	68ba      	ldr	r2, [r7, #8]
 800232a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	1dba      	adds	r2, r7, #6
 8002330:	2158      	movs	r1, #88	; 0x58
 8002332:	8812      	ldrh	r2, [r2, #0]
 8002334:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2280      	movs	r2, #128	; 0x80
 800233a:	2100      	movs	r1, #0
 800233c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2222      	movs	r2, #34	; 0x22
 8002342:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002348:	2b00      	cmp	r3, #0
 800234a:	d02b      	beq.n	80023a4 <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002350:	4a3f      	ldr	r2, [pc, #252]	; (8002450 <UART_Start_Receive_DMA+0x138>)
 8002352:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002358:	4a3e      	ldr	r2, [pc, #248]	; (8002454 <UART_Start_Receive_DMA+0x13c>)
 800235a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002360:	4a3d      	ldr	r2, [pc, #244]	; (8002458 <UART_Start_Receive_DMA+0x140>)
 8002362:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002368:	2200      	movs	r2, #0
 800236a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	3324      	adds	r3, #36	; 0x24
 8002376:	0019      	movs	r1, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800237c:	001a      	movs	r2, r3
 800237e:	1dbb      	adds	r3, r7, #6
 8002380:	881b      	ldrh	r3, [r3, #0]
 8002382:	f7fe fbfd 	bl	8000b80 <HAL_DMA_Start_IT>
 8002386:	1e03      	subs	r3, r0, #0
 8002388:	d00c      	beq.n	80023a4 <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2280      	movs	r2, #128	; 0x80
 800238e:	2110      	movs	r1, #16
 8002390:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2274      	movs	r2, #116	; 0x74
 8002396:	2100      	movs	r1, #0
 8002398:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2220      	movs	r2, #32
 800239e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e050      	b.n	8002446 <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2274      	movs	r2, #116	; 0x74
 80023a8:	2100      	movs	r1, #0
 80023aa:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023ac:	f3ef 8310 	mrs	r3, PRIMASK
 80023b0:	613b      	str	r3, [r7, #16]
  return(result);
 80023b2:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80023b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023b6:	2301      	movs	r3, #1
 80023b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	f383 8810 	msr	PRIMASK, r3
}
 80023c0:	46c0      	nop			; (mov r8, r8)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2180      	movs	r1, #128	; 0x80
 80023ce:	0049      	lsls	r1, r1, #1
 80023d0:	430a      	orrs	r2, r1
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023d6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	f383 8810 	msr	PRIMASK, r3
}
 80023de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023e0:	f3ef 8310 	mrs	r3, PRIMASK
 80023e4:	61fb      	str	r3, [r7, #28]
  return(result);
 80023e6:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80023ea:	2301      	movs	r3, #1
 80023ec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	f383 8810 	msr	PRIMASK, r3
}
 80023f4:	46c0      	nop			; (mov r8, r8)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2101      	movs	r1, #1
 8002402:	430a      	orrs	r2, r1
 8002404:	609a      	str	r2, [r3, #8]
 8002406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002408:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	f383 8810 	msr	PRIMASK, r3
}
 8002410:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002412:	f3ef 8310 	mrs	r3, PRIMASK
 8002416:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002418:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800241a:	637b      	str	r3, [r7, #52]	; 0x34
 800241c:	2301      	movs	r3, #1
 800241e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002422:	f383 8810 	msr	PRIMASK, r3
}
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2140      	movs	r1, #64	; 0x40
 8002434:	430a      	orrs	r2, r1
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800243a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800243c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800243e:	f383 8810 	msr	PRIMASK, r3
}
 8002442:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8002444:	2300      	movs	r3, #0
}
 8002446:	0018      	movs	r0, r3
 8002448:	46bd      	mov	sp, r7
 800244a:	b010      	add	sp, #64	; 0x40
 800244c:	bd80      	pop	{r7, pc}
 800244e:	46c0      	nop			; (mov r8, r8)
 8002450:	08002569 	.word	0x08002569
 8002454:	0800268d 	.word	0x0800268d
 8002458:	080026c9 	.word	0x080026c9

0800245c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002464:	f3ef 8310 	mrs	r3, PRIMASK
 8002468:	60bb      	str	r3, [r7, #8]
  return(result);
 800246a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	2301      	movs	r3, #1
 8002470:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f383 8810 	msr	PRIMASK, r3
}
 8002478:	46c0      	nop			; (mov r8, r8)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	21c0      	movs	r1, #192	; 0xc0
 8002486:	438a      	bics	r2, r1
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	f383 8810 	msr	PRIMASK, r3
}
 8002494:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2220      	movs	r2, #32
 800249a:	679a      	str	r2, [r3, #120]	; 0x78
}
 800249c:	46c0      	nop			; (mov r8, r8)
 800249e:	46bd      	mov	sp, r7
 80024a0:	b006      	add	sp, #24
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08e      	sub	sp, #56	; 0x38
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024ac:	f3ef 8310 	mrs	r3, PRIMASK
 80024b0:	617b      	str	r3, [r7, #20]
  return(result);
 80024b2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024b4:	637b      	str	r3, [r7, #52]	; 0x34
 80024b6:	2301      	movs	r3, #1
 80024b8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	f383 8810 	msr	PRIMASK, r3
}
 80024c0:	46c0      	nop			; (mov r8, r8)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4925      	ldr	r1, [pc, #148]	; (8002564 <UART_EndRxTransfer+0xc0>)
 80024ce:	400a      	ands	r2, r1
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	f383 8810 	msr	PRIMASK, r3
}
 80024dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024de:	f3ef 8310 	mrs	r3, PRIMASK
 80024e2:	623b      	str	r3, [r7, #32]
  return(result);
 80024e4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024e6:	633b      	str	r3, [r7, #48]	; 0x30
 80024e8:	2301      	movs	r3, #1
 80024ea:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ee:	f383 8810 	msr	PRIMASK, r3
}
 80024f2:	46c0      	nop			; (mov r8, r8)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2101      	movs	r1, #1
 8002500:	438a      	bics	r2, r1
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002506:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800250a:	f383 8810 	msr	PRIMASK, r3
}
 800250e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002514:	2b01      	cmp	r3, #1
 8002516:	d118      	bne.n	800254a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002518:	f3ef 8310 	mrs	r3, PRIMASK
 800251c:	60bb      	str	r3, [r7, #8]
  return(result);
 800251e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002520:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002522:	2301      	movs	r3, #1
 8002524:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f383 8810 	msr	PRIMASK, r3
}
 800252c:	46c0      	nop			; (mov r8, r8)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2110      	movs	r1, #16
 800253a:	438a      	bics	r2, r1
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002540:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	f383 8810 	msr	PRIMASK, r3
}
 8002548:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2220      	movs	r2, #32
 800254e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	665a      	str	r2, [r3, #100]	; 0x64
}
 800255c:	46c0      	nop			; (mov r8, r8)
 800255e:	46bd      	mov	sp, r7
 8002560:	b00e      	add	sp, #56	; 0x38
 8002562:	bd80      	pop	{r7, pc}
 8002564:	fffffedf 	.word	0xfffffedf

08002568 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b094      	sub	sp, #80	; 0x50
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002574:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	2b20      	cmp	r3, #32
 800257c:	d06e      	beq.n	800265c <UART_DMAReceiveCplt+0xf4>
  {
    huart->RxXferCount = 0U;
 800257e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002580:	225a      	movs	r2, #90	; 0x5a
 8002582:	2100      	movs	r1, #0
 8002584:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002586:	f3ef 8310 	mrs	r3, PRIMASK
 800258a:	61bb      	str	r3, [r7, #24]
  return(result);
 800258c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800258e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002590:	2301      	movs	r3, #1
 8002592:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	f383 8810 	msr	PRIMASK, r3
}
 800259a:	46c0      	nop			; (mov r8, r8)
 800259c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4938      	ldr	r1, [pc, #224]	; (8002688 <UART_DMAReceiveCplt+0x120>)
 80025a8:	400a      	ands	r2, r1
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025ae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025b0:	6a3b      	ldr	r3, [r7, #32]
 80025b2:	f383 8810 	msr	PRIMASK, r3
}
 80025b6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025b8:	f3ef 8310 	mrs	r3, PRIMASK
 80025bc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80025be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025c0:	647b      	str	r3, [r7, #68]	; 0x44
 80025c2:	2301      	movs	r3, #1
 80025c4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c8:	f383 8810 	msr	PRIMASK, r3
}
 80025cc:	46c0      	nop			; (mov r8, r8)
 80025ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	689a      	ldr	r2, [r3, #8]
 80025d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2101      	movs	r1, #1
 80025da:	438a      	bics	r2, r1
 80025dc:	609a      	str	r2, [r3, #8]
 80025de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025e4:	f383 8810 	msr	PRIMASK, r3
}
 80025e8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025ea:	f3ef 8310 	mrs	r3, PRIMASK
 80025ee:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80025f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025f2:	643b      	str	r3, [r7, #64]	; 0x40
 80025f4:	2301      	movs	r3, #1
 80025f6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025fa:	f383 8810 	msr	PRIMASK, r3
}
 80025fe:	46c0      	nop			; (mov r8, r8)
 8002600:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689a      	ldr	r2, [r3, #8]
 8002606:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2140      	movs	r1, #64	; 0x40
 800260c:	438a      	bics	r2, r1
 800260e:	609a      	str	r2, [r3, #8]
 8002610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002612:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002616:	f383 8810 	msr	PRIMASK, r3
}
 800261a:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800261c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800261e:	2220      	movs	r2, #32
 8002620:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002622:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002624:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002626:	2b01      	cmp	r3, #1
 8002628:	d118      	bne.n	800265c <UART_DMAReceiveCplt+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800262a:	f3ef 8310 	mrs	r3, PRIMASK
 800262e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002630:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002632:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002634:	2301      	movs	r3, #1
 8002636:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	f383 8810 	msr	PRIMASK, r3
}
 800263e:	46c0      	nop			; (mov r8, r8)
 8002640:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2110      	movs	r1, #16
 800264c:	438a      	bics	r2, r1
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002652:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	f383 8810 	msr	PRIMASK, r3
}
 800265a:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800265c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800265e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002660:	2b01      	cmp	r3, #1
 8002662:	d108      	bne.n	8002676 <UART_DMAReceiveCplt+0x10e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002664:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002666:	2258      	movs	r2, #88	; 0x58
 8002668:	5a9a      	ldrh	r2, [r3, r2]
 800266a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800266c:	0011      	movs	r1, r2
 800266e:	0018      	movs	r0, r3
 8002670:	f7ff fb46 	bl	8001d00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002674:	e003      	b.n	800267e <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 8002676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002678:	0018      	movs	r0, r3
 800267a:	f7ff fb29 	bl	8001cd0 <HAL_UART_RxCpltCallback>
}
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	46bd      	mov	sp, r7
 8002682:	b014      	add	sp, #80	; 0x50
 8002684:	bd80      	pop	{r7, pc}
 8002686:	46c0      	nop			; (mov r8, r8)
 8002688:	fffffeff 	.word	0xfffffeff

0800268c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002698:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d10a      	bne.n	80026b8 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2258      	movs	r2, #88	; 0x58
 80026a6:	5a9b      	ldrh	r3, [r3, r2]
 80026a8:	085b      	lsrs	r3, r3, #1
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	0011      	movs	r1, r2
 80026b0:	0018      	movs	r0, r3
 80026b2:	f7ff fb25 	bl	8001d00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80026b6:	e003      	b.n	80026c0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	0018      	movs	r0, r3
 80026bc:	f7ff fb10 	bl	8001ce0 <HAL_UART_RxHalfCpltCallback>
}
 80026c0:	46c0      	nop			; (mov r8, r8)
 80026c2:	46bd      	mov	sp, r7
 80026c4:	b004      	add	sp, #16
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026da:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026e0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	2280      	movs	r2, #128	; 0x80
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b80      	cmp	r3, #128	; 0x80
 80026ee:	d10a      	bne.n	8002706 <UART_DMAError+0x3e>
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	2b21      	cmp	r3, #33	; 0x21
 80026f4:	d107      	bne.n	8002706 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	2252      	movs	r2, #82	; 0x52
 80026fa:	2100      	movs	r1, #0
 80026fc:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	0018      	movs	r0, r3
 8002702:	f7ff feab 	bl	800245c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	2240      	movs	r2, #64	; 0x40
 800270e:	4013      	ands	r3, r2
 8002710:	2b40      	cmp	r3, #64	; 0x40
 8002712:	d10a      	bne.n	800272a <UART_DMAError+0x62>
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2b22      	cmp	r3, #34	; 0x22
 8002718:	d107      	bne.n	800272a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	225a      	movs	r2, #90	; 0x5a
 800271e:	2100      	movs	r1, #0
 8002720:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	0018      	movs	r0, r3
 8002726:	f7ff febd 	bl	80024a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	2280      	movs	r2, #128	; 0x80
 800272e:	589b      	ldr	r3, [r3, r2]
 8002730:	2210      	movs	r2, #16
 8002732:	431a      	orrs	r2, r3
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	2180      	movs	r1, #128	; 0x80
 8002738:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	0018      	movs	r0, r3
 800273e:	f7ff fad7 	bl	8001cf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002742:	46c0      	nop			; (mov r8, r8)
 8002744:	46bd      	mov	sp, r7
 8002746:	b006      	add	sp, #24
 8002748:	bd80      	pop	{r7, pc}
	...

0800274c <std>:
 800274c:	2300      	movs	r3, #0
 800274e:	b510      	push	{r4, lr}
 8002750:	0004      	movs	r4, r0
 8002752:	6003      	str	r3, [r0, #0]
 8002754:	6043      	str	r3, [r0, #4]
 8002756:	6083      	str	r3, [r0, #8]
 8002758:	8181      	strh	r1, [r0, #12]
 800275a:	6643      	str	r3, [r0, #100]	; 0x64
 800275c:	0019      	movs	r1, r3
 800275e:	81c2      	strh	r2, [r0, #14]
 8002760:	6103      	str	r3, [r0, #16]
 8002762:	6143      	str	r3, [r0, #20]
 8002764:	6183      	str	r3, [r0, #24]
 8002766:	2208      	movs	r2, #8
 8002768:	305c      	adds	r0, #92	; 0x5c
 800276a:	f000 f8fd 	bl	8002968 <memset>
 800276e:	4b05      	ldr	r3, [pc, #20]	; (8002784 <std+0x38>)
 8002770:	6224      	str	r4, [r4, #32]
 8002772:	6263      	str	r3, [r4, #36]	; 0x24
 8002774:	4b04      	ldr	r3, [pc, #16]	; (8002788 <std+0x3c>)
 8002776:	62a3      	str	r3, [r4, #40]	; 0x28
 8002778:	4b04      	ldr	r3, [pc, #16]	; (800278c <std+0x40>)
 800277a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800277c:	4b04      	ldr	r3, [pc, #16]	; (8002790 <std+0x44>)
 800277e:	6323      	str	r3, [r4, #48]	; 0x30
 8002780:	bd10      	pop	{r4, pc}
 8002782:	46c0      	nop			; (mov r8, r8)
 8002784:	080028d1 	.word	0x080028d1
 8002788:	080028f9 	.word	0x080028f9
 800278c:	08002931 	.word	0x08002931
 8002790:	0800295d 	.word	0x0800295d

08002794 <stdio_exit_handler>:
 8002794:	b510      	push	{r4, lr}
 8002796:	4a03      	ldr	r2, [pc, #12]	; (80027a4 <stdio_exit_handler+0x10>)
 8002798:	4903      	ldr	r1, [pc, #12]	; (80027a8 <stdio_exit_handler+0x14>)
 800279a:	4804      	ldr	r0, [pc, #16]	; (80027ac <stdio_exit_handler+0x18>)
 800279c:	f000 f86c 	bl	8002878 <_fwalk_sglue>
 80027a0:	bd10      	pop	{r4, pc}
 80027a2:	46c0      	nop			; (mov r8, r8)
 80027a4:	2000000c 	.word	0x2000000c
 80027a8:	08003305 	.word	0x08003305
 80027ac:	20000018 	.word	0x20000018

080027b0 <cleanup_stdio>:
 80027b0:	6841      	ldr	r1, [r0, #4]
 80027b2:	4b0b      	ldr	r3, [pc, #44]	; (80027e0 <cleanup_stdio+0x30>)
 80027b4:	b510      	push	{r4, lr}
 80027b6:	0004      	movs	r4, r0
 80027b8:	4299      	cmp	r1, r3
 80027ba:	d001      	beq.n	80027c0 <cleanup_stdio+0x10>
 80027bc:	f000 fda2 	bl	8003304 <_fflush_r>
 80027c0:	68a1      	ldr	r1, [r4, #8]
 80027c2:	4b08      	ldr	r3, [pc, #32]	; (80027e4 <cleanup_stdio+0x34>)
 80027c4:	4299      	cmp	r1, r3
 80027c6:	d002      	beq.n	80027ce <cleanup_stdio+0x1e>
 80027c8:	0020      	movs	r0, r4
 80027ca:	f000 fd9b 	bl	8003304 <_fflush_r>
 80027ce:	68e1      	ldr	r1, [r4, #12]
 80027d0:	4b05      	ldr	r3, [pc, #20]	; (80027e8 <cleanup_stdio+0x38>)
 80027d2:	4299      	cmp	r1, r3
 80027d4:	d002      	beq.n	80027dc <cleanup_stdio+0x2c>
 80027d6:	0020      	movs	r0, r4
 80027d8:	f000 fd94 	bl	8003304 <_fflush_r>
 80027dc:	bd10      	pop	{r4, pc}
 80027de:	46c0      	nop			; (mov r8, r8)
 80027e0:	2000029c 	.word	0x2000029c
 80027e4:	20000304 	.word	0x20000304
 80027e8:	2000036c 	.word	0x2000036c

080027ec <global_stdio_init.part.0>:
 80027ec:	b510      	push	{r4, lr}
 80027ee:	4b09      	ldr	r3, [pc, #36]	; (8002814 <global_stdio_init.part.0+0x28>)
 80027f0:	4a09      	ldr	r2, [pc, #36]	; (8002818 <global_stdio_init.part.0+0x2c>)
 80027f2:	2104      	movs	r1, #4
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	4809      	ldr	r0, [pc, #36]	; (800281c <global_stdio_init.part.0+0x30>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	f7ff ffa7 	bl	800274c <std>
 80027fe:	2201      	movs	r2, #1
 8002800:	2109      	movs	r1, #9
 8002802:	4807      	ldr	r0, [pc, #28]	; (8002820 <global_stdio_init.part.0+0x34>)
 8002804:	f7ff ffa2 	bl	800274c <std>
 8002808:	2202      	movs	r2, #2
 800280a:	2112      	movs	r1, #18
 800280c:	4805      	ldr	r0, [pc, #20]	; (8002824 <global_stdio_init.part.0+0x38>)
 800280e:	f7ff ff9d 	bl	800274c <std>
 8002812:	bd10      	pop	{r4, pc}
 8002814:	200003d4 	.word	0x200003d4
 8002818:	08002795 	.word	0x08002795
 800281c:	2000029c 	.word	0x2000029c
 8002820:	20000304 	.word	0x20000304
 8002824:	2000036c 	.word	0x2000036c

08002828 <__sfp_lock_acquire>:
 8002828:	b510      	push	{r4, lr}
 800282a:	4802      	ldr	r0, [pc, #8]	; (8002834 <__sfp_lock_acquire+0xc>)
 800282c:	f000 f91c 	bl	8002a68 <__retarget_lock_acquire_recursive>
 8002830:	bd10      	pop	{r4, pc}
 8002832:	46c0      	nop			; (mov r8, r8)
 8002834:	200003dd 	.word	0x200003dd

08002838 <__sfp_lock_release>:
 8002838:	b510      	push	{r4, lr}
 800283a:	4802      	ldr	r0, [pc, #8]	; (8002844 <__sfp_lock_release+0xc>)
 800283c:	f000 f915 	bl	8002a6a <__retarget_lock_release_recursive>
 8002840:	bd10      	pop	{r4, pc}
 8002842:	46c0      	nop			; (mov r8, r8)
 8002844:	200003dd 	.word	0x200003dd

08002848 <__sinit>:
 8002848:	b510      	push	{r4, lr}
 800284a:	0004      	movs	r4, r0
 800284c:	f7ff ffec 	bl	8002828 <__sfp_lock_acquire>
 8002850:	6a23      	ldr	r3, [r4, #32]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d002      	beq.n	800285c <__sinit+0x14>
 8002856:	f7ff ffef 	bl	8002838 <__sfp_lock_release>
 800285a:	bd10      	pop	{r4, pc}
 800285c:	4b04      	ldr	r3, [pc, #16]	; (8002870 <__sinit+0x28>)
 800285e:	6223      	str	r3, [r4, #32]
 8002860:	4b04      	ldr	r3, [pc, #16]	; (8002874 <__sinit+0x2c>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1f6      	bne.n	8002856 <__sinit+0xe>
 8002868:	f7ff ffc0 	bl	80027ec <global_stdio_init.part.0>
 800286c:	e7f3      	b.n	8002856 <__sinit+0xe>
 800286e:	46c0      	nop			; (mov r8, r8)
 8002870:	080027b1 	.word	0x080027b1
 8002874:	200003d4 	.word	0x200003d4

08002878 <_fwalk_sglue>:
 8002878:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800287a:	0014      	movs	r4, r2
 800287c:	2600      	movs	r6, #0
 800287e:	9000      	str	r0, [sp, #0]
 8002880:	9101      	str	r1, [sp, #4]
 8002882:	68a5      	ldr	r5, [r4, #8]
 8002884:	6867      	ldr	r7, [r4, #4]
 8002886:	3f01      	subs	r7, #1
 8002888:	d504      	bpl.n	8002894 <_fwalk_sglue+0x1c>
 800288a:	6824      	ldr	r4, [r4, #0]
 800288c:	2c00      	cmp	r4, #0
 800288e:	d1f8      	bne.n	8002882 <_fwalk_sglue+0xa>
 8002890:	0030      	movs	r0, r6
 8002892:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002894:	89ab      	ldrh	r3, [r5, #12]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d908      	bls.n	80028ac <_fwalk_sglue+0x34>
 800289a:	220e      	movs	r2, #14
 800289c:	5eab      	ldrsh	r3, [r5, r2]
 800289e:	3301      	adds	r3, #1
 80028a0:	d004      	beq.n	80028ac <_fwalk_sglue+0x34>
 80028a2:	0029      	movs	r1, r5
 80028a4:	9800      	ldr	r0, [sp, #0]
 80028a6:	9b01      	ldr	r3, [sp, #4]
 80028a8:	4798      	blx	r3
 80028aa:	4306      	orrs	r6, r0
 80028ac:	3568      	adds	r5, #104	; 0x68
 80028ae:	e7ea      	b.n	8002886 <_fwalk_sglue+0xe>

080028b0 <iprintf>:
 80028b0:	b40f      	push	{r0, r1, r2, r3}
 80028b2:	b507      	push	{r0, r1, r2, lr}
 80028b4:	4905      	ldr	r1, [pc, #20]	; (80028cc <iprintf+0x1c>)
 80028b6:	ab04      	add	r3, sp, #16
 80028b8:	6808      	ldr	r0, [r1, #0]
 80028ba:	cb04      	ldmia	r3!, {r2}
 80028bc:	6881      	ldr	r1, [r0, #8]
 80028be:	9301      	str	r3, [sp, #4]
 80028c0:	f000 f9fa 	bl	8002cb8 <_vfiprintf_r>
 80028c4:	b003      	add	sp, #12
 80028c6:	bc08      	pop	{r3}
 80028c8:	b004      	add	sp, #16
 80028ca:	4718      	bx	r3
 80028cc:	20000064 	.word	0x20000064

080028d0 <__sread>:
 80028d0:	b570      	push	{r4, r5, r6, lr}
 80028d2:	000c      	movs	r4, r1
 80028d4:	250e      	movs	r5, #14
 80028d6:	5f49      	ldrsh	r1, [r1, r5]
 80028d8:	f000 f874 	bl	80029c4 <_read_r>
 80028dc:	2800      	cmp	r0, #0
 80028de:	db03      	blt.n	80028e8 <__sread+0x18>
 80028e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028e2:	181b      	adds	r3, r3, r0
 80028e4:	6563      	str	r3, [r4, #84]	; 0x54
 80028e6:	bd70      	pop	{r4, r5, r6, pc}
 80028e8:	89a3      	ldrh	r3, [r4, #12]
 80028ea:	4a02      	ldr	r2, [pc, #8]	; (80028f4 <__sread+0x24>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	81a3      	strh	r3, [r4, #12]
 80028f0:	e7f9      	b.n	80028e6 <__sread+0x16>
 80028f2:	46c0      	nop			; (mov r8, r8)
 80028f4:	ffffefff 	.word	0xffffefff

080028f8 <__swrite>:
 80028f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028fa:	001f      	movs	r7, r3
 80028fc:	898b      	ldrh	r3, [r1, #12]
 80028fe:	0005      	movs	r5, r0
 8002900:	000c      	movs	r4, r1
 8002902:	0016      	movs	r6, r2
 8002904:	05db      	lsls	r3, r3, #23
 8002906:	d505      	bpl.n	8002914 <__swrite+0x1c>
 8002908:	230e      	movs	r3, #14
 800290a:	5ec9      	ldrsh	r1, [r1, r3]
 800290c:	2200      	movs	r2, #0
 800290e:	2302      	movs	r3, #2
 8002910:	f000 f844 	bl	800299c <_lseek_r>
 8002914:	89a3      	ldrh	r3, [r4, #12]
 8002916:	4a05      	ldr	r2, [pc, #20]	; (800292c <__swrite+0x34>)
 8002918:	0028      	movs	r0, r5
 800291a:	4013      	ands	r3, r2
 800291c:	81a3      	strh	r3, [r4, #12]
 800291e:	0032      	movs	r2, r6
 8002920:	230e      	movs	r3, #14
 8002922:	5ee1      	ldrsh	r1, [r4, r3]
 8002924:	003b      	movs	r3, r7
 8002926:	f000 f861 	bl	80029ec <_write_r>
 800292a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800292c:	ffffefff 	.word	0xffffefff

08002930 <__sseek>:
 8002930:	b570      	push	{r4, r5, r6, lr}
 8002932:	000c      	movs	r4, r1
 8002934:	250e      	movs	r5, #14
 8002936:	5f49      	ldrsh	r1, [r1, r5]
 8002938:	f000 f830 	bl	800299c <_lseek_r>
 800293c:	89a3      	ldrh	r3, [r4, #12]
 800293e:	1c42      	adds	r2, r0, #1
 8002940:	d103      	bne.n	800294a <__sseek+0x1a>
 8002942:	4a05      	ldr	r2, [pc, #20]	; (8002958 <__sseek+0x28>)
 8002944:	4013      	ands	r3, r2
 8002946:	81a3      	strh	r3, [r4, #12]
 8002948:	bd70      	pop	{r4, r5, r6, pc}
 800294a:	2280      	movs	r2, #128	; 0x80
 800294c:	0152      	lsls	r2, r2, #5
 800294e:	4313      	orrs	r3, r2
 8002950:	81a3      	strh	r3, [r4, #12]
 8002952:	6560      	str	r0, [r4, #84]	; 0x54
 8002954:	e7f8      	b.n	8002948 <__sseek+0x18>
 8002956:	46c0      	nop			; (mov r8, r8)
 8002958:	ffffefff 	.word	0xffffefff

0800295c <__sclose>:
 800295c:	b510      	push	{r4, lr}
 800295e:	230e      	movs	r3, #14
 8002960:	5ec9      	ldrsh	r1, [r1, r3]
 8002962:	f000 f809 	bl	8002978 <_close_r>
 8002966:	bd10      	pop	{r4, pc}

08002968 <memset>:
 8002968:	0003      	movs	r3, r0
 800296a:	1882      	adds	r2, r0, r2
 800296c:	4293      	cmp	r3, r2
 800296e:	d100      	bne.n	8002972 <memset+0xa>
 8002970:	4770      	bx	lr
 8002972:	7019      	strb	r1, [r3, #0]
 8002974:	3301      	adds	r3, #1
 8002976:	e7f9      	b.n	800296c <memset+0x4>

08002978 <_close_r>:
 8002978:	2300      	movs	r3, #0
 800297a:	b570      	push	{r4, r5, r6, lr}
 800297c:	4d06      	ldr	r5, [pc, #24]	; (8002998 <_close_r+0x20>)
 800297e:	0004      	movs	r4, r0
 8002980:	0008      	movs	r0, r1
 8002982:	602b      	str	r3, [r5, #0]
 8002984:	f7fd fedf 	bl	8000746 <_close>
 8002988:	1c43      	adds	r3, r0, #1
 800298a:	d103      	bne.n	8002994 <_close_r+0x1c>
 800298c:	682b      	ldr	r3, [r5, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d000      	beq.n	8002994 <_close_r+0x1c>
 8002992:	6023      	str	r3, [r4, #0]
 8002994:	bd70      	pop	{r4, r5, r6, pc}
 8002996:	46c0      	nop			; (mov r8, r8)
 8002998:	200003d8 	.word	0x200003d8

0800299c <_lseek_r>:
 800299c:	b570      	push	{r4, r5, r6, lr}
 800299e:	0004      	movs	r4, r0
 80029a0:	0008      	movs	r0, r1
 80029a2:	0011      	movs	r1, r2
 80029a4:	001a      	movs	r2, r3
 80029a6:	2300      	movs	r3, #0
 80029a8:	4d05      	ldr	r5, [pc, #20]	; (80029c0 <_lseek_r+0x24>)
 80029aa:	602b      	str	r3, [r5, #0]
 80029ac:	f7fd feec 	bl	8000788 <_lseek>
 80029b0:	1c43      	adds	r3, r0, #1
 80029b2:	d103      	bne.n	80029bc <_lseek_r+0x20>
 80029b4:	682b      	ldr	r3, [r5, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d000      	beq.n	80029bc <_lseek_r+0x20>
 80029ba:	6023      	str	r3, [r4, #0]
 80029bc:	bd70      	pop	{r4, r5, r6, pc}
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	200003d8 	.word	0x200003d8

080029c4 <_read_r>:
 80029c4:	b570      	push	{r4, r5, r6, lr}
 80029c6:	0004      	movs	r4, r0
 80029c8:	0008      	movs	r0, r1
 80029ca:	0011      	movs	r1, r2
 80029cc:	001a      	movs	r2, r3
 80029ce:	2300      	movs	r3, #0
 80029d0:	4d05      	ldr	r5, [pc, #20]	; (80029e8 <_read_r+0x24>)
 80029d2:	602b      	str	r3, [r5, #0]
 80029d4:	f7fd fe9a 	bl	800070c <_read>
 80029d8:	1c43      	adds	r3, r0, #1
 80029da:	d103      	bne.n	80029e4 <_read_r+0x20>
 80029dc:	682b      	ldr	r3, [r5, #0]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d000      	beq.n	80029e4 <_read_r+0x20>
 80029e2:	6023      	str	r3, [r4, #0]
 80029e4:	bd70      	pop	{r4, r5, r6, pc}
 80029e6:	46c0      	nop			; (mov r8, r8)
 80029e8:	200003d8 	.word	0x200003d8

080029ec <_write_r>:
 80029ec:	b570      	push	{r4, r5, r6, lr}
 80029ee:	0004      	movs	r4, r0
 80029f0:	0008      	movs	r0, r1
 80029f2:	0011      	movs	r1, r2
 80029f4:	001a      	movs	r2, r3
 80029f6:	2300      	movs	r3, #0
 80029f8:	4d05      	ldr	r5, [pc, #20]	; (8002a10 <_write_r+0x24>)
 80029fa:	602b      	str	r3, [r5, #0]
 80029fc:	f7fd fc1a 	bl	8000234 <_write>
 8002a00:	1c43      	adds	r3, r0, #1
 8002a02:	d103      	bne.n	8002a0c <_write_r+0x20>
 8002a04:	682b      	ldr	r3, [r5, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d000      	beq.n	8002a0c <_write_r+0x20>
 8002a0a:	6023      	str	r3, [r4, #0]
 8002a0c:	bd70      	pop	{r4, r5, r6, pc}
 8002a0e:	46c0      	nop			; (mov r8, r8)
 8002a10:	200003d8 	.word	0x200003d8

08002a14 <__errno>:
 8002a14:	4b01      	ldr	r3, [pc, #4]	; (8002a1c <__errno+0x8>)
 8002a16:	6818      	ldr	r0, [r3, #0]
 8002a18:	4770      	bx	lr
 8002a1a:	46c0      	nop			; (mov r8, r8)
 8002a1c:	20000064 	.word	0x20000064

08002a20 <__libc_init_array>:
 8002a20:	b570      	push	{r4, r5, r6, lr}
 8002a22:	2600      	movs	r6, #0
 8002a24:	4c0c      	ldr	r4, [pc, #48]	; (8002a58 <__libc_init_array+0x38>)
 8002a26:	4d0d      	ldr	r5, [pc, #52]	; (8002a5c <__libc_init_array+0x3c>)
 8002a28:	1b64      	subs	r4, r4, r5
 8002a2a:	10a4      	asrs	r4, r4, #2
 8002a2c:	42a6      	cmp	r6, r4
 8002a2e:	d109      	bne.n	8002a44 <__libc_init_array+0x24>
 8002a30:	2600      	movs	r6, #0
 8002a32:	f000 fde1 	bl	80035f8 <_init>
 8002a36:	4c0a      	ldr	r4, [pc, #40]	; (8002a60 <__libc_init_array+0x40>)
 8002a38:	4d0a      	ldr	r5, [pc, #40]	; (8002a64 <__libc_init_array+0x44>)
 8002a3a:	1b64      	subs	r4, r4, r5
 8002a3c:	10a4      	asrs	r4, r4, #2
 8002a3e:	42a6      	cmp	r6, r4
 8002a40:	d105      	bne.n	8002a4e <__libc_init_array+0x2e>
 8002a42:	bd70      	pop	{r4, r5, r6, pc}
 8002a44:	00b3      	lsls	r3, r6, #2
 8002a46:	58eb      	ldr	r3, [r5, r3]
 8002a48:	4798      	blx	r3
 8002a4a:	3601      	adds	r6, #1
 8002a4c:	e7ee      	b.n	8002a2c <__libc_init_array+0xc>
 8002a4e:	00b3      	lsls	r3, r6, #2
 8002a50:	58eb      	ldr	r3, [r5, r3]
 8002a52:	4798      	blx	r3
 8002a54:	3601      	adds	r6, #1
 8002a56:	e7f2      	b.n	8002a3e <__libc_init_array+0x1e>
 8002a58:	0800368c 	.word	0x0800368c
 8002a5c:	0800368c 	.word	0x0800368c
 8002a60:	08003690 	.word	0x08003690
 8002a64:	0800368c 	.word	0x0800368c

08002a68 <__retarget_lock_acquire_recursive>:
 8002a68:	4770      	bx	lr

08002a6a <__retarget_lock_release_recursive>:
 8002a6a:	4770      	bx	lr

08002a6c <_free_r>:
 8002a6c:	b570      	push	{r4, r5, r6, lr}
 8002a6e:	0005      	movs	r5, r0
 8002a70:	2900      	cmp	r1, #0
 8002a72:	d010      	beq.n	8002a96 <_free_r+0x2a>
 8002a74:	1f0c      	subs	r4, r1, #4
 8002a76:	6823      	ldr	r3, [r4, #0]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	da00      	bge.n	8002a7e <_free_r+0x12>
 8002a7c:	18e4      	adds	r4, r4, r3
 8002a7e:	0028      	movs	r0, r5
 8002a80:	f000 f8e2 	bl	8002c48 <__malloc_lock>
 8002a84:	4a1d      	ldr	r2, [pc, #116]	; (8002afc <_free_r+0x90>)
 8002a86:	6813      	ldr	r3, [r2, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d105      	bne.n	8002a98 <_free_r+0x2c>
 8002a8c:	6063      	str	r3, [r4, #4]
 8002a8e:	6014      	str	r4, [r2, #0]
 8002a90:	0028      	movs	r0, r5
 8002a92:	f000 f8e1 	bl	8002c58 <__malloc_unlock>
 8002a96:	bd70      	pop	{r4, r5, r6, pc}
 8002a98:	42a3      	cmp	r3, r4
 8002a9a:	d908      	bls.n	8002aae <_free_r+0x42>
 8002a9c:	6820      	ldr	r0, [r4, #0]
 8002a9e:	1821      	adds	r1, r4, r0
 8002aa0:	428b      	cmp	r3, r1
 8002aa2:	d1f3      	bne.n	8002a8c <_free_r+0x20>
 8002aa4:	6819      	ldr	r1, [r3, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	1809      	adds	r1, r1, r0
 8002aaa:	6021      	str	r1, [r4, #0]
 8002aac:	e7ee      	b.n	8002a8c <_free_r+0x20>
 8002aae:	001a      	movs	r2, r3
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <_free_r+0x4e>
 8002ab6:	42a3      	cmp	r3, r4
 8002ab8:	d9f9      	bls.n	8002aae <_free_r+0x42>
 8002aba:	6811      	ldr	r1, [r2, #0]
 8002abc:	1850      	adds	r0, r2, r1
 8002abe:	42a0      	cmp	r0, r4
 8002ac0:	d10b      	bne.n	8002ada <_free_r+0x6e>
 8002ac2:	6820      	ldr	r0, [r4, #0]
 8002ac4:	1809      	adds	r1, r1, r0
 8002ac6:	1850      	adds	r0, r2, r1
 8002ac8:	6011      	str	r1, [r2, #0]
 8002aca:	4283      	cmp	r3, r0
 8002acc:	d1e0      	bne.n	8002a90 <_free_r+0x24>
 8002ace:	6818      	ldr	r0, [r3, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	1841      	adds	r1, r0, r1
 8002ad4:	6011      	str	r1, [r2, #0]
 8002ad6:	6053      	str	r3, [r2, #4]
 8002ad8:	e7da      	b.n	8002a90 <_free_r+0x24>
 8002ada:	42a0      	cmp	r0, r4
 8002adc:	d902      	bls.n	8002ae4 <_free_r+0x78>
 8002ade:	230c      	movs	r3, #12
 8002ae0:	602b      	str	r3, [r5, #0]
 8002ae2:	e7d5      	b.n	8002a90 <_free_r+0x24>
 8002ae4:	6820      	ldr	r0, [r4, #0]
 8002ae6:	1821      	adds	r1, r4, r0
 8002ae8:	428b      	cmp	r3, r1
 8002aea:	d103      	bne.n	8002af4 <_free_r+0x88>
 8002aec:	6819      	ldr	r1, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	1809      	adds	r1, r1, r0
 8002af2:	6021      	str	r1, [r4, #0]
 8002af4:	6063      	str	r3, [r4, #4]
 8002af6:	6054      	str	r4, [r2, #4]
 8002af8:	e7ca      	b.n	8002a90 <_free_r+0x24>
 8002afa:	46c0      	nop			; (mov r8, r8)
 8002afc:	200003e0 	.word	0x200003e0

08002b00 <sbrk_aligned>:
 8002b00:	b570      	push	{r4, r5, r6, lr}
 8002b02:	4e0f      	ldr	r6, [pc, #60]	; (8002b40 <sbrk_aligned+0x40>)
 8002b04:	000d      	movs	r5, r1
 8002b06:	6831      	ldr	r1, [r6, #0]
 8002b08:	0004      	movs	r4, r0
 8002b0a:	2900      	cmp	r1, #0
 8002b0c:	d102      	bne.n	8002b14 <sbrk_aligned+0x14>
 8002b0e:	f000 fccb 	bl	80034a8 <_sbrk_r>
 8002b12:	6030      	str	r0, [r6, #0]
 8002b14:	0029      	movs	r1, r5
 8002b16:	0020      	movs	r0, r4
 8002b18:	f000 fcc6 	bl	80034a8 <_sbrk_r>
 8002b1c:	1c43      	adds	r3, r0, #1
 8002b1e:	d00a      	beq.n	8002b36 <sbrk_aligned+0x36>
 8002b20:	2303      	movs	r3, #3
 8002b22:	1cc5      	adds	r5, r0, #3
 8002b24:	439d      	bics	r5, r3
 8002b26:	42a8      	cmp	r0, r5
 8002b28:	d007      	beq.n	8002b3a <sbrk_aligned+0x3a>
 8002b2a:	1a29      	subs	r1, r5, r0
 8002b2c:	0020      	movs	r0, r4
 8002b2e:	f000 fcbb 	bl	80034a8 <_sbrk_r>
 8002b32:	3001      	adds	r0, #1
 8002b34:	d101      	bne.n	8002b3a <sbrk_aligned+0x3a>
 8002b36:	2501      	movs	r5, #1
 8002b38:	426d      	negs	r5, r5
 8002b3a:	0028      	movs	r0, r5
 8002b3c:	bd70      	pop	{r4, r5, r6, pc}
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	200003e4 	.word	0x200003e4

08002b44 <_malloc_r>:
 8002b44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b46:	2203      	movs	r2, #3
 8002b48:	1ccb      	adds	r3, r1, #3
 8002b4a:	4393      	bics	r3, r2
 8002b4c:	3308      	adds	r3, #8
 8002b4e:	0006      	movs	r6, r0
 8002b50:	001f      	movs	r7, r3
 8002b52:	2b0c      	cmp	r3, #12
 8002b54:	d238      	bcs.n	8002bc8 <_malloc_r+0x84>
 8002b56:	270c      	movs	r7, #12
 8002b58:	42b9      	cmp	r1, r7
 8002b5a:	d837      	bhi.n	8002bcc <_malloc_r+0x88>
 8002b5c:	0030      	movs	r0, r6
 8002b5e:	f000 f873 	bl	8002c48 <__malloc_lock>
 8002b62:	4b38      	ldr	r3, [pc, #224]	; (8002c44 <_malloc_r+0x100>)
 8002b64:	9300      	str	r3, [sp, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	001c      	movs	r4, r3
 8002b6a:	2c00      	cmp	r4, #0
 8002b6c:	d133      	bne.n	8002bd6 <_malloc_r+0x92>
 8002b6e:	0039      	movs	r1, r7
 8002b70:	0030      	movs	r0, r6
 8002b72:	f7ff ffc5 	bl	8002b00 <sbrk_aligned>
 8002b76:	0004      	movs	r4, r0
 8002b78:	1c43      	adds	r3, r0, #1
 8002b7a:	d15e      	bne.n	8002c3a <_malloc_r+0xf6>
 8002b7c:	9b00      	ldr	r3, [sp, #0]
 8002b7e:	681c      	ldr	r4, [r3, #0]
 8002b80:	0025      	movs	r5, r4
 8002b82:	2d00      	cmp	r5, #0
 8002b84:	d14e      	bne.n	8002c24 <_malloc_r+0xe0>
 8002b86:	2c00      	cmp	r4, #0
 8002b88:	d051      	beq.n	8002c2e <_malloc_r+0xea>
 8002b8a:	6823      	ldr	r3, [r4, #0]
 8002b8c:	0029      	movs	r1, r5
 8002b8e:	18e3      	adds	r3, r4, r3
 8002b90:	0030      	movs	r0, r6
 8002b92:	9301      	str	r3, [sp, #4]
 8002b94:	f000 fc88 	bl	80034a8 <_sbrk_r>
 8002b98:	9b01      	ldr	r3, [sp, #4]
 8002b9a:	4283      	cmp	r3, r0
 8002b9c:	d147      	bne.n	8002c2e <_malloc_r+0xea>
 8002b9e:	6823      	ldr	r3, [r4, #0]
 8002ba0:	0030      	movs	r0, r6
 8002ba2:	1aff      	subs	r7, r7, r3
 8002ba4:	0039      	movs	r1, r7
 8002ba6:	f7ff ffab 	bl	8002b00 <sbrk_aligned>
 8002baa:	3001      	adds	r0, #1
 8002bac:	d03f      	beq.n	8002c2e <_malloc_r+0xea>
 8002bae:	6823      	ldr	r3, [r4, #0]
 8002bb0:	19db      	adds	r3, r3, r7
 8002bb2:	6023      	str	r3, [r4, #0]
 8002bb4:	9b00      	ldr	r3, [sp, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d040      	beq.n	8002c3e <_malloc_r+0xfa>
 8002bbc:	685a      	ldr	r2, [r3, #4]
 8002bbe:	42a2      	cmp	r2, r4
 8002bc0:	d133      	bne.n	8002c2a <_malloc_r+0xe6>
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	605a      	str	r2, [r3, #4]
 8002bc6:	e014      	b.n	8002bf2 <_malloc_r+0xae>
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	dac5      	bge.n	8002b58 <_malloc_r+0x14>
 8002bcc:	230c      	movs	r3, #12
 8002bce:	2500      	movs	r5, #0
 8002bd0:	6033      	str	r3, [r6, #0]
 8002bd2:	0028      	movs	r0, r5
 8002bd4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002bd6:	6821      	ldr	r1, [r4, #0]
 8002bd8:	1bc9      	subs	r1, r1, r7
 8002bda:	d420      	bmi.n	8002c1e <_malloc_r+0xda>
 8002bdc:	290b      	cmp	r1, #11
 8002bde:	d918      	bls.n	8002c12 <_malloc_r+0xce>
 8002be0:	19e2      	adds	r2, r4, r7
 8002be2:	6027      	str	r7, [r4, #0]
 8002be4:	42a3      	cmp	r3, r4
 8002be6:	d112      	bne.n	8002c0e <_malloc_r+0xca>
 8002be8:	9b00      	ldr	r3, [sp, #0]
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	6863      	ldr	r3, [r4, #4]
 8002bee:	6011      	str	r1, [r2, #0]
 8002bf0:	6053      	str	r3, [r2, #4]
 8002bf2:	0030      	movs	r0, r6
 8002bf4:	0025      	movs	r5, r4
 8002bf6:	f000 f82f 	bl	8002c58 <__malloc_unlock>
 8002bfa:	2207      	movs	r2, #7
 8002bfc:	350b      	adds	r5, #11
 8002bfe:	1d23      	adds	r3, r4, #4
 8002c00:	4395      	bics	r5, r2
 8002c02:	1aea      	subs	r2, r5, r3
 8002c04:	429d      	cmp	r5, r3
 8002c06:	d0e4      	beq.n	8002bd2 <_malloc_r+0x8e>
 8002c08:	1b5b      	subs	r3, r3, r5
 8002c0a:	50a3      	str	r3, [r4, r2]
 8002c0c:	e7e1      	b.n	8002bd2 <_malloc_r+0x8e>
 8002c0e:	605a      	str	r2, [r3, #4]
 8002c10:	e7ec      	b.n	8002bec <_malloc_r+0xa8>
 8002c12:	6862      	ldr	r2, [r4, #4]
 8002c14:	42a3      	cmp	r3, r4
 8002c16:	d1d5      	bne.n	8002bc4 <_malloc_r+0x80>
 8002c18:	9b00      	ldr	r3, [sp, #0]
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	e7e9      	b.n	8002bf2 <_malloc_r+0xae>
 8002c1e:	0023      	movs	r3, r4
 8002c20:	6864      	ldr	r4, [r4, #4]
 8002c22:	e7a2      	b.n	8002b6a <_malloc_r+0x26>
 8002c24:	002c      	movs	r4, r5
 8002c26:	686d      	ldr	r5, [r5, #4]
 8002c28:	e7ab      	b.n	8002b82 <_malloc_r+0x3e>
 8002c2a:	0013      	movs	r3, r2
 8002c2c:	e7c4      	b.n	8002bb8 <_malloc_r+0x74>
 8002c2e:	230c      	movs	r3, #12
 8002c30:	0030      	movs	r0, r6
 8002c32:	6033      	str	r3, [r6, #0]
 8002c34:	f000 f810 	bl	8002c58 <__malloc_unlock>
 8002c38:	e7cb      	b.n	8002bd2 <_malloc_r+0x8e>
 8002c3a:	6027      	str	r7, [r4, #0]
 8002c3c:	e7d9      	b.n	8002bf2 <_malloc_r+0xae>
 8002c3e:	605b      	str	r3, [r3, #4]
 8002c40:	deff      	udf	#255	; 0xff
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	200003e0 	.word	0x200003e0

08002c48 <__malloc_lock>:
 8002c48:	b510      	push	{r4, lr}
 8002c4a:	4802      	ldr	r0, [pc, #8]	; (8002c54 <__malloc_lock+0xc>)
 8002c4c:	f7ff ff0c 	bl	8002a68 <__retarget_lock_acquire_recursive>
 8002c50:	bd10      	pop	{r4, pc}
 8002c52:	46c0      	nop			; (mov r8, r8)
 8002c54:	200003dc 	.word	0x200003dc

08002c58 <__malloc_unlock>:
 8002c58:	b510      	push	{r4, lr}
 8002c5a:	4802      	ldr	r0, [pc, #8]	; (8002c64 <__malloc_unlock+0xc>)
 8002c5c:	f7ff ff05 	bl	8002a6a <__retarget_lock_release_recursive>
 8002c60:	bd10      	pop	{r4, pc}
 8002c62:	46c0      	nop			; (mov r8, r8)
 8002c64:	200003dc 	.word	0x200003dc

08002c68 <__sfputc_r>:
 8002c68:	6893      	ldr	r3, [r2, #8]
 8002c6a:	b510      	push	{r4, lr}
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	6093      	str	r3, [r2, #8]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	da04      	bge.n	8002c7e <__sfputc_r+0x16>
 8002c74:	6994      	ldr	r4, [r2, #24]
 8002c76:	42a3      	cmp	r3, r4
 8002c78:	db07      	blt.n	8002c8a <__sfputc_r+0x22>
 8002c7a:	290a      	cmp	r1, #10
 8002c7c:	d005      	beq.n	8002c8a <__sfputc_r+0x22>
 8002c7e:	6813      	ldr	r3, [r2, #0]
 8002c80:	1c58      	adds	r0, r3, #1
 8002c82:	6010      	str	r0, [r2, #0]
 8002c84:	7019      	strb	r1, [r3, #0]
 8002c86:	0008      	movs	r0, r1
 8002c88:	bd10      	pop	{r4, pc}
 8002c8a:	f000 fb66 	bl	800335a <__swbuf_r>
 8002c8e:	0001      	movs	r1, r0
 8002c90:	e7f9      	b.n	8002c86 <__sfputc_r+0x1e>

08002c92 <__sfputs_r>:
 8002c92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c94:	0006      	movs	r6, r0
 8002c96:	000f      	movs	r7, r1
 8002c98:	0014      	movs	r4, r2
 8002c9a:	18d5      	adds	r5, r2, r3
 8002c9c:	42ac      	cmp	r4, r5
 8002c9e:	d101      	bne.n	8002ca4 <__sfputs_r+0x12>
 8002ca0:	2000      	movs	r0, #0
 8002ca2:	e007      	b.n	8002cb4 <__sfputs_r+0x22>
 8002ca4:	7821      	ldrb	r1, [r4, #0]
 8002ca6:	003a      	movs	r2, r7
 8002ca8:	0030      	movs	r0, r6
 8002caa:	f7ff ffdd 	bl	8002c68 <__sfputc_r>
 8002cae:	3401      	adds	r4, #1
 8002cb0:	1c43      	adds	r3, r0, #1
 8002cb2:	d1f3      	bne.n	8002c9c <__sfputs_r+0xa>
 8002cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002cb8 <_vfiprintf_r>:
 8002cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cba:	b0a1      	sub	sp, #132	; 0x84
 8002cbc:	000f      	movs	r7, r1
 8002cbe:	0015      	movs	r5, r2
 8002cc0:	001e      	movs	r6, r3
 8002cc2:	9003      	str	r0, [sp, #12]
 8002cc4:	2800      	cmp	r0, #0
 8002cc6:	d004      	beq.n	8002cd2 <_vfiprintf_r+0x1a>
 8002cc8:	6a03      	ldr	r3, [r0, #32]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <_vfiprintf_r+0x1a>
 8002cce:	f7ff fdbb 	bl	8002848 <__sinit>
 8002cd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002cd4:	07db      	lsls	r3, r3, #31
 8002cd6:	d405      	bmi.n	8002ce4 <_vfiprintf_r+0x2c>
 8002cd8:	89bb      	ldrh	r3, [r7, #12]
 8002cda:	059b      	lsls	r3, r3, #22
 8002cdc:	d402      	bmi.n	8002ce4 <_vfiprintf_r+0x2c>
 8002cde:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002ce0:	f7ff fec2 	bl	8002a68 <__retarget_lock_acquire_recursive>
 8002ce4:	89bb      	ldrh	r3, [r7, #12]
 8002ce6:	071b      	lsls	r3, r3, #28
 8002ce8:	d502      	bpl.n	8002cf0 <_vfiprintf_r+0x38>
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d113      	bne.n	8002d18 <_vfiprintf_r+0x60>
 8002cf0:	0039      	movs	r1, r7
 8002cf2:	9803      	ldr	r0, [sp, #12]
 8002cf4:	f000 fb74 	bl	80033e0 <__swsetup_r>
 8002cf8:	2800      	cmp	r0, #0
 8002cfa:	d00d      	beq.n	8002d18 <_vfiprintf_r+0x60>
 8002cfc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002cfe:	07db      	lsls	r3, r3, #31
 8002d00:	d503      	bpl.n	8002d0a <_vfiprintf_r+0x52>
 8002d02:	2001      	movs	r0, #1
 8002d04:	4240      	negs	r0, r0
 8002d06:	b021      	add	sp, #132	; 0x84
 8002d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d0a:	89bb      	ldrh	r3, [r7, #12]
 8002d0c:	059b      	lsls	r3, r3, #22
 8002d0e:	d4f8      	bmi.n	8002d02 <_vfiprintf_r+0x4a>
 8002d10:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002d12:	f7ff feaa 	bl	8002a6a <__retarget_lock_release_recursive>
 8002d16:	e7f4      	b.n	8002d02 <_vfiprintf_r+0x4a>
 8002d18:	2300      	movs	r3, #0
 8002d1a:	ac08      	add	r4, sp, #32
 8002d1c:	6163      	str	r3, [r4, #20]
 8002d1e:	3320      	adds	r3, #32
 8002d20:	7663      	strb	r3, [r4, #25]
 8002d22:	3310      	adds	r3, #16
 8002d24:	76a3      	strb	r3, [r4, #26]
 8002d26:	9607      	str	r6, [sp, #28]
 8002d28:	002e      	movs	r6, r5
 8002d2a:	7833      	ldrb	r3, [r6, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <_vfiprintf_r+0x7c>
 8002d30:	2b25      	cmp	r3, #37	; 0x25
 8002d32:	d148      	bne.n	8002dc6 <_vfiprintf_r+0x10e>
 8002d34:	1b73      	subs	r3, r6, r5
 8002d36:	9305      	str	r3, [sp, #20]
 8002d38:	42ae      	cmp	r6, r5
 8002d3a:	d00b      	beq.n	8002d54 <_vfiprintf_r+0x9c>
 8002d3c:	002a      	movs	r2, r5
 8002d3e:	0039      	movs	r1, r7
 8002d40:	9803      	ldr	r0, [sp, #12]
 8002d42:	f7ff ffa6 	bl	8002c92 <__sfputs_r>
 8002d46:	3001      	adds	r0, #1
 8002d48:	d100      	bne.n	8002d4c <_vfiprintf_r+0x94>
 8002d4a:	e0af      	b.n	8002eac <_vfiprintf_r+0x1f4>
 8002d4c:	6963      	ldr	r3, [r4, #20]
 8002d4e:	9a05      	ldr	r2, [sp, #20]
 8002d50:	189b      	adds	r3, r3, r2
 8002d52:	6163      	str	r3, [r4, #20]
 8002d54:	7833      	ldrb	r3, [r6, #0]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d100      	bne.n	8002d5c <_vfiprintf_r+0xa4>
 8002d5a:	e0a7      	b.n	8002eac <_vfiprintf_r+0x1f4>
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	2300      	movs	r3, #0
 8002d60:	4252      	negs	r2, r2
 8002d62:	6062      	str	r2, [r4, #4]
 8002d64:	a904      	add	r1, sp, #16
 8002d66:	3254      	adds	r2, #84	; 0x54
 8002d68:	1852      	adds	r2, r2, r1
 8002d6a:	1c75      	adds	r5, r6, #1
 8002d6c:	6023      	str	r3, [r4, #0]
 8002d6e:	60e3      	str	r3, [r4, #12]
 8002d70:	60a3      	str	r3, [r4, #8]
 8002d72:	7013      	strb	r3, [r2, #0]
 8002d74:	65a3      	str	r3, [r4, #88]	; 0x58
 8002d76:	4b59      	ldr	r3, [pc, #356]	; (8002edc <_vfiprintf_r+0x224>)
 8002d78:	2205      	movs	r2, #5
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	7829      	ldrb	r1, [r5, #0]
 8002d7e:	9305      	str	r3, [sp, #20]
 8002d80:	f000 fba4 	bl	80034cc <memchr>
 8002d84:	1c6e      	adds	r6, r5, #1
 8002d86:	2800      	cmp	r0, #0
 8002d88:	d11f      	bne.n	8002dca <_vfiprintf_r+0x112>
 8002d8a:	6822      	ldr	r2, [r4, #0]
 8002d8c:	06d3      	lsls	r3, r2, #27
 8002d8e:	d504      	bpl.n	8002d9a <_vfiprintf_r+0xe2>
 8002d90:	2353      	movs	r3, #83	; 0x53
 8002d92:	a904      	add	r1, sp, #16
 8002d94:	185b      	adds	r3, r3, r1
 8002d96:	2120      	movs	r1, #32
 8002d98:	7019      	strb	r1, [r3, #0]
 8002d9a:	0713      	lsls	r3, r2, #28
 8002d9c:	d504      	bpl.n	8002da8 <_vfiprintf_r+0xf0>
 8002d9e:	2353      	movs	r3, #83	; 0x53
 8002da0:	a904      	add	r1, sp, #16
 8002da2:	185b      	adds	r3, r3, r1
 8002da4:	212b      	movs	r1, #43	; 0x2b
 8002da6:	7019      	strb	r1, [r3, #0]
 8002da8:	782b      	ldrb	r3, [r5, #0]
 8002daa:	2b2a      	cmp	r3, #42	; 0x2a
 8002dac:	d016      	beq.n	8002ddc <_vfiprintf_r+0x124>
 8002dae:	002e      	movs	r6, r5
 8002db0:	2100      	movs	r1, #0
 8002db2:	200a      	movs	r0, #10
 8002db4:	68e3      	ldr	r3, [r4, #12]
 8002db6:	7832      	ldrb	r2, [r6, #0]
 8002db8:	1c75      	adds	r5, r6, #1
 8002dba:	3a30      	subs	r2, #48	; 0x30
 8002dbc:	2a09      	cmp	r2, #9
 8002dbe:	d94e      	bls.n	8002e5e <_vfiprintf_r+0x1a6>
 8002dc0:	2900      	cmp	r1, #0
 8002dc2:	d111      	bne.n	8002de8 <_vfiprintf_r+0x130>
 8002dc4:	e017      	b.n	8002df6 <_vfiprintf_r+0x13e>
 8002dc6:	3601      	adds	r6, #1
 8002dc8:	e7af      	b.n	8002d2a <_vfiprintf_r+0x72>
 8002dca:	9b05      	ldr	r3, [sp, #20]
 8002dcc:	6822      	ldr	r2, [r4, #0]
 8002dce:	1ac0      	subs	r0, r0, r3
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	4083      	lsls	r3, r0
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	0035      	movs	r5, r6
 8002dd8:	6023      	str	r3, [r4, #0]
 8002dda:	e7cc      	b.n	8002d76 <_vfiprintf_r+0xbe>
 8002ddc:	9b07      	ldr	r3, [sp, #28]
 8002dde:	1d19      	adds	r1, r3, #4
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	9107      	str	r1, [sp, #28]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	db01      	blt.n	8002dec <_vfiprintf_r+0x134>
 8002de8:	930b      	str	r3, [sp, #44]	; 0x2c
 8002dea:	e004      	b.n	8002df6 <_vfiprintf_r+0x13e>
 8002dec:	425b      	negs	r3, r3
 8002dee:	60e3      	str	r3, [r4, #12]
 8002df0:	2302      	movs	r3, #2
 8002df2:	4313      	orrs	r3, r2
 8002df4:	6023      	str	r3, [r4, #0]
 8002df6:	7833      	ldrb	r3, [r6, #0]
 8002df8:	2b2e      	cmp	r3, #46	; 0x2e
 8002dfa:	d10a      	bne.n	8002e12 <_vfiprintf_r+0x15a>
 8002dfc:	7873      	ldrb	r3, [r6, #1]
 8002dfe:	2b2a      	cmp	r3, #42	; 0x2a
 8002e00:	d135      	bne.n	8002e6e <_vfiprintf_r+0x1b6>
 8002e02:	9b07      	ldr	r3, [sp, #28]
 8002e04:	3602      	adds	r6, #2
 8002e06:	1d1a      	adds	r2, r3, #4
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	9207      	str	r2, [sp, #28]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	db2b      	blt.n	8002e68 <_vfiprintf_r+0x1b0>
 8002e10:	9309      	str	r3, [sp, #36]	; 0x24
 8002e12:	4d33      	ldr	r5, [pc, #204]	; (8002ee0 <_vfiprintf_r+0x228>)
 8002e14:	2203      	movs	r2, #3
 8002e16:	0028      	movs	r0, r5
 8002e18:	7831      	ldrb	r1, [r6, #0]
 8002e1a:	f000 fb57 	bl	80034cc <memchr>
 8002e1e:	2800      	cmp	r0, #0
 8002e20:	d006      	beq.n	8002e30 <_vfiprintf_r+0x178>
 8002e22:	2340      	movs	r3, #64	; 0x40
 8002e24:	1b40      	subs	r0, r0, r5
 8002e26:	4083      	lsls	r3, r0
 8002e28:	6822      	ldr	r2, [r4, #0]
 8002e2a:	3601      	adds	r6, #1
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	6023      	str	r3, [r4, #0]
 8002e30:	7831      	ldrb	r1, [r6, #0]
 8002e32:	2206      	movs	r2, #6
 8002e34:	482b      	ldr	r0, [pc, #172]	; (8002ee4 <_vfiprintf_r+0x22c>)
 8002e36:	1c75      	adds	r5, r6, #1
 8002e38:	7621      	strb	r1, [r4, #24]
 8002e3a:	f000 fb47 	bl	80034cc <memchr>
 8002e3e:	2800      	cmp	r0, #0
 8002e40:	d043      	beq.n	8002eca <_vfiprintf_r+0x212>
 8002e42:	4b29      	ldr	r3, [pc, #164]	; (8002ee8 <_vfiprintf_r+0x230>)
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d125      	bne.n	8002e94 <_vfiprintf_r+0x1dc>
 8002e48:	2207      	movs	r2, #7
 8002e4a:	9b07      	ldr	r3, [sp, #28]
 8002e4c:	3307      	adds	r3, #7
 8002e4e:	4393      	bics	r3, r2
 8002e50:	3308      	adds	r3, #8
 8002e52:	9307      	str	r3, [sp, #28]
 8002e54:	6963      	ldr	r3, [r4, #20]
 8002e56:	9a04      	ldr	r2, [sp, #16]
 8002e58:	189b      	adds	r3, r3, r2
 8002e5a:	6163      	str	r3, [r4, #20]
 8002e5c:	e764      	b.n	8002d28 <_vfiprintf_r+0x70>
 8002e5e:	4343      	muls	r3, r0
 8002e60:	002e      	movs	r6, r5
 8002e62:	2101      	movs	r1, #1
 8002e64:	189b      	adds	r3, r3, r2
 8002e66:	e7a6      	b.n	8002db6 <_vfiprintf_r+0xfe>
 8002e68:	2301      	movs	r3, #1
 8002e6a:	425b      	negs	r3, r3
 8002e6c:	e7d0      	b.n	8002e10 <_vfiprintf_r+0x158>
 8002e6e:	2300      	movs	r3, #0
 8002e70:	200a      	movs	r0, #10
 8002e72:	001a      	movs	r2, r3
 8002e74:	3601      	adds	r6, #1
 8002e76:	6063      	str	r3, [r4, #4]
 8002e78:	7831      	ldrb	r1, [r6, #0]
 8002e7a:	1c75      	adds	r5, r6, #1
 8002e7c:	3930      	subs	r1, #48	; 0x30
 8002e7e:	2909      	cmp	r1, #9
 8002e80:	d903      	bls.n	8002e8a <_vfiprintf_r+0x1d2>
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d0c5      	beq.n	8002e12 <_vfiprintf_r+0x15a>
 8002e86:	9209      	str	r2, [sp, #36]	; 0x24
 8002e88:	e7c3      	b.n	8002e12 <_vfiprintf_r+0x15a>
 8002e8a:	4342      	muls	r2, r0
 8002e8c:	002e      	movs	r6, r5
 8002e8e:	2301      	movs	r3, #1
 8002e90:	1852      	adds	r2, r2, r1
 8002e92:	e7f1      	b.n	8002e78 <_vfiprintf_r+0x1c0>
 8002e94:	aa07      	add	r2, sp, #28
 8002e96:	9200      	str	r2, [sp, #0]
 8002e98:	0021      	movs	r1, r4
 8002e9a:	003a      	movs	r2, r7
 8002e9c:	4b13      	ldr	r3, [pc, #76]	; (8002eec <_vfiprintf_r+0x234>)
 8002e9e:	9803      	ldr	r0, [sp, #12]
 8002ea0:	e000      	b.n	8002ea4 <_vfiprintf_r+0x1ec>
 8002ea2:	bf00      	nop
 8002ea4:	9004      	str	r0, [sp, #16]
 8002ea6:	9b04      	ldr	r3, [sp, #16]
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	d1d3      	bne.n	8002e54 <_vfiprintf_r+0x19c>
 8002eac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002eae:	07db      	lsls	r3, r3, #31
 8002eb0:	d405      	bmi.n	8002ebe <_vfiprintf_r+0x206>
 8002eb2:	89bb      	ldrh	r3, [r7, #12]
 8002eb4:	059b      	lsls	r3, r3, #22
 8002eb6:	d402      	bmi.n	8002ebe <_vfiprintf_r+0x206>
 8002eb8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002eba:	f7ff fdd6 	bl	8002a6a <__retarget_lock_release_recursive>
 8002ebe:	89bb      	ldrh	r3, [r7, #12]
 8002ec0:	065b      	lsls	r3, r3, #25
 8002ec2:	d500      	bpl.n	8002ec6 <_vfiprintf_r+0x20e>
 8002ec4:	e71d      	b.n	8002d02 <_vfiprintf_r+0x4a>
 8002ec6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002ec8:	e71d      	b.n	8002d06 <_vfiprintf_r+0x4e>
 8002eca:	aa07      	add	r2, sp, #28
 8002ecc:	9200      	str	r2, [sp, #0]
 8002ece:	0021      	movs	r1, r4
 8002ed0:	003a      	movs	r2, r7
 8002ed2:	4b06      	ldr	r3, [pc, #24]	; (8002eec <_vfiprintf_r+0x234>)
 8002ed4:	9803      	ldr	r0, [sp, #12]
 8002ed6:	f000 f87b 	bl	8002fd0 <_printf_i>
 8002eda:	e7e3      	b.n	8002ea4 <_vfiprintf_r+0x1ec>
 8002edc:	08003658 	.word	0x08003658
 8002ee0:	0800365e 	.word	0x0800365e
 8002ee4:	08003662 	.word	0x08003662
 8002ee8:	00000000 	.word	0x00000000
 8002eec:	08002c93 	.word	0x08002c93

08002ef0 <_printf_common>:
 8002ef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ef2:	0016      	movs	r6, r2
 8002ef4:	9301      	str	r3, [sp, #4]
 8002ef6:	688a      	ldr	r2, [r1, #8]
 8002ef8:	690b      	ldr	r3, [r1, #16]
 8002efa:	000c      	movs	r4, r1
 8002efc:	9000      	str	r0, [sp, #0]
 8002efe:	4293      	cmp	r3, r2
 8002f00:	da00      	bge.n	8002f04 <_printf_common+0x14>
 8002f02:	0013      	movs	r3, r2
 8002f04:	0022      	movs	r2, r4
 8002f06:	6033      	str	r3, [r6, #0]
 8002f08:	3243      	adds	r2, #67	; 0x43
 8002f0a:	7812      	ldrb	r2, [r2, #0]
 8002f0c:	2a00      	cmp	r2, #0
 8002f0e:	d001      	beq.n	8002f14 <_printf_common+0x24>
 8002f10:	3301      	adds	r3, #1
 8002f12:	6033      	str	r3, [r6, #0]
 8002f14:	6823      	ldr	r3, [r4, #0]
 8002f16:	069b      	lsls	r3, r3, #26
 8002f18:	d502      	bpl.n	8002f20 <_printf_common+0x30>
 8002f1a:	6833      	ldr	r3, [r6, #0]
 8002f1c:	3302      	adds	r3, #2
 8002f1e:	6033      	str	r3, [r6, #0]
 8002f20:	6822      	ldr	r2, [r4, #0]
 8002f22:	2306      	movs	r3, #6
 8002f24:	0015      	movs	r5, r2
 8002f26:	401d      	ands	r5, r3
 8002f28:	421a      	tst	r2, r3
 8002f2a:	d027      	beq.n	8002f7c <_printf_common+0x8c>
 8002f2c:	0023      	movs	r3, r4
 8002f2e:	3343      	adds	r3, #67	; 0x43
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	1e5a      	subs	r2, r3, #1
 8002f34:	4193      	sbcs	r3, r2
 8002f36:	6822      	ldr	r2, [r4, #0]
 8002f38:	0692      	lsls	r2, r2, #26
 8002f3a:	d430      	bmi.n	8002f9e <_printf_common+0xae>
 8002f3c:	0022      	movs	r2, r4
 8002f3e:	9901      	ldr	r1, [sp, #4]
 8002f40:	9800      	ldr	r0, [sp, #0]
 8002f42:	9d08      	ldr	r5, [sp, #32]
 8002f44:	3243      	adds	r2, #67	; 0x43
 8002f46:	47a8      	blx	r5
 8002f48:	3001      	adds	r0, #1
 8002f4a:	d025      	beq.n	8002f98 <_printf_common+0xa8>
 8002f4c:	2206      	movs	r2, #6
 8002f4e:	6823      	ldr	r3, [r4, #0]
 8002f50:	2500      	movs	r5, #0
 8002f52:	4013      	ands	r3, r2
 8002f54:	2b04      	cmp	r3, #4
 8002f56:	d105      	bne.n	8002f64 <_printf_common+0x74>
 8002f58:	6833      	ldr	r3, [r6, #0]
 8002f5a:	68e5      	ldr	r5, [r4, #12]
 8002f5c:	1aed      	subs	r5, r5, r3
 8002f5e:	43eb      	mvns	r3, r5
 8002f60:	17db      	asrs	r3, r3, #31
 8002f62:	401d      	ands	r5, r3
 8002f64:	68a3      	ldr	r3, [r4, #8]
 8002f66:	6922      	ldr	r2, [r4, #16]
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	dd01      	ble.n	8002f70 <_printf_common+0x80>
 8002f6c:	1a9b      	subs	r3, r3, r2
 8002f6e:	18ed      	adds	r5, r5, r3
 8002f70:	2600      	movs	r6, #0
 8002f72:	42b5      	cmp	r5, r6
 8002f74:	d120      	bne.n	8002fb8 <_printf_common+0xc8>
 8002f76:	2000      	movs	r0, #0
 8002f78:	e010      	b.n	8002f9c <_printf_common+0xac>
 8002f7a:	3501      	adds	r5, #1
 8002f7c:	68e3      	ldr	r3, [r4, #12]
 8002f7e:	6832      	ldr	r2, [r6, #0]
 8002f80:	1a9b      	subs	r3, r3, r2
 8002f82:	42ab      	cmp	r3, r5
 8002f84:	ddd2      	ble.n	8002f2c <_printf_common+0x3c>
 8002f86:	0022      	movs	r2, r4
 8002f88:	2301      	movs	r3, #1
 8002f8a:	9901      	ldr	r1, [sp, #4]
 8002f8c:	9800      	ldr	r0, [sp, #0]
 8002f8e:	9f08      	ldr	r7, [sp, #32]
 8002f90:	3219      	adds	r2, #25
 8002f92:	47b8      	blx	r7
 8002f94:	3001      	adds	r0, #1
 8002f96:	d1f0      	bne.n	8002f7a <_printf_common+0x8a>
 8002f98:	2001      	movs	r0, #1
 8002f9a:	4240      	negs	r0, r0
 8002f9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002f9e:	2030      	movs	r0, #48	; 0x30
 8002fa0:	18e1      	adds	r1, r4, r3
 8002fa2:	3143      	adds	r1, #67	; 0x43
 8002fa4:	7008      	strb	r0, [r1, #0]
 8002fa6:	0021      	movs	r1, r4
 8002fa8:	1c5a      	adds	r2, r3, #1
 8002faa:	3145      	adds	r1, #69	; 0x45
 8002fac:	7809      	ldrb	r1, [r1, #0]
 8002fae:	18a2      	adds	r2, r4, r2
 8002fb0:	3243      	adds	r2, #67	; 0x43
 8002fb2:	3302      	adds	r3, #2
 8002fb4:	7011      	strb	r1, [r2, #0]
 8002fb6:	e7c1      	b.n	8002f3c <_printf_common+0x4c>
 8002fb8:	0022      	movs	r2, r4
 8002fba:	2301      	movs	r3, #1
 8002fbc:	9901      	ldr	r1, [sp, #4]
 8002fbe:	9800      	ldr	r0, [sp, #0]
 8002fc0:	9f08      	ldr	r7, [sp, #32]
 8002fc2:	321a      	adds	r2, #26
 8002fc4:	47b8      	blx	r7
 8002fc6:	3001      	adds	r0, #1
 8002fc8:	d0e6      	beq.n	8002f98 <_printf_common+0xa8>
 8002fca:	3601      	adds	r6, #1
 8002fcc:	e7d1      	b.n	8002f72 <_printf_common+0x82>
	...

08002fd0 <_printf_i>:
 8002fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fd2:	b08b      	sub	sp, #44	; 0x2c
 8002fd4:	9206      	str	r2, [sp, #24]
 8002fd6:	000a      	movs	r2, r1
 8002fd8:	3243      	adds	r2, #67	; 0x43
 8002fda:	9307      	str	r3, [sp, #28]
 8002fdc:	9005      	str	r0, [sp, #20]
 8002fde:	9204      	str	r2, [sp, #16]
 8002fe0:	7e0a      	ldrb	r2, [r1, #24]
 8002fe2:	000c      	movs	r4, r1
 8002fe4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002fe6:	2a78      	cmp	r2, #120	; 0x78
 8002fe8:	d809      	bhi.n	8002ffe <_printf_i+0x2e>
 8002fea:	2a62      	cmp	r2, #98	; 0x62
 8002fec:	d80b      	bhi.n	8003006 <_printf_i+0x36>
 8002fee:	2a00      	cmp	r2, #0
 8002ff0:	d100      	bne.n	8002ff4 <_printf_i+0x24>
 8002ff2:	e0be      	b.n	8003172 <_printf_i+0x1a2>
 8002ff4:	497c      	ldr	r1, [pc, #496]	; (80031e8 <_printf_i+0x218>)
 8002ff6:	9103      	str	r1, [sp, #12]
 8002ff8:	2a58      	cmp	r2, #88	; 0x58
 8002ffa:	d100      	bne.n	8002ffe <_printf_i+0x2e>
 8002ffc:	e093      	b.n	8003126 <_printf_i+0x156>
 8002ffe:	0026      	movs	r6, r4
 8003000:	3642      	adds	r6, #66	; 0x42
 8003002:	7032      	strb	r2, [r6, #0]
 8003004:	e022      	b.n	800304c <_printf_i+0x7c>
 8003006:	0010      	movs	r0, r2
 8003008:	3863      	subs	r0, #99	; 0x63
 800300a:	2815      	cmp	r0, #21
 800300c:	d8f7      	bhi.n	8002ffe <_printf_i+0x2e>
 800300e:	f7fd f87b 	bl	8000108 <__gnu_thumb1_case_shi>
 8003012:	0016      	.short	0x0016
 8003014:	fff6001f 	.word	0xfff6001f
 8003018:	fff6fff6 	.word	0xfff6fff6
 800301c:	001ffff6 	.word	0x001ffff6
 8003020:	fff6fff6 	.word	0xfff6fff6
 8003024:	fff6fff6 	.word	0xfff6fff6
 8003028:	003600a3 	.word	0x003600a3
 800302c:	fff60083 	.word	0xfff60083
 8003030:	00b4fff6 	.word	0x00b4fff6
 8003034:	0036fff6 	.word	0x0036fff6
 8003038:	fff6fff6 	.word	0xfff6fff6
 800303c:	0087      	.short	0x0087
 800303e:	0026      	movs	r6, r4
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	3642      	adds	r6, #66	; 0x42
 8003044:	1d11      	adds	r1, r2, #4
 8003046:	6019      	str	r1, [r3, #0]
 8003048:	6813      	ldr	r3, [r2, #0]
 800304a:	7033      	strb	r3, [r6, #0]
 800304c:	2301      	movs	r3, #1
 800304e:	e0a2      	b.n	8003196 <_printf_i+0x1c6>
 8003050:	6818      	ldr	r0, [r3, #0]
 8003052:	6809      	ldr	r1, [r1, #0]
 8003054:	1d02      	adds	r2, r0, #4
 8003056:	060d      	lsls	r5, r1, #24
 8003058:	d50b      	bpl.n	8003072 <_printf_i+0xa2>
 800305a:	6805      	ldr	r5, [r0, #0]
 800305c:	601a      	str	r2, [r3, #0]
 800305e:	2d00      	cmp	r5, #0
 8003060:	da03      	bge.n	800306a <_printf_i+0x9a>
 8003062:	232d      	movs	r3, #45	; 0x2d
 8003064:	9a04      	ldr	r2, [sp, #16]
 8003066:	426d      	negs	r5, r5
 8003068:	7013      	strb	r3, [r2, #0]
 800306a:	4b5f      	ldr	r3, [pc, #380]	; (80031e8 <_printf_i+0x218>)
 800306c:	270a      	movs	r7, #10
 800306e:	9303      	str	r3, [sp, #12]
 8003070:	e01b      	b.n	80030aa <_printf_i+0xda>
 8003072:	6805      	ldr	r5, [r0, #0]
 8003074:	601a      	str	r2, [r3, #0]
 8003076:	0649      	lsls	r1, r1, #25
 8003078:	d5f1      	bpl.n	800305e <_printf_i+0x8e>
 800307a:	b22d      	sxth	r5, r5
 800307c:	e7ef      	b.n	800305e <_printf_i+0x8e>
 800307e:	680d      	ldr	r5, [r1, #0]
 8003080:	6819      	ldr	r1, [r3, #0]
 8003082:	1d08      	adds	r0, r1, #4
 8003084:	6018      	str	r0, [r3, #0]
 8003086:	062e      	lsls	r6, r5, #24
 8003088:	d501      	bpl.n	800308e <_printf_i+0xbe>
 800308a:	680d      	ldr	r5, [r1, #0]
 800308c:	e003      	b.n	8003096 <_printf_i+0xc6>
 800308e:	066d      	lsls	r5, r5, #25
 8003090:	d5fb      	bpl.n	800308a <_printf_i+0xba>
 8003092:	680d      	ldr	r5, [r1, #0]
 8003094:	b2ad      	uxth	r5, r5
 8003096:	4b54      	ldr	r3, [pc, #336]	; (80031e8 <_printf_i+0x218>)
 8003098:	2708      	movs	r7, #8
 800309a:	9303      	str	r3, [sp, #12]
 800309c:	2a6f      	cmp	r2, #111	; 0x6f
 800309e:	d000      	beq.n	80030a2 <_printf_i+0xd2>
 80030a0:	3702      	adds	r7, #2
 80030a2:	0023      	movs	r3, r4
 80030a4:	2200      	movs	r2, #0
 80030a6:	3343      	adds	r3, #67	; 0x43
 80030a8:	701a      	strb	r2, [r3, #0]
 80030aa:	6863      	ldr	r3, [r4, #4]
 80030ac:	60a3      	str	r3, [r4, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	db03      	blt.n	80030ba <_printf_i+0xea>
 80030b2:	2104      	movs	r1, #4
 80030b4:	6822      	ldr	r2, [r4, #0]
 80030b6:	438a      	bics	r2, r1
 80030b8:	6022      	str	r2, [r4, #0]
 80030ba:	2d00      	cmp	r5, #0
 80030bc:	d102      	bne.n	80030c4 <_printf_i+0xf4>
 80030be:	9e04      	ldr	r6, [sp, #16]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00c      	beq.n	80030de <_printf_i+0x10e>
 80030c4:	9e04      	ldr	r6, [sp, #16]
 80030c6:	0028      	movs	r0, r5
 80030c8:	0039      	movs	r1, r7
 80030ca:	f7fd f8ad 	bl	8000228 <__aeabi_uidivmod>
 80030ce:	9b03      	ldr	r3, [sp, #12]
 80030d0:	3e01      	subs	r6, #1
 80030d2:	5c5b      	ldrb	r3, [r3, r1]
 80030d4:	7033      	strb	r3, [r6, #0]
 80030d6:	002b      	movs	r3, r5
 80030d8:	0005      	movs	r5, r0
 80030da:	429f      	cmp	r7, r3
 80030dc:	d9f3      	bls.n	80030c6 <_printf_i+0xf6>
 80030de:	2f08      	cmp	r7, #8
 80030e0:	d109      	bne.n	80030f6 <_printf_i+0x126>
 80030e2:	6823      	ldr	r3, [r4, #0]
 80030e4:	07db      	lsls	r3, r3, #31
 80030e6:	d506      	bpl.n	80030f6 <_printf_i+0x126>
 80030e8:	6862      	ldr	r2, [r4, #4]
 80030ea:	6923      	ldr	r3, [r4, #16]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	dc02      	bgt.n	80030f6 <_printf_i+0x126>
 80030f0:	2330      	movs	r3, #48	; 0x30
 80030f2:	3e01      	subs	r6, #1
 80030f4:	7033      	strb	r3, [r6, #0]
 80030f6:	9b04      	ldr	r3, [sp, #16]
 80030f8:	1b9b      	subs	r3, r3, r6
 80030fa:	6123      	str	r3, [r4, #16]
 80030fc:	9b07      	ldr	r3, [sp, #28]
 80030fe:	0021      	movs	r1, r4
 8003100:	9300      	str	r3, [sp, #0]
 8003102:	9805      	ldr	r0, [sp, #20]
 8003104:	9b06      	ldr	r3, [sp, #24]
 8003106:	aa09      	add	r2, sp, #36	; 0x24
 8003108:	f7ff fef2 	bl	8002ef0 <_printf_common>
 800310c:	3001      	adds	r0, #1
 800310e:	d147      	bne.n	80031a0 <_printf_i+0x1d0>
 8003110:	2001      	movs	r0, #1
 8003112:	4240      	negs	r0, r0
 8003114:	b00b      	add	sp, #44	; 0x2c
 8003116:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003118:	2220      	movs	r2, #32
 800311a:	6809      	ldr	r1, [r1, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	6022      	str	r2, [r4, #0]
 8003120:	2278      	movs	r2, #120	; 0x78
 8003122:	4932      	ldr	r1, [pc, #200]	; (80031ec <_printf_i+0x21c>)
 8003124:	9103      	str	r1, [sp, #12]
 8003126:	0021      	movs	r1, r4
 8003128:	3145      	adds	r1, #69	; 0x45
 800312a:	700a      	strb	r2, [r1, #0]
 800312c:	6819      	ldr	r1, [r3, #0]
 800312e:	6822      	ldr	r2, [r4, #0]
 8003130:	c920      	ldmia	r1!, {r5}
 8003132:	0610      	lsls	r0, r2, #24
 8003134:	d402      	bmi.n	800313c <_printf_i+0x16c>
 8003136:	0650      	lsls	r0, r2, #25
 8003138:	d500      	bpl.n	800313c <_printf_i+0x16c>
 800313a:	b2ad      	uxth	r5, r5
 800313c:	6019      	str	r1, [r3, #0]
 800313e:	07d3      	lsls	r3, r2, #31
 8003140:	d502      	bpl.n	8003148 <_printf_i+0x178>
 8003142:	2320      	movs	r3, #32
 8003144:	4313      	orrs	r3, r2
 8003146:	6023      	str	r3, [r4, #0]
 8003148:	2710      	movs	r7, #16
 800314a:	2d00      	cmp	r5, #0
 800314c:	d1a9      	bne.n	80030a2 <_printf_i+0xd2>
 800314e:	2220      	movs	r2, #32
 8003150:	6823      	ldr	r3, [r4, #0]
 8003152:	4393      	bics	r3, r2
 8003154:	6023      	str	r3, [r4, #0]
 8003156:	e7a4      	b.n	80030a2 <_printf_i+0xd2>
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	680d      	ldr	r5, [r1, #0]
 800315c:	1d10      	adds	r0, r2, #4
 800315e:	6949      	ldr	r1, [r1, #20]
 8003160:	6018      	str	r0, [r3, #0]
 8003162:	6813      	ldr	r3, [r2, #0]
 8003164:	062e      	lsls	r6, r5, #24
 8003166:	d501      	bpl.n	800316c <_printf_i+0x19c>
 8003168:	6019      	str	r1, [r3, #0]
 800316a:	e002      	b.n	8003172 <_printf_i+0x1a2>
 800316c:	066d      	lsls	r5, r5, #25
 800316e:	d5fb      	bpl.n	8003168 <_printf_i+0x198>
 8003170:	8019      	strh	r1, [r3, #0]
 8003172:	2300      	movs	r3, #0
 8003174:	9e04      	ldr	r6, [sp, #16]
 8003176:	6123      	str	r3, [r4, #16]
 8003178:	e7c0      	b.n	80030fc <_printf_i+0x12c>
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	1d11      	adds	r1, r2, #4
 800317e:	6019      	str	r1, [r3, #0]
 8003180:	6816      	ldr	r6, [r2, #0]
 8003182:	2100      	movs	r1, #0
 8003184:	0030      	movs	r0, r6
 8003186:	6862      	ldr	r2, [r4, #4]
 8003188:	f000 f9a0 	bl	80034cc <memchr>
 800318c:	2800      	cmp	r0, #0
 800318e:	d001      	beq.n	8003194 <_printf_i+0x1c4>
 8003190:	1b80      	subs	r0, r0, r6
 8003192:	6060      	str	r0, [r4, #4]
 8003194:	6863      	ldr	r3, [r4, #4]
 8003196:	6123      	str	r3, [r4, #16]
 8003198:	2300      	movs	r3, #0
 800319a:	9a04      	ldr	r2, [sp, #16]
 800319c:	7013      	strb	r3, [r2, #0]
 800319e:	e7ad      	b.n	80030fc <_printf_i+0x12c>
 80031a0:	0032      	movs	r2, r6
 80031a2:	6923      	ldr	r3, [r4, #16]
 80031a4:	9906      	ldr	r1, [sp, #24]
 80031a6:	9805      	ldr	r0, [sp, #20]
 80031a8:	9d07      	ldr	r5, [sp, #28]
 80031aa:	47a8      	blx	r5
 80031ac:	3001      	adds	r0, #1
 80031ae:	d0af      	beq.n	8003110 <_printf_i+0x140>
 80031b0:	6823      	ldr	r3, [r4, #0]
 80031b2:	079b      	lsls	r3, r3, #30
 80031b4:	d415      	bmi.n	80031e2 <_printf_i+0x212>
 80031b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031b8:	68e0      	ldr	r0, [r4, #12]
 80031ba:	4298      	cmp	r0, r3
 80031bc:	daaa      	bge.n	8003114 <_printf_i+0x144>
 80031be:	0018      	movs	r0, r3
 80031c0:	e7a8      	b.n	8003114 <_printf_i+0x144>
 80031c2:	0022      	movs	r2, r4
 80031c4:	2301      	movs	r3, #1
 80031c6:	9906      	ldr	r1, [sp, #24]
 80031c8:	9805      	ldr	r0, [sp, #20]
 80031ca:	9e07      	ldr	r6, [sp, #28]
 80031cc:	3219      	adds	r2, #25
 80031ce:	47b0      	blx	r6
 80031d0:	3001      	adds	r0, #1
 80031d2:	d09d      	beq.n	8003110 <_printf_i+0x140>
 80031d4:	3501      	adds	r5, #1
 80031d6:	68e3      	ldr	r3, [r4, #12]
 80031d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80031da:	1a9b      	subs	r3, r3, r2
 80031dc:	42ab      	cmp	r3, r5
 80031de:	dcf0      	bgt.n	80031c2 <_printf_i+0x1f2>
 80031e0:	e7e9      	b.n	80031b6 <_printf_i+0x1e6>
 80031e2:	2500      	movs	r5, #0
 80031e4:	e7f7      	b.n	80031d6 <_printf_i+0x206>
 80031e6:	46c0      	nop			; (mov r8, r8)
 80031e8:	08003669 	.word	0x08003669
 80031ec:	0800367a 	.word	0x0800367a

080031f0 <__sflush_r>:
 80031f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80031f2:	898b      	ldrh	r3, [r1, #12]
 80031f4:	0005      	movs	r5, r0
 80031f6:	000c      	movs	r4, r1
 80031f8:	071a      	lsls	r2, r3, #28
 80031fa:	d45c      	bmi.n	80032b6 <__sflush_r+0xc6>
 80031fc:	684a      	ldr	r2, [r1, #4]
 80031fe:	2a00      	cmp	r2, #0
 8003200:	dc04      	bgt.n	800320c <__sflush_r+0x1c>
 8003202:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8003204:	2a00      	cmp	r2, #0
 8003206:	dc01      	bgt.n	800320c <__sflush_r+0x1c>
 8003208:	2000      	movs	r0, #0
 800320a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800320c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800320e:	2f00      	cmp	r7, #0
 8003210:	d0fa      	beq.n	8003208 <__sflush_r+0x18>
 8003212:	2200      	movs	r2, #0
 8003214:	2080      	movs	r0, #128	; 0x80
 8003216:	682e      	ldr	r6, [r5, #0]
 8003218:	602a      	str	r2, [r5, #0]
 800321a:	001a      	movs	r2, r3
 800321c:	0140      	lsls	r0, r0, #5
 800321e:	6a21      	ldr	r1, [r4, #32]
 8003220:	4002      	ands	r2, r0
 8003222:	4203      	tst	r3, r0
 8003224:	d034      	beq.n	8003290 <__sflush_r+0xa0>
 8003226:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003228:	89a3      	ldrh	r3, [r4, #12]
 800322a:	075b      	lsls	r3, r3, #29
 800322c:	d506      	bpl.n	800323c <__sflush_r+0x4c>
 800322e:	6863      	ldr	r3, [r4, #4]
 8003230:	1ac0      	subs	r0, r0, r3
 8003232:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <__sflush_r+0x4c>
 8003238:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800323a:	1ac0      	subs	r0, r0, r3
 800323c:	0002      	movs	r2, r0
 800323e:	2300      	movs	r3, #0
 8003240:	0028      	movs	r0, r5
 8003242:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003244:	6a21      	ldr	r1, [r4, #32]
 8003246:	47b8      	blx	r7
 8003248:	89a2      	ldrh	r2, [r4, #12]
 800324a:	1c43      	adds	r3, r0, #1
 800324c:	d106      	bne.n	800325c <__sflush_r+0x6c>
 800324e:	6829      	ldr	r1, [r5, #0]
 8003250:	291d      	cmp	r1, #29
 8003252:	d82c      	bhi.n	80032ae <__sflush_r+0xbe>
 8003254:	4b2a      	ldr	r3, [pc, #168]	; (8003300 <__sflush_r+0x110>)
 8003256:	410b      	asrs	r3, r1
 8003258:	07db      	lsls	r3, r3, #31
 800325a:	d428      	bmi.n	80032ae <__sflush_r+0xbe>
 800325c:	2300      	movs	r3, #0
 800325e:	6063      	str	r3, [r4, #4]
 8003260:	6923      	ldr	r3, [r4, #16]
 8003262:	6023      	str	r3, [r4, #0]
 8003264:	04d2      	lsls	r2, r2, #19
 8003266:	d505      	bpl.n	8003274 <__sflush_r+0x84>
 8003268:	1c43      	adds	r3, r0, #1
 800326a:	d102      	bne.n	8003272 <__sflush_r+0x82>
 800326c:	682b      	ldr	r3, [r5, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d100      	bne.n	8003274 <__sflush_r+0x84>
 8003272:	6560      	str	r0, [r4, #84]	; 0x54
 8003274:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003276:	602e      	str	r6, [r5, #0]
 8003278:	2900      	cmp	r1, #0
 800327a:	d0c5      	beq.n	8003208 <__sflush_r+0x18>
 800327c:	0023      	movs	r3, r4
 800327e:	3344      	adds	r3, #68	; 0x44
 8003280:	4299      	cmp	r1, r3
 8003282:	d002      	beq.n	800328a <__sflush_r+0x9a>
 8003284:	0028      	movs	r0, r5
 8003286:	f7ff fbf1 	bl	8002a6c <_free_r>
 800328a:	2000      	movs	r0, #0
 800328c:	6360      	str	r0, [r4, #52]	; 0x34
 800328e:	e7bc      	b.n	800320a <__sflush_r+0x1a>
 8003290:	2301      	movs	r3, #1
 8003292:	0028      	movs	r0, r5
 8003294:	47b8      	blx	r7
 8003296:	1c43      	adds	r3, r0, #1
 8003298:	d1c6      	bne.n	8003228 <__sflush_r+0x38>
 800329a:	682b      	ldr	r3, [r5, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0c3      	beq.n	8003228 <__sflush_r+0x38>
 80032a0:	2b1d      	cmp	r3, #29
 80032a2:	d001      	beq.n	80032a8 <__sflush_r+0xb8>
 80032a4:	2b16      	cmp	r3, #22
 80032a6:	d101      	bne.n	80032ac <__sflush_r+0xbc>
 80032a8:	602e      	str	r6, [r5, #0]
 80032aa:	e7ad      	b.n	8003208 <__sflush_r+0x18>
 80032ac:	89a2      	ldrh	r2, [r4, #12]
 80032ae:	2340      	movs	r3, #64	; 0x40
 80032b0:	4313      	orrs	r3, r2
 80032b2:	81a3      	strh	r3, [r4, #12]
 80032b4:	e7a9      	b.n	800320a <__sflush_r+0x1a>
 80032b6:	690e      	ldr	r6, [r1, #16]
 80032b8:	2e00      	cmp	r6, #0
 80032ba:	d0a5      	beq.n	8003208 <__sflush_r+0x18>
 80032bc:	680f      	ldr	r7, [r1, #0]
 80032be:	600e      	str	r6, [r1, #0]
 80032c0:	1bba      	subs	r2, r7, r6
 80032c2:	9201      	str	r2, [sp, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	079b      	lsls	r3, r3, #30
 80032c8:	d100      	bne.n	80032cc <__sflush_r+0xdc>
 80032ca:	694a      	ldr	r2, [r1, #20]
 80032cc:	60a2      	str	r2, [r4, #8]
 80032ce:	9b01      	ldr	r3, [sp, #4]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	dd99      	ble.n	8003208 <__sflush_r+0x18>
 80032d4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80032d6:	0032      	movs	r2, r6
 80032d8:	001f      	movs	r7, r3
 80032da:	0028      	movs	r0, r5
 80032dc:	9b01      	ldr	r3, [sp, #4]
 80032de:	6a21      	ldr	r1, [r4, #32]
 80032e0:	47b8      	blx	r7
 80032e2:	2800      	cmp	r0, #0
 80032e4:	dc06      	bgt.n	80032f4 <__sflush_r+0x104>
 80032e6:	2340      	movs	r3, #64	; 0x40
 80032e8:	2001      	movs	r0, #1
 80032ea:	89a2      	ldrh	r2, [r4, #12]
 80032ec:	4240      	negs	r0, r0
 80032ee:	4313      	orrs	r3, r2
 80032f0:	81a3      	strh	r3, [r4, #12]
 80032f2:	e78a      	b.n	800320a <__sflush_r+0x1a>
 80032f4:	9b01      	ldr	r3, [sp, #4]
 80032f6:	1836      	adds	r6, r6, r0
 80032f8:	1a1b      	subs	r3, r3, r0
 80032fa:	9301      	str	r3, [sp, #4]
 80032fc:	e7e7      	b.n	80032ce <__sflush_r+0xde>
 80032fe:	46c0      	nop			; (mov r8, r8)
 8003300:	dfbffffe 	.word	0xdfbffffe

08003304 <_fflush_r>:
 8003304:	690b      	ldr	r3, [r1, #16]
 8003306:	b570      	push	{r4, r5, r6, lr}
 8003308:	0005      	movs	r5, r0
 800330a:	000c      	movs	r4, r1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d102      	bne.n	8003316 <_fflush_r+0x12>
 8003310:	2500      	movs	r5, #0
 8003312:	0028      	movs	r0, r5
 8003314:	bd70      	pop	{r4, r5, r6, pc}
 8003316:	2800      	cmp	r0, #0
 8003318:	d004      	beq.n	8003324 <_fflush_r+0x20>
 800331a:	6a03      	ldr	r3, [r0, #32]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d101      	bne.n	8003324 <_fflush_r+0x20>
 8003320:	f7ff fa92 	bl	8002848 <__sinit>
 8003324:	220c      	movs	r2, #12
 8003326:	5ea3      	ldrsh	r3, [r4, r2]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0f1      	beq.n	8003310 <_fflush_r+0xc>
 800332c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800332e:	07d2      	lsls	r2, r2, #31
 8003330:	d404      	bmi.n	800333c <_fflush_r+0x38>
 8003332:	059b      	lsls	r3, r3, #22
 8003334:	d402      	bmi.n	800333c <_fflush_r+0x38>
 8003336:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003338:	f7ff fb96 	bl	8002a68 <__retarget_lock_acquire_recursive>
 800333c:	0028      	movs	r0, r5
 800333e:	0021      	movs	r1, r4
 8003340:	f7ff ff56 	bl	80031f0 <__sflush_r>
 8003344:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003346:	0005      	movs	r5, r0
 8003348:	07db      	lsls	r3, r3, #31
 800334a:	d4e2      	bmi.n	8003312 <_fflush_r+0xe>
 800334c:	89a3      	ldrh	r3, [r4, #12]
 800334e:	059b      	lsls	r3, r3, #22
 8003350:	d4df      	bmi.n	8003312 <_fflush_r+0xe>
 8003352:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003354:	f7ff fb89 	bl	8002a6a <__retarget_lock_release_recursive>
 8003358:	e7db      	b.n	8003312 <_fflush_r+0xe>

0800335a <__swbuf_r>:
 800335a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800335c:	0006      	movs	r6, r0
 800335e:	000d      	movs	r5, r1
 8003360:	0014      	movs	r4, r2
 8003362:	2800      	cmp	r0, #0
 8003364:	d004      	beq.n	8003370 <__swbuf_r+0x16>
 8003366:	6a03      	ldr	r3, [r0, #32]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d101      	bne.n	8003370 <__swbuf_r+0x16>
 800336c:	f7ff fa6c 	bl	8002848 <__sinit>
 8003370:	69a3      	ldr	r3, [r4, #24]
 8003372:	60a3      	str	r3, [r4, #8]
 8003374:	89a3      	ldrh	r3, [r4, #12]
 8003376:	071b      	lsls	r3, r3, #28
 8003378:	d528      	bpl.n	80033cc <__swbuf_r+0x72>
 800337a:	6923      	ldr	r3, [r4, #16]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d025      	beq.n	80033cc <__swbuf_r+0x72>
 8003380:	6923      	ldr	r3, [r4, #16]
 8003382:	6820      	ldr	r0, [r4, #0]
 8003384:	b2ef      	uxtb	r7, r5
 8003386:	1ac0      	subs	r0, r0, r3
 8003388:	6963      	ldr	r3, [r4, #20]
 800338a:	b2ed      	uxtb	r5, r5
 800338c:	4283      	cmp	r3, r0
 800338e:	dc05      	bgt.n	800339c <__swbuf_r+0x42>
 8003390:	0021      	movs	r1, r4
 8003392:	0030      	movs	r0, r6
 8003394:	f7ff ffb6 	bl	8003304 <_fflush_r>
 8003398:	2800      	cmp	r0, #0
 800339a:	d11d      	bne.n	80033d8 <__swbuf_r+0x7e>
 800339c:	68a3      	ldr	r3, [r4, #8]
 800339e:	3001      	adds	r0, #1
 80033a0:	3b01      	subs	r3, #1
 80033a2:	60a3      	str	r3, [r4, #8]
 80033a4:	6823      	ldr	r3, [r4, #0]
 80033a6:	1c5a      	adds	r2, r3, #1
 80033a8:	6022      	str	r2, [r4, #0]
 80033aa:	701f      	strb	r7, [r3, #0]
 80033ac:	6963      	ldr	r3, [r4, #20]
 80033ae:	4283      	cmp	r3, r0
 80033b0:	d004      	beq.n	80033bc <__swbuf_r+0x62>
 80033b2:	89a3      	ldrh	r3, [r4, #12]
 80033b4:	07db      	lsls	r3, r3, #31
 80033b6:	d507      	bpl.n	80033c8 <__swbuf_r+0x6e>
 80033b8:	2d0a      	cmp	r5, #10
 80033ba:	d105      	bne.n	80033c8 <__swbuf_r+0x6e>
 80033bc:	0021      	movs	r1, r4
 80033be:	0030      	movs	r0, r6
 80033c0:	f7ff ffa0 	bl	8003304 <_fflush_r>
 80033c4:	2800      	cmp	r0, #0
 80033c6:	d107      	bne.n	80033d8 <__swbuf_r+0x7e>
 80033c8:	0028      	movs	r0, r5
 80033ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033cc:	0021      	movs	r1, r4
 80033ce:	0030      	movs	r0, r6
 80033d0:	f000 f806 	bl	80033e0 <__swsetup_r>
 80033d4:	2800      	cmp	r0, #0
 80033d6:	d0d3      	beq.n	8003380 <__swbuf_r+0x26>
 80033d8:	2501      	movs	r5, #1
 80033da:	426d      	negs	r5, r5
 80033dc:	e7f4      	b.n	80033c8 <__swbuf_r+0x6e>
	...

080033e0 <__swsetup_r>:
 80033e0:	4b30      	ldr	r3, [pc, #192]	; (80034a4 <__swsetup_r+0xc4>)
 80033e2:	b570      	push	{r4, r5, r6, lr}
 80033e4:	0005      	movs	r5, r0
 80033e6:	6818      	ldr	r0, [r3, #0]
 80033e8:	000c      	movs	r4, r1
 80033ea:	2800      	cmp	r0, #0
 80033ec:	d004      	beq.n	80033f8 <__swsetup_r+0x18>
 80033ee:	6a03      	ldr	r3, [r0, #32]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <__swsetup_r+0x18>
 80033f4:	f7ff fa28 	bl	8002848 <__sinit>
 80033f8:	230c      	movs	r3, #12
 80033fa:	5ee2      	ldrsh	r2, [r4, r3]
 80033fc:	b293      	uxth	r3, r2
 80033fe:	0711      	lsls	r1, r2, #28
 8003400:	d423      	bmi.n	800344a <__swsetup_r+0x6a>
 8003402:	06d9      	lsls	r1, r3, #27
 8003404:	d407      	bmi.n	8003416 <__swsetup_r+0x36>
 8003406:	2309      	movs	r3, #9
 8003408:	2001      	movs	r0, #1
 800340a:	602b      	str	r3, [r5, #0]
 800340c:	3337      	adds	r3, #55	; 0x37
 800340e:	4313      	orrs	r3, r2
 8003410:	81a3      	strh	r3, [r4, #12]
 8003412:	4240      	negs	r0, r0
 8003414:	bd70      	pop	{r4, r5, r6, pc}
 8003416:	075b      	lsls	r3, r3, #29
 8003418:	d513      	bpl.n	8003442 <__swsetup_r+0x62>
 800341a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800341c:	2900      	cmp	r1, #0
 800341e:	d008      	beq.n	8003432 <__swsetup_r+0x52>
 8003420:	0023      	movs	r3, r4
 8003422:	3344      	adds	r3, #68	; 0x44
 8003424:	4299      	cmp	r1, r3
 8003426:	d002      	beq.n	800342e <__swsetup_r+0x4e>
 8003428:	0028      	movs	r0, r5
 800342a:	f7ff fb1f 	bl	8002a6c <_free_r>
 800342e:	2300      	movs	r3, #0
 8003430:	6363      	str	r3, [r4, #52]	; 0x34
 8003432:	2224      	movs	r2, #36	; 0x24
 8003434:	89a3      	ldrh	r3, [r4, #12]
 8003436:	4393      	bics	r3, r2
 8003438:	81a3      	strh	r3, [r4, #12]
 800343a:	2300      	movs	r3, #0
 800343c:	6063      	str	r3, [r4, #4]
 800343e:	6923      	ldr	r3, [r4, #16]
 8003440:	6023      	str	r3, [r4, #0]
 8003442:	2308      	movs	r3, #8
 8003444:	89a2      	ldrh	r2, [r4, #12]
 8003446:	4313      	orrs	r3, r2
 8003448:	81a3      	strh	r3, [r4, #12]
 800344a:	6923      	ldr	r3, [r4, #16]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d10b      	bne.n	8003468 <__swsetup_r+0x88>
 8003450:	21a0      	movs	r1, #160	; 0xa0
 8003452:	2280      	movs	r2, #128	; 0x80
 8003454:	89a3      	ldrh	r3, [r4, #12]
 8003456:	0089      	lsls	r1, r1, #2
 8003458:	0092      	lsls	r2, r2, #2
 800345a:	400b      	ands	r3, r1
 800345c:	4293      	cmp	r3, r2
 800345e:	d003      	beq.n	8003468 <__swsetup_r+0x88>
 8003460:	0021      	movs	r1, r4
 8003462:	0028      	movs	r0, r5
 8003464:	f000 f866 	bl	8003534 <__smakebuf_r>
 8003468:	220c      	movs	r2, #12
 800346a:	5ea3      	ldrsh	r3, [r4, r2]
 800346c:	2001      	movs	r0, #1
 800346e:	001a      	movs	r2, r3
 8003470:	b299      	uxth	r1, r3
 8003472:	4002      	ands	r2, r0
 8003474:	4203      	tst	r3, r0
 8003476:	d00f      	beq.n	8003498 <__swsetup_r+0xb8>
 8003478:	2200      	movs	r2, #0
 800347a:	60a2      	str	r2, [r4, #8]
 800347c:	6962      	ldr	r2, [r4, #20]
 800347e:	4252      	negs	r2, r2
 8003480:	61a2      	str	r2, [r4, #24]
 8003482:	2000      	movs	r0, #0
 8003484:	6922      	ldr	r2, [r4, #16]
 8003486:	4282      	cmp	r2, r0
 8003488:	d1c4      	bne.n	8003414 <__swsetup_r+0x34>
 800348a:	0609      	lsls	r1, r1, #24
 800348c:	d5c2      	bpl.n	8003414 <__swsetup_r+0x34>
 800348e:	2240      	movs	r2, #64	; 0x40
 8003490:	4313      	orrs	r3, r2
 8003492:	81a3      	strh	r3, [r4, #12]
 8003494:	3801      	subs	r0, #1
 8003496:	e7bd      	b.n	8003414 <__swsetup_r+0x34>
 8003498:	0788      	lsls	r0, r1, #30
 800349a:	d400      	bmi.n	800349e <__swsetup_r+0xbe>
 800349c:	6962      	ldr	r2, [r4, #20]
 800349e:	60a2      	str	r2, [r4, #8]
 80034a0:	e7ef      	b.n	8003482 <__swsetup_r+0xa2>
 80034a2:	46c0      	nop			; (mov r8, r8)
 80034a4:	20000064 	.word	0x20000064

080034a8 <_sbrk_r>:
 80034a8:	2300      	movs	r3, #0
 80034aa:	b570      	push	{r4, r5, r6, lr}
 80034ac:	4d06      	ldr	r5, [pc, #24]	; (80034c8 <_sbrk_r+0x20>)
 80034ae:	0004      	movs	r4, r0
 80034b0:	0008      	movs	r0, r1
 80034b2:	602b      	str	r3, [r5, #0]
 80034b4:	f7fd f974 	bl	80007a0 <_sbrk>
 80034b8:	1c43      	adds	r3, r0, #1
 80034ba:	d103      	bne.n	80034c4 <_sbrk_r+0x1c>
 80034bc:	682b      	ldr	r3, [r5, #0]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d000      	beq.n	80034c4 <_sbrk_r+0x1c>
 80034c2:	6023      	str	r3, [r4, #0]
 80034c4:	bd70      	pop	{r4, r5, r6, pc}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	200003d8 	.word	0x200003d8

080034cc <memchr>:
 80034cc:	b2c9      	uxtb	r1, r1
 80034ce:	1882      	adds	r2, r0, r2
 80034d0:	4290      	cmp	r0, r2
 80034d2:	d101      	bne.n	80034d8 <memchr+0xc>
 80034d4:	2000      	movs	r0, #0
 80034d6:	4770      	bx	lr
 80034d8:	7803      	ldrb	r3, [r0, #0]
 80034da:	428b      	cmp	r3, r1
 80034dc:	d0fb      	beq.n	80034d6 <memchr+0xa>
 80034de:	3001      	adds	r0, #1
 80034e0:	e7f6      	b.n	80034d0 <memchr+0x4>
	...

080034e4 <__swhatbuf_r>:
 80034e4:	b570      	push	{r4, r5, r6, lr}
 80034e6:	000e      	movs	r6, r1
 80034e8:	001d      	movs	r5, r3
 80034ea:	230e      	movs	r3, #14
 80034ec:	5ec9      	ldrsh	r1, [r1, r3]
 80034ee:	0014      	movs	r4, r2
 80034f0:	b096      	sub	sp, #88	; 0x58
 80034f2:	2900      	cmp	r1, #0
 80034f4:	da0c      	bge.n	8003510 <__swhatbuf_r+0x2c>
 80034f6:	89b2      	ldrh	r2, [r6, #12]
 80034f8:	2380      	movs	r3, #128	; 0x80
 80034fa:	0011      	movs	r1, r2
 80034fc:	4019      	ands	r1, r3
 80034fe:	421a      	tst	r2, r3
 8003500:	d013      	beq.n	800352a <__swhatbuf_r+0x46>
 8003502:	2100      	movs	r1, #0
 8003504:	3b40      	subs	r3, #64	; 0x40
 8003506:	2000      	movs	r0, #0
 8003508:	6029      	str	r1, [r5, #0]
 800350a:	6023      	str	r3, [r4, #0]
 800350c:	b016      	add	sp, #88	; 0x58
 800350e:	bd70      	pop	{r4, r5, r6, pc}
 8003510:	466a      	mov	r2, sp
 8003512:	f000 f84d 	bl	80035b0 <_fstat_r>
 8003516:	2800      	cmp	r0, #0
 8003518:	dbed      	blt.n	80034f6 <__swhatbuf_r+0x12>
 800351a:	23f0      	movs	r3, #240	; 0xf0
 800351c:	9901      	ldr	r1, [sp, #4]
 800351e:	021b      	lsls	r3, r3, #8
 8003520:	4019      	ands	r1, r3
 8003522:	4b03      	ldr	r3, [pc, #12]	; (8003530 <__swhatbuf_r+0x4c>)
 8003524:	18c9      	adds	r1, r1, r3
 8003526:	424b      	negs	r3, r1
 8003528:	4159      	adcs	r1, r3
 800352a:	2380      	movs	r3, #128	; 0x80
 800352c:	00db      	lsls	r3, r3, #3
 800352e:	e7ea      	b.n	8003506 <__swhatbuf_r+0x22>
 8003530:	ffffe000 	.word	0xffffe000

08003534 <__smakebuf_r>:
 8003534:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003536:	2602      	movs	r6, #2
 8003538:	898b      	ldrh	r3, [r1, #12]
 800353a:	0005      	movs	r5, r0
 800353c:	000c      	movs	r4, r1
 800353e:	4233      	tst	r3, r6
 8003540:	d006      	beq.n	8003550 <__smakebuf_r+0x1c>
 8003542:	0023      	movs	r3, r4
 8003544:	3347      	adds	r3, #71	; 0x47
 8003546:	6023      	str	r3, [r4, #0]
 8003548:	6123      	str	r3, [r4, #16]
 800354a:	2301      	movs	r3, #1
 800354c:	6163      	str	r3, [r4, #20]
 800354e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003550:	466a      	mov	r2, sp
 8003552:	ab01      	add	r3, sp, #4
 8003554:	f7ff ffc6 	bl	80034e4 <__swhatbuf_r>
 8003558:	9900      	ldr	r1, [sp, #0]
 800355a:	0007      	movs	r7, r0
 800355c:	0028      	movs	r0, r5
 800355e:	f7ff faf1 	bl	8002b44 <_malloc_r>
 8003562:	2800      	cmp	r0, #0
 8003564:	d108      	bne.n	8003578 <__smakebuf_r+0x44>
 8003566:	220c      	movs	r2, #12
 8003568:	5ea3      	ldrsh	r3, [r4, r2]
 800356a:	059a      	lsls	r2, r3, #22
 800356c:	d4ef      	bmi.n	800354e <__smakebuf_r+0x1a>
 800356e:	2203      	movs	r2, #3
 8003570:	4393      	bics	r3, r2
 8003572:	431e      	orrs	r6, r3
 8003574:	81a6      	strh	r6, [r4, #12]
 8003576:	e7e4      	b.n	8003542 <__smakebuf_r+0xe>
 8003578:	2380      	movs	r3, #128	; 0x80
 800357a:	89a2      	ldrh	r2, [r4, #12]
 800357c:	6020      	str	r0, [r4, #0]
 800357e:	4313      	orrs	r3, r2
 8003580:	81a3      	strh	r3, [r4, #12]
 8003582:	9b00      	ldr	r3, [sp, #0]
 8003584:	6120      	str	r0, [r4, #16]
 8003586:	6163      	str	r3, [r4, #20]
 8003588:	9b01      	ldr	r3, [sp, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00c      	beq.n	80035a8 <__smakebuf_r+0x74>
 800358e:	0028      	movs	r0, r5
 8003590:	230e      	movs	r3, #14
 8003592:	5ee1      	ldrsh	r1, [r4, r3]
 8003594:	f000 f81e 	bl	80035d4 <_isatty_r>
 8003598:	2800      	cmp	r0, #0
 800359a:	d005      	beq.n	80035a8 <__smakebuf_r+0x74>
 800359c:	2303      	movs	r3, #3
 800359e:	89a2      	ldrh	r2, [r4, #12]
 80035a0:	439a      	bics	r2, r3
 80035a2:	3b02      	subs	r3, #2
 80035a4:	4313      	orrs	r3, r2
 80035a6:	81a3      	strh	r3, [r4, #12]
 80035a8:	89a3      	ldrh	r3, [r4, #12]
 80035aa:	433b      	orrs	r3, r7
 80035ac:	81a3      	strh	r3, [r4, #12]
 80035ae:	e7ce      	b.n	800354e <__smakebuf_r+0x1a>

080035b0 <_fstat_r>:
 80035b0:	2300      	movs	r3, #0
 80035b2:	b570      	push	{r4, r5, r6, lr}
 80035b4:	4d06      	ldr	r5, [pc, #24]	; (80035d0 <_fstat_r+0x20>)
 80035b6:	0004      	movs	r4, r0
 80035b8:	0008      	movs	r0, r1
 80035ba:	0011      	movs	r1, r2
 80035bc:	602b      	str	r3, [r5, #0]
 80035be:	f7fd f8cc 	bl	800075a <_fstat>
 80035c2:	1c43      	adds	r3, r0, #1
 80035c4:	d103      	bne.n	80035ce <_fstat_r+0x1e>
 80035c6:	682b      	ldr	r3, [r5, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d000      	beq.n	80035ce <_fstat_r+0x1e>
 80035cc:	6023      	str	r3, [r4, #0]
 80035ce:	bd70      	pop	{r4, r5, r6, pc}
 80035d0:	200003d8 	.word	0x200003d8

080035d4 <_isatty_r>:
 80035d4:	2300      	movs	r3, #0
 80035d6:	b570      	push	{r4, r5, r6, lr}
 80035d8:	4d06      	ldr	r5, [pc, #24]	; (80035f4 <_isatty_r+0x20>)
 80035da:	0004      	movs	r4, r0
 80035dc:	0008      	movs	r0, r1
 80035de:	602b      	str	r3, [r5, #0]
 80035e0:	f7fd f8c9 	bl	8000776 <_isatty>
 80035e4:	1c43      	adds	r3, r0, #1
 80035e6:	d103      	bne.n	80035f0 <_isatty_r+0x1c>
 80035e8:	682b      	ldr	r3, [r5, #0]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d000      	beq.n	80035f0 <_isatty_r+0x1c>
 80035ee:	6023      	str	r3, [r4, #0]
 80035f0:	bd70      	pop	{r4, r5, r6, pc}
 80035f2:	46c0      	nop			; (mov r8, r8)
 80035f4:	200003d8 	.word	0x200003d8

080035f8 <_init>:
 80035f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035fa:	46c0      	nop			; (mov r8, r8)
 80035fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035fe:	bc08      	pop	{r3}
 8003600:	469e      	mov	lr, r3
 8003602:	4770      	bx	lr

08003604 <_fini>:
 8003604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800360a:	bc08      	pop	{r3}
 800360c:	469e      	mov	lr, r3
 800360e:	4770      	bx	lr
