module D_Latch (
	Clk, D, Q
);
	input Clk, D;
	output Q;
	wire R_g, S_g, Qa, Qb /* synthesis keep */ ;
	assign R_g = ~(~D & Clk);
	assign S_g = ~(D & Clk);
	assign Qa = ~(R_g & Qb);
	assign Qb = ~(S_g & Qa);
	assign Q = Qa;
endmodule