Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 04:20:48 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[1]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[20]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[1]/CK (DFFR_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[1]/QN (DFFR_X1)                          0.07       0.07 f
  y_reg_in/U4/ZN (INV_X2)                                 0.05       0.12 r
  y_reg_in/Q[1] (reg_N24_1)                               0.00       0.12 r
  recoding_block_1/y_tri[0] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.12 r
  recoding_block_1/U4/ZN (XNOR2_X1)                       0.07       0.19 r
  recoding_block_1/MUX_X/sel (mux2_n_bit25_3)             0.00       0.19 r
  recoding_block_1/MUX_X/U2/Z (BUF_X2)                    0.05       0.23 r
  recoding_block_1/MUX_X/U28/Z (MUX2_X1)                  0.07       0.31 f
  recoding_block_1/MUX_X/o[24] (mux2_n_bit25_3)           0.00       0.31 f
  recoding_block_1/MUX_0/i1[24] (mux2_n_bit25_2)          0.00       0.31 f
  recoding_block_1/MUX_0/U3/Z (MUX2_X1)                   0.07       0.37 f
  recoding_block_1/MUX_0/o[24] (mux2_n_bit25_2)           0.00       0.37 f
  recoding_block_1/x_absY[24] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.37 f
  bitwiseInverterX_1/dataIn[24] (bitwiseInv_n_bit25_1)
                                                          0.00       0.37 f
  bitwiseInverterX_1/U26/ZN (XNOR2_X1)                    0.05       0.43 f
  bitwiseInverterX_1/dataOut[24] (bitwiseInv_n_bit25_1)
                                                          0.00       0.43 f
  U28/ZN (INV_X1)                                         0.03       0.46 r
  lv4_c26_FA_0/i1 (fullAdder_141)                         0.00       0.46 r
  lv4_c26_FA_0/HA_0/i1 (halfAdder_283)                    0.00       0.46 r
  lv4_c26_FA_0/HA_0/U3/ZN (INV_X1)                        0.02       0.48 f
  lv4_c26_FA_0/HA_0/U4/ZN (XNOR2_X1)                      0.05       0.54 r
  lv4_c26_FA_0/HA_0/s (halfAdder_283)                     0.00       0.54 r
  lv4_c26_FA_0/HA_1/i1 (halfAdder_282)                    0.00       0.54 r
  lv4_c26_FA_0/HA_1/U1/ZN (AND2_X1)                       0.05       0.58 r
  lv4_c26_FA_0/HA_1/co (halfAdder_282)                    0.00       0.58 r
  lv4_c26_FA_0/U1/ZN (OR2_X2)                             0.04       0.62 r
  lv4_c26_FA_0/co (fullAdder_141)                         0.00       0.62 r
  lv3_c27_FA_0/i0 (fullAdder_111)                         0.00       0.62 r
  lv3_c27_FA_0/HA_0/i0 (halfAdder_223)                    0.00       0.62 r
  lv3_c27_FA_0/HA_0/U6/ZN (INV_X1)                        0.02       0.65 f
  lv3_c27_FA_0/HA_0/U4/ZN (NAND2_X1)                      0.02       0.67 r
  lv3_c27_FA_0/HA_0/U5/ZN (NAND2_X1)                      0.03       0.70 f
  lv3_c27_FA_0/HA_0/s (halfAdder_223)                     0.00       0.70 f
  lv3_c27_FA_0/HA_1/i1 (halfAdder_222)                    0.00       0.70 f
  lv3_c27_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       0.74 f
  lv3_c27_FA_0/HA_1/co (halfAdder_222)                    0.00       0.74 f
  lv3_c27_FA_0/U1/ZN (OR2_X2)                             0.05       0.79 f
  lv3_c27_FA_0/co (fullAdder_111)                         0.00       0.79 f
  lv2_c28_FA_0/i0 (fullAdder_71)                          0.00       0.79 f
  lv2_c28_FA_0/HA_0/i0 (halfAdder_143)                    0.00       0.79 f
  lv2_c28_FA_0/HA_0/U3/ZN (XNOR2_X1)                      0.06       0.85 f
  lv2_c28_FA_0/HA_0/s (halfAdder_143)                     0.00       0.85 f
  lv2_c28_FA_0/HA_1/i1 (halfAdder_142)                    0.00       0.85 f
  lv2_c28_FA_0/HA_1/U3/ZN (AND2_X1)                       0.04       0.89 f
  lv2_c28_FA_0/HA_1/co (halfAdder_142)                    0.00       0.89 f
  lv2_c28_FA_0/U1/ZN (OR2_X2)                             0.05       0.94 f
  lv2_c28_FA_0/co (fullAdder_71)                          0.00       0.94 f
  lv1_c29_FA_0/i0 (fullAdder_38)                          0.00       0.94 f
  lv1_c29_FA_0/HA_0/i0 (halfAdder_77)                     0.00       0.94 f
  lv1_c29_FA_0/HA_0/U3/Z (XOR2_X1)                        0.07       1.02 f
  lv1_c29_FA_0/HA_0/s (halfAdder_77)                      0.00       1.02 f
  lv1_c29_FA_0/HA_1/i1 (halfAdder_76)                     0.00       1.02 f
  lv1_c29_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       1.06 f
  lv1_c29_FA_0/HA_1/co (halfAdder_76)                     0.00       1.06 f
  lv1_c29_FA_0/U1/ZN (OR2_X2)                             0.05       1.11 f
  lv1_c29_FA_0/co (fullAdder_38)                          0.00       1.11 f
  lv0_c30_FA_0/i0 (fullAdder_14)                          0.00       1.11 f
  lv0_c30_FA_0/HA_0/i0 (halfAdder_29)                     0.00       1.11 f
  lv0_c30_FA_0/HA_0/U5/ZN (XNOR2_X1)                      0.06       1.17 f
  lv0_c30_FA_0/HA_0/s (halfAdder_29)                      0.00       1.17 f
  lv0_c30_FA_0/HA_1/i1 (halfAdder_28)                     0.00       1.17 f
  lv0_c30_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       1.21 f
  lv0_c30_FA_0/HA_1/co (halfAdder_28)                     0.00       1.21 f
  lv0_c30_FA_0/U1/ZN (OR2_X2)                             0.06       1.27 f
  lv0_c30_FA_0/co (fullAdder_14)                          0.00       1.27 f
  add_3171/A[12] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.27 f
  add_3171/U411/ZN (NAND2_X1)                             0.03       1.30 r
  add_3171/U518/ZN (OAI21_X1)                             0.03       1.33 f
  add_3171/U464/ZN (AOI21_X1)                             0.07       1.40 r
  add_3171/U554/ZN (OAI21_X1)                             0.03       1.43 f
  add_3171/U321/ZN (AOI21_X1)                             0.07       1.50 r
  add_3171/U550/ZN (OAI21_X1)                             0.04       1.54 f
  add_3171/U519/ZN (XNOR2_X1)                             0.06       1.60 f
  add_3171/SUM[23] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.60 f
  p_reg_out/D[20] (reg_N24_0)                             0.00       1.60 f
  p_reg_out/U50/ZN (NAND2_X1)                             0.03       1.63 r
  p_reg_out/U51/ZN (NAND2_X1)                             0.02       1.65 f
  p_reg_out/Q_reg[20]/D (DFFR_X1)                         0.01       1.66 f
  data arrival time                                                  1.66

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[20]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


1
