{"Source Block": ["verilog-ethernet/rtl/udp_complete_64.v@354:364@HdlStmAssign", "assign output_ip_payload_tkeep = ip_rx_ip_payload_tkeep;\nassign output_ip_payload_tvalid = input_select_ip_reg & ip_rx_ip_payload_tvalid;\nassign output_ip_payload_tlast = ip_rx_ip_payload_tlast;\nassign output_ip_payload_tuser = ip_rx_ip_payload_tuser;\n\nassign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready;\n\nassign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) |\n                                 (input_select_ip_reg & output_ip_payload_tready);\n\n/*\n"], "Clone Blocks": [["verilog-ethernet/rtl/udp_complete.v@339:349", "assign output_ip_header_checksum = ip_rx_ip_header_checksum;\nassign output_ip_source_ip = ip_rx_ip_source_ip;\nassign output_ip_dest_ip = ip_rx_ip_dest_ip;\nassign output_ip_payload_tdata = ip_rx_ip_payload_tdata;\nassign output_ip_payload_tvalid = input_select_ip_reg & ip_rx_ip_payload_tvalid;\nassign output_ip_payload_tlast = ip_rx_ip_payload_tlast;\nassign output_ip_payload_tuser = ip_rx_ip_payload_tuser;\n\nassign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready;\n\nassign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) |\n"], ["verilog-ethernet/rtl/udp_complete.v@344:355", "assign output_ip_payload_tlast = ip_rx_ip_payload_tlast;\nassign output_ip_payload_tuser = ip_rx_ip_payload_tuser;\n\nassign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready;\n\nassign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) |\n                                 (input_select_ip_reg & output_ip_payload_tready);\n\n/*\n * Output arbiter\n */\nip_arb_mux_2\n"], ["verilog-ethernet/rtl/udp_complete.v@340:350", "assign output_ip_source_ip = ip_rx_ip_source_ip;\nassign output_ip_dest_ip = ip_rx_ip_dest_ip;\nassign output_ip_payload_tdata = ip_rx_ip_payload_tdata;\nassign output_ip_payload_tvalid = input_select_ip_reg & ip_rx_ip_payload_tvalid;\nassign output_ip_payload_tlast = ip_rx_ip_payload_tlast;\nassign output_ip_payload_tuser = ip_rx_ip_payload_tuser;\n\nassign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready;\n\nassign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) |\n                                 (input_select_ip_reg & output_ip_payload_tready);\n"], ["verilog-ethernet/rtl/udp_complete_64.v@351:361", "assign output_ip_source_ip = ip_rx_ip_source_ip;\nassign output_ip_dest_ip = ip_rx_ip_dest_ip;\nassign output_ip_payload_tdata = ip_rx_ip_payload_tdata;\nassign output_ip_payload_tkeep = ip_rx_ip_payload_tkeep;\nassign output_ip_payload_tvalid = input_select_ip_reg & ip_rx_ip_payload_tvalid;\nassign output_ip_payload_tlast = ip_rx_ip_payload_tlast;\nassign output_ip_payload_tuser = ip_rx_ip_payload_tuser;\n\nassign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready;\n\nassign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) |\n"], ["verilog-ethernet/rtl/udp_complete.v@342:352", "assign output_ip_payload_tdata = ip_rx_ip_payload_tdata;\nassign output_ip_payload_tvalid = input_select_ip_reg & ip_rx_ip_payload_tvalid;\nassign output_ip_payload_tlast = ip_rx_ip_payload_tlast;\nassign output_ip_payload_tuser = ip_rx_ip_payload_tuser;\n\nassign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready;\n\nassign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) |\n                                 (input_select_ip_reg & output_ip_payload_tready);\n\n/*\n"], ["verilog-ethernet/rtl/udp_complete_64.v@352:362", "assign output_ip_dest_ip = ip_rx_ip_dest_ip;\nassign output_ip_payload_tdata = ip_rx_ip_payload_tdata;\nassign output_ip_payload_tkeep = ip_rx_ip_payload_tkeep;\nassign output_ip_payload_tvalid = input_select_ip_reg & ip_rx_ip_payload_tvalid;\nassign output_ip_payload_tlast = ip_rx_ip_payload_tlast;\nassign output_ip_payload_tuser = ip_rx_ip_payload_tuser;\n\nassign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready;\n\nassign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) |\n                                 (input_select_ip_reg & output_ip_payload_tready);\n"], ["verilog-ethernet/rtl/udp_complete_64.v@356:367", "assign output_ip_payload_tlast = ip_rx_ip_payload_tlast;\nassign output_ip_payload_tuser = ip_rx_ip_payload_tuser;\n\nassign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready;\n\nassign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) |\n                                 (input_select_ip_reg & output_ip_payload_tready);\n\n/*\n * Output arbiter\n */\nip_arb_mux_64_2\n"]], "Diff Content": {"Delete": [[359, "assign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready;\n"]], "Add": [[359, "assign ip_rx_ip_hdr_ready = (input_select_udp & udp_rx_ip_hdr_ready) |\n"], [359, "                            (input_select_ip & output_ip_hdr_ready);\n"]]}}