library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity AdderN is
	generic(N : positive := 4);
	port(operand0 : in  std_logic_vector(N-1 downto 0);
		  operand1 : in  std_logic_vector(N-1 downto 0);
		  result   : out std_logic_vector(N-1 downto 0));
end AdderN;

