{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727316351751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727316351751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 20:05:51 2024 " "Processing started: Wed Sep 25 20:05:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727316351751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727316351751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727316351751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727316352150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727316352150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/mixcolumns/mix_columns.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/mixcolumns/mix_columns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mix_columns " "Found entity 1: mix_columns" {  } { { "executeStage/mixColumns/mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/mixColumns/mix_columns.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writebackstage/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writebackstage/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "processor/top.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "memory/instruction_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/aes_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/aes_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_rom " "Found entity 1: aes_rom" {  } { { "memory/aes_rom.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/aes_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/aes_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/aes_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_ram " "Found entity 1: aes_ram" {  } { { "memory/aes_ram.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/aes_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchstage/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetchstage/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetchStage/fetch.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/sub_bytes.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/sub_bytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_bytes " "Found entity 1: sub_bytes" {  } { { "executeStage/sub_bytes.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/sub_bytes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/shift_rows.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/shift_rows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "executeStage/shift_rows.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/shift_rows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/key_expansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/key_expansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_expansion " "Found entity 1: key_expansion" {  } { { "executeStage/key_expansion.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/key_expansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "executeStage/execute.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "executeStage/alu.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/aes_operations_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/aes_operations_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_operations_unit " "Found entity 1: aes_operations_unit" {  } { { "executeStage/aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/aes_operations_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/vector_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/vector_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_reg_file " "Found entity 1: vector_reg_file" {  } { { "decoderStage/registerFiles/vector_reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/vector_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/scalar_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/scalar_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalar_reg_file " "Found entity 1: scalar_reg_file" {  } { { "decoderStage/registerFiles/scalar_reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/scalar_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "decoderStage/registerFiles/reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoderStage/decoder.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/vector_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/vector_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_extender " "Found entity 1: vector_extender" {  } { { "common/vector_extender.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/vector_extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/register_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/register_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_en " "Found entity 1: register_en" {  } { { "common/register_en.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/register_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "common/register.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pipe_vect.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/pipe_vect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_vect " "Found entity 1: pipe_vect" {  } { { "common/pipe_vect.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/pipe_vect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "common/pipe.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/logic_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/logic_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_decoder " "Found entity 1: logic_decoder" {  } { { "common/logic_decoder.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/logic_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_sub_bytes.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_sub_bytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sub_bytes " "Found entity 1: tb_sub_bytes" {  } { { "testBenches/tb_sub_bytes.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_sub_bytes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_shift_rows.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_shift_rows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_rows " "Found entity 1: tb_shift_rows" {  } { { "testBenches/tb_shift_rows.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_shift_rows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_mix_columns.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_mix_columns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mix_columns " "Found entity 1: tb_mix_columns" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_key_expansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_key_expansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_key_expansion " "Found entity 1: tb_key_expansion" {  } { { "testBenches/tb_key_expansion.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_key_expansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/sub_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/sub_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_word " "Found entity 1: sub_word" {  } { { "executeStage/sub_word.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/sub_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "executeStage/xor_32bit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/add_round_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/add_round_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_round_key " "Found entity 1: add_round_key" {  } { { "executeStage/add_round_key.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_add_round_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_add_round_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_add_round_key " "Found entity 1: tb_add_round_key" {  } { { "testBenches/tb_add_round_key.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/s_box.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/s_box.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_box " "Found entity 1: s_box" {  } { { "common/s_box.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/s_box.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_sub_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_sub_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sub_word " "Found entity 1: tb_sub_word" {  } { { "testBenches/tb_sub_word.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_sub_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/mixcolumns/mix_column.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/mixcolumns/mix_column.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mix_column " "Found entity 1: mix_column" {  } { { "executeStage/mixColumns/mix_column.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/mixColumns/mix_column.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727316360375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727316360375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst writeback.sv(23) " "Verilog HDL Implicit Net warning at writeback.sv(23): created implicit net for \"rst\"" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727316360375 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_memory data_memory.sv(12) " "Verilog HDL Parameter Declaration warning at data_memory.sv(12): Parameter Declaration in module \"data_memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1727316360375 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_memory data_memory.sv(13) " "Verilog HDL Parameter Declaration warning at data_memory.sv(13): Parameter Declaration in module \"data_memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1727316360376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_mix_columns " "Elaborating entity \"tb_mix_columns\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727316360415 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test case 1: Input state matrix columns: tb_mix_columns.sv(32) " "Verilog HDL Display System Task info at tb_mix_columns.sv(32): Test case 1: Input state matrix columns:" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "vect\[0\] = 637bc0d2 tb_mix_columns.sv(33) " "Verilog HDL Display System Task info at tb_mix_columns.sv(33): vect\[0\] = 637bc0d2" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 33 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "vect\[1\] = 7b76d27c tb_mix_columns.sv(34) " "Verilog HDL Display System Task info at tb_mix_columns.sv(34): vect\[1\] = 7b76d27c" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "vect\[2\] = 76757cc5 tb_mix_columns.sv(35) " "Verilog HDL Display System Task info at tb_mix_columns.sv(35): vect\[2\] = 76757cc5" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 35 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "vect\[3\] = 7563c5c0 tb_mix_columns.sv(36) " "Verilog HDL Display System Task info at tb_mix_columns.sv(36): vect\[3\] = 7563c5c0" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test case 1: Output after MixColumns transformation: tb_mix_columns.sv(38) " "Verilog HDL Display System Task info at tb_mix_columns.sv(38): Test case 1: Output after MixColumns transformation:" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 38 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "new_vect\[0\] = 00000000 tb_mix_columns.sv(39) " "Verilog HDL Display System Task info at tb_mix_columns.sv(39): new_vect\[0\] = 00000000" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "new_vect\[1\] = 00000000 tb_mix_columns.sv(40) " "Verilog HDL Display System Task info at tb_mix_columns.sv(40): new_vect\[1\] = 00000000" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 40 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "new_vect\[2\] = 00000000 tb_mix_columns.sv(41) " "Verilog HDL Display System Task info at tb_mix_columns.sv(41): new_vect\[2\] = 00000000" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 41 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "new_vect\[3\] = 00000000 tb_mix_columns.sv(42) " "Verilog HDL Display System Task info at tb_mix_columns.sv(42): new_vect\[3\] = 00000000" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 42 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_mix_columns.sv(53) " "Verilog HDL warning at tb_mix_columns.sv(53): ignoring unsupported system task" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 53 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1727316360415 "|tb_mix_columns"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_columns mix_columns:uut " "Elaborating entity \"mix_columns\" for hierarchy \"mix_columns:uut\"" {  } { { "testBenches/tb_mix_columns.sv" "uut" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727316360415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_column mix_columns:uut\|mix_column:mix_column_gen\[0\].mc " "Elaborating entity \"mix_column\" for hierarchy \"mix_columns:uut\|mix_column:mix_column_gen\[0\].mc\"" {  } { { "executeStage/mixColumns/mix_columns.sv" "mix_column_gen\[0\].mc" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/mixColumns/mix_columns.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727316360423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727316360534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 20:06:00 2024 " "Processing ended: Wed Sep 25 20:06:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727316360534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727316360534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727316360534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727316360534 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727316361166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727316361593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727316361593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 20:06:01 2024 " "Processing started: Wed Sep 25 20:06:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727316361593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1727316361593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim proyecto2Arqui2 proyecto2Arqui2 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim proyecto2Arqui2 proyecto2Arqui2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1727316361593 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim proyecto2Arqui2 proyecto2Arqui2 " "Quartus(args): --rtl_sim proyecto2Arqui2 proyecto2Arqui2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1727316361593 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1727316361753 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1727316361864 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1727316361864 ""}
{ "Warning" "0" "" "Warning: File proyecto2Arqui2_run_msim_rtl_verilog.do already exists - backing up current file as proyecto2Arqui2_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File proyecto2Arqui2_run_msim_rtl_verilog.do already exists - backing up current file as proyecto2Arqui2_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1727316361944 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/simulation/modelsim/proyecto2Arqui2_run_msim_rtl_verilog.do" {  } { { "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/simulation/modelsim/proyecto2Arqui2_run_msim_rtl_verilog.do" "0" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/simulation/modelsim/proyecto2Arqui2_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/simulation/modelsim/proyecto2Arqui2_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1727316361959 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1727316361959 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1727316361967 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1727316361967 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/proyecto2Arqui2_nativelink_simulation.rpt" {  } { { "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/proyecto2Arqui2_nativelink_simulation.rpt" "0" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/proyecto2Arqui2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/proyecto2Arqui2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1727316361967 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1727316361969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727316361969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 20:06:01 2024 " "Processing ended: Wed Sep 25 20:06:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727316361969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727316361969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727316361969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1727316361969 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1727316392474 ""}
