// Seed: 1551049923
module module_0;
  id_1 :
  assert property (@(posedge id_1) 1)
  else $display(1);
  assign module_1.id_0 = 0;
  wire id_2;
  reg id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  reg id_16, id_17;
  assign id_15 = 1 && 1'b0 ? id_17 : 1;
  always @(1 or negedge 1'b0) id_3 <= 1;
endmodule
module module_1 (
    input uwire id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
