{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 20:53:36 2014 " "Info: Processing started: Tue May 13 20:53:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_top -c dds_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dds_top -c dds_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DDS_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_top-behave " "Info: Found design unit 1: dds_top-behave" {  } { { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dds_top " "Info: Found entity 1: dds_top" {  } { { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder_32bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_32bus-adder_behave " "Info: Found design unit 1: adder_32bus-adder_behave" {  } { { "adder_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/adder_32bus.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_32bus " "Info: Found entity 1: adder_32bus" {  } { { "adder_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/adder_32bus.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DDS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS-behave " "Info: Found design unit 1: DDS-behave" {  } { { "DDS.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_10bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder_10bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_10bus-adder_behave " "Info: Found design unit 1: adder_10bus-adder_behave" {  } { { "adder_10bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/adder_10bus.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_10bus " "Info: Found entity 1: adder_10bus" {  } { { "adder_10bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/adder_10bus.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-behave " "Info: Found design unit 1: key-behave" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_coding.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key_coding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_coding-behave " "Info: Found design unit 1: key_coding-behave" {  } { { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key_coding " "Info: Found entity 1: key_coding" {  } { { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_10bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_10bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_10bus-regi_behave " "Info: Found design unit 1: register_10bus-regi_behave" {  } { { "register_10bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_10bus.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_10bus " "Info: Found entity 1: register_10bus" {  } { { "register_10bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_10bus.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_32bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32bus-regi_behave " "Info: Found design unit 1: register_32bus-regi_behave" {  } { { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_32bus " "Info: Found entity 1: register_32bus" {  } { { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TLC615.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TLC615.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLC5615-BEHAVE " "Info: Found design unit 1: TLC5615-BEHAVE" {  } { { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TLC5615 " "Info: Found entity 1: TLC5615" {  } { { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin-SYN " "Info: Found design unit 1: sin-SYN" {  } { { "sin.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/sin.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sin " "Info: Found entity 1: sin" {  } { { "sin.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/sin.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file squ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 squ-SYN " "Info: Found design unit 1: squ-SYN" {  } { { "squ.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/squ.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 squ " "Info: Found entity 1: squ" {  } { { "squ.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/squ.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saw.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file saw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saw-SYN " "Info: Found design unit 1: saw-SYN" {  } { { "saw.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/saw.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 saw " "Info: Found entity 1: saw" {  } { { "saw.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/saw.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tri_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_rom-SYN " "Info: Found design unit 1: tri_rom-SYN" {  } { { "tri_rom.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/tri_rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tri_rom " "Info: Found entity 1: tri_rom" {  } { { "tri_rom.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/tri_rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_top " "Info: Elaborating entity \"DDS_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:u1 " "Info: Elaborating entity \"DDS\" for hierarchy \"DDS:u1\"" {  } { { "DDS_top.vhd" "u1" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bus DDS:u1\|adder_32bus:u1 " "Info: Elaborating entity \"adder_32bus\" for hierarchy \"DDS:u1\|adder_32bus:u1\"" {  } { { "DDS.vhd" "u1" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bus DDS:u1\|register_32bus:u2 " "Info: Elaborating entity \"register_32bus\" for hierarchy \"DDS:u1\|register_32bus:u2\"" {  } { { "DDS.vhd" "u2" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_10bus DDS:u1\|adder_10bus:u3 " "Info: Elaborating entity \"adder_10bus\" for hierarchy \"DDS:u1\|adder_10bus:u3\"" {  } { { "DDS.vhd" "u3" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_10bus DDS:u1\|register_10bus:u4 " "Info: Elaborating entity \"register_10bus\" for hierarchy \"DDS:u1\|register_10bus:u4\"" {  } { { "DDS.vhd" "u4" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS.vhd" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin DDS:u1\|sin:u5 " "Info: Elaborating entity \"sin\" for hierarchy \"DDS:u1\|sin:u5\"" {  } { { "DDS.vhd" "u5" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u1\|sin:u5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:u1\|sin:u5\|altsyncram:altsyncram_component\"" {  } { { "sin.vhd" "altsyncram_component" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/sin.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:u1\|sin:u5\|altsyncram:altsyncram_component\"" {  } { { "sin.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/sin.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:u1\|sin:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Info: Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/sin.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hk71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hk71 " "Info: Found entity 1: altsyncram_hk71" {  } { { "db/altsyncram_hk71.tdf" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/db/altsyncram_hk71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hk71 DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated " "Info: Elaborating entity \"altsyncram_hk71\" for hierarchy \"DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_rom DDS:u1\|tri_rom:u6 " "Info: Elaborating entity \"tri_rom\" for hierarchy \"DDS:u1\|tri_rom:u6\"" {  } { { "DDS.vhd" "u6" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS.vhd" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\"" {  } { { "tri_rom.vhd" "altsyncram_component" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/tri_rom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\"" {  } { { "tri_rom.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/tri_rom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tri_rom.mif " "Info: Parameter \"init_file\" = \"tri_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tri_rom.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/tri_rom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3281.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3281 " "Info: Found entity 1: altsyncram_3281" {  } { { "db/altsyncram_3281.tdf" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/db/altsyncram_3281.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3281 DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated " "Info: Elaborating entity \"altsyncram_3281\" for hierarchy \"DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saw DDS:u1\|saw:u7 " "Info: Elaborating entity \"saw\" for hierarchy \"DDS:u1\|saw:u7\"" {  } { { "DDS.vhd" "u7" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS.vhd" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u1\|saw:u7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:u1\|saw:u7\|altsyncram:altsyncram_component\"" {  } { { "saw.vhd" "altsyncram_component" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/saw.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:u1\|saw:u7\|altsyncram:altsyncram_component\"" {  } { { "saw.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/saw.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:u1\|saw:u7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file saw_rom.mif " "Info: Parameter \"init_file\" = \"saw_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "saw.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/saw.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v181.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v181 " "Info: Found entity 1: altsyncram_v181" {  } { { "db/altsyncram_v181.tdf" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/db/altsyncram_v181.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v181 DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated " "Info: Elaborating entity \"altsyncram_v181\" for hierarchy \"DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squ DDS:u1\|squ:u8 " "Info: Elaborating entity \"squ\" for hierarchy \"DDS:u1\|squ:u8\"" {  } { { "DDS.vhd" "u8" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS.vhd" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u1\|squ:u8\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:u1\|squ:u8\|altsyncram:altsyncram_component\"" {  } { { "squ.vhd" "altsyncram_component" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/squ.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:u1\|squ:u8\|altsyncram:altsyncram_component\"" {  } { { "squ.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/squ.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:u1\|squ:u8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file squ_rom.mif " "Info: Parameter \"init_file\" = \"squ_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "squ.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/squ.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d281.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d281 " "Info: Found entity 1: altsyncram_d281" {  } { { "db/altsyncram_d281.tdf" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/db/altsyncram_d281.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d281 DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated " "Info: Elaborating entity \"altsyncram_d281\" for hierarchy \"DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u2 " "Info: Elaborating entity \"key\" for hierarchy \"key:u2\"" {  } { { "DDS_top.vhd" "u2" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_coding key_coding:u6 " "Info: Elaborating entity \"key_coding\" for hierarchy \"key_coding:u6\"" {  } { { "DDS_top.vhd" "u6" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5615 TLC5615:u7 " "Info: Elaborating entity \"TLC5615\" for hierarchy \"TLC5615:u7\"" {  } { { "DDS_top.vhd" "u7" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u4\|state.s2 " "Info: Register \"key:u4\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u4\|state.s3 " "Info: Register \"key:u4\|state.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u4\|state.s1 " "Info: Register \"key:u4\|state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u4\|state.s0 " "Info: Register \"key:u4\|state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_a_key_in " "Warning (15610): No output dependent on input pin \"set_a_key_in\"" {  } { { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Info: Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Info: Implemented 151 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Info: Implemented 40 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 20:53:47 2014 " "Info: Processing ended: Tue May 13 20:53:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
