# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 20:44:21  April 09, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_processer1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY test_processer1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:44:21  APRIL 09, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_Y2 -to clock50
set_location_assignment PIN_F17 -to clk_led
set_location_assignment PIN_E21 -to status_led[0]
set_location_assignment PIN_E22 -to status_led[1]
set_location_assignment PIN_E25 -to status_led[2]
set_location_assignment PIN_E24 -to status_led[3]
set_location_assignment PIN_H21 -to status_led[4]
set_location_assignment PIN_G20 -to status_led[5]
set_location_assignment PIN_G22 -to status_led[6]
set_location_assignment PIN_G21 -to status_led[7]
set_location_assignment PIN_G19 -to red_led[0]
set_location_assignment PIN_F19 -to red_led[1]
set_location_assignment PIN_E19 -to red_led[2]
set_location_assignment PIN_F21 -to red_led[3]
set_location_assignment PIN_F18 -to red_led[4]
set_location_assignment PIN_E18 -to red_led[5]
set_location_assignment PIN_J19 -to red_led[6]
set_location_assignment PIN_H19 -to red_led[7]
set_location_assignment PIN_J17 -to red_led[8]
set_location_assignment PIN_G17 -to red_led[9]
set_location_assignment PIN_J15 -to red_led[10]
set_location_assignment PIN_H16 -to red_led[11]
set_location_assignment PIN_J16 -to red_led[12]
set_location_assignment PIN_H17 -to red_led[13]
set_location_assignment PIN_F15 -to red_led[14]
set_location_assignment PIN_G15 -to red_led[15]
set_global_assignment -name VERILOG_FILE instruction_decoder.v
set_global_assignment -name VERILOG_FILE reg_mux.v
set_global_assignment -name VERILOG_FILE register_pc.v
set_global_assignment -name VERILOG_FILE register_p.v
set_global_assignment -name VERILOG_FILE register_g.v
set_global_assignment -name VERILOG_FILE flag.v
set_global_assignment -name VERILOG_FILE alu.v
set_global_assignment -name VERILOG_FILE test_processer1.v
set_global_assignment -name QIP_FILE instruction_memory.qip
set_global_assignment -name QIP_FILE data_memory.qip
set_global_assignment -name MIF_FILE instructions.mif
set_global_assignment -name MIF_FILE image_data.mif
set_global_assignment -name QIP_FILE PLL.qip
set_global_assignment -name MIF_FILE ../FPGA_Matlab/Image.mif
set_global_assignment -name VERILOG_FILE seven_segments.v
set_location_assignment PIN_AA25 -to Seven_segs[20]
set_location_assignment PIN_AA26 -to Seven_segs[19]
set_location_assignment PIN_Y25 -to Seven_segs[18]
set_location_assignment PIN_W26 -to Seven_segs[17]
set_location_assignment PIN_Y26 -to Seven_segs[16]
set_location_assignment PIN_W27 -to Seven_segs[15]
set_location_assignment PIN_W28 -to Seven_segs[14]
set_location_assignment PIN_M24 -to Seven_segs[13]
set_location_assignment PIN_Y22 -to Seven_segs[12]
set_location_assignment PIN_W21 -to Seven_segs[11]
set_location_assignment PIN_W22 -to Seven_segs[10]
set_location_assignment PIN_W25 -to Seven_segs[9]
set_location_assignment PIN_U23 -to Seven_segs[8]
set_location_assignment PIN_U24 -to Seven_segs[7]
set_location_assignment PIN_G18 -to Seven_segs[6]
set_location_assignment PIN_F22 -to Seven_segs[5]
set_location_assignment PIN_E17 -to Seven_segs[4]
set_location_assignment PIN_L26 -to Seven_segs[3]
set_location_assignment PIN_L25 -to Seven_segs[2]
set_location_assignment PIN_J22 -to Seven_segs[1]
set_location_assignment PIN_H22 -to Seven_segs[0]
set_location_assignment PIN_Y23 -to pc_switch
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top