begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright 2014 Svatopluk Kraus<onwahe@gmail.com>  * Copyright 2014 Michal Meloun<meloun@miracle.cz>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpuinfo.h>
end_include

begin_decl_stmt
name|struct
name|cpuinfo
name|cpuinfo
init|=
block|{
comment|/* Use safe defaults for start */
operator|.
name|dcache_line_size
operator|=
literal|32
block|,
operator|.
name|dcache_line_mask
operator|=
literal|31
block|,
operator|.
name|icache_line_size
operator|=
literal|32
block|,
operator|.
name|icache_line_mask
operator|=
literal|31
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Read and parse CPU id scheme */
end_comment

begin_function
name|void
name|cpuinfo_init
parameter_list|(
name|void
parameter_list|)
block|{
name|cpuinfo
operator|.
name|midr
operator|=
name|cp15_midr_get
argument_list|()
expr_stmt|;
comment|/* Test old version id schemes first */
if|if
condition|(
operator|(
name|cpuinfo
operator|.
name|midr
operator|&
name|CPU_ID_IMPLEMENTOR_MASK
operator|)
operator|==
name|CPU_ID_ARM_LTD
condition|)
block|{
if|if
condition|(
name|CPU_ID_ISOLD
argument_list|(
name|cpuinfo
operator|.
name|midr
argument_list|)
condition|)
block|{
comment|/* obsolete ARMv2 or ARMv3 CPU */
name|cpuinfo
operator|.
name|midr
operator|=
literal|0
expr_stmt|;
return|return;
block|}
if|if
condition|(
name|CPU_ID_IS7
argument_list|(
name|cpuinfo
operator|.
name|midr
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|cpuinfo
operator|.
name|midr
operator|&
operator|(
literal|1
operator|<<
literal|23
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
comment|/* obsolete ARMv3 CPU */
name|cpuinfo
operator|.
name|midr
operator|=
literal|0
expr_stmt|;
return|return;
block|}
comment|/* ARMv4T CPU */
name|cpuinfo
operator|.
name|architecture
operator|=
literal|1
expr_stmt|;
name|cpuinfo
operator|.
name|revision
operator|=
operator|(
name|cpuinfo
operator|.
name|midr
operator|>>
literal|16
operator|)
operator|&
literal|0x7F
expr_stmt|;
block|}
else|else
block|{
comment|/* ARM new id scheme */
name|cpuinfo
operator|.
name|architecture
operator|=
operator|(
name|cpuinfo
operator|.
name|midr
operator|>>
literal|16
operator|)
operator|&
literal|0x0F
expr_stmt|;
name|cpuinfo
operator|.
name|revision
operator|=
operator|(
name|cpuinfo
operator|.
name|midr
operator|>>
literal|20
operator|)
operator|&
literal|0x0F
expr_stmt|;
block|}
block|}
else|else
block|{
comment|/* non ARM -> must be new id scheme */
name|cpuinfo
operator|.
name|architecture
operator|=
operator|(
name|cpuinfo
operator|.
name|midr
operator|>>
literal|16
operator|)
operator|&
literal|0x0F
expr_stmt|;
name|cpuinfo
operator|.
name|revision
operator|=
operator|(
name|cpuinfo
operator|.
name|midr
operator|>>
literal|20
operator|)
operator|&
literal|0x0F
expr_stmt|;
block|}
comment|/* Parse rest of MIDR  */
name|cpuinfo
operator|.
name|implementer
operator|=
operator|(
name|cpuinfo
operator|.
name|midr
operator|>>
literal|24
operator|)
operator|&
literal|0xFF
expr_stmt|;
name|cpuinfo
operator|.
name|part_number
operator|=
operator|(
name|cpuinfo
operator|.
name|midr
operator|>>
literal|4
operator|)
operator|&
literal|0xFFF
expr_stmt|;
name|cpuinfo
operator|.
name|patch
operator|=
name|cpuinfo
operator|.
name|midr
operator|&
literal|0x0F
expr_stmt|;
comment|/* CP15 c0,c0 regs 0-7 exist on all CPUs (although aliased with MIDR) */
name|cpuinfo
operator|.
name|ctr
operator|=
name|cp15_ctr_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|tcmtr
operator|=
name|cp15_tcmtr_get
argument_list|()
expr_stmt|;
if|#
directive|if
name|__ARM_ARCH
operator|>=
literal|6
name|cpuinfo
operator|.
name|tlbtr
operator|=
name|cp15_tlbtr_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|mpidr
operator|=
name|cp15_mpidr_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|revidr
operator|=
name|cp15_revidr_get
argument_list|()
expr_stmt|;
endif|#
directive|endif
comment|/* if CPU is not v7 cpu id scheme */
if|if
condition|(
name|cpuinfo
operator|.
name|architecture
operator|!=
literal|0xF
condition|)
return|return;
if|#
directive|if
name|__ARM_ARCH
operator|>=
literal|6
name|cpuinfo
operator|.
name|id_pfr0
operator|=
name|cp15_id_pfr0_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_pfr1
operator|=
name|cp15_id_pfr1_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_dfr0
operator|=
name|cp15_id_dfr0_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_afr0
operator|=
name|cp15_id_afr0_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_mmfr0
operator|=
name|cp15_id_mmfr0_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_mmfr1
operator|=
name|cp15_id_mmfr1_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_mmfr2
operator|=
name|cp15_id_mmfr2_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_mmfr3
operator|=
name|cp15_id_mmfr3_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_isar0
operator|=
name|cp15_id_isar0_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_isar1
operator|=
name|cp15_id_isar1_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_isar2
operator|=
name|cp15_id_isar2_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_isar3
operator|=
name|cp15_id_isar3_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_isar4
operator|=
name|cp15_id_isar4_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|id_isar5
operator|=
name|cp15_id_isar5_get
argument_list|()
expr_stmt|;
comment|/* Not yet - CBAR only exist on ARM SMP Cortex A CPUs 	cpuinfo.cbar = cp15_cbar_get(); */
if|if
condition|(
name|CPU_CT_FORMAT
argument_list|(
name|cpuinfo
operator|.
name|ctr
argument_list|)
operator|==
name|CPU_CT_ARMV7
condition|)
block|{
name|cpuinfo
operator|.
name|ccsidr
operator|=
name|cp15_ccsidr_get
argument_list|()
expr_stmt|;
name|cpuinfo
operator|.
name|clidr
operator|=
name|cp15_clidr_get
argument_list|()
expr_stmt|;
block|}
comment|/* Test if revidr is implemented */
if|if
condition|(
name|cpuinfo
operator|.
name|revidr
operator|==
name|cpuinfo
operator|.
name|midr
condition|)
name|cpuinfo
operator|.
name|revidr
operator|=
literal|0
expr_stmt|;
comment|/* parsed bits of above registers */
comment|/* id_mmfr0 */
name|cpuinfo
operator|.
name|outermost_shareability
operator|=
operator|(
name|cpuinfo
operator|.
name|id_mmfr0
operator|>>
literal|8
operator|)
operator|&
literal|0xF
expr_stmt|;
name|cpuinfo
operator|.
name|shareability_levels
operator|=
operator|(
name|cpuinfo
operator|.
name|id_mmfr0
operator|>>
literal|12
operator|)
operator|&
literal|0xF
expr_stmt|;
name|cpuinfo
operator|.
name|auxiliary_registers
operator|=
operator|(
name|cpuinfo
operator|.
name|id_mmfr0
operator|>>
literal|20
operator|)
operator|&
literal|0xF
expr_stmt|;
name|cpuinfo
operator|.
name|innermost_shareability
operator|=
operator|(
name|cpuinfo
operator|.
name|id_mmfr0
operator|>>
literal|28
operator|)
operator|&
literal|0xF
expr_stmt|;
comment|/* id_mmfr2 */
name|cpuinfo
operator|.
name|mem_barrier
operator|=
operator|(
name|cpuinfo
operator|.
name|id_mmfr2
operator|>>
literal|20
operator|)
operator|&
literal|0xF
expr_stmt|;
comment|/* id_mmfr3 */
name|cpuinfo
operator|.
name|coherent_walk
operator|=
operator|(
name|cpuinfo
operator|.
name|id_mmfr3
operator|>>
literal|20
operator|)
operator|&
literal|0xF
expr_stmt|;
name|cpuinfo
operator|.
name|maintenance_broadcast
operator|=
operator|(
name|cpuinfo
operator|.
name|id_mmfr3
operator|>>
literal|12
operator|)
operator|&
literal|0xF
expr_stmt|;
comment|/* id_pfr1 */
name|cpuinfo
operator|.
name|generic_timer_ext
operator|=
operator|(
name|cpuinfo
operator|.
name|id_pfr1
operator|>>
literal|16
operator|)
operator|&
literal|0xF
expr_stmt|;
name|cpuinfo
operator|.
name|virtualization_ext
operator|=
operator|(
name|cpuinfo
operator|.
name|id_pfr1
operator|>>
literal|12
operator|)
operator|&
literal|0xF
expr_stmt|;
name|cpuinfo
operator|.
name|security_ext
operator|=
operator|(
name|cpuinfo
operator|.
name|id_pfr1
operator|>>
literal|4
operator|)
operator|&
literal|0xF
expr_stmt|;
comment|/* L1 Cache sizes */
if|if
condition|(
name|CPU_CT_FORMAT
argument_list|(
name|cpuinfo
operator|.
name|ctr
argument_list|)
operator|==
name|CPU_CT_ARMV7
condition|)
block|{
name|cpuinfo
operator|.
name|dcache_line_size
operator|=
literal|1
operator|<<
operator|(
name|CPU_CT_DMINLINE
argument_list|(
name|cpuinfo
operator|.
name|ctr
argument_list|)
operator|+
literal|2
operator|)
expr_stmt|;
name|cpuinfo
operator|.
name|icache_line_size
operator|=
literal|1
operator|<<
operator|(
name|CPU_CT_IMINLINE
argument_list|(
name|cpuinfo
operator|.
name|ctr
argument_list|)
operator|+
literal|2
operator|)
expr_stmt|;
block|}
else|else
block|{
name|cpuinfo
operator|.
name|dcache_line_size
operator|=
literal|1
operator|<<
operator|(
name|CPU_CT_xSIZE_LEN
argument_list|(
name|CPU_CT_DSIZE
argument_list|(
name|cpuinfo
operator|.
name|ctr
argument_list|)
argument_list|)
operator|+
literal|3
operator|)
expr_stmt|;
name|cpuinfo
operator|.
name|icache_line_size
operator|=
literal|1
operator|<<
operator|(
name|CPU_CT_xSIZE_LEN
argument_list|(
name|CPU_CT_ISIZE
argument_list|(
name|cpuinfo
operator|.
name|ctr
argument_list|)
argument_list|)
operator|+
literal|3
operator|)
expr_stmt|;
block|}
name|cpuinfo
operator|.
name|dcache_line_mask
operator|=
name|cpuinfo
operator|.
name|dcache_line_size
operator|-
literal|1
expr_stmt|;
name|cpuinfo
operator|.
name|icache_line_mask
operator|=
name|cpuinfo
operator|.
name|icache_line_size
operator|-
literal|1
expr_stmt|;
endif|#
directive|endif
block|}
end_function

begin_comment
comment|/*  * Get bits that must be set or cleared in ACLR register.  * Note: Bits in ACLR register are IMPLEMENTATION DEFINED.  * Its expected that SCU is in operational state before this  * function is called.  */
end_comment

begin_function
name|void
name|cpuinfo_get_actlr_modifier
parameter_list|(
name|uint32_t
modifier|*
name|actlr_mask
parameter_list|,
name|uint32_t
modifier|*
name|actlr_set
parameter_list|)
block|{
operator|*
name|actlr_mask
operator|=
literal|0
expr_stmt|;
operator|*
name|actlr_set
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|cpuinfo
operator|.
name|implementer
operator|==
name|CPU_IMPLEMENTER_ARM
condition|)
block|{
switch|switch
condition|(
name|cpuinfo
operator|.
name|part_number
condition|)
block|{
case|case
name|CPU_ARCH_CORTEX_A73
case|:
case|case
name|CPU_ARCH_CORTEX_A72
case|:
case|case
name|CPU_ARCH_CORTEX_A57
case|:
case|case
name|CPU_ARCH_CORTEX_A53
case|:
comment|/* Nothing to do for AArch32 */
break|break;
case|case
name|CPU_ARCH_CORTEX_A17
case|:
case|case
name|CPU_ARCH_CORTEX_A12
case|:
comment|/* A12 is merged to A17 */
comment|/* 			 * Enable SMP mode 			 */
operator|*
name|actlr_mask
operator|=
operator|(
literal|1
operator|<<
literal|6
operator|)
expr_stmt|;
operator|*
name|actlr_set
operator|=
operator|(
literal|1
operator|<<
literal|6
operator|)
expr_stmt|;
break|break;
case|case
name|CPU_ARCH_CORTEX_A15
case|:
comment|/* 			 * Enable snoop-delayed exclusive handling 			 * Enable SMP mode 			 */
operator|*
name|actlr_mask
operator|=
operator|(
literal|1U
operator|<<
literal|31
operator|)
operator||
operator|(
literal|1
operator|<<
literal|6
operator|)
expr_stmt|;
operator|*
name|actlr_set
operator|=
operator|(
literal|1U
operator|<<
literal|31
operator|)
operator||
operator|(
literal|1
operator|<<
literal|6
operator|)
expr_stmt|;
break|break;
case|case
name|CPU_ARCH_CORTEX_A9
case|:
comment|/* 			 * Disable exclusive L1/L2 cache control 			 * Enable SMP mode 			 * Enable Cache and TLB maintenance broadcast 			 */
operator|*
name|actlr_mask
operator|=
operator|(
literal|1
operator|<<
literal|7
operator|)
operator||
operator|(
literal|1
operator|<<
literal|6
operator|)
operator||
operator|(
literal|1
operator|<<
literal|0
operator|)
expr_stmt|;
operator|*
name|actlr_set
operator|=
operator|(
literal|1
operator|<<
literal|6
operator|)
operator||
operator|(
literal|1
operator|<<
literal|0
operator|)
expr_stmt|;
break|break;
case|case
name|CPU_ARCH_CORTEX_A8
case|:
comment|/* 			 * Enable L2 cache 			 * Enable L1 data cache hardware alias checks 			 */
operator|*
name|actlr_mask
operator|=
operator|(
literal|1
operator|<<
literal|1
operator|)
operator||
operator|(
literal|1
operator|<<
literal|0
operator|)
expr_stmt|;
operator|*
name|actlr_set
operator|=
operator|(
literal|1
operator|<<
literal|1
operator|)
expr_stmt|;
break|break;
case|case
name|CPU_ARCH_CORTEX_A7
case|:
comment|/* 			 * Enable SMP mode 			 */
operator|*
name|actlr_mask
operator|=
operator|(
literal|1
operator|<<
literal|6
operator|)
expr_stmt|;
operator|*
name|actlr_set
operator|=
operator|(
literal|1
operator|<<
literal|6
operator|)
expr_stmt|;
break|break;
case|case
name|CPU_ARCH_CORTEX_A5
case|:
comment|/* 			 * Disable exclusive L1/L2 cache control 			 * Enable SMP mode 			 * Enable Cache and TLB maintenance broadcast 			 */
operator|*
name|actlr_mask
operator|=
operator|(
literal|1
operator|<<
literal|7
operator|)
operator||
operator|(
literal|1
operator|<<
literal|6
operator|)
operator||
operator|(
literal|1
operator|<<
literal|0
operator|)
expr_stmt|;
operator|*
name|actlr_set
operator|=
operator|(
literal|1
operator|<<
literal|6
operator|)
operator||
operator|(
literal|1
operator|<<
literal|0
operator|)
expr_stmt|;
break|break;
case|case
name|CPU_ARCH_ARM1176
case|:
comment|/* 			 * Restrict cache size to 16KB 			 * Enable the return stack 			 * Enable dynamic branch prediction 			 * Enable static branch prediction 			 */
operator|*
name|actlr_mask
operator|=
operator|(
literal|1
operator|<<
literal|6
operator|)
operator||
operator|(
literal|1
operator|<<
literal|2
operator|)
operator||
operator|(
literal|1
operator|<<
literal|1
operator|)
operator||
operator|(
literal|1
operator|<<
literal|0
operator|)
expr_stmt|;
operator|*
name|actlr_set
operator|=
operator|(
literal|1
operator|<<
literal|6
operator|)
operator||
operator|(
literal|1
operator|<<
literal|2
operator|)
operator||
operator|(
literal|1
operator|<<
literal|1
operator|)
operator||
operator|(
literal|1
operator|<<
literal|0
operator|)
expr_stmt|;
break|break;
block|}
return|return;
block|}
block|}
end_function

end_unit

