Command: /u/srivats/proj_area/Practical-UVM-IEEE-Edition/IEEE_version/Practical_Applications/soc/tb/uvm/wb_conmax/run/./simv -l simv.log -lca +UVM_TESTNAME=wb_conmax_simple_cmdline_proc -l wb_conmax_simple_cmdline_proc.log +slave_adr_max=1234567
Chronologic VCS simulator copyright 1991-2019
Contains Synopsys proprietary information.
Compiler version P-2019.06-SP2-1; Runtime version P-2019.06-SP2-1;  Feb 22 20:23 2020
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_root.svh(460) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0.Synopsys

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test wb_conmax_simple_cmdline_proc...
UVM_INFO ../tests/wb_conmax_simple_cmdline_proc.sv(43) @ 0: uvm_test_top [CMDLINE_VALUE] SLAVE ADR = 0012d687
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_factory.svh(1875) @ 0: reporter [UVM/FACTORY/PRINT] 
#### Factory Configuration (*)

  No instance or type overrides are registered with this factory

All types registered with the factory: 199 total
  Type Name
  ---------
  base_sequence
  parallel_sequence
  ral_reg_CFG
  reset_agent
  reset_base_sequence
  reset_driver
  reset_monitor
  reset_sequence
  reset_sequencer
  reset_trans
  sequence_0
  sequence_1
  sequence_2
  snps_uvm_reg_bank_group
  snps_uvm_reg_map
  wb_config
  wb_conmax_alter_message_test
  wb_conmax_alter_verbosity_all_components_test
  wb_conmax_alter_verbosity_specific_component_test
  wb_conmax_alter_verbosity_test
  wb_conmax_base_test
  wb_conmax_commandline_test_1
  wb_conmax_env
  wb_conmax_env_cfg
  wb_conmax_env_cov
  wb_conmax_env_ral_block
  wb_conmax_factory_instance_override_test
  wb_conmax_factory_instance_override_test_cmdline
  wb_conmax_factory_type_override_test
  wb_conmax_flat_seq_test
  wb_conmax_instance_callback_test
  wb_conmax_parallel_seq_test
  wb_conmax_report_file_test
  wb_conmax_scoreboard
  wb_conmax_simple_cmdline_proc
  wb_conmax_typewide_callback_test
  wb_conmax_virtual_sequence
  wb_conmax_virtual_sequencer
  wb_master
  wb_master_agent
  wb_master_agent_n
  wb_master_mon
  wb_master_monitor_2cov_connect
  wb_master_seqr
  wb_master_txn
  wb_slave
  wb_slave_agent
  wb_slave_mon
  wb_slave_seqr
  wb_transaction
(*) Types with no associated type name will be printed as <unknown>

####


-------------------------------------------------
Name                Type           Size  Value   
-------------------------------------------------
master_configs[00]  wb_config      -     @316    
  port_size         sizes_e        32    DWORD   
  granularity       sizes_e        32    BYTE    
  cycles            cycle_types_e  32    CLASSIC 
  max_n_wss         integral       32    'h5     
  min_addr          integral       32    'h0     
  max_addr          integral       32    'h12d687
-------------------------------------------------
-------------------------------------------------
Name                Type           Size  Value   
-------------------------------------------------
master_configs[01]  wb_config      -     @326    
  port_size         sizes_e        32    DWORD   
  granularity       sizes_e        32    BYTE    
  cycles            cycle_types_e  32    CLASSIC 
  max_n_wss         integral       32    'h5     
  min_addr          integral       32    'h0     
  max_addr          integral       32    'h12d687
-------------------------------------------------
-------------------------------------------------
Name                Type           Size  Value   
-------------------------------------------------
master_configs[02]  wb_config      -     @327    
  port_size         sizes_e        32    DWORD   
  granularity       sizes_e        32    BYTE    
  cycles            cycle_types_e  32    CLASSIC 
  max_n_wss         integral       32    'h5     
  min_addr          integral       32    'h0     
  max_addr          integral       32    'h12d687
-------------------------------------------------
-------------------------------------------------
Name                Type           Size  Value   
-------------------------------------------------
master_configs[03]  wb_config      -     @328    
  port_size         sizes_e        32    DWORD   
  granularity       sizes_e        32    BYTE    
  cycles            cycle_types_e  32    CLASSIC 
  max_n_wss         integral       32    'h5     
  min_addr          integral       32    'h0     
  max_addr          integral       32    'h12d687
-------------------------------------------------
-------------------------------------------------
Name                Type           Size  Value   
-------------------------------------------------
master_configs[04]  wb_config      -     @329    
  port_size         sizes_e        32    DWORD   
  granularity       sizes_e        32    BYTE    
  cycles            cycle_types_e  32    CLASSIC 
  max_n_wss         integral       32    'h5     
  min_addr          integral       32    'h0     
  max_addr          integral       32    'h12d687
-------------------------------------------------
-------------------------------------------------
Name                Type           Size  Value   
-------------------------------------------------
master_configs[05]  wb_config      -     @330    
  port_size         sizes_e        32    DWORD   
  granularity       sizes_e        32    BYTE    
  cycles            cycle_types_e  32    CLASSIC 
  max_n_wss         integral       32    'h5     
  min_addr          integral       32    'h0     
  max_addr          integral       32    'h12d687
-------------------------------------------------
-------------------------------------------------
Name                Type           Size  Value   
-------------------------------------------------
master_configs[06]  wb_config      -     @331    
  port_size         sizes_e        32    DWORD   
  granularity       sizes_e        32    BYTE    
  cycles            cycle_types_e  32    CLASSIC 
  max_n_wss         integral       32    'h5     
  min_addr          integral       32    'h0     
  max_addr          integral       32    'h12d687
-------------------------------------------------
-------------------------------------------------
Name                Type           Size  Value   
-------------------------------------------------
master_configs[07]  wb_config      -     @332    
  port_size         sizes_e        32    DWORD   
  granularity       sizes_e        32    BYTE    
  cycles            cycle_types_e  32    CLASSIC 
  max_n_wss         integral       32    'h5     
  min_addr          integral       32    'h0     
  max_addr          integral       32    'h12d687
-------------------------------------------------
------------------------------------------------
Name               Type           Size  Value   
------------------------------------------------
slave_configs[00]  wb_config      -     @333    
  port_size        sizes_e        32    DWORD   
  granularity      sizes_e        32    BYTE    
  cycles           cycle_types_e  32    CLASSIC 
  max_n_wss        integral       32    'h2     
  min_addr         integral       32    'h0     
  max_addr         integral       32    'h12d687
------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[01]  wb_config      -     @334     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h112d686
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[02]  wb_config      -     @335     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h212d685
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[03]  wb_config      -     @336     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h312d684
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[04]  wb_config      -     @337     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h412d683
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[05]  wb_config      -     @338     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h512d682
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[06]  wb_config      -     @339     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h612d681
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[07]  wb_config      -     @340     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h712d680
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[08]  wb_config      -     @341     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h812d67f
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[09]  wb_config      -     @342     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h912d67e
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[10]  wb_config      -     @343     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'ha12d67d
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[11]  wb_config      -     @344     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'hb12d67c
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[12]  wb_config      -     @345     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'hc12d67b
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[13]  wb_config      -     @346     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'hd12d67a
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[14]  wb_config      -     @347     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'he12d679
-------------------------------------------------
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[15]  wb_config      -     @348     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'hf12d678
-------------------------------------------------
UVM_INFO ../tests/wb_conmax_simple_cmdline_proc.sv(81) @ 0: uvm_test_top [uvm_test_top] Value of Slave Adr max is 1012d677
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_spell_chkr.svh(124) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean config|default_sequence
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_spell_chkr.svh(124) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean config|default_sequence
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_spell_chkr.svh(124) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean config|default_sequence
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_spell_chkr.svh(124) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean config|default_sequence
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_spell_chkr.svh(124) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean config|default_sequence
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_spell_chkr.svh(124) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean config|default_sequence
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_spell_chkr.svh(124) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean config|default_sequence
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_spell_chkr.svh(124) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean config|default_sequence
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_spell_chkr.svh(124) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean config|default_sequence
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[00].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[01].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[02].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[03].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[04].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[05].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[06].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[07].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[08].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[09].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[10].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[11].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[12].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[13].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[14].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent[15].slv_seqr [WB_SLAVE_SEQR] Initializing memory
UVM_INFO ../../common/reset_driver.sv(79) @ 0: uvm_test_top.env.rst_agent.mast_drv [RESET_DRIVER] Starting transaction...
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[00].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[00].slv_drv [SLAVE_DRIVER] Completed Reset
------------------------------------------------
Name               Type           Size  Value   
------------------------------------------------
slave_configs[00]  wb_config      -     @254    
  port_size        sizes_e        32    DWORD   
  granularity      sizes_e        32    BYTE    
  cycles           cycle_types_e  32    CLASSIC 
  max_n_wss        integral       32    'h2     
  min_addr         integral       32    'h0     
  max_addr         integral       32    'hfffffe
------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[01].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[01].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[01]  wb_config      -     @255     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h1fffffd
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[02].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[02].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[02]  wb_config      -     @256     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h2fffffc
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[03].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[03].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[03]  wb_config      -     @257     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h3fffffb
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[04].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[04].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[04]  wb_config      -     @258     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h4fffffa
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[05].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[05].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[05]  wb_config      -     @259     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h5fffff9
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[06].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[06].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[06]  wb_config      -     @260     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h6fffff8
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[07].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[07].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[07]  wb_config      -     @261     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h7fffff7
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[08].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[08].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[08]  wb_config      -     @262     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h8fffff6
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[09].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[09].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[09]  wb_config      -     @263     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'h9fffff5
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[10].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[10].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[10]  wb_config      -     @264     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'hafffff4
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[11].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[11].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[11]  wb_config      -     @265     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'hbfffff3
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[12].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[12].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[12]  wb_config      -     @266     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'hcfffff2
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[13].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[13].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[13]  wb_config      -     @267     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'hdfffff1
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[14].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[14].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[14]  wb_config      -     @268     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'hefffff0
-------------------------------------------------
UVM_INFO ../../common/wb_slave.sv(83) @ 0: uvm_test_top.env.slave_agent[15].slv_drv [SLAVE_DRIVER] Obtained Reset
UVM_INFO ../../common/wb_slave.sv(89) @ 0: uvm_test_top.env.slave_agent[15].slv_drv [SLAVE_DRIVER] Completed Reset
-------------------------------------------------
Name               Type           Size  Value    
-------------------------------------------------
slave_configs[15]  wb_config      -     @269     
  port_size        sizes_e        32    DWORD    
  granularity      sizes_e        32    BYTE     
  cycles           cycle_types_e  32    CLASSIC  
  max_n_wss        integral       32    'h2      
  min_addr         integral       32    'h0      
  max_addr         integral       32    'hfffffef
-------------------------------------------------
UVM_INFO ../../common/reset_sequence.sv(30) @ 0: uvm_test_top.env.rst_agent.mast_sqr@@reset_sequence [RESET_SEQUENCE] Starting Reset Sequence
UVM_INFO ../../common/reset_sequence.sv(32) @ 0: uvm_test_top.env.rst_agent.mast_sqr@@reset_sequence [RESET_SEQUENCE] Deasserting Reset 
UVM_INFO ../../common/reset_driver.sv(81) @ 0: uvm_test_top.env.rst_agent.mast_drv [RESET_DRIVER] -----------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                             
-----------------------------------------------------------------------------------------------------
req                            reset_trans   -     @9555                                             
  cycles                       integral      32    'h3                                               
  reset_kind                   reset_kind_e  32    DEASSERT                                          
  begin_time                   time          64    0                                                 
  depth                        int           32    'd2                                               
  parent sequence (name)       string        14    reset_sequence                                    
  parent sequence (full name)  string        50    uvm_test_top.env.rst_agent.mast_sqr.reset_sequence
  sequencer                    string        35    uvm_test_top.env.rst_agent.mast_sqr               
-----------------------------------------------------------------------------------------------------

UVM_INFO ../../common/reset_monitor.sv(68) @ 5000: uvm_test_top.env.rst_agent.mast_mon [RESET_MON] Reset cleared
UVM_INFO ../../common/reset_driver.sv(97) @ 25000: uvm_test_top.env.rst_agent.mast_drv [RESET_DRIVER] Completed transaction...
UVM_INFO ../../common/reset_driver.sv(79) @ 25000: uvm_test_top.env.rst_agent.mast_drv [RESET_DRIVER] Starting transaction...
UVM_INFO ../../common/reset_sequence.sv(34) @ 25000: uvm_test_top.env.rst_agent.mast_sqr@@reset_sequence [RESET_SEQUENCE] Asserting Reset 
UVM_INFO ../../common/reset_driver.sv(81) @ 25000: uvm_test_top.env.rst_agent.mast_drv [RESET_DRIVER] -----------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                             
-----------------------------------------------------------------------------------------------------
req                            reset_trans   -     @9571                                             
  cycles                       integral      32    'h5                                               
  reset_kind                   reset_kind_e  32    ASSERT                                            
  begin_time                   time          64    25000                                             
  depth                        int           32    'd2                                               
  parent sequence (name)       string        14    reset_sequence                                    
  parent sequence (full name)  string        50    uvm_test_top.env.rst_agent.mast_sqr.reset_sequence
  sequencer                    string        35    uvm_test_top.env.rst_agent.mast_sqr               
-----------------------------------------------------------------------------------------------------

UVM_INFO ../../common/reset_monitor.sv(65) @ 25000: uvm_test_top.env.rst_agent.mast_mon [RESET_MON] Reset triggered
UVM_INFO ../../common/reset_driver.sv(97) @ 75000: uvm_test_top.env.rst_agent.mast_drv [RESET_DRIVER] Completed transaction...
UVM_INFO ../../common/reset_driver.sv(79) @ 75000: uvm_test_top.env.rst_agent.mast_drv [RESET_DRIVER] Starting transaction...
UVM_INFO ../../common/reset_sequence.sv(36) @ 75000: uvm_test_top.env.rst_agent.mast_sqr@@reset_sequence [RESET_SEQUENCE] Deasserting Reset 
UVM_INFO ../../common/reset_driver.sv(81) @ 75000: uvm_test_top.env.rst_agent.mast_drv [RESET_DRIVER] -----------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                             
-----------------------------------------------------------------------------------------------------
req                            reset_trans   -     @9585                                             
  cycles                       integral      32    'h2                                               
  reset_kind                   reset_kind_e  32    DEASSERT                                          
  begin_time                   time          64    75000                                             
  depth                        int           32    'd2                                               
  parent sequence (name)       string        14    reset_sequence                                    
  parent sequence (full name)  string        50    uvm_test_top.env.rst_agent.mast_sqr.reset_sequence
  sequencer                    string        35    uvm_test_top.env.rst_agent.mast_sqr               
-----------------------------------------------------------------------------------------------------

UVM_INFO ../../common/reset_monitor.sv(68) @ 75000: uvm_test_top.env.rst_agent.mast_mon [RESET_MON] Reset cleared
UVM_INFO ../../common/reset_driver.sv(97) @ 95000: uvm_test_top.env.rst_agent.mast_drv [RESET_DRIVER] Completed transaction...
UVM_INFO ../../common/reset_driver.sv(79) @ 95000: uvm_test_top.env.rst_agent.mast_drv [RESET_DRIVER] Starting transaction...
UVM_INFO ../../common/reset_sequence.sv(39) @ 95000: uvm_test_top.env.rst_agent.mast_sqr@@reset_sequence [RESET_SEQUENCE] Ended Reset Sequence
UVM_INFO ../../common/wb_master.sv(95) @ 95000: uvm_test_top.env.master_agent[00].mast_drv [WB_MASTER] Got Reset completed
UVM_INFO ../../common/wb_master.sv(95) @ 95000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER] Got Reset completed
UVM_INFO ../../common/wb_master.sv(95) @ 95000: uvm_test_top.env.master_agent[02].mast_drv [WB_MASTER] Got Reset completed
UVM_INFO ../../common/wb_master.sv(95) @ 95000: uvm_test_top.env.master_agent[03].mast_drv [WB_MASTER] Got Reset completed
UVM_INFO ../../common/wb_master.sv(95) @ 95000: uvm_test_top.env.master_agent[04].mast_drv [WB_MASTER] Got Reset completed
UVM_INFO ../../common/wb_master.sv(95) @ 95000: uvm_test_top.env.master_agent[05].mast_drv [WB_MASTER] Got Reset completed
UVM_INFO ../../common/wb_master.sv(95) @ 95000: uvm_test_top.env.master_agent[06].mast_drv [WB_MASTER] Got Reset completed
UVM_INFO ../../common/wb_master.sv(95) @ 95000: uvm_test_top.env.master_agent[07].mast_drv [WB_MASTER] Got Reset completed
UVM_INFO ../src/wb_conmax_virtual_sequence.sv(35) @ 95000: uvm_test_top.env.wb_conmax_virt_seqr@@wb_conmax_virtual_sequence [UVM_VIRTUAL_SEQUENCER] Starting a virtual sequence on the virtual sequencer
UVM_INFO ../src/wb_conmax_virtual_sequence.sv(37) @ 95000: uvm_test_top.env.wb_conmax_virt_seqr@@wb_conmax_virtual_sequence [VIRT_SEQQ] Starting Virtual Sequence: PART 0
UVM_INFO ../src/wb_master_agent_sequence_library.sv(68) @ 95000: uvm_test_top.env.master_agent[00].mast_sqr@@wb_conmax_virtual_sequence.sequence0 [SEQUENCE0] Starting Sequence sequence_0 
UVM_INFO ../../common/wb_master.sv(112) @ 95000: uvm_test_top.env.master_agent[00].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 95000: uvm_test_top.env.master_agent[00].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @9842                                                                    
  address                      integral        32    'h3                                                                      
  data                         integral        32    'hdeadbeef                                                               
  sel                          integral        4     'h7                                                                      
  tga                          integral        16    'h1e3d                                                                   
  tgc                          integral        16    'h620c                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    WRITE                                                                    
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    95000                                                                    
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[00].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(189) @ 105000: uvm_test_top.env.master_agent[00].mast_drv [Wb master] Got a write transaction
UVM_INFO ../../common/wb_master_mon.sv(118) @ 105000: uvm_test_top.env.master_agent[00].mast_mon [WB master Monitor] got a write transaction  from Master 
UVM_INFO ../../common/wb_slave.sv(136) @ 126000: uvm_test_top.env.slave_agent[00].slv_drv [Wb_slave] got a write transaction  from Master 
UVM_INFO ../../common/wb_slave_mon.sv(114) @ 126000: uvm_test_top.env.slave_agent[00].slv_mon [WB slave Monitor] got a write transaction  from Master 
UVM_INFO ../../common/wb_master.sv(142) @ 165000: uvm_test_top.env.master_agent[00].mast_drv [WB_MASTER_DRV] Completed           1 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 165000: uvm_test_top.env.master_agent[00].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 165000: uvm_test_top.env.master_agent[00].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @9879                                                                    
  address                      integral        32    'h3                                                                      
  data                         integral        32    'hb1b34cd7                                                               
  sel                          integral        4     'h3                                                                      
  tga                          integral        16    'h8ef5                                                                   
  tgc                          integral        16    'hf665                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    READ                                                                     
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    165000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[00].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(150) @ 175000: uvm_test_top.env.master_agent[00].mast_drv [Wb master] Got a read transaction
UVM_INFO ../../common/wb_slave_mon.sv(121) @ 175000: uvm_test_top.env.slave_agent[00].slv_mon [Wb_slave Monitor] got a read transaction  
UVM_INFO ../../common/wb_master.sv(142) @ 235000: uvm_test_top.env.master_agent[00].mast_drv [WB_MASTER_DRV] Completed           2 transactions...
UVM_INFO ../src/wb_conmax_virtual_sequence.sv(41) @ 235000: uvm_test_top.env.wb_conmax_virt_seqr@@wb_conmax_virtual_sequence [VIRT_SEQQ] Starting Virtual Sequence: PART 1
UVM_INFO ../src/wb_master_agent_sequence_library.sv(86) @ 235000: uvm_test_top.env.master_agent[01].mast_sqr@@wb_conmax_virtual_sequence.sequence1 [SEQUENCE0] Starting Sequence sequence_1 
UVM_INFO ../../common/wb_master.sv(112) @ 235000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 235000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @9910                                                                    
  address                      integral        32    'h3                                                                      
  data                         integral        32    'h529f5e07                                                               
  sel                          integral        4     'h7                                                                      
  tga                          integral        16    'h7dda                                                                   
  tgc                          integral        16    'h7e63                                                                   
  lock                         integral        1     'h1                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    WRITE                                                                    
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    235000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence1                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence1
  sequencer                    string          42    uvm_test_top.env.master_agent[01].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(189) @ 245000: uvm_test_top.env.master_agent[01].mast_drv [Wb master] Got a write transaction
UVM_INFO ../../common/wb_master_mon.sv(118) @ 245000: uvm_test_top.env.master_agent[01].mast_mon [WB master Monitor] got a write transaction  from Master 
UVM_INFO ../../common/wb_master.sv(142) @ 305000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] Completed           1 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 305000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 305000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @9929                                                                    
  address                      integral        32    'h4                                                                      
  data                         integral        32    'hbeefdead                                                               
  sel                          integral        4     'hf                                                                      
  tga                          integral        16    'he5a5                                                                   
  tgc                          integral        16    'hf007                                                                   
  lock                         integral        1     'h1                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    WRITE                                                                    
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    305000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence1                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence1
  sequencer                    string          42    uvm_test_top.env.master_agent[01].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(189) @ 315000: uvm_test_top.env.master_agent[01].mast_drv [Wb master] Got a write transaction
UVM_INFO ../../common/wb_master.sv(142) @ 375000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] Completed           2 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 375000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 375000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @9942                                                                    
  address                      integral        32    'h5                                                                      
  data                         integral        32    'h23456678                                                               
  sel                          integral        4     'h7                                                                      
  tga                          integral        16    'hfad4                                                                   
  tgc                          integral        16    'h6a7f                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    WRITE                                                                    
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    375000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence1                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence1
  sequencer                    string          42    uvm_test_top.env.master_agent[01].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(189) @ 385000: uvm_test_top.env.master_agent[01].mast_drv [Wb master] Got a write transaction
UVM_INFO ../../common/wb_master.sv(142) @ 445000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] Completed           3 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 445000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 445000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @9955                                                                    
  address                      integral        32    'h4                                                                      
  data                         integral        32    'h711476cb                                                               
  sel                          integral        4     'h7                                                                      
  tga                          integral        16    'hb334                                                                   
  tgc                          integral        16    'h88ea                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    READ                                                                     
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    445000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence1                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence1
  sequencer                    string          42    uvm_test_top.env.master_agent[01].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(150) @ 455000: uvm_test_top.env.master_agent[01].mast_drv [Wb master] Got a read transaction
UVM_INFO ../../common/wb_master.sv(142) @ 515000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] Completed           4 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 515000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 515000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @9968                                                                    
  address                      integral        32    'h5                                                                      
  data                         integral        32    'h323985ec                                                               
  sel                          integral        4     'h3                                                                      
  tga                          integral        16    'ha651                                                                   
  tgc                          integral        16    'h1021                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    READ                                                                     
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    515000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence1                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence1
  sequencer                    string          42    uvm_test_top.env.master_agent[01].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(150) @ 525000: uvm_test_top.env.master_agent[01].mast_drv [Wb master] Got a read transaction
UVM_INFO ../../common/wb_master.sv(142) @ 585000: uvm_test_top.env.master_agent[01].mast_drv [WB_MASTER_DRV] Completed           5 transactions...
UVM_INFO ../src/wb_conmax_virtual_sequence.sv(44) @ 585000: uvm_test_top.env.wb_conmax_virt_seqr@@wb_conmax_virtual_sequence [VIRT_SEQQ] Starting Virtual Sequence: PART 2
UVM_INFO ../src/wb_master_agent_sequence_library.sv(68) @ 585000: uvm_test_top.env.master_agent[02].mast_sqr@@wb_conmax_virtual_sequence.sequence0 [SEQUENCE0] Starting Sequence sequence_0 
UVM_INFO ../../common/wb_master.sv(112) @ 585000: uvm_test_top.env.master_agent[02].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 585000: uvm_test_top.env.master_agent[02].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @9994                                                                    
  address                      integral        32    'h3                                                                      
  data                         integral        32    'hdeadbeef                                                               
  sel                          integral        4     'hf                                                                      
  tga                          integral        16    'h6dcb                                                                   
  tgc                          integral        16    'hf32f                                                                   
  lock                         integral        1     'h1                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    WRITE                                                                    
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    585000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[02].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(189) @ 595000: uvm_test_top.env.master_agent[02].mast_drv [Wb master] Got a write transaction
UVM_INFO ../../common/wb_master_mon.sv(118) @ 595000: uvm_test_top.env.master_agent[02].mast_mon [WB master Monitor] got a write transaction  from Master 
UVM_INFO ../../common/wb_master.sv(142) @ 655000: uvm_test_top.env.master_agent[02].mast_drv [WB_MASTER_DRV] Completed           1 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 655000: uvm_test_top.env.master_agent[02].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 655000: uvm_test_top.env.master_agent[02].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10013                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'hc4e6436c                                                               
  sel                          integral        4     'h1                                                                      
  tga                          integral        16    'hcadd                                                                   
  tgc                          integral        16    'h2559                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    READ                                                                     
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    655000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[02].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(150) @ 665000: uvm_test_top.env.master_agent[02].mast_drv [Wb master] Got a read transaction
UVM_INFO ../../common/wb_master.sv(142) @ 725000: uvm_test_top.env.master_agent[02].mast_drv [WB_MASTER_DRV] Completed           2 transactions...
UVM_INFO ../src/wb_conmax_virtual_sequence.sv(47) @ 725000: uvm_test_top.env.wb_conmax_virt_seqr@@wb_conmax_virtual_sequence [VIRT_SEQQ] Starting Virtual Sequence: PART 3
UVM_INFO ../src/wb_master_agent_sequence_library.sv(68) @ 725000: uvm_test_top.env.master_agent[03].mast_sqr@@wb_conmax_virtual_sequence.sequence0 [SEQUENCE0] Starting Sequence sequence_0 
UVM_INFO ../../common/wb_master.sv(112) @ 725000: uvm_test_top.env.master_agent[03].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 725000: uvm_test_top.env.master_agent[03].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10039                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'hdeadbeef                                                               
  sel                          integral        4     'h7                                                                      
  tga                          integral        16    'h5141                                                                   
  tgc                          integral        16    'h5523                                                                   
  lock                         integral        1     'h1                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    WRITE                                                                    
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    725000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[03].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(189) @ 735000: uvm_test_top.env.master_agent[03].mast_drv [Wb master] Got a write transaction
UVM_INFO ../../common/wb_master_mon.sv(118) @ 735000: uvm_test_top.env.master_agent[03].mast_mon [WB master Monitor] got a write transaction  from Master 
UVM_INFO ../../common/wb_master.sv(142) @ 795000: uvm_test_top.env.master_agent[03].mast_drv [WB_MASTER_DRV] Completed           1 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 795000: uvm_test_top.env.master_agent[03].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 795000: uvm_test_top.env.master_agent[03].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10058                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'h66dee5bf                                                               
  sel                          integral        4     'h7                                                                      
  tga                          integral        16    'h4a4c                                                                   
  tgc                          integral        16    'h7c74                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    READ                                                                     
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    795000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[03].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(150) @ 805000: uvm_test_top.env.master_agent[03].mast_drv [Wb master] Got a read transaction
UVM_INFO ../../common/wb_master.sv(142) @ 865000: uvm_test_top.env.master_agent[03].mast_drv [WB_MASTER_DRV] Completed           2 transactions...
UVM_INFO ../src/wb_conmax_virtual_sequence.sv(50) @ 865000: uvm_test_top.env.wb_conmax_virt_seqr@@wb_conmax_virtual_sequence [VIRT_SEQQ] Starting Virtual Sequence: PART 4
UVM_INFO ../src/wb_master_agent_sequence_library.sv(68) @ 865000: uvm_test_top.env.master_agent[04].mast_sqr@@wb_conmax_virtual_sequence.sequence0 [SEQUENCE0] Starting Sequence sequence_0 
UVM_INFO ../../common/wb_master.sv(112) @ 865000: uvm_test_top.env.master_agent[04].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 865000: uvm_test_top.env.master_agent[04].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10084                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'hdeadbeef                                                               
  sel                          integral        4     'h1                                                                      
  tga                          integral        16    'h8762                                                                   
  tgc                          integral        16    'hcb78                                                                   
  lock                         integral        1     'h1                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    WRITE                                                                    
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    865000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[04].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(189) @ 875000: uvm_test_top.env.master_agent[04].mast_drv [Wb master] Got a write transaction
UVM_INFO ../../common/wb_master_mon.sv(118) @ 875000: uvm_test_top.env.master_agent[04].mast_mon [WB master Monitor] got a write transaction  from Master 
UVM_INFO ../../common/wb_master.sv(142) @ 935000: uvm_test_top.env.master_agent[04].mast_drv [WB_MASTER_DRV] Completed           1 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 935000: uvm_test_top.env.master_agent[04].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 935000: uvm_test_top.env.master_agent[04].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10103                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'h7499856a                                                               
  sel                          integral        4     'h3                                                                      
  tga                          integral        16    'h6a91                                                                   
  tgc                          integral        16    'h5679                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    READ                                                                     
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    935000                                                                   
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[04].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(150) @ 945000: uvm_test_top.env.master_agent[04].mast_drv [Wb master] Got a read transaction
UVM_INFO ../../common/wb_master.sv(142) @ 1005000: uvm_test_top.env.master_agent[04].mast_drv [WB_MASTER_DRV] Completed           2 transactions...
UVM_INFO ../src/wb_conmax_virtual_sequence.sv(53) @ 1005000: uvm_test_top.env.wb_conmax_virt_seqr@@wb_conmax_virtual_sequence [VIRT_SEQQ] Starting Virtual Sequence: PART 5
UVM_INFO ../src/wb_master_agent_sequence_library.sv(68) @ 1005000: uvm_test_top.env.master_agent[05].mast_sqr@@wb_conmax_virtual_sequence.sequence0 [SEQUENCE0] Starting Sequence sequence_0 
UVM_INFO ../../common/wb_master.sv(112) @ 1005000: uvm_test_top.env.master_agent[05].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 1005000: uvm_test_top.env.master_agent[05].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10129                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'hdeadbeef                                                               
  sel                          integral        4     'hf                                                                      
  tga                          integral        16    'ha946                                                                   
  tgc                          integral        16    'ha5fc                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    WRITE                                                                    
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    1005000                                                                  
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[05].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(189) @ 1015000: uvm_test_top.env.master_agent[05].mast_drv [Wb master] Got a write transaction
UVM_INFO ../../common/wb_master_mon.sv(118) @ 1015000: uvm_test_top.env.master_agent[05].mast_mon [WB master Monitor] got a write transaction  from Master 
UVM_INFO ../../common/wb_master.sv(142) @ 1075000: uvm_test_top.env.master_agent[05].mast_drv [WB_MASTER_DRV] Completed           1 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 1075000: uvm_test_top.env.master_agent[05].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 1075000: uvm_test_top.env.master_agent[05].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10148                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'hddf5bb7d                                                               
  sel                          integral        4     'h3                                                                      
  tga                          integral        16    'ha405                                                                   
  tgc                          integral        16    'hc559                                                                   
  lock                         integral        1     'h1                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    READ                                                                     
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    1075000                                                                  
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[05].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(150) @ 1085000: uvm_test_top.env.master_agent[05].mast_drv [Wb master] Got a read transaction
UVM_INFO ../../common/wb_master.sv(142) @ 1145000: uvm_test_top.env.master_agent[05].mast_drv [WB_MASTER_DRV] Completed           2 transactions...
UVM_INFO ../src/wb_conmax_virtual_sequence.sv(56) @ 1145000: uvm_test_top.env.wb_conmax_virt_seqr@@wb_conmax_virtual_sequence [VIRT_SEQQ] Starting Virtual Sequence: PART 6
UVM_INFO ../src/wb_master_agent_sequence_library.sv(68) @ 1145000: uvm_test_top.env.master_agent[06].mast_sqr@@wb_conmax_virtual_sequence.sequence0 [SEQUENCE0] Starting Sequence sequence_0 
UVM_INFO ../../common/wb_master.sv(112) @ 1145000: uvm_test_top.env.master_agent[06].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 1145000: uvm_test_top.env.master_agent[06].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10174                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'hdeadbeef                                                               
  sel                          integral        4     'h7                                                                      
  tga                          integral        16    'h1d97                                                                   
  tgc                          integral        16    'habb9                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    WRITE                                                                    
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    1145000                                                                  
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[06].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(189) @ 1155000: uvm_test_top.env.master_agent[06].mast_drv [Wb master] Got a write transaction
UVM_INFO ../../common/wb_master_mon.sv(118) @ 1155000: uvm_test_top.env.master_agent[06].mast_mon [WB master Monitor] got a write transaction  from Master 
UVM_INFO ../../common/wb_master.sv(142) @ 1215000: uvm_test_top.env.master_agent[06].mast_drv [WB_MASTER_DRV] Completed           1 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 1215000: uvm_test_top.env.master_agent[06].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 1215000: uvm_test_top.env.master_agent[06].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10193                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'h8f15674b                                                               
  sel                          integral        4     'hf                                                                      
  tga                          integral        16    'h3dbb                                                                   
  tgc                          integral        16    'ha315                                                                   
  lock                         integral        1     'h0                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    READ                                                                     
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    1215000                                                                  
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[06].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(150) @ 1225000: uvm_test_top.env.master_agent[06].mast_drv [Wb master] Got a read transaction
UVM_INFO ../../common/wb_master.sv(142) @ 1285000: uvm_test_top.env.master_agent[06].mast_drv [WB_MASTER_DRV] Completed           2 transactions...
UVM_INFO ../src/wb_conmax_virtual_sequence.sv(59) @ 1285000: uvm_test_top.env.wb_conmax_virt_seqr@@wb_conmax_virtual_sequence [VIRT_SEQQ] Starting Virtual Sequence: PART 7
UVM_INFO ../src/wb_master_agent_sequence_library.sv(68) @ 1285000: uvm_test_top.env.master_agent[07].mast_sqr@@wb_conmax_virtual_sequence.sequence0 [SEQUENCE0] Starting Sequence sequence_0 
UVM_INFO ../../common/wb_master.sv(112) @ 1285000: uvm_test_top.env.master_agent[07].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 1285000: uvm_test_top.env.master_agent[07].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10219                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'hdeadbeef                                                               
  sel                          integral        4     'h7                                                                      
  tga                          integral        16    'h9e82                                                                   
  tgc                          integral        16    'hbd10                                                                   
  lock                         integral        1     'h1                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    WRITE                                                                    
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    1285000                                                                  
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[07].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(189) @ 1295000: uvm_test_top.env.master_agent[07].mast_drv [Wb master] Got a write transaction
UVM_INFO ../../common/wb_master_mon.sv(118) @ 1295000: uvm_test_top.env.master_agent[07].mast_mon [WB master Monitor] got a write transaction  from Master 
UVM_INFO ../../common/wb_master.sv(142) @ 1355000: uvm_test_top.env.master_agent[07].mast_drv [WB_MASTER_DRV] Completed           1 transactions...
UVM_INFO ../../common/wb_master.sv(112) @ 1355000: uvm_test_top.env.master_agent[07].mast_drv [WB_MASTER_DRV] Starting transaction...
UVM_INFO ../../common/wb_master.sv(113) @ 1355000: uvm_test_top.env.master_agent[07].mast_drv [WB_MASTER_DRV] ------------------------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                                    
------------------------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @10238                                                                   
  address                      integral        32    'h3                                                                      
  data                         integral        32    'h277a0535                                                               
  sel                          integral        4     'h7                                                                      
  tga                          integral        16    'h7cc0                                                                   
  tgc                          integral        16    'h28e7                                                                   
  lock                         integral        1     'h1                                                                      
  num_wait_states              integral        32    'h0                                                                      
  kind                         kinds_e         32    READ                                                                     
  status                       status_e        32    OK                                                                       
  next_cycle                   pipelining_e    32    CLASSIC                                                                  
  begin_time                   time            64    1355000                                                                  
  depth                        int             32    'd3                                                                      
  parent sequence (name)       string          9     sequence0                                                                
  parent sequence (full name)  string          73    uvm_test_top.env.wb_conmax_virt_seqr.wb_conmax_virtual_sequence.sequence0
  sequencer                    string          42    uvm_test_top.env.master_agent[07].mast_sqr                               
------------------------------------------------------------------------------------------------------------------------------
...
UVM_INFO ../../common/wb_master.sv(150) @ 1365000: uvm_test_top.env.master_agent[07].mast_drv [Wb master] Got a read transaction
UVM_INFO ../../common/wb_master.sv(142) @ 1425000: uvm_test_top.env.master_agent[07].mast_drv [WB_MASTER_DRV] Completed           2 transactions...
UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_report_catcher.svh(675) @ 1425000: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO /global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_report_server.svh(899) @ 1425000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  193
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[CMDLINE_VALUE]     1
[RESET_DRIVER]    10
[RESET_MON]     3
[RESET_SEQUENCE]     5
[RNTST]     1
[SEQUENCE0]     8
[SLAVE_DRIVER]    32
[UVM/CONFIGDB/SPELLCHK]     9
[UVM/FACTORY/PRINT]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[UVM_VIRTUAL_SEQUENCER]     1
[VIRT_SEQQ]     8
[WB master Monitor]     8
[WB slave Monitor]     1
[WB_MASTER]     8
[WB_MASTER_DRV]    57
[WB_SLAVE_SEQR]    16
[Wb master]    19
[Wb_slave]     1
[Wb_slave Monitor]     1
[uvm_test_top]     1

$finish called from file "/global/apps/vcs_2019.06-SP2-1/etc/uvm-ieee/base/uvm_root.svh", line 596.
$finish at simulation time              1425000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1425000 ps
CPU Time:      1.930 seconds;       Data structure size:   1.3Mb
Sat Feb 22 20:23:27 2020
