

================================================================
== Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_334_1'
================================================================
* Date:           Mon May  2 01:13:07 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.110 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_334_1  |       68|       68|         5|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    642|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    126|    -|
|Register         |        -|    -|     530|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     530|    800|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                        Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |constants_U  |prep_Pipeline_VITIS_LOOP_334_1_constants_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                      |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln334_fu_324_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln337_1_fu_465_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln337_2_fu_348_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln337_fu_344_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln344_fu_607_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln348_1_fu_612_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln348_fu_617_p2    |         +|   0|  0|  32|          32|          32|
    |temp1_fu_471_p2        |         +|   0|  0|  32|          32|          32|
    |and_ln303_1_fu_453_p2  |       and|   0|  0|  32|          32|          32|
    |and_ln303_fu_441_p2    |       and|   0|  0|  32|          32|          32|
    |and_ln307_1_fu_595_p2  |       and|   0|  0|  32|          32|          32|
    |and_ln307_fu_589_p2    |       and|   0|  0|  32|          32|          32|
    |icmp_ln334_fu_318_p2   |      icmp|   0|  0|  11|           7|           8|
    |S0_fu_577_p2           |       xor|   0|  0|  32|          32|          32|
    |S1_fu_435_p2           |       xor|   0|  0|  32|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |ch_fu_459_p2           |       xor|   0|  0|  32|          32|          32|
    |maj_fu_601_p2          |       xor|   0|  0|  32|          32|          32|
    |xor_ln303_fu_447_p2    |       xor|   0|  0|  32|          32|           2|
    |xor_ln307_fu_583_p2    |       xor|   0|  0|  32|          32|          32|
    |xor_ln335_fu_429_p2    |       xor|   0|  0|  32|          32|          32|
    |xor_ln338_fu_571_p2    |       xor|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 642|         623|         589|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |add172345_i_fu_108                 |   9|          2|   32|         64|
    |add186789_i_fu_116                 |   9|          2|   32|         64|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_add172345_i_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1               |   9|          2|    7|         14|
    |ap_sig_allocacmp_x_assign_2_load   |   9|          2|   32|         64|
    |i_fu_120                           |   9|          2|    7|         14|
    |x_assign_2_fu_124                  |   9|          2|   32|         64|
    |x_assign_3_fu_132                  |   9|          2|   32|         64|
    |y_assign_1_fu_112                  |   9|          2|   32|         64|
    |y_assign_fu_104                    |   9|          2|   32|         64|
    |z_assign_1_fu_136                  |   9|          2|   32|         64|
    |z_assign_fu_128                    |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 126|         28|  336|        672|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add172345_i_fu_108                |  32|   0|   32|          0|
    |add186789_i_fu_116                |  32|   0|   32|          0|
    |add_ln337_2_reg_755               |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |constants_load_reg_745            |  32|   0|   32|          0|
    |i_fu_120                          |   7|   0|    7|          0|
    |icmp_ln334_reg_731                |   1|   0|    1|          0|
    |messageSchedule_load_reg_750      |  32|   0|   32|          0|
    |temp1_reg_770                     |  32|   0|   32|          0|
    |x_assign_2_fu_124                 |  32|   0|   32|          0|
    |x_assign_2_load_reg_760           |  32|   0|   32|          0|
    |x_assign_3_fu_132                 |  32|   0|   32|          0|
    |y_assign_1_fu_112                 |  32|   0|   32|          0|
    |y_assign_fu_104                   |  32|   0|   32|          0|
    |z_assign_1_fu_136                 |  32|   0|   32|          0|
    |z_assign_fu_128                   |  32|   0|   32|          0|
    |z_assign_load_reg_765             |  32|   0|   32|          0|
    |icmp_ln334_reg_731                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 530|  32|  467|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_334_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_334_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_334_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_334_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_334_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_334_1|  return value|
|empty_12                  |   in|   32|     ap_none|                        empty_12|        scalar|
|empty_13                  |   in|   32|     ap_none|                        empty_13|        scalar|
|empty_14                  |   in|   32|     ap_none|                        empty_14|        scalar|
|empty_15                  |   in|   32|     ap_none|                        empty_15|        scalar|
|empty_16                  |   in|   32|     ap_none|                        empty_16|        scalar|
|empty_17                  |   in|   32|     ap_none|                        empty_17|        scalar|
|empty_18                  |   in|   32|     ap_none|                        empty_18|        scalar|
|empty                     |   in|   32|     ap_none|                           empty|        scalar|
|messageSchedule_address0  |  out|    6|   ap_memory|                 messageSchedule|         array|
|messageSchedule_ce0       |  out|    1|   ap_memory|                 messageSchedule|         array|
|messageSchedule_q0        |   in|   32|   ap_memory|                 messageSchedule|         array|
|add186789_i_out           |  out|   32|      ap_vld|                 add186789_i_out|       pointer|
|add186789_i_out_ap_vld    |  out|    1|      ap_vld|                 add186789_i_out|       pointer|
|z_assign_1_out            |  out|   32|      ap_vld|                  z_assign_1_out|       pointer|
|z_assign_1_out_ap_vld     |  out|    1|      ap_vld|                  z_assign_1_out|       pointer|
|y_assign_1_out            |  out|   32|      ap_vld|                  y_assign_1_out|       pointer|
|y_assign_1_out_ap_vld     |  out|    1|      ap_vld|                  y_assign_1_out|       pointer|
|x_assign_3_out            |  out|   32|      ap_vld|                  x_assign_3_out|       pointer|
|x_assign_3_out_ap_vld     |  out|    1|      ap_vld|                  x_assign_3_out|       pointer|
|add172345_i_out           |  out|   32|      ap_vld|                 add172345_i_out|       pointer|
|add172345_i_out_ap_vld    |  out|    1|      ap_vld|                 add172345_i_out|       pointer|
|z_assign_out              |  out|   32|      ap_vld|                    z_assign_out|       pointer|
|z_assign_out_ap_vld       |  out|    1|      ap_vld|                    z_assign_out|       pointer|
|y_assign_out              |  out|   32|      ap_vld|                    y_assign_out|       pointer|
|y_assign_out_ap_vld       |  out|    1|      ap_vld|                    y_assign_out|       pointer|
|x_assign_2_out            |  out|   32|      ap_vld|                  x_assign_2_out|       pointer|
|x_assign_2_out_ap_vld     |  out|    1|      ap_vld|                  x_assign_2_out|       pointer|
+--------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_assign = alloca i32 1"   --->   Operation 8 'alloca' 'y_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add172345_i = alloca i32 1"   --->   Operation 9 'alloca' 'add172345_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_assign_1 = alloca i32 1"   --->   Operation 10 'alloca' 'y_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add186789_i = alloca i32 1"   --->   Operation 11 'alloca' 'add186789_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_assign_2 = alloca i32 1"   --->   Operation 13 'alloca' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%z_assign = alloca i32 1"   --->   Operation 14 'alloca' 'z_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_assign_3 = alloca i32 1"   --->   Operation 15 'alloca' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%z_assign_1 = alloca i32 1"   --->   Operation 16 'alloca' 'z_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_18"   --->   Operation 18 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_17"   --->   Operation 19 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_16"   --->   Operation 20 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_15"   --->   Operation 21 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_14"   --->   Operation 22 'read' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_13"   --->   Operation 23 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_12"   --->   Operation 24 'read' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_6, i32 %z_assign_1"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_4, i32 %x_assign_3"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_2, i32 %z_assign"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp, i32 %x_assign_2"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_7, i32 %add186789_i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_5, i32 %y_assign_1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_3, i32 %add172345_i"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_1, i32 %y_assign"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %createMessageSchedule.exit"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [ECE418FinalProject/fullCode.c:334]   --->   Operation 35 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.46ns)   --->   "%icmp_ln334 = icmp_eq  i7 %i_1, i7 64" [ECE418FinalProject/fullCode.c:334]   --->   Operation 36 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.03ns)   --->   "%add_ln334 = add i7 %i_1, i7 1" [ECE418FinalProject/fullCode.c:334]   --->   Operation 37 'add' 'add_ln334' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334, void %.split8, void %compression.exit.exitStub" [ECE418FinalProject/fullCode.c:334]   --->   Operation 38 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_3_cast = zext i7 %i_1" [ECE418FinalProject/fullCode.c:334]   --->   Operation 39 'zext' 'i_3_cast' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%constants_addr = getelementptr i32 %constants, i64 0, i64 %i_3_cast" [ECE418FinalProject/fullCode.c:337]   --->   Operation 40 'getelementptr' 'constants_addr' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%constants_load = load i6 %constants_addr" [ECE418FinalProject/fullCode.c:337]   --->   Operation 41 'load' 'constants_load' <Predicate = (!icmp_ln334)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%messageSchedule_addr = getelementptr i32 %messageSchedule, i64 0, i64 %i_3_cast" [ECE418FinalProject/fullCode.c:337]   --->   Operation 42 'getelementptr' 'messageSchedule_addr' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%messageSchedule_load = load i6 %messageSchedule_addr" [ECE418FinalProject/fullCode.c:337]   --->   Operation 43 'load' 'messageSchedule_load' <Predicate = (!icmp_ln334)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln334 = store i7 %add_ln334, i7 %i" [ECE418FinalProject/fullCode.c:334]   --->   Operation 44 'store' 'store_ln334' <Predicate = (!icmp_ln334)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%constants_load = load i6 %constants_addr" [ECE418FinalProject/fullCode.c:337]   --->   Operation 45 'load' 'constants_load' <Predicate = (!icmp_ln334)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%messageSchedule_load = load i6 %messageSchedule_addr" [ECE418FinalProject/fullCode.c:337]   --->   Operation 46 'load' 'messageSchedule_load' <Predicate = (!icmp_ln334)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 4.50>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%add172345_i_load = load i32 %add172345_i" [ECE418FinalProject/fullCode.c:337]   --->   Operation 47 'load' 'add172345_i_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln337 = add i32 %messageSchedule_load, i32 %constants_load" [ECE418FinalProject/fullCode.c:337]   --->   Operation 48 'add' 'add_ln337' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln337_2 = add i32 %add_ln337, i32 %add172345_i_load" [ECE418FinalProject/fullCode.c:337]   --->   Operation 49 'add' 'add_ln337_2' <Predicate = (!icmp_ln334)> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.50>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%x_assign_2_load = load i32 %x_assign_2" [ECE418FinalProject/fullCode.c:261]   --->   Operation 50 'load' 'x_assign_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%z_assign_load = load i32 %z_assign" [ECE418FinalProject/fullCode.c:303]   --->   Operation 51 'load' 'z_assign_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%y_assign_load = load i32 %y_assign"   --->   Operation 52 'load' 'y_assign_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%lshr_ln261_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %x_assign_2_load, i32 6, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 53 'partselect' 'lshr_ln261_4' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%trunc_ln261 = trunc i32 %x_assign_2_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 54 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%or_ln261_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln261, i26 %lshr_ln261_4" [ECE418FinalProject/fullCode.c:261]   --->   Operation 55 'bitconcatenate' 'or_ln261_4' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%lshr_ln261_5 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %x_assign_2_load, i32 11, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 56 'partselect' 'lshr_ln261_5' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%trunc_ln261_1 = trunc i32 %x_assign_2_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 57 'trunc' 'trunc_ln261_1' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%or_ln261_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln261_1, i21 %lshr_ln261_5" [ECE418FinalProject/fullCode.c:261]   --->   Operation 58 'bitconcatenate' 'or_ln261_5' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%lshr_ln261_6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %x_assign_2_load, i32 25, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 59 'partselect' 'lshr_ln261_6' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%trunc_ln261_2 = trunc i32 %x_assign_2_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 60 'trunc' 'trunc_ln261_2' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%or_ln261_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln261_2, i7 %lshr_ln261_6" [ECE418FinalProject/fullCode.c:261]   --->   Operation 61 'bitconcatenate' 'or_ln261_6' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%xor_ln335 = xor i32 %or_ln261_4, i32 %or_ln261_5" [ECE418FinalProject/fullCode.c:335]   --->   Operation 62 'xor' 'xor_ln335' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.99ns) (out node of the LUT)   --->   "%S1 = xor i32 %xor_ln335, i32 %or_ln261_6" [ECE418FinalProject/fullCode.c:335]   --->   Operation 63 'xor' 'S1' <Predicate = (!icmp_ln334)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ch)   --->   "%and_ln303 = and i32 %x_assign_2_load, i32 %y_assign_load" [ECE418FinalProject/fullCode.c:303]   --->   Operation 64 'and' 'and_ln303' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node ch)   --->   "%xor_ln303 = xor i32 %x_assign_2_load, i32 4294967295" [ECE418FinalProject/fullCode.c:303]   --->   Operation 65 'xor' 'xor_ln303' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node ch)   --->   "%and_ln303_1 = and i32 %z_assign_load, i32 %xor_ln303" [ECE418FinalProject/fullCode.c:303]   --->   Operation 66 'and' 'and_ln303_1' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%ch = xor i32 %and_ln303, i32 %and_ln303_1" [ECE418FinalProject/fullCode.c:303]   --->   Operation 67 'xor' 'ch' <Predicate = (!icmp_ln334)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln337_1 = add i32 %ch, i32 %S1" [ECE418FinalProject/fullCode.c:337]   --->   Operation 68 'add' 'add_ln337_1' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%temp1 = add i32 %add_ln337_2, i32 %add_ln337_1" [ECE418FinalProject/fullCode.c:337]   --->   Operation 69 'add' 'temp1' <Predicate = (!icmp_ln334)> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %y_assign_load, i32 %z_assign"   --->   Operation 70 'store' 'store_ln0' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_4 : Operation 71 [1/1] (1.61ns)   --->   "%store_ln303 = store i32 %z_assign_load, i32 %add172345_i" [ECE418FinalProject/fullCode.c:303]   --->   Operation 71 'store' 'store_ln303' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_4 : Operation 72 [1/1] (1.61ns)   --->   "%store_ln261 = store i32 %x_assign_2_load, i32 %y_assign" [ECE418FinalProject/fullCode.c:261]   --->   Operation 72 'store' 'store_ln261' <Predicate = (!icmp_ln334)> <Delay = 1.61>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_3_load = load i32 %x_assign_3" [ECE418FinalProject/fullCode.c:261]   --->   Operation 73 'load' 'x_assign_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%z_assign_1_load = load i32 %z_assign_1" [ECE418FinalProject/fullCode.c:307]   --->   Operation 74 'load' 'z_assign_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 75 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 76 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%y_assign_1_load = load i32 %y_assign_1"   --->   Operation 77 'load' 'y_assign_1_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%add186789_i_load = load i32 %add186789_i" [ECE418FinalProject/fullCode.c:344]   --->   Operation 78 'load' 'add186789_i_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln324 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [ECE418FinalProject/fullCode.c:324]   --->   Operation 79 'specloopname' 'specloopname_ln324' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%lshr_ln261_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_assign_3_load, i32 2, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 80 'partselect' 'lshr_ln261_7' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%trunc_ln261_3 = trunc i32 %x_assign_3_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 81 'trunc' 'trunc_ln261_3' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%or_ln261_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln261_3, i30 %lshr_ln261_7" [ECE418FinalProject/fullCode.c:261]   --->   Operation 82 'bitconcatenate' 'or_ln261_7' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%lshr_ln261_8 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %x_assign_3_load, i32 13, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 83 'partselect' 'lshr_ln261_8' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%trunc_ln261_4 = trunc i32 %x_assign_3_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 84 'trunc' 'trunc_ln261_4' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%or_ln261_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln261_4, i19 %lshr_ln261_8" [ECE418FinalProject/fullCode.c:261]   --->   Operation 85 'bitconcatenate' 'or_ln261_8' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%lshr_ln261_9 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %x_assign_3_load, i32 22, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 86 'partselect' 'lshr_ln261_9' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%trunc_ln261_5 = trunc i32 %x_assign_3_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 87 'trunc' 'trunc_ln261_5' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%or_ln261_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln261_5, i10 %lshr_ln261_9" [ECE418FinalProject/fullCode.c:261]   --->   Operation 88 'bitconcatenate' 'or_ln261_9' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%xor_ln338 = xor i32 %or_ln261_7, i32 %or_ln261_8" [ECE418FinalProject/fullCode.c:338]   --->   Operation 89 'xor' 'xor_ln338' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.99ns) (out node of the LUT)   --->   "%S0 = xor i32 %xor_ln338, i32 %or_ln261_9" [ECE418FinalProject/fullCode.c:338]   --->   Operation 90 'xor' 'S0' <Predicate = (!icmp_ln334)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node maj)   --->   "%xor_ln307 = xor i32 %y_assign_1_load, i32 %z_assign_1_load" [ECE418FinalProject/fullCode.c:307]   --->   Operation 91 'xor' 'xor_ln307' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node maj)   --->   "%and_ln307 = and i32 %x_assign_3_load, i32 %xor_ln307" [ECE418FinalProject/fullCode.c:307]   --->   Operation 92 'and' 'and_ln307' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node maj)   --->   "%and_ln307_1 = and i32 %y_assign_1_load, i32 %z_assign_1_load" [ECE418FinalProject/fullCode.c:307]   --->   Operation 93 'and' 'and_ln307_1' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%maj = xor i32 %and_ln307, i32 %and_ln307_1" [ECE418FinalProject/fullCode.c:307]   --->   Operation 94 'xor' 'maj' <Predicate = (!icmp_ln334)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (2.70ns)   --->   "%add_ln344 = add i32 %temp1, i32 %add186789_i_load" [ECE418FinalProject/fullCode.c:344]   --->   Operation 95 'add' 'add_ln344' <Predicate = (!icmp_ln334)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln348_1 = add i32 %temp1, i32 %maj" [ECE418FinalProject/fullCode.c:348]   --->   Operation 96 'add' 'add_ln348_1' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln348 = add i32 %add_ln348_1, i32 %S0" [ECE418FinalProject/fullCode.c:348]   --->   Operation 97 'add' 'add_ln348' <Predicate = (!icmp_ln334)> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %y_assign_1_load, i32 %z_assign_1"   --->   Operation 98 'store' 'store_ln0' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_5 : Operation 99 [1/1] (1.61ns)   --->   "%store_ln348 = store i32 %add_ln348, i32 %x_assign_3" [ECE418FinalProject/fullCode.c:348]   --->   Operation 99 'store' 'store_ln348' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_5 : Operation 100 [1/1] (1.61ns)   --->   "%store_ln344 = store i32 %add_ln344, i32 %x_assign_2" [ECE418FinalProject/fullCode.c:344]   --->   Operation 100 'store' 'store_ln344' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_5 : Operation 101 [1/1] (1.61ns)   --->   "%store_ln307 = store i32 %z_assign_1_load, i32 %add186789_i" [ECE418FinalProject/fullCode.c:307]   --->   Operation 101 'store' 'store_ln307' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_5 : Operation 102 [1/1] (1.61ns)   --->   "%store_ln261 = store i32 %x_assign_3_load, i32 %y_assign_1" [ECE418FinalProject/fullCode.c:261]   --->   Operation 102 'store' 'store_ln261' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %createMessageSchedule.exit"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%y_assign_load_1 = load i32 %y_assign"   --->   Operation 104 'load' 'y_assign_load_1' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%add172345_i_load_1 = load i32 %add172345_i"   --->   Operation 105 'load' 'add172345_i_load_1' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%y_assign_1_load_1 = load i32 %y_assign_1"   --->   Operation 106 'load' 'y_assign_1_load_1' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%add186789_i_load_1 = load i32 %add186789_i"   --->   Operation 107 'load' 'add186789_i_load_1' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add186789_i_out, i32 %add186789_i_load_1"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln307 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %z_assign_1_out, i32 %z_assign_1_load" [ECE418FinalProject/fullCode.c:307]   --->   Operation 109 'write' 'write_ln307' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y_assign_1_out, i32 %y_assign_1_load_1"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln261 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_assign_3_out, i32 %x_assign_3_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 111 'write' 'write_ln261' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add172345_i_out, i32 %add172345_i_load_1"   --->   Operation 112 'write' 'write_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %z_assign_out, i32 %z_assign_load" [ECE418FinalProject/fullCode.c:303]   --->   Operation 113 'write' 'write_ln303' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y_assign_out, i32 %y_assign_load_1"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln261 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_assign_2_out, i32 %x_assign_2_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 115 'write' 'write_ln261' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ messageSchedule]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ add186789_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ z_assign_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_assign_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_assign_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add172345_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ z_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_assign_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ constants]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_assign             (alloca           ) [ 011111]
add172345_i          (alloca           ) [ 011111]
y_assign_1           (alloca           ) [ 011111]
add186789_i          (alloca           ) [ 011111]
i                    (alloca           ) [ 010000]
x_assign_2           (alloca           ) [ 011111]
z_assign             (alloca           ) [ 011110]
x_assign_3           (alloca           ) [ 011111]
z_assign_1           (alloca           ) [ 011111]
tmp                  (read             ) [ 000000]
tmp_1                (read             ) [ 000000]
tmp_2                (read             ) [ 000000]
tmp_3                (read             ) [ 000000]
tmp_4                (read             ) [ 000000]
tmp_5                (read             ) [ 000000]
tmp_6                (read             ) [ 000000]
tmp_7                (read             ) [ 000000]
store_ln0            (store            ) [ 000000]
store_ln0            (store            ) [ 000000]
store_ln0            (store            ) [ 000000]
store_ln0            (store            ) [ 000000]
store_ln0            (store            ) [ 000000]
store_ln0            (store            ) [ 000000]
store_ln0            (store            ) [ 000000]
store_ln0            (store            ) [ 000000]
store_ln0            (store            ) [ 000000]
br_ln0               (br               ) [ 000000]
i_1                  (load             ) [ 000000]
icmp_ln334           (icmp             ) [ 011111]
add_ln334            (add              ) [ 000000]
br_ln334             (br               ) [ 000000]
i_3_cast             (zext             ) [ 000000]
constants_addr       (getelementptr    ) [ 011000]
messageSchedule_addr (getelementptr    ) [ 011000]
store_ln334          (store            ) [ 000000]
constants_load       (load             ) [ 010100]
messageSchedule_load (load             ) [ 010100]
add172345_i_load     (load             ) [ 000000]
add_ln337            (add              ) [ 000000]
add_ln337_2          (add              ) [ 010010]
x_assign_2_load      (load             ) [ 010001]
z_assign_load        (load             ) [ 010001]
y_assign_load        (load             ) [ 000000]
lshr_ln261_4         (partselect       ) [ 000000]
trunc_ln261          (trunc            ) [ 000000]
or_ln261_4           (bitconcatenate   ) [ 000000]
lshr_ln261_5         (partselect       ) [ 000000]
trunc_ln261_1        (trunc            ) [ 000000]
or_ln261_5           (bitconcatenate   ) [ 000000]
lshr_ln261_6         (partselect       ) [ 000000]
trunc_ln261_2        (trunc            ) [ 000000]
or_ln261_6           (bitconcatenate   ) [ 000000]
xor_ln335            (xor              ) [ 000000]
S1                   (xor              ) [ 000000]
and_ln303            (and              ) [ 000000]
xor_ln303            (xor              ) [ 000000]
and_ln303_1          (and              ) [ 000000]
ch                   (xor              ) [ 000000]
add_ln337_1          (add              ) [ 000000]
temp1                (add              ) [ 010001]
store_ln0            (store            ) [ 000000]
store_ln303          (store            ) [ 000000]
store_ln261          (store            ) [ 000000]
x_assign_3_load      (load             ) [ 000000]
z_assign_1_load      (load             ) [ 000000]
specpipeline_ln0     (specpipeline     ) [ 000000]
empty_30             (speclooptripcount) [ 000000]
y_assign_1_load      (load             ) [ 000000]
add186789_i_load     (load             ) [ 000000]
specloopname_ln324   (specloopname     ) [ 000000]
lshr_ln261_7         (partselect       ) [ 000000]
trunc_ln261_3        (trunc            ) [ 000000]
or_ln261_7           (bitconcatenate   ) [ 000000]
lshr_ln261_8         (partselect       ) [ 000000]
trunc_ln261_4        (trunc            ) [ 000000]
or_ln261_8           (bitconcatenate   ) [ 000000]
lshr_ln261_9         (partselect       ) [ 000000]
trunc_ln261_5        (trunc            ) [ 000000]
or_ln261_9           (bitconcatenate   ) [ 000000]
xor_ln338            (xor              ) [ 000000]
S0                   (xor              ) [ 000000]
xor_ln307            (xor              ) [ 000000]
and_ln307            (and              ) [ 000000]
and_ln307_1          (and              ) [ 000000]
maj                  (xor              ) [ 000000]
add_ln344            (add              ) [ 000000]
add_ln348_1          (add              ) [ 000000]
add_ln348            (add              ) [ 000000]
store_ln0            (store            ) [ 000000]
store_ln348          (store            ) [ 000000]
store_ln344          (store            ) [ 000000]
store_ln307          (store            ) [ 000000]
store_ln261          (store            ) [ 000000]
br_ln0               (br               ) [ 000000]
y_assign_load_1      (load             ) [ 000000]
add172345_i_load_1   (load             ) [ 000000]
y_assign_1_load_1    (load             ) [ 000000]
add186789_i_load_1   (load             ) [ 000000]
write_ln0            (write            ) [ 000000]
write_ln307          (write            ) [ 000000]
write_ln0            (write            ) [ 000000]
write_ln261          (write            ) [ 000000]
write_ln0            (write            ) [ 000000]
write_ln303          (write            ) [ 000000]
write_ln0            (write            ) [ 000000]
write_ln261          (write            ) [ 000000]
ret_ln0              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty_12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty_13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_16">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty_17">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty_18">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="empty">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="messageSchedule">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="messageSchedule"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add186789_i_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186789_i_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="z_assign_1_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_assign_1_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="y_assign_1_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_assign_1_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_assign_3_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_assign_3_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="add172345_i_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add172345_i_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="z_assign_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_assign_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="y_assign_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_assign_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_assign_2_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_assign_2_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="constants">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="constants"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i11.i21"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="y_assign_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_assign/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add172345_i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add172345_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="y_assign_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_assign_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add186789_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add186789_i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_assign_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_assign_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="z_assign_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_assign/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="x_assign_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_assign_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="z_assign_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_assign_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_2_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_3_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_4_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_5_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_6_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_7_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln0_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln307_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln307/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln0_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln261_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln261/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln0_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln303_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln303/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln0_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln261_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="1"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln261/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="constants_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="constants_addr/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="constants_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="messageSchedule_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageSchedule_addr/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="messageSchedule_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln0_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln0_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln0_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln0_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln0_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln0_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln0_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln0_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln0_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_1_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln334_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln334/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln334_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln334/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_3_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln334_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln334/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add172345_i_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add172345_i_load/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln337_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln337/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln337_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln337_2/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="x_assign_2_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="3"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_assign_2_load/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="z_assign_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="3"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_assign_load/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="y_assign_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="3"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_assign_load/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="lshr_ln261_4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="26" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="4" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln261_4/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln261_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln261_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="6" slack="0"/>
<pin id="380" dir="0" index="2" bw="26" slack="0"/>
<pin id="381" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln261_4/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="lshr_ln261_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="21" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="5" slack="0"/>
<pin id="389" dir="0" index="3" bw="6" slack="0"/>
<pin id="390" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln261_5/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln261_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261_1/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="or_ln261_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="11" slack="0"/>
<pin id="402" dir="0" index="2" bw="21" slack="0"/>
<pin id="403" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln261_5/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="lshr_ln261_6_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln261_6/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln261_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261_2/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="or_ln261_6_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="25" slack="0"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln261_6/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="xor_ln335_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln335/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="S1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="S1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="and_ln303_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln303/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln303_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln303/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln303_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln303_1/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="ch_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln337_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln337_1/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="temp1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln0_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="3"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln303_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="3"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln261_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="3"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="x_assign_3_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="4"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_assign_3_load/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="z_assign_1_load_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="4"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_assign_1_load/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="y_assign_1_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="4"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_assign_1_load/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add186789_i_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="4"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add186789_i_load/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="lshr_ln261_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="30" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="0" index="2" bw="3" slack="0"/>
<pin id="509" dir="0" index="3" bw="6" slack="0"/>
<pin id="510" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln261_7/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln261_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261_3/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln261_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="2" slack="0"/>
<pin id="522" dir="0" index="2" bw="30" slack="0"/>
<pin id="523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln261_7/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="lshr_ln261_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="19" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln261_8/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln261_4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261_4/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="or_ln261_8_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="13" slack="0"/>
<pin id="544" dir="0" index="2" bw="19" slack="0"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln261_8/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="lshr_ln261_9_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="6" slack="0"/>
<pin id="553" dir="0" index="3" bw="6" slack="0"/>
<pin id="554" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln261_9/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln261_5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261_5/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln261_9_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="22" slack="0"/>
<pin id="566" dir="0" index="2" bw="10" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln261_9/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="xor_ln338_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="S0_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="S0/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="xor_ln307_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln307/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="and_ln307_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln307/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="and_ln307_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln307_1/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="maj_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="maj/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln344_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln348_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln348_1/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln348_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln348/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln0_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="4"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln348_store_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="4"/>
<pin id="631" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln344_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="4"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln307_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="4"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln307/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln261_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="4"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="y_assign_load_1_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="4"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_assign_load_1/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add172345_i_load_1_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="4"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add172345_i_load_1/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="y_assign_1_load_1_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="4"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_assign_1_load_1/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add186789_i_load_1_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="4"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add186789_i_load_1/5 "/>
</bind>
</comp>

<comp id="664" class="1005" name="y_assign_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="672" class="1005" name="add172345_i_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add172345_i "/>
</bind>
</comp>

<comp id="680" class="1005" name="y_assign_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="add186789_i_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add186789_i "/>
</bind>
</comp>

<comp id="696" class="1005" name="i_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="0"/>
<pin id="698" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="703" class="1005" name="x_assign_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_assign_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="z_assign_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="z_assign "/>
</bind>
</comp>

<comp id="717" class="1005" name="x_assign_3_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_assign_3 "/>
</bind>
</comp>

<comp id="724" class="1005" name="z_assign_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="z_assign_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="icmp_ln334_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln334 "/>
</bind>
</comp>

<comp id="735" class="1005" name="constants_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="1"/>
<pin id="737" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="constants_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="messageSchedule_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="1"/>
<pin id="742" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="messageSchedule_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="constants_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="constants_load "/>
</bind>
</comp>

<comp id="750" class="1005" name="messageSchedule_load_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="messageSchedule_load "/>
</bind>
</comp>

<comp id="755" class="1005" name="add_ln337_2_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln337_2 "/>
</bind>
</comp>

<comp id="760" class="1005" name="x_assign_2_load_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_load "/>
</bind>
</comp>

<comp id="765" class="1005" name="z_assign_load_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_assign_load "/>
</bind>
</comp>

<comp id="770" class="1005" name="temp1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="102" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="102" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="102" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="102" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="102" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="102" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="102" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="102" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="176" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="164" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="152" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="140" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="182" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="170" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="158" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="146" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="315" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="315" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="340"><net_src comp="324" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="352"><net_src comp="344" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="341" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="354" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="376"><net_src comp="354" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="54" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="363" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="391"><net_src comp="56" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="354" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="58" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="398"><net_src comp="354" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="385" pin="4"/><net_sink comp="399" pin=2"/></net>

<net id="413"><net_src comp="62" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="354" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="420"><net_src comp="354" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="407" pin="4"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="377" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="399" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="421" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="354" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="360" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="354" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="68" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="357" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="441" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="435" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="360" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="357" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="354" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="511"><net_src comp="84" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="491" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="86" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="52" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="491" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="88" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="505" pin="4"/><net_sink comp="519" pin=2"/></net>

<net id="533"><net_src comp="90" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="491" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="92" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="52" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="491" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="94" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="527" pin="4"/><net_sink comp="541" pin=2"/></net>

<net id="555"><net_src comp="96" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="491" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="98" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="52" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="562"><net_src comp="491" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="100" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="549" pin="4"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="519" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="541" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="563" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="499" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="495" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="491" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="499" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="495" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="589" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="502" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="601" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="577" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="499" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="617" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="607" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="495" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="491" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="648" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="655"><net_src comp="652" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="667"><net_src comp="104" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="671"><net_src comp="664" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="675"><net_src comp="108" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="679"><net_src comp="672" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="683"><net_src comp="112" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="691"><net_src comp="116" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="695"><net_src comp="688" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="699"><net_src comp="120" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="706"><net_src comp="124" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="713"><net_src comp="128" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="720"><net_src comp="132" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="727"><net_src comp="136" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="734"><net_src comp="318" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="244" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="743"><net_src comp="257" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="748"><net_src comp="251" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="753"><net_src comp="264" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="758"><net_src comp="348" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="763"><net_src comp="354" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="768"><net_src comp="357" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="773"><net_src comp="471" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="612" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add186789_i_out | {5 }
	Port: z_assign_1_out | {5 }
	Port: y_assign_1_out | {5 }
	Port: x_assign_3_out | {5 }
	Port: add172345_i_out | {5 }
	Port: z_assign_out | {5 }
	Port: y_assign_out | {5 }
	Port: x_assign_2_out | {5 }
	Port: constants | {}
 - Input state : 
	Port: prep_Pipeline_VITIS_LOOP_334_1 : empty_12 | {1 }
	Port: prep_Pipeline_VITIS_LOOP_334_1 : empty_13 | {1 }
	Port: prep_Pipeline_VITIS_LOOP_334_1 : empty_14 | {1 }
	Port: prep_Pipeline_VITIS_LOOP_334_1 : empty_15 | {1 }
	Port: prep_Pipeline_VITIS_LOOP_334_1 : empty_16 | {1 }
	Port: prep_Pipeline_VITIS_LOOP_334_1 : empty_17 | {1 }
	Port: prep_Pipeline_VITIS_LOOP_334_1 : empty_18 | {1 }
	Port: prep_Pipeline_VITIS_LOOP_334_1 : empty | {1 }
	Port: prep_Pipeline_VITIS_LOOP_334_1 : messageSchedule | {1 2 }
	Port: prep_Pipeline_VITIS_LOOP_334_1 : constants | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln334 : 2
		add_ln334 : 2
		br_ln334 : 3
		i_3_cast : 2
		constants_addr : 3
		constants_load : 4
		messageSchedule_addr : 3
		messageSchedule_load : 4
		store_ln334 : 3
	State 2
	State 3
		add_ln337_2 : 1
	State 4
		lshr_ln261_4 : 1
		trunc_ln261 : 1
		or_ln261_4 : 2
		lshr_ln261_5 : 1
		trunc_ln261_1 : 1
		or_ln261_5 : 2
		lshr_ln261_6 : 1
		trunc_ln261_2 : 1
		or_ln261_6 : 2
		xor_ln335 : 3
		S1 : 3
		and_ln303 : 1
		xor_ln303 : 1
		and_ln303_1 : 1
		ch : 1
		add_ln337_1 : 3
		temp1 : 4
		store_ln0 : 1
		store_ln303 : 1
		store_ln261 : 1
	State 5
		lshr_ln261_7 : 1
		trunc_ln261_3 : 1
		or_ln261_7 : 2
		lshr_ln261_8 : 1
		trunc_ln261_4 : 1
		or_ln261_8 : 2
		lshr_ln261_9 : 1
		trunc_ln261_5 : 1
		or_ln261_9 : 2
		xor_ln338 : 3
		S0 : 3
		xor_ln307 : 1
		and_ln307 : 1
		and_ln307_1 : 1
		maj : 1
		add_ln344 : 1
		add_ln348_1 : 1
		add_ln348 : 2
		store_ln0 : 1
		store_ln348 : 3
		store_ln344 : 2
		store_ln307 : 1
		store_ln261 : 1
		write_ln0 : 1
		write_ln307 : 1
		write_ln0 : 1
		write_ln261 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     xor_ln335_fu_429     |    0    |    32   |
|          |         S1_fu_435        |    0    |    32   |
|          |     xor_ln303_fu_447     |    0    |    32   |
|    xor   |         ch_fu_459        |    0    |    32   |
|          |     xor_ln338_fu_571     |    0    |    32   |
|          |         S0_fu_577        |    0    |    32   |
|          |     xor_ln307_fu_583     |    0    |    32   |
|          |        maj_fu_601        |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |     add_ln334_fu_324     |    0    |    14   |
|          |     add_ln337_fu_344     |    0    |    32   |
|          |    add_ln337_2_fu_348    |    0    |    32   |
|    add   |    add_ln337_1_fu_465    |    0    |    32   |
|          |       temp1_fu_471       |    0    |    32   |
|          |     add_ln344_fu_607     |    0    |    39   |
|          |    add_ln348_1_fu_612    |    0    |    32   |
|          |     add_ln348_fu_617     |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |     and_ln303_fu_441     |    0    |    32   |
|    and   |    and_ln303_1_fu_453    |    0    |    32   |
|          |     and_ln307_fu_589     |    0    |    32   |
|          |    and_ln307_1_fu_595    |    0    |    32   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln334_fu_318    |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |      tmp_read_fu_140     |    0    |    0    |
|          |     tmp_1_read_fu_146    |    0    |    0    |
|          |     tmp_2_read_fu_152    |    0    |    0    |
|   read   |     tmp_3_read_fu_158    |    0    |    0    |
|          |     tmp_4_read_fu_164    |    0    |    0    |
|          |     tmp_5_read_fu_170    |    0    |    0    |
|          |     tmp_6_read_fu_176    |    0    |    0    |
|          |     tmp_7_read_fu_182    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  write_ln0_write_fu_188  |    0    |    0    |
|          | write_ln307_write_fu_195 |    0    |    0    |
|          |  write_ln0_write_fu_202  |    0    |    0    |
|   write  | write_ln261_write_fu_209 |    0    |    0    |
|          |  write_ln0_write_fu_216  |    0    |    0    |
|          | write_ln303_write_fu_223 |    0    |    0    |
|          |  write_ln0_write_fu_230  |    0    |    0    |
|          | write_ln261_write_fu_237 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |      i_3_cast_fu_330     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    lshr_ln261_4_fu_363   |    0    |    0    |
|          |    lshr_ln261_5_fu_385   |    0    |    0    |
|partselect|    lshr_ln261_6_fu_407   |    0    |    0    |
|          |    lshr_ln261_7_fu_505   |    0    |    0    |
|          |    lshr_ln261_8_fu_527   |    0    |    0    |
|          |    lshr_ln261_9_fu_549   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln261_fu_373    |    0    |    0    |
|          |   trunc_ln261_1_fu_395   |    0    |    0    |
|   trunc  |   trunc_ln261_2_fu_417   |    0    |    0    |
|          |   trunc_ln261_3_fu_515   |    0    |    0    |
|          |   trunc_ln261_4_fu_537   |    0    |    0    |
|          |   trunc_ln261_5_fu_559   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     or_ln261_4_fu_377    |    0    |    0    |
|          |     or_ln261_5_fu_399    |    0    |    0    |
|bitconcatenate|     or_ln261_6_fu_421    |    0    |    0    |
|          |     or_ln261_7_fu_519    |    0    |    0    |
|          |     or_ln261_8_fu_541    |    0    |    0    |
|          |     or_ln261_9_fu_563    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   639   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add172345_i_reg_672    |   32   |
|     add186789_i_reg_688    |   32   |
|     add_ln337_2_reg_755    |   32   |
|   constants_addr_reg_735   |    6   |
|   constants_load_reg_745   |   32   |
|          i_reg_696         |    7   |
|     icmp_ln334_reg_731     |    1   |
|messageSchedule_addr_reg_740|    6   |
|messageSchedule_load_reg_750|   32   |
|        temp1_reg_770       |   32   |
|   x_assign_2_load_reg_760  |   32   |
|     x_assign_2_reg_703     |   32   |
|     x_assign_3_reg_717     |   32   |
|     y_assign_1_reg_680     |   32   |
|      y_assign_reg_664      |   32   |
|     z_assign_1_reg_724     |   32   |
|    z_assign_load_reg_765   |   32   |
|      z_assign_reg_710      |   32   |
+----------------------------+--------+
|            Total           |   468  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_251 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||   3.22  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   639  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   468  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   468  |   657  |
+-----------+--------+--------+--------+
