[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.log".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ForElab/top.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ForElab/top.v".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:1:1: No timescale set for "tlul_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:16:1: No timescale set for "prim_arbiter_tree".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: No timescale set for "tlul_socket_m1".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/ForElab/top.v:1:1: Compile package "tlul_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/ForElab/top.v:16:1: Compile module "work@prim_arbiter_tree".
[INF:CP0303] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: Compile module "work@tlul_socket_m1".
[INF:EL0526] Design Elaboration...
[INF:CP0335] ${SURELOG_DIR}/tests/ForElab/top.v:55:5: Compile generate block "work@tlul_socket_m1.gen_tree_arb".
[INF:CP0335] ${SURELOG_DIR}/tests/ForElab/top.v:32:12: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case".
[INF:CP0335] ${SURELOG_DIR}/tests/ForElab/top.v:37:57: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]".
[INF:CP0335] ${SURELOG_DIR}/tests/ForElab/top.v:37:57: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]".
[INF:CP0335] ${SURELOG_DIR}/tests/ForElab/top.v:37:57: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]".
Instance tree:
[TOP] work@tlul_socket_m1 work@tlul_socket_m1
[SCO] work@tlul_socket_m1.gen_tree_arb work@tlul_socket_m1.gen_tree_arb
[MOD] work@prim_arbiter_tree work@tlul_socket_m1.gen_tree_arb.u_reqarb
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate

[NTE:EL0503] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: Top level module "work@tlul_socket_m1".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 6.
[NTE:EL0510] Nb instances: 5.
[NTE:EL0511] Nb leaf instances: 3.
[NTE:EL0523] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: Instance "work@tlul_socket_m1".
[NTE:EL0522] ${SURELOG_DIR}/tests/ForElab/top.v:55:5: Scope "work@tlul_socket_m1.gen_tree_arb".
[NTE:EL0523] ${SURELOG_DIR}/tests/ForElab/top.v:55:5: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb".
[NTE:EL0522] ${SURELOG_DIR}/tests/ForElab/top.v:32:12: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case".
[NTE:EL0522] ${SURELOG_DIR}/tests/ForElab/top.v:37:57: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]".
[NTE:EL0522] ${SURELOG_DIR}/tests/ForElab/top.v:37:57: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]".
[NTE:EL0522] ${SURELOG_DIR}/tests/ForElab/top.v:37:57: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]".
[NTE:EL0523] ${SURELOG_DIR}/tests/ForElab/top.v:41:10: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate".
[NTE:EL0523] ${SURELOG_DIR}/tests/ForElab/top.v:41:10: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate".
[NTE:EL0523] ${SURELOG_DIR}/tests/ForElab/top.v:41:10: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             1
begin                                                  1
bit_select                                             1
bit_typespec                                           2
constant                                             144
cont_assign                                            1
design                                                 1
gate                                                   6
gen_if_else                                            3
gen_scope                                             10
gen_scope_array                                       10
int_typespec                                          22
logic_net                                             15
logic_typespec                                         8
logic_var                                              2
module_inst                                           15
named_begin                                            5
operation                                             48
package                                                2
param_assign                                          25
parameter                                             28
port                                                  17
prim_term                                             18
range                                                  4
ref_module                                             2
ref_obj                                               32
ref_typespec                                          69
string_typespec                                        6
sys_func_call                                          2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (work@tlul_socket_m1)
|vpiName:work@tlul_socket_m1
|uhdmallPackages:
\_Package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
  |vpiParent:
  \_Design: (work@tlul_socket_m1)
  |vpiName:tlul_pkg
  |vpiFullName:tlul_pkg::
  |vpiParameter:
  \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
    |vpiParent:
    \_Package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |STRING:BINTREE
    |vpiTypespec:
    \_RefTypespec: (tlul_pkg::ArbiterImpl)
      |vpiParent:
      \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
      |vpiFullName:tlul_pkg::ArbiterImpl
      |vpiActual:
      \_StringTypespec: 
    |vpiName:ArbiterImpl
    |vpiFullName:tlul_pkg::ArbiterImpl
  |vpiParamAssign:
  \_ParamAssign: , line:9:13, endln:9:36
    |vpiParent:
    \_Package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |vpiRhs:
    \_Constant: , line:9:27, endln:9:36
      |vpiParent:
      \_ParamAssign: , line:9:13, endln:9:36
      |vpiDecompile:"BINTREE"
      |vpiSize:56
      |STRING:BINTREE
      |vpiTypespec:
      \_RefTypespec: (tlul_pkg)
        |vpiParent:
        \_Constant: , line:9:27, endln:9:36
        |vpiFullName:tlul_pkg
        |vpiActual:
        \_StringTypespec: 
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
  |vpiDefName:tlul_pkg
|uhdmtopPackages:
\_Package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
  |vpiParent:
  \_Design: (work@tlul_socket_m1)
  |vpiName:tlul_pkg
  |vpiFullName:tlul_pkg::
  |vpiParameter:
  \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
    |vpiParent:
    \_Package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |STRING:BINTREE
    |vpiTypespec:
    \_RefTypespec: (tlul_pkg::ArbiterImpl)
      |vpiParent:
      \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
      |vpiFullName:tlul_pkg::ArbiterImpl
      |vpiActual:
      \_StringTypespec: 
    |vpiName:ArbiterImpl
    |vpiFullName:tlul_pkg::ArbiterImpl
  |vpiParamAssign:
  \_ParamAssign: , line:9:13, endln:9:36
    |vpiParent:
    \_Package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |vpiRhs:
    \_Constant: , line:9:27, endln:9:36
      |vpiParent:
      \_ParamAssign: , line:9:13, endln:9:36
      |vpiDecompile:"BINTREE"
      |vpiSize:56
      |STRING:BINTREE
      |vpiTypespec:
      \_RefTypespec: (tlul_pkg)
        |vpiParent:
        \_Constant: , line:9:27, endln:9:36
        |vpiFullName:tlul_pkg
        |vpiActual:
        \_StringTypespec: 
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
  |vpiDefName:tlul_pkg
  |vpiTop:1
|uhdmallModules:
\_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
  |vpiParent:
  \_Design: (work@tlul_socket_m1)
  |vpiFullName:work@prim_arbiter_tree
  |vpiParameter:
  \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (work@prim_arbiter_tree.N)
      |vpiParent:
      \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
      |vpiFullName:work@prim_arbiter_tree.N
      |vpiActual:
      \_IntTypespec: , line:17:13, endln:17:25
    |vpiName:N
    |vpiFullName:work@prim_arbiter_tree.N
  |vpiParameter:
  \_Parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |UINT:32
    |vpiTypespec:
    \_RefTypespec: (work@prim_arbiter_tree.DW)
      |vpiParent:
      \_Parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
      |vpiFullName:work@prim_arbiter_tree.DW
      |vpiActual:
      \_IntTypespec: , line:18:13, endln:18:25
    |vpiName:DW
    |vpiFullName:work@prim_arbiter_tree.DW
  |vpiParameter:
  \_Parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |BIN:1
    |vpiTypespec:
    \_RefTypespec: (work@prim_arbiter_tree.Lock)
      |vpiParent:
      \_Parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
      |vpiFullName:work@prim_arbiter_tree.Lock
      |vpiActual:
      \_BitTypespec: , line:19:13, endln:19:16
    |vpiName:Lock
    |vpiFullName:work@prim_arbiter_tree.Lock
  |vpiParamAssign:
  \_ParamAssign: , line:17:26, endln:17:32
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_Constant: , line:17:31, endln:17:32
      |vpiParent:
      \_ParamAssign: , line:17:26, endln:17:32
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_RefTypespec: (work@prim_arbiter_tree)
        |vpiParent:
        \_Constant: , line:17:31, endln:17:32
        |vpiFullName:work@prim_arbiter_tree
        |vpiActual:
        \_IntTypespec: , line:17:13, endln:17:25
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
  |vpiParamAssign:
  \_ParamAssign: , line:18:26, endln:18:33
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_Constant: , line:18:31, endln:18:33
      |vpiParent:
      \_ParamAssign: , line:18:26, endln:18:33
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_RefTypespec: (work@prim_arbiter_tree)
        |vpiParent:
        \_Constant: , line:18:31, endln:18:33
        |vpiFullName:work@prim_arbiter_tree
        |vpiActual:
        \_IntTypespec: , line:18:13, endln:18:25
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
  |vpiParamAssign:
  \_ParamAssign: , line:19:17, endln:19:33
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_Constant: , line:19:29, endln:19:33
      |vpiParent:
      \_ParamAssign: , line:19:17, endln:19:33
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_RefTypespec: (work@prim_arbiter_tree)
        |vpiParent:
        \_Constant: , line:19:29, endln:19:33
        |vpiFullName:work@prim_arbiter_tree
        |vpiActual:
        \_BitTypespec: , line:19:13, endln:19:16
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
  |vpiDefName:work@prim_arbiter_tree
  |vpiNet:
  \_LogicNet: (work@prim_arbiter_tree.clk_i), line:21:9, endln:21:14
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:clk_i
    |vpiFullName:work@prim_arbiter_tree.clk_i
  |vpiNet:
  \_LogicNet: (work@prim_arbiter_tree.rst_ni), line:22:9, endln:22:15
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:rst_ni
    |vpiFullName:work@prim_arbiter_tree.rst_ni
  |vpiPort:
  \_Port: (clk_i), line:21:9, endln:21:14
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@prim_arbiter_tree.clk_i.clk_i), line:21:9, endln:21:14
      |vpiParent:
      \_Port: (clk_i), line:21:9, endln:21:14
      |vpiName:clk_i
      |vpiFullName:work@prim_arbiter_tree.clk_i.clk_i
      |vpiActual:
      \_LogicNet: (work@prim_arbiter_tree.clk_i), line:21:9, endln:21:14
    |vpiTypedef:
    \_RefTypespec: (work@prim_arbiter_tree.clk_i)
      |vpiParent:
      \_Port: (clk_i), line:21:9, endln:21:14
      |vpiFullName:work@prim_arbiter_tree.clk_i
      |vpiActual:
      \_LogicTypespec: , line:21:9, endln:21:9
  |vpiPort:
  \_Port: (rst_ni), line:22:9, endln:22:15
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:rst_ni
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@prim_arbiter_tree.rst_ni.rst_ni), line:22:9, endln:22:15
      |vpiParent:
      \_Port: (rst_ni), line:22:9, endln:22:15
      |vpiName:rst_ni
      |vpiFullName:work@prim_arbiter_tree.rst_ni.rst_ni
      |vpiActual:
      \_LogicNet: (work@prim_arbiter_tree.rst_ni), line:22:9, endln:22:15
    |vpiTypedef:
    \_RefTypespec: (work@prim_arbiter_tree.rst_ni)
      |vpiParent:
      \_Port: (rst_ni), line:22:9, endln:22:15
      |vpiFullName:work@prim_arbiter_tree.rst_ni
      |vpiActual:
      \_LogicTypespec: , line:22:9, endln:22:9
  |vpiGenStmt:
  \_GenIfElse: 
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiCondition:
    \_Operation: , line:28:7, endln:28:13
      |vpiParent:
      \_GenIfElse: 
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@prim_arbiter_tree.N), line:28:7, endln:28:8
        |vpiParent:
        \_Operation: , line:28:7, endln:28:13
        |vpiName:N
        |vpiFullName:work@prim_arbiter_tree.N
      |vpiOperand:
      \_Constant: , line:28:12, endln:28:13
        |vpiParent:
        \_Operation: , line:28:7, endln:28:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_NamedBegin: (work@prim_arbiter_tree.gen_degenerate_case)
      |vpiParent:
      \_GenIfElse: 
      |vpiName:gen_degenerate_case
      |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case
      |vpiStmt:
      \_ContAssign: , line:30:12, endln:30:31
        |vpiParent:
        \_NamedBegin: (work@prim_arbiter_tree.gen_degenerate_case)
        |vpiRhs:
        \_BitSelect: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:29, endln:30:30
          |vpiParent:
          \_ContAssign: , line:30:12, endln:30:31
          |vpiName:req_i
          |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.req_i
          |vpiIndex:
          \_Constant: , line:30:29, endln:30:30
            |vpiParent:
            \_BitSelect: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:29, endln:30:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@prim_arbiter_tree.gen_degenerate_case.valid_o), line:30:12, endln:30:19
          |vpiParent:
          \_ContAssign: , line:30:12, endln:30:31
          |vpiName:valid_o
          |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.valid_o
    |vpiElseStmt:
    \_NamedBegin: (work@prim_arbiter_tree.gen_normal_case)
      |vpiParent:
      \_GenIfElse: 
      |vpiName:gen_normal_case
      |vpiFullName:work@prim_arbiter_tree.gen_normal_case
      |vpiStmt:
      \_ParamAssign: , line:34:29, endln:34:49
        |vpiParent:
        \_NamedBegin: (work@prim_arbiter_tree.gen_normal_case)
        |vpiRhs:
        \_SysFuncCall: ($clog2), line:34:40, endln:34:49
          |vpiParent:
          \_ParamAssign: , line:34:29, endln:34:49
          |vpiArgument:
          \_RefObj: (work@prim_arbiter_tree.gen_normal_case.N), line:34:47, endln:34:48
            |vpiParent:
            \_SysFuncCall: ($clog2), line:34:40, endln:34:49
            |vpiName:N
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N
          |vpiName:$clog2
        |vpiLhs:
        \_Parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:49
          |vpiParent:
          \_ParamAssign: , line:34:29, endln:34:49
          |vpiTypespec:
          \_RefTypespec: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS)
            |vpiParent:
            \_Parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:49
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N_LEVELS
            |vpiActual:
            \_IntTypespec: , line:34:16, endln:34:28
          |vpiLocalParam:1
          |vpiName:N_LEVELS
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N_LEVELS
      |vpiStmt:
      \_Assignment: , line:35:47, endln:35:50
        |vpiParent:
        \_NamedBegin: (work@prim_arbiter_tree.gen_normal_case)
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_LogicVar: (work@prim_arbiter_tree.gen_normal_case.req), line:35:47, endln:35:50
          |vpiParent:
          \_Assignment: , line:35:47, endln:35:50
          |vpiTypespec:
          \_RefTypespec: (work@prim_arbiter_tree.gen_normal_case.req)
            |vpiParent:
            \_LogicVar: (work@prim_arbiter_tree.gen_normal_case.req), line:35:47, endln:35:50
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.req
            |vpiActual:
            \_LogicTypespec: , line:35:5, endln:35:18
          |vpiName:req
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.req
|uhdmallModules:
\_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
  |vpiParent:
  \_Design: (work@tlul_socket_m1)
  |vpiFullName:work@tlul_socket_m1
  |vpiDefName:work@tlul_socket_m1
  |vpiGenStmt:
  \_GenIfElse: 
    |vpiParent:
    \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiCondition:
    \_Operation: , line:52:7, endln:52:37
      |vpiParent:
      \_GenIfElse: 
      |vpiOpType:14
      |vpiOperand:
      \_Constant: , line:52:7, endln:52:17
        |vpiParent:
        \_Operation: , line:52:7, endln:52:37
        |vpiDecompile:"BINTREE"
        |vpiSize:56
        |STRING:BINTREE
        |vpiTypespec:
        \_RefTypespec: (work@tlul_socket_m1)
          |vpiParent:
          \_Constant: , line:52:7, endln:52:17
          |vpiFullName:work@tlul_socket_m1
          |vpiActual:
          \_StringTypespec: 
        |vpiConstType:6
      |vpiOperand:
      \_Constant: , line:52:32, endln:52:37
        |vpiParent:
        \_Operation: , line:52:7, endln:52:37
        |vpiDecompile:"PPC"
        |vpiSize:24
        |STRING:PPC
        |vpiConstType:6
    |vpiStmt:
    \_NamedBegin: (work@tlul_socket_m1.gen_arb_ppc)
      |vpiParent:
      \_GenIfElse: 
      |vpiName:gen_arb_ppc
      |vpiFullName:work@tlul_socket_m1.gen_arb_ppc
    |vpiElseStmt:
    \_Begin: (work@tlul_socket_m1)
      |vpiParent:
      \_GenIfElse: 
      |vpiFullName:work@tlul_socket_m1
      |vpiStmt:
      \_GenIfElse: , line:54:12, endln:64:6
        |vpiParent:
        \_Begin: (work@tlul_socket_m1)
        |vpiCondition:
        \_Operation: , line:54:16, endln:54:50
          |vpiParent:
          \_GenIfElse: , line:54:12, endln:64:6
          |vpiOpType:14
          |vpiOperand:
          \_Constant: , line:54:16, endln:54:26
            |vpiParent:
            \_Operation: , line:54:16, endln:54:50
            |vpiDecompile:"BINTREE"
            |vpiSize:56
            |STRING:BINTREE
            |vpiTypespec:
            \_RefTypespec: (work@tlul_socket_m1)
              |vpiParent:
              \_Constant: , line:54:16, endln:54:26
              |vpiFullName:work@tlul_socket_m1
              |vpiActual:
              \_StringTypespec: 
            |vpiConstType:6
          |vpiOperand:
          \_Constant: , line:54:41, endln:54:50
            |vpiParent:
            \_Operation: , line:54:16, endln:54:50
            |vpiDecompile:"BINTREE"
            |vpiSize:56
            |STRING:BINTREE
            |vpiConstType:6
        |vpiStmt:
        \_NamedBegin: (work@tlul_socket_m1.gen_tree_arb)
          |vpiParent:
          \_GenIfElse: , line:54:12, endln:64:6
          |vpiName:gen_tree_arb
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb
          |vpiStmt:
          \_RefModule: work@prim_arbiter_tree (u_reqarb), line:58:7, endln:58:15
            |vpiParent:
            \_NamedBegin: (work@tlul_socket_m1.gen_tree_arb)
            |vpiName:u_reqarb
            |vpiDefName:work@prim_arbiter_tree
            |vpiPort:
            \_Port: (clk_i), line:59:7, endln:59:13
              |vpiParent:
              \_RefModule: work@prim_arbiter_tree (u_reqarb), line:58:7, endln:58:15
              |vpiName:clk_i
            |vpiPort:
            \_Port: (rst_ni), line:60:7, endln:60:14
              |vpiParent:
              \_RefModule: work@prim_arbiter_tree (u_reqarb), line:58:7, endln:58:15
              |vpiName:rst_ni
        |vpiElseStmt:
        \_NamedBegin: (work@tlul_socket_m1.gen_unknown)
          |vpiParent:
          \_GenIfElse: , line:54:12, endln:64:6
          |vpiName:gen_unknown
          |vpiFullName:work@tlul_socket_m1.gen_unknown
|uhdmtopModules:
\_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
  |vpiName:work@tlul_socket_m1
  |vpiDefName:work@tlul_socket_m1
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_GenScopeArray: (work@tlul_socket_m1.gen_tree_arb), line:55:5, endln:61:7
    |vpiParent:
    \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiName:gen_tree_arb
    |vpiFullName:work@tlul_socket_m1.gen_tree_arb
    |vpiGenScope:
    \_GenScope: (work@tlul_socket_m1.gen_tree_arb), line:55:5, endln:61:7
      |vpiParent:
      \_GenScopeArray: (work@tlul_socket_m1.gen_tree_arb), line:55:5, endln:61:7
      |vpiFullName:work@tlul_socket_m1.gen_tree_arb
      |vpiNet:
      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
        |vpiParent:
        \_GenScope: (work@tlul_socket_m1.gen_tree_arb), line:55:5, endln:61:7
        |vpiName:clk_i
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.clk_i
        |vpiNetType:1
      |vpiNet:
      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
        |vpiParent:
        \_GenScope: (work@tlul_socket_m1.gen_tree_arb), line:55:5, endln:61:7
        |vpiName:rst_ni
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.rst_ni
        |vpiNetType:1
      |vpiModule:
      \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
        |vpiParent:
        \_GenScope: (work@tlul_socket_m1.gen_tree_arb), line:55:5, endln:61:7
        |vpiName:u_reqarb
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiParameter:
        \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.N), line:17:26, endln:17:27
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |UINT:4
          |vpiTypespec:
          \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.N)
            |vpiParent:
            \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.N), line:17:26, endln:17:27
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.N
            |vpiActual:
            \_IntTypespec: , line:17:13, endln:17:25
          |vpiName:N
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.N
        |vpiParameter:
        \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW), line:18:26, endln:18:28
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |UINT:32
          |vpiTypespec:
          \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW)
            |vpiParent:
            \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW), line:18:26, endln:18:28
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW
            |vpiActual:
            \_IntTypespec: , line:18:13, endln:18:25
          |vpiName:DW
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW
        |vpiParameter:
        \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock), line:19:17, endln:19:21
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |BIN:1
          |vpiTypespec:
          \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock)
            |vpiParent:
            \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock), line:19:17, endln:19:21
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock
            |vpiActual:
            \_BitTypespec: , line:19:13, endln:19:16
          |vpiName:Lock
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock
        |vpiParamAssign:
        \_ParamAssign: , line:17:26, endln:17:32
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiOverriden:1
          |vpiRhs:
          \_Constant: , line:17:31, endln:17:32
            |vpiParent:
            \_ParamAssign: , line:17:26, endln:17:32
            |vpiDecompile:4
            |vpiSize:32
            |UINT:4
            |vpiTypespec:
            \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb)
              |vpiParent:
              \_Constant: , line:17:31, endln:17:32
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb
              |vpiActual:
              \_IntTypespec: , line:17:13, endln:17:25
            |vpiConstType:9
          |vpiLhs:
          \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.N), line:17:26, endln:17:27
        |vpiParamAssign:
        \_ParamAssign: , line:18:26, endln:18:33
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiOverriden:1
          |vpiRhs:
          \_SysFuncCall: ($bits), line:57:16, endln:57:41
            |vpiParent:
            \_ParamAssign: , line:18:26, endln:18:33
            |vpiArgument:
            \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.tlul_pkg::tl_h2d_t), line:57:22, endln:57:32
              |vpiParent:
              \_SysFuncCall: ($bits), line:57:16, endln:57:41
              |vpiName:tlul_pkg::tl_h2d_t
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.tlul_pkg::tl_h2d_t
            |vpiName:$bits
          |vpiLhs:
          \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW), line:18:26, endln:18:28
        |vpiParamAssign:
        \_ParamAssign: , line:19:17, endln:19:33
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiRhs:
          \_Constant: , line:19:29, endln:19:33
            |vpiParent:
            \_ParamAssign: , line:19:17, endln:19:33
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiTypespec:
            \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb)
              |vpiParent:
              \_Constant: , line:19:29, endln:19:33
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb
              |vpiActual:
              \_BitTypespec: , line:19:13, endln:19:16
            |vpiConstType:3
          |vpiLhs:
          \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock), line:19:17, endln:19:21
        |vpiDefName:work@prim_arbiter_tree
        |vpiDefFile:${SURELOG_DIR}/tests/ForElab/top.v
        |vpiDefLineNo:16
        |vpiNet:
        \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:21:9, endln:21:14
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiTypespec:
          \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i)
            |vpiParent:
            \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:21:9, endln:21:14
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i
            |vpiActual:
            \_LogicTypespec: , line:21:9, endln:21:9
          |vpiName:clk_i
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i
        |vpiNet:
        \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:22:9, endln:22:15
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiTypespec:
          \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni)
            |vpiParent:
            \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:22:9, endln:22:15
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni
            |vpiActual:
            \_LogicTypespec: , line:22:9, endln:22:9
          |vpiName:rst_ni
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni
        |vpiPort:
        \_Port: (clk_i), line:21:9, endln:21:14
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiName:clk_i
          |vpiDirection:1
          |vpiHighConn:
          \_RefObj: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
            |vpiParent:
            \_Port: (clk_i), line:21:9, endln:21:14
            |vpiName:clk_i
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.clk_i
            |vpiActual:
            \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
          |vpiLowConn:
          \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:59:8, endln:59:13
            |vpiParent:
            \_Port: (clk_i), line:21:9, endln:21:14
            |vpiName:clk_i
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i
            |vpiActual:
            \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:21:9, endln:21:14
          |vpiTypedef:
          \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i)
            |vpiParent:
            \_Port: (clk_i), line:21:9, endln:21:14
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i
            |vpiActual:
            \_LogicTypespec: , line:21:9, endln:21:9
        |vpiPort:
        \_Port: (rst_ni), line:22:9, endln:22:15
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiName:rst_ni
          |vpiDirection:1
          |vpiHighConn:
          \_RefObj: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
            |vpiParent:
            \_Port: (rst_ni), line:22:9, endln:22:15
            |vpiName:rst_ni
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.rst_ni
            |vpiActual:
            \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
          |vpiLowConn:
          \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:60:8, endln:60:14
            |vpiParent:
            \_Port: (rst_ni), line:22:9, endln:22:15
            |vpiName:rst_ni
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni
            |vpiActual:
            \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:22:9, endln:22:15
          |vpiTypedef:
          \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni)
            |vpiParent:
            \_Port: (rst_ni), line:22:9, endln:22:15
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni
            |vpiActual:
            \_LogicTypespec: , line:22:9, endln:22:9
        |vpiGenScopeArray:
        \_GenScopeArray: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
          |vpiParent:
          \_Module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiName:gen_normal_case
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
          |vpiGenScope:
          \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
            |vpiParent:
            \_GenScopeArray: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
            |vpiVariables:
            \_LogicVar: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req), line:35:47, endln:35:50
              |vpiParent:
              \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
              |vpiTypespec:
              \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req)
                |vpiParent:
                \_LogicVar: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req), line:35:47, endln:35:50
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req
                |vpiActual:
                \_LogicTypespec: , line:35:5, endln:35:18
              |vpiName:req
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req
              |vpiVisibility:1
            |vpiParameter:
            \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
              |vpiParent:
              \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
              |UINT:2
              |vpiTypespec:
              \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS)
                |vpiParent:
                \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS
                |vpiActual:
                \_IntTypespec: , line:34:16, endln:34:28
              |vpiLocalParam:1
              |vpiName:N_LEVELS
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS
            |vpiParamAssign:
            \_ParamAssign: , line:34:29, endln:34:49
              |vpiParent:
              \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
              |vpiRhs:
              \_Constant: , line:34:40, endln:34:49
                |vpiParent:
                \_ParamAssign: , line:34:29, endln:34:49
                |vpiDecompile:2
                |vpiSize:32
                |UINT:2
                |vpiTypespec:
                \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case)
                  |vpiParent:
                  \_Constant: , line:34:40, endln:34:49
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
                  |vpiActual:
                  \_IntTypespec: , line:34:16, endln:34:28
                |vpiConstType:9
              |vpiLhs:
              \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
            |vpiGenScopeArray:
            \_GenScopeArray: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
              |vpiParent:
              \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
              |vpiName:gen_tree[0]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
              |vpiGenScope:
              \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                |vpiParent:
                \_GenScopeArray: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                |vpiParameter:
                \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0), line:39:31, endln:39:36
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                  |INT:0
                  |vpiTypespec:
                  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0)
                    |vpiParent:
                    \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0), line:39:31, endln:39:36
                    |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0
                    |vpiActual:
                    \_IntTypespec: , line:39:18, endln:39:30
                  |vpiLocalParam:1
                  |vpiName:base0
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0
                |vpiParameter:
                \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1), line:40:31, endln:40:36
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                  |INT:1
                  |vpiTypespec:
                  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1)
                    |vpiParent:
                    \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1), line:40:31, endln:40:36
                    |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1
                    |vpiActual:
                    \_IntTypespec: , line:40:18, endln:40:30
                  |vpiLocalParam:1
                  |vpiName:base1
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1
                |vpiParameter:
                \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].level), line:37:0
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                  |UINT:0
                  |vpiTypespec:
                  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].level)
                    |vpiParent:
                    \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].level), line:37:0
                    |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].level
                    |vpiActual:
                    \_IntTypespec: 
                  |vpiLocalParam:1
                  |vpiName:level
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].level
                |vpiParamAssign:
                \_ParamAssign: , line:39:31, endln:39:51
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                  |vpiRhs:
                  \_Constant: , line:39:39, endln:39:51
                    |vpiParent:
                    \_ParamAssign: , line:39:31, endln:39:51
                    |vpiDecompile:0
                    |vpiSize:32
                    |INT:0
                    |vpiTypespec:
                    \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                      |vpiParent:
                      \_Constant: , line:39:39, endln:39:51
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                      |vpiActual:
                      \_IntTypespec: , line:39:18, endln:39:30
                    |vpiConstType:7
                  |vpiLhs:
                  \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0), line:39:31, endln:39:36
                |vpiParamAssign:
                \_ParamAssign: , line:40:31, endln:40:55
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                  |vpiRhs:
                  \_Constant: , line:40:39, endln:40:55
                    |vpiParent:
                    \_ParamAssign: , line:40:31, endln:40:55
                    |vpiDecompile:1
                    |vpiSize:32
                    |INT:1
                    |vpiTypespec:
                    \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                      |vpiParent:
                      \_Constant: , line:40:39, endln:40:55
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                      |vpiActual:
                      \_IntTypespec: , line:40:18, endln:40:30
                    |vpiConstType:7
                  |vpiLhs:
                  \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1), line:40:31, endln:40:36
                |vpiNet:
                \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a), line:41:16, endln:41:17
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                  |vpiName:a
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a
                  |vpiNetType:1
                |vpiNet:
                \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b), line:41:18, endln:41:19
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                  |vpiName:b
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b
                  |vpiNetType:1
                |vpiNet:
                \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o), line:41:20, endln:41:21
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                  |vpiName:o
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o
                  |vpiNetType:1
                |vpiPrimitive:
                \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_PrimTerm: , line:41:16, endln:41:17
                    |vpiParent:
                    \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                    |vpiDirection:2
                    |vpiExpr:
                    \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a), line:41:16, endln:41:17
                      |vpiParent:
                      \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                      |vpiName:a
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a
                      |vpiActual:
                      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a), line:41:16, endln:41:17
                  |vpiPrimTerm:
                  \_PrimTerm: , line:41:18, endln:41:19
                    |vpiParent:
                    \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b), line:41:18, endln:41:19
                      |vpiParent:
                      \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                      |vpiName:b
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b
                      |vpiActual:
                      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b), line:41:18, endln:41:19
                  |vpiPrimTerm:
                  \_PrimTerm: , line:41:20, endln:41:21
                    |vpiParent:
                    \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o), line:41:20, endln:41:21
                      |vpiParent:
                      \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                      |vpiName:o
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o
                      |vpiActual:
                      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o), line:41:20, endln:41:21
            |vpiGenScopeArray:
            \_GenScopeArray: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
              |vpiParent:
              \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
              |vpiName:gen_tree[1]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
              |vpiGenScope:
              \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                |vpiParent:
                \_GenScopeArray: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                |vpiParameter:
                \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0), line:39:31, endln:39:36
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                  |INT:1
                  |vpiTypespec:
                  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0)
                    |vpiParent:
                    \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0), line:39:31, endln:39:36
                    |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0
                    |vpiActual:
                    \_IntTypespec: , line:39:18, endln:39:30
                  |vpiLocalParam:1
                  |vpiName:base0
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0
                |vpiParameter:
                \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1), line:40:31, endln:40:36
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                  |INT:3
                  |vpiTypespec:
                  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1)
                    |vpiParent:
                    \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1), line:40:31, endln:40:36
                    |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1
                    |vpiActual:
                    \_IntTypespec: , line:40:18, endln:40:30
                  |vpiLocalParam:1
                  |vpiName:base1
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1
                |vpiParameter:
                \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].level), line:37:0
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                  |UINT:1
                  |vpiTypespec:
                  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].level)
                    |vpiParent:
                    \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].level), line:37:0
                    |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].level
                    |vpiActual:
                    \_IntTypespec: 
                  |vpiLocalParam:1
                  |vpiName:level
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].level
                |vpiParamAssign:
                \_ParamAssign: , line:39:31, endln:39:51
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                  |vpiRhs:
                  \_Constant: , line:39:39, endln:39:51
                    |vpiParent:
                    \_ParamAssign: , line:39:31, endln:39:51
                    |vpiDecompile:1
                    |vpiSize:32
                    |INT:1
                    |vpiTypespec:
                    \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                      |vpiParent:
                      \_Constant: , line:39:39, endln:39:51
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                      |vpiActual:
                      \_IntTypespec: , line:39:18, endln:39:30
                    |vpiConstType:7
                  |vpiLhs:
                  \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0), line:39:31, endln:39:36
                |vpiParamAssign:
                \_ParamAssign: , line:40:31, endln:40:55
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                  |vpiRhs:
                  \_Constant: , line:40:39, endln:40:55
                    |vpiParent:
                    \_ParamAssign: , line:40:31, endln:40:55
                    |vpiDecompile:3
                    |vpiSize:32
                    |INT:3
                    |vpiTypespec:
                    \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                      |vpiParent:
                      \_Constant: , line:40:39, endln:40:55
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                      |vpiActual:
                      \_IntTypespec: , line:40:18, endln:40:30
                    |vpiConstType:7
                  |vpiLhs:
                  \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1), line:40:31, endln:40:36
                |vpiNet:
                \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a), line:41:16, endln:41:17
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                  |vpiName:a
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a
                  |vpiNetType:1
                |vpiNet:
                \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b), line:41:18, endln:41:19
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                  |vpiName:b
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b
                  |vpiNetType:1
                |vpiNet:
                \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o), line:41:20, endln:41:21
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                  |vpiName:o
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o
                  |vpiNetType:1
                |vpiPrimitive:
                \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_PrimTerm: , line:41:16, endln:41:17
                    |vpiParent:
                    \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                    |vpiDirection:2
                    |vpiExpr:
                    \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a), line:41:16, endln:41:17
                      |vpiParent:
                      \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                      |vpiName:a
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a
                      |vpiActual:
                      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a), line:41:16, endln:41:17
                  |vpiPrimTerm:
                  \_PrimTerm: , line:41:18, endln:41:19
                    |vpiParent:
                    \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b), line:41:18, endln:41:19
                      |vpiParent:
                      \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                      |vpiName:b
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b
                      |vpiActual:
                      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b), line:41:18, endln:41:19
                  |vpiPrimTerm:
                  \_PrimTerm: , line:41:20, endln:41:21
                    |vpiParent:
                    \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o), line:41:20, endln:41:21
                      |vpiParent:
                      \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                      |vpiName:o
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o
                      |vpiActual:
                      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o), line:41:20, endln:41:21
            |vpiGenScopeArray:
            \_GenScopeArray: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
              |vpiParent:
              \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
              |vpiName:gen_tree[2]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
              |vpiGenScope:
              \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                |vpiParent:
                \_GenScopeArray: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                |vpiParameter:
                \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0), line:39:31, endln:39:36
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                  |INT:3
                  |vpiTypespec:
                  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0)
                    |vpiParent:
                    \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0), line:39:31, endln:39:36
                    |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0
                    |vpiActual:
                    \_IntTypespec: , line:39:18, endln:39:30
                  |vpiLocalParam:1
                  |vpiName:base0
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0
                |vpiParameter:
                \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1), line:40:31, endln:40:36
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                  |INT:7
                  |vpiTypespec:
                  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1)
                    |vpiParent:
                    \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1), line:40:31, endln:40:36
                    |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1
                    |vpiActual:
                    \_IntTypespec: , line:40:18, endln:40:30
                  |vpiLocalParam:1
                  |vpiName:base1
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1
                |vpiParameter:
                \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].level), line:37:0
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                  |UINT:2
                  |vpiTypespec:
                  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].level)
                    |vpiParent:
                    \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].level), line:37:0
                    |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].level
                    |vpiActual:
                    \_IntTypespec: 
                  |vpiLocalParam:1
                  |vpiName:level
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].level
                |vpiParamAssign:
                \_ParamAssign: , line:39:31, endln:39:51
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                  |vpiRhs:
                  \_Constant: , line:39:39, endln:39:51
                    |vpiParent:
                    \_ParamAssign: , line:39:31, endln:39:51
                    |vpiDecompile:3
                    |vpiSize:32
                    |INT:3
                    |vpiTypespec:
                    \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                      |vpiParent:
                      \_Constant: , line:39:39, endln:39:51
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                      |vpiActual:
                      \_IntTypespec: , line:39:18, endln:39:30
                    |vpiConstType:7
                  |vpiLhs:
                  \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0), line:39:31, endln:39:36
                |vpiParamAssign:
                \_ParamAssign: , line:40:31, endln:40:55
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                  |vpiRhs:
                  \_Constant: , line:40:39, endln:40:55
                    |vpiParent:
                    \_ParamAssign: , line:40:31, endln:40:55
                    |vpiDecompile:7
                    |vpiSize:32
                    |INT:7
                    |vpiTypespec:
                    \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                      |vpiParent:
                      \_Constant: , line:40:39, endln:40:55
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                      |vpiActual:
                      \_IntTypespec: , line:40:18, endln:40:30
                    |vpiConstType:7
                  |vpiLhs:
                  \_Parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1), line:40:31, endln:40:36
                |vpiNet:
                \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a), line:41:16, endln:41:17
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                  |vpiName:a
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a
                  |vpiNetType:1
                |vpiNet:
                \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b), line:41:18, endln:41:19
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                  |vpiName:b
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b
                  |vpiNetType:1
                |vpiNet:
                \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o), line:41:20, endln:41:21
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                  |vpiName:o
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o
                  |vpiNetType:1
                |vpiPrimitive:
                \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                  |vpiParent:
                  \_GenScope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_PrimTerm: , line:41:16, endln:41:17
                    |vpiParent:
                    \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                    |vpiDirection:2
                    |vpiExpr:
                    \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a), line:41:16, endln:41:17
                      |vpiParent:
                      \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                      |vpiName:a
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a
                      |vpiActual:
                      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a), line:41:16, endln:41:17
                  |vpiPrimTerm:
                  \_PrimTerm: , line:41:18, endln:41:19
                    |vpiParent:
                    \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b), line:41:18, endln:41:19
                      |vpiParent:
                      \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                      |vpiName:b
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b
                      |vpiActual:
                      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b), line:41:18, endln:41:19
                  |vpiPrimTerm:
                  \_PrimTerm: , line:41:20, endln:41:21
                    |vpiParent:
                    \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o), line:41:20, endln:41:21
                      |vpiParent:
                      \_Gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                      |vpiName:o
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o
                      |vpiActual:
                      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o), line:41:20, endln:41:21
\_weaklyReferenced:
\_StringTypespec: 
\_StringTypespec: 
\_IntTypespec: , line:17:13, endln:17:25
  |vpiParent:
  \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
\_IntTypespec: , line:18:13, endln:18:25
  |vpiParent:
  \_Parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
\_BitTypespec: , line:19:13, endln:19:16
  |vpiParent:
  \_Parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
\_IntTypespec: , line:34:16, endln:34:28
\_LogicTypespec: , line:35:5, endln:35:18
  |vpiRange:
  \_Range: , line:35:11, endln:35:18
    |vpiParent:
    \_LogicTypespec: , line:35:5, endln:35:18
    |vpiLeftRange:
    \_Operation: , line:35:12, endln:35:15
      |vpiParent:
      \_Range: , line:35:11, endln:35:18
      |vpiOpType:11
      |vpiOperand:
      \_RefObj: (N), line:35:12, endln:35:13
        |vpiParent:
        \_Operation: , line:35:12, endln:35:15
        |vpiName:N
      |vpiOperand:
      \_Constant: , line:35:14, endln:35:15
        |vpiParent:
        \_Operation: , line:35:12, endln:35:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:35:16, endln:35:17
      |vpiParent:
      \_Range: , line:35:11, endln:35:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_StringTypespec: 
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1)
\_StringTypespec: 
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1)
\_LogicTypespec: , line:21:9, endln:21:9
\_LogicTypespec: , line:22:9, endln:22:9
\_LogicTypespec: , line:21:9, endln:21:9
  |vpiParent:
  \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:21:9, endln:21:14
\_LogicTypespec: , line:22:9, endln:22:9
  |vpiParent:
  \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:22:9, endln:22:15
\_IntTypespec: , line:34:16, endln:34:28
  |vpiParent:
  \_Parameter: (N_LEVELS), line:34:29, endln:34:37
\_Parameter: (N_LEVELS), line:34:29, endln:34:37
  |vpiParent:
  \_ParamAssign: , line:34:29, endln:34:49
  |UINT:2
  |vpiTypespec:
  \_RefTypespec: (N_LEVELS)
    |vpiParent:
    \_Parameter: (N_LEVELS), line:34:29, endln:34:37
    |vpiFullName:N_LEVELS
    |vpiActual:
    \_IntTypespec: , line:34:16, endln:34:28
  |vpiLocalParam:1
  |vpiName:N_LEVELS
\_ParamAssign: , line:34:29, endln:34:49
  |vpiRhs:
  \_Constant: , line:34:40, endln:34:49
    |vpiParent:
    \_ParamAssign: , line:34:29, endln:34:49
    |vpiDecompile:2
    |vpiSize:32
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: 
      |vpiParent:
      \_Constant: , line:34:40, endln:34:49
      |vpiActual:
      \_IntTypespec: , line:34:16, endln:34:28
    |vpiConstType:9
  |vpiLhs:
  \_Parameter: (N_LEVELS), line:34:29, endln:34:37
\_LogicTypespec: , line:35:5, endln:35:18
  |vpiParent:
  \_LogicVar: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req), line:35:47, endln:35:50
  |vpiRange:
  \_Range: , line:35:11, endln:35:18
    |vpiParent:
    \_LogicTypespec: , line:35:5, endln:35:18
    |vpiLeftRange:
    \_Constant: , line:35:12, endln:35:13
      |vpiParent:
      \_Range: , line:35:11, endln:35:18
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_Constant: , line:35:16, endln:35:17
      |vpiParent:
      \_Range: , line:35:11, endln:35:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_IntTypespec: , line:39:18, endln:39:30
  |vpiParent:
  \_Parameter: (base0), line:39:31, endln:39:36
\_Parameter: (base0), line:39:31, endln:39:36
  |vpiParent:
  \_ParamAssign: , line:39:31, endln:39:51
  |INT:0
  |vpiTypespec:
  \_RefTypespec: (base0)
    |vpiParent:
    \_Parameter: (base0), line:39:31, endln:39:36
    |vpiFullName:base0
    |vpiActual:
    \_IntTypespec: , line:39:18, endln:39:30
  |vpiLocalParam:1
  |vpiName:base0
\_ParamAssign: , line:39:31, endln:39:51
  |vpiRhs:
  \_Constant: , line:39:39, endln:39:49
    |vpiParent:
    \_ParamAssign: , line:39:31, endln:39:51
    |vpiDecompile:0
    |vpiSize:32
    |INT:0
    |vpiTypespec:
    \_RefTypespec: 
      |vpiParent:
      \_Constant: , line:39:39, endln:39:49
      |vpiActual:
      \_IntTypespec: , line:39:18, endln:39:30
    |vpiConstType:7
  |vpiLhs:
  \_Parameter: (base0), line:39:31, endln:39:36
\_IntTypespec: , line:40:18, endln:40:30
  |vpiParent:
  \_Parameter: (base1), line:40:31, endln:40:36
\_Parameter: (base1), line:40:31, endln:40:36
  |vpiParent:
  \_ParamAssign: , line:40:31, endln:40:55
  |INT:1
  |vpiTypespec:
  \_RefTypespec: (base1)
    |vpiParent:
    \_Parameter: (base1), line:40:31, endln:40:36
    |vpiFullName:base1
    |vpiActual:
    \_IntTypespec: , line:40:18, endln:40:30
  |vpiLocalParam:1
  |vpiName:base1
\_ParamAssign: , line:40:31, endln:40:55
  |vpiRhs:
  \_Constant: , line:40:39, endln:40:53
    |vpiParent:
    \_ParamAssign: , line:40:31, endln:40:55
    |vpiDecompile:1
    |vpiSize:32
    |INT:1
    |vpiTypespec:
    \_RefTypespec: 
      |vpiParent:
      \_Constant: , line:40:39, endln:40:53
      |vpiActual:
      \_IntTypespec: , line:40:18, endln:40:30
    |vpiConstType:7
  |vpiLhs:
  \_Parameter: (base1), line:40:31, endln:40:36
\_IntTypespec: , line:39:18, endln:39:30
  |vpiParent:
  \_Parameter: (base0), line:39:31, endln:39:36
\_Parameter: (base0), line:39:31, endln:39:36
  |vpiParent:
  \_ParamAssign: , line:39:31, endln:39:51
  |INT:1
  |vpiTypespec:
  \_RefTypespec: (base0)
    |vpiParent:
    \_Parameter: (base0), line:39:31, endln:39:36
    |vpiFullName:base0
    |vpiActual:
    \_IntTypespec: , line:39:18, endln:39:30
  |vpiLocalParam:1
  |vpiName:base0
\_ParamAssign: , line:39:31, endln:39:51
  |vpiRhs:
  \_Constant: , line:39:39, endln:39:49
    |vpiParent:
    \_ParamAssign: , line:39:31, endln:39:51
    |vpiDecompile:1
    |vpiSize:32
    |INT:1
    |vpiTypespec:
    \_RefTypespec: 
      |vpiParent:
      \_Constant: , line:39:39, endln:39:49
      |vpiActual:
      \_IntTypespec: , line:39:18, endln:39:30
    |vpiConstType:7
  |vpiLhs:
  \_Parameter: (base0), line:39:31, endln:39:36
\_IntTypespec: , line:40:18, endln:40:30
  |vpiParent:
  \_Parameter: (base1), line:40:31, endln:40:36
\_Parameter: (base1), line:40:31, endln:40:36
  |vpiParent:
  \_ParamAssign: , line:40:31, endln:40:55
  |INT:3
  |vpiTypespec:
  \_RefTypespec: (base1)
    |vpiParent:
    \_Parameter: (base1), line:40:31, endln:40:36
    |vpiFullName:base1
    |vpiActual:
    \_IntTypespec: , line:40:18, endln:40:30
  |vpiLocalParam:1
  |vpiName:base1
\_ParamAssign: , line:40:31, endln:40:55
  |vpiRhs:
  \_Constant: , line:40:39, endln:40:53
    |vpiParent:
    \_ParamAssign: , line:40:31, endln:40:55
    |vpiDecompile:3
    |vpiSize:32
    |INT:3
    |vpiTypespec:
    \_RefTypespec: 
      |vpiParent:
      \_Constant: , line:40:39, endln:40:53
      |vpiActual:
      \_IntTypespec: , line:40:18, endln:40:30
    |vpiConstType:7
  |vpiLhs:
  \_Parameter: (base1), line:40:31, endln:40:36
\_IntTypespec: , line:39:18, endln:39:30
  |vpiParent:
  \_Parameter: (base0), line:39:31, endln:39:36
\_Parameter: (base0), line:39:31, endln:39:36
  |vpiParent:
  \_ParamAssign: , line:39:31, endln:39:51
  |INT:3
  |vpiTypespec:
  \_RefTypespec: (base0)
    |vpiParent:
    \_Parameter: (base0), line:39:31, endln:39:36
    |vpiFullName:base0
    |vpiActual:
    \_IntTypespec: , line:39:18, endln:39:30
  |vpiLocalParam:1
  |vpiName:base0
\_ParamAssign: , line:39:31, endln:39:51
  |vpiRhs:
  \_Constant: , line:39:39, endln:39:49
    |vpiParent:
    \_ParamAssign: , line:39:31, endln:39:51
    |vpiDecompile:3
    |vpiSize:32
    |INT:3
    |vpiTypespec:
    \_RefTypespec: 
      |vpiParent:
      \_Constant: , line:39:39, endln:39:49
      |vpiActual:
      \_IntTypespec: , line:39:18, endln:39:30
    |vpiConstType:7
  |vpiLhs:
  \_Parameter: (base0), line:39:31, endln:39:36
\_IntTypespec: , line:40:18, endln:40:30
  |vpiParent:
  \_Parameter: (base1), line:40:31, endln:40:36
\_Parameter: (base1), line:40:31, endln:40:36
  |vpiParent:
  \_ParamAssign: , line:40:31, endln:40:55
  |INT:7
  |vpiTypespec:
  \_RefTypespec: (base1)
    |vpiParent:
    \_Parameter: (base1), line:40:31, endln:40:36
    |vpiFullName:base1
    |vpiActual:
    \_IntTypespec: , line:40:18, endln:40:30
  |vpiLocalParam:1
  |vpiName:base1
\_ParamAssign: , line:40:31, endln:40:55
  |vpiRhs:
  \_Constant: , line:40:39, endln:40:53
    |vpiParent:
    \_ParamAssign: , line:40:31, endln:40:55
    |vpiDecompile:7
    |vpiSize:32
    |INT:7
    |vpiTypespec:
    \_RefTypespec: 
      |vpiParent:
      \_Constant: , line:40:39, endln:40:53
      |vpiActual:
      \_IntTypespec: , line:40:18, endln:40:30
    |vpiConstType:7
  |vpiLhs:
  \_Parameter: (base1), line:40:31, endln:40:36
\_LogicTypespec: , line:21:9, endln:21:9
\_LogicTypespec: , line:22:9, endln:22:9
\_IntTypespec: , line:17:13, endln:17:25
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.N)
\_IntTypespec: , line:18:13, endln:18:25
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW)
\_BitTypespec: , line:19:13, endln:19:16
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock)
\_IntTypespec: , line:34:16, endln:34:28
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS)
\_IntTypespec: , line:39:18, endln:39:30
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0)
\_IntTypespec: , line:40:18, endln:40:30
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1)
\_IntTypespec: 
\_IntTypespec: , line:39:18, endln:39:30
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0)
\_IntTypespec: , line:40:18, endln:40:30
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1)
\_IntTypespec: 
\_IntTypespec: , line:39:18, endln:39:30
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0)
\_IntTypespec: , line:40:18, endln:40:30
  |vpiParent:
  \_RefTypespec: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1)
\_IntTypespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 15
