

================================================================
== Vitis HLS Report for 'shake_absorb_Pipeline_VITIS_LOOP_360_2'
================================================================
* Date:           Thu Dec 29 02:37:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.032 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_360_2  |        0|        0|         2|          1|          1|     0|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln342_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln342_2"   --->   Operation 7 'read' 'trunc_ln342_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln361_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln361_1"   --->   Operation 8 'read' 'zext_ln361_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln13_37_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln13_37"   --->   Operation 9 'read' 'zext_ln13_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln13_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln13_1"   --->   Operation 10 'read' 'select_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln361_1_cast = zext i4 %zext_ln361_1_read"   --->   Operation 11 'zext' 'zext_ln361_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln13_37_cast = zext i4 %zext_ln13_37_read"   --->   Operation 12 'zext' 'zext_ln13_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i1 %xor_ln360, void %for.inc, i1 0, void %newFuncRoot" [HLS_Final_vitis_src/spu.cpp:360]   --->   Operation 16 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.14ns)   --->   "%xor_ln360 = xor i1 %i, i1 1" [HLS_Final_vitis_src/spu.cpp:360]   --->   Operation 19 'xor' 'xor_ln360' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %i, void %for.end.exitStub, void %for.inc" [HLS_Final_vitis_src/spu.cpp:360]   --->   Operation 20 'br' 'br_ln360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln361_3 = zext i1 %i" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 21 'zext' 'zext_ln361_3' <Predicate = (i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.82ns)   --->   "%add_ln361 = add i5 %trunc_ln342_2_read, i5 %zext_ln361_3" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 22 'add' 'add_ln361' <Predicate = (i)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i5 %add_ln361" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 23 'zext' 'zext_ln361' <Predicate = (i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln361" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 24 'getelementptr' 'this_s_addr' <Predicate = (i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 25 'load' 'reuse_addr_reg_load' <Predicate = (i)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 26 'load' 'this_s_load' <Predicate = (i)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 27 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln361" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 27 'icmp' 'addr_cmp' <Predicate = (i)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln361 = store i64 %zext_ln361, i64 %reuse_addr_reg" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 28 'store' 'store_ln361' <Predicate = (i)> <Delay = 0.46>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (!i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.03>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 29 'specloopname' 'specloopname_ln361' <Predicate = (i)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln361)   --->   "%r_22_7 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i4.i8.i8.i8.i8.i8.i8.i8, i4 %select_ln13_1_read, i8 %zext_ln13_37_cast, i8 %zext_ln361_1_cast, i8 %zext_ln13_37_cast, i8 %zext_ln361_1_cast, i8 %zext_ln13_37_cast, i8 %zext_ln361_1_cast, i8 %zext_ln13_37_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 30 'bitconcatenate' 'r_22_7' <Predicate = (i)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln361)   --->   "%zext_ln361_2 = zext i60 %r_22_7" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 31 'zext' 'zext_ln361_2' <Predicate = (i)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 32 'load' 'reuse_reg_load' <Predicate = (i & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 33 'load' 'this_s_load' <Predicate = (i)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln361)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %this_s_load" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 34 'select' 'reuse_select' <Predicate = (i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.43ns) (out node of the LUT)   --->   "%xor_ln361 = xor i64 %reuse_select, i64 %zext_ln361_2" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 35 'xor' 'xor_ln361' <Predicate = (i)> <Delay = 0.43> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.29ns)   --->   "%store_ln361 = store i64 %xor_ln361, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 36 'store' 'store_ln361' <Predicate = (i)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln361 = store i64 %xor_ln361, i64 %reuse_reg" [HLS_Final_vitis_src/spu.cpp:361]   --->   Operation 37 'store' 'store_ln361' <Predicate = (i)> <Delay = 0.46>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln360 = br void %for.cond" [HLS_Final_vitis_src/spu.cpp:360]   --->   Operation 38 'br' 'br_ln360' <Predicate = (i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('reuse_reg') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'reuse_reg' [14]  (0.46 ns)

 <State 2>: 2.12ns
The critical path consists of the following:
	'phi' operation ('i', HLS_Final_vitis_src/spu.cpp:360) with incoming values : ('xor_ln360', HLS_Final_vitis_src/spu.cpp:360) [18]  (0 ns)
	'add' operation ('add_ln361', HLS_Final_vitis_src/spu.cpp:361) [28]  (0.825 ns)
	'getelementptr' operation ('this_s_addr', HLS_Final_vitis_src/spu.cpp:361) [30]  (0 ns)
	'load' operation ('this_s_load', HLS_Final_vitis_src/spu.cpp:361) on array 'this_s' [33]  (1.3 ns)

 <State 3>: 3.03ns
The critical path consists of the following:
	'load' operation ('this_s_load', HLS_Final_vitis_src/spu.cpp:361) on array 'this_s' [33]  (1.3 ns)
	'select' operation ('reuse_select', HLS_Final_vitis_src/spu.cpp:361) [35]  (0 ns)
	'xor' operation ('xor_ln361', HLS_Final_vitis_src/spu.cpp:361) [36]  (0.438 ns)
	'store' operation ('store_ln361', HLS_Final_vitis_src/spu.cpp:361) of variable 'xor_ln361', HLS_Final_vitis_src/spu.cpp:361 on array 'this_s' [37]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
