// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _standalone_mmult_HH_
#define _standalone_mmult_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mmult_hw_float_32_s.h"

namespace ap_rtl {

struct standalone_mmult : public sc_module {
    // Port declarations 202
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > A_0_address0;
    sc_out< sc_logic > A_0_ce0;
    sc_in< sc_lv<32> > A_0_q0;
    sc_out< sc_lv<6> > A_0_address1;
    sc_out< sc_logic > A_0_ce1;
    sc_in< sc_lv<32> > A_0_q1;
    sc_out< sc_lv<6> > A_1_address0;
    sc_out< sc_logic > A_1_ce0;
    sc_in< sc_lv<32> > A_1_q0;
    sc_out< sc_lv<6> > A_1_address1;
    sc_out< sc_logic > A_1_ce1;
    sc_in< sc_lv<32> > A_1_q1;
    sc_out< sc_lv<6> > A_2_address0;
    sc_out< sc_logic > A_2_ce0;
    sc_in< sc_lv<32> > A_2_q0;
    sc_out< sc_lv<6> > A_2_address1;
    sc_out< sc_logic > A_2_ce1;
    sc_in< sc_lv<32> > A_2_q1;
    sc_out< sc_lv<6> > A_3_address0;
    sc_out< sc_logic > A_3_ce0;
    sc_in< sc_lv<32> > A_3_q0;
    sc_out< sc_lv<6> > A_3_address1;
    sc_out< sc_logic > A_3_ce1;
    sc_in< sc_lv<32> > A_3_q1;
    sc_out< sc_lv<6> > A_4_address0;
    sc_out< sc_logic > A_4_ce0;
    sc_in< sc_lv<32> > A_4_q0;
    sc_out< sc_lv<6> > A_4_address1;
    sc_out< sc_logic > A_4_ce1;
    sc_in< sc_lv<32> > A_4_q1;
    sc_out< sc_lv<6> > A_5_address0;
    sc_out< sc_logic > A_5_ce0;
    sc_in< sc_lv<32> > A_5_q0;
    sc_out< sc_lv<6> > A_5_address1;
    sc_out< sc_logic > A_5_ce1;
    sc_in< sc_lv<32> > A_5_q1;
    sc_out< sc_lv<6> > A_6_address0;
    sc_out< sc_logic > A_6_ce0;
    sc_in< sc_lv<32> > A_6_q0;
    sc_out< sc_lv<6> > A_6_address1;
    sc_out< sc_logic > A_6_ce1;
    sc_in< sc_lv<32> > A_6_q1;
    sc_out< sc_lv<6> > A_7_address0;
    sc_out< sc_logic > A_7_ce0;
    sc_in< sc_lv<32> > A_7_q0;
    sc_out< sc_lv<6> > A_7_address1;
    sc_out< sc_logic > A_7_ce1;
    sc_in< sc_lv<32> > A_7_q1;
    sc_out< sc_lv<6> > A_8_address0;
    sc_out< sc_logic > A_8_ce0;
    sc_in< sc_lv<32> > A_8_q0;
    sc_out< sc_lv<6> > A_8_address1;
    sc_out< sc_logic > A_8_ce1;
    sc_in< sc_lv<32> > A_8_q1;
    sc_out< sc_lv<6> > A_9_address0;
    sc_out< sc_logic > A_9_ce0;
    sc_in< sc_lv<32> > A_9_q0;
    sc_out< sc_lv<6> > A_9_address1;
    sc_out< sc_logic > A_9_ce1;
    sc_in< sc_lv<32> > A_9_q1;
    sc_out< sc_lv<6> > A_10_address0;
    sc_out< sc_logic > A_10_ce0;
    sc_in< sc_lv<32> > A_10_q0;
    sc_out< sc_lv<6> > A_10_address1;
    sc_out< sc_logic > A_10_ce1;
    sc_in< sc_lv<32> > A_10_q1;
    sc_out< sc_lv<6> > A_11_address0;
    sc_out< sc_logic > A_11_ce0;
    sc_in< sc_lv<32> > A_11_q0;
    sc_out< sc_lv<6> > A_11_address1;
    sc_out< sc_logic > A_11_ce1;
    sc_in< sc_lv<32> > A_11_q1;
    sc_out< sc_lv<6> > A_12_address0;
    sc_out< sc_logic > A_12_ce0;
    sc_in< sc_lv<32> > A_12_q0;
    sc_out< sc_lv<6> > A_12_address1;
    sc_out< sc_logic > A_12_ce1;
    sc_in< sc_lv<32> > A_12_q1;
    sc_out< sc_lv<6> > A_13_address0;
    sc_out< sc_logic > A_13_ce0;
    sc_in< sc_lv<32> > A_13_q0;
    sc_out< sc_lv<6> > A_13_address1;
    sc_out< sc_logic > A_13_ce1;
    sc_in< sc_lv<32> > A_13_q1;
    sc_out< sc_lv<6> > A_14_address0;
    sc_out< sc_logic > A_14_ce0;
    sc_in< sc_lv<32> > A_14_q0;
    sc_out< sc_lv<6> > A_14_address1;
    sc_out< sc_logic > A_14_ce1;
    sc_in< sc_lv<32> > A_14_q1;
    sc_out< sc_lv<6> > A_15_address0;
    sc_out< sc_logic > A_15_ce0;
    sc_in< sc_lv<32> > A_15_q0;
    sc_out< sc_lv<6> > A_15_address1;
    sc_out< sc_logic > A_15_ce1;
    sc_in< sc_lv<32> > A_15_q1;
    sc_out< sc_lv<6> > B_0_address0;
    sc_out< sc_logic > B_0_ce0;
    sc_in< sc_lv<32> > B_0_q0;
    sc_out< sc_lv<6> > B_0_address1;
    sc_out< sc_logic > B_0_ce1;
    sc_in< sc_lv<32> > B_0_q1;
    sc_out< sc_lv<6> > B_1_address0;
    sc_out< sc_logic > B_1_ce0;
    sc_in< sc_lv<32> > B_1_q0;
    sc_out< sc_lv<6> > B_1_address1;
    sc_out< sc_logic > B_1_ce1;
    sc_in< sc_lv<32> > B_1_q1;
    sc_out< sc_lv<6> > B_2_address0;
    sc_out< sc_logic > B_2_ce0;
    sc_in< sc_lv<32> > B_2_q0;
    sc_out< sc_lv<6> > B_2_address1;
    sc_out< sc_logic > B_2_ce1;
    sc_in< sc_lv<32> > B_2_q1;
    sc_out< sc_lv<6> > B_3_address0;
    sc_out< sc_logic > B_3_ce0;
    sc_in< sc_lv<32> > B_3_q0;
    sc_out< sc_lv<6> > B_3_address1;
    sc_out< sc_logic > B_3_ce1;
    sc_in< sc_lv<32> > B_3_q1;
    sc_out< sc_lv<6> > B_4_address0;
    sc_out< sc_logic > B_4_ce0;
    sc_in< sc_lv<32> > B_4_q0;
    sc_out< sc_lv<6> > B_4_address1;
    sc_out< sc_logic > B_4_ce1;
    sc_in< sc_lv<32> > B_4_q1;
    sc_out< sc_lv<6> > B_5_address0;
    sc_out< sc_logic > B_5_ce0;
    sc_in< sc_lv<32> > B_5_q0;
    sc_out< sc_lv<6> > B_5_address1;
    sc_out< sc_logic > B_5_ce1;
    sc_in< sc_lv<32> > B_5_q1;
    sc_out< sc_lv<6> > B_6_address0;
    sc_out< sc_logic > B_6_ce0;
    sc_in< sc_lv<32> > B_6_q0;
    sc_out< sc_lv<6> > B_6_address1;
    sc_out< sc_logic > B_6_ce1;
    sc_in< sc_lv<32> > B_6_q1;
    sc_out< sc_lv<6> > B_7_address0;
    sc_out< sc_logic > B_7_ce0;
    sc_in< sc_lv<32> > B_7_q0;
    sc_out< sc_lv<6> > B_7_address1;
    sc_out< sc_logic > B_7_ce1;
    sc_in< sc_lv<32> > B_7_q1;
    sc_out< sc_lv<6> > B_8_address0;
    sc_out< sc_logic > B_8_ce0;
    sc_in< sc_lv<32> > B_8_q0;
    sc_out< sc_lv<6> > B_8_address1;
    sc_out< sc_logic > B_8_ce1;
    sc_in< sc_lv<32> > B_8_q1;
    sc_out< sc_lv<6> > B_9_address0;
    sc_out< sc_logic > B_9_ce0;
    sc_in< sc_lv<32> > B_9_q0;
    sc_out< sc_lv<6> > B_9_address1;
    sc_out< sc_logic > B_9_ce1;
    sc_in< sc_lv<32> > B_9_q1;
    sc_out< sc_lv<6> > B_10_address0;
    sc_out< sc_logic > B_10_ce0;
    sc_in< sc_lv<32> > B_10_q0;
    sc_out< sc_lv<6> > B_10_address1;
    sc_out< sc_logic > B_10_ce1;
    sc_in< sc_lv<32> > B_10_q1;
    sc_out< sc_lv<6> > B_11_address0;
    sc_out< sc_logic > B_11_ce0;
    sc_in< sc_lv<32> > B_11_q0;
    sc_out< sc_lv<6> > B_11_address1;
    sc_out< sc_logic > B_11_ce1;
    sc_in< sc_lv<32> > B_11_q1;
    sc_out< sc_lv<6> > B_12_address0;
    sc_out< sc_logic > B_12_ce0;
    sc_in< sc_lv<32> > B_12_q0;
    sc_out< sc_lv<6> > B_12_address1;
    sc_out< sc_logic > B_12_ce1;
    sc_in< sc_lv<32> > B_12_q1;
    sc_out< sc_lv<6> > B_13_address0;
    sc_out< sc_logic > B_13_ce0;
    sc_in< sc_lv<32> > B_13_q0;
    sc_out< sc_lv<6> > B_13_address1;
    sc_out< sc_logic > B_13_ce1;
    sc_in< sc_lv<32> > B_13_q1;
    sc_out< sc_lv<6> > B_14_address0;
    sc_out< sc_logic > B_14_ce0;
    sc_in< sc_lv<32> > B_14_q0;
    sc_out< sc_lv<6> > B_14_address1;
    sc_out< sc_logic > B_14_ce1;
    sc_in< sc_lv<32> > B_14_q1;
    sc_out< sc_lv<6> > B_15_address0;
    sc_out< sc_logic > B_15_ce0;
    sc_in< sc_lv<32> > B_15_q0;
    sc_out< sc_lv<6> > B_15_address1;
    sc_out< sc_logic > B_15_ce1;
    sc_in< sc_lv<32> > B_15_q1;
    sc_out< sc_lv<10> > C_address0;
    sc_out< sc_logic > C_ce0;
    sc_out< sc_logic > C_we0;
    sc_out< sc_lv<32> > C_d0;


    // Module declarations
    standalone_mmult(sc_module_name name);
    SC_HAS_PROCESS(standalone_mmult);

    ~standalone_mmult();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    mmult_hw_float_32_s* grp_mmult_hw_float_32_s_fu_74;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_ap_start;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_ap_done;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_ap_idle;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_ap_ready;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_0_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_0_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_0_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_0_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_1_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_1_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_1_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_1_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_2_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_2_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_2_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_2_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_3_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_3_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_3_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_3_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_4_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_4_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_4_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_4_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_5_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_5_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_5_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_5_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_6_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_6_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_6_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_6_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_7_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_7_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_7_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_7_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_8_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_8_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_8_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_8_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_9_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_9_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_9_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_9_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_10_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_10_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_10_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_10_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_11_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_11_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_11_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_11_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_12_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_12_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_12_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_12_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_13_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_13_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_13_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_13_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_14_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_14_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_14_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_14_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_15_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_15_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_a_15_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_a_15_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_0_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_0_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_0_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_0_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_1_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_1_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_1_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_1_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_2_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_2_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_2_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_2_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_3_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_3_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_3_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_3_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_4_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_4_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_4_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_4_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_5_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_5_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_5_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_5_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_6_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_6_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_6_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_6_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_7_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_7_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_7_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_7_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_8_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_8_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_8_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_8_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_9_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_9_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_9_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_9_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_10_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_10_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_10_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_10_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_11_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_11_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_11_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_11_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_12_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_12_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_12_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_12_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_13_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_13_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_13_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_13_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_14_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_14_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_14_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_14_ce1;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_15_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_15_ce0;
    sc_signal< sc_lv<6> > grp_mmult_hw_float_32_s_fu_74_b_15_address1;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_b_15_ce1;
    sc_signal< sc_lv<10> > grp_mmult_hw_float_32_s_fu_74_out_r_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_out_r_ce0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_74_out_r_we0;
    sc_signal< sc_lv<32> > grp_mmult_hw_float_32_s_fu_74_out_r_d0;
    sc_signal< sc_logic > ap_reg_grp_mmult_hw_float_32_s_fu_74_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_0_address0();
    void thread_A_0_address1();
    void thread_A_0_ce0();
    void thread_A_0_ce1();
    void thread_A_10_address0();
    void thread_A_10_address1();
    void thread_A_10_ce0();
    void thread_A_10_ce1();
    void thread_A_11_address0();
    void thread_A_11_address1();
    void thread_A_11_ce0();
    void thread_A_11_ce1();
    void thread_A_12_address0();
    void thread_A_12_address1();
    void thread_A_12_ce0();
    void thread_A_12_ce1();
    void thread_A_13_address0();
    void thread_A_13_address1();
    void thread_A_13_ce0();
    void thread_A_13_ce1();
    void thread_A_14_address0();
    void thread_A_14_address1();
    void thread_A_14_ce0();
    void thread_A_14_ce1();
    void thread_A_15_address0();
    void thread_A_15_address1();
    void thread_A_15_ce0();
    void thread_A_15_ce1();
    void thread_A_1_address0();
    void thread_A_1_address1();
    void thread_A_1_ce0();
    void thread_A_1_ce1();
    void thread_A_2_address0();
    void thread_A_2_address1();
    void thread_A_2_ce0();
    void thread_A_2_ce1();
    void thread_A_3_address0();
    void thread_A_3_address1();
    void thread_A_3_ce0();
    void thread_A_3_ce1();
    void thread_A_4_address0();
    void thread_A_4_address1();
    void thread_A_4_ce0();
    void thread_A_4_ce1();
    void thread_A_5_address0();
    void thread_A_5_address1();
    void thread_A_5_ce0();
    void thread_A_5_ce1();
    void thread_A_6_address0();
    void thread_A_6_address1();
    void thread_A_6_ce0();
    void thread_A_6_ce1();
    void thread_A_7_address0();
    void thread_A_7_address1();
    void thread_A_7_ce0();
    void thread_A_7_ce1();
    void thread_A_8_address0();
    void thread_A_8_address1();
    void thread_A_8_ce0();
    void thread_A_8_ce1();
    void thread_A_9_address0();
    void thread_A_9_address1();
    void thread_A_9_ce0();
    void thread_A_9_ce1();
    void thread_B_0_address0();
    void thread_B_0_address1();
    void thread_B_0_ce0();
    void thread_B_0_ce1();
    void thread_B_10_address0();
    void thread_B_10_address1();
    void thread_B_10_ce0();
    void thread_B_10_ce1();
    void thread_B_11_address0();
    void thread_B_11_address1();
    void thread_B_11_ce0();
    void thread_B_11_ce1();
    void thread_B_12_address0();
    void thread_B_12_address1();
    void thread_B_12_ce0();
    void thread_B_12_ce1();
    void thread_B_13_address0();
    void thread_B_13_address1();
    void thread_B_13_ce0();
    void thread_B_13_ce1();
    void thread_B_14_address0();
    void thread_B_14_address1();
    void thread_B_14_ce0();
    void thread_B_14_ce1();
    void thread_B_15_address0();
    void thread_B_15_address1();
    void thread_B_15_ce0();
    void thread_B_15_ce1();
    void thread_B_1_address0();
    void thread_B_1_address1();
    void thread_B_1_ce0();
    void thread_B_1_ce1();
    void thread_B_2_address0();
    void thread_B_2_address1();
    void thread_B_2_ce0();
    void thread_B_2_ce1();
    void thread_B_3_address0();
    void thread_B_3_address1();
    void thread_B_3_ce0();
    void thread_B_3_ce1();
    void thread_B_4_address0();
    void thread_B_4_address1();
    void thread_B_4_ce0();
    void thread_B_4_ce1();
    void thread_B_5_address0();
    void thread_B_5_address1();
    void thread_B_5_ce0();
    void thread_B_5_ce1();
    void thread_B_6_address0();
    void thread_B_6_address1();
    void thread_B_6_ce0();
    void thread_B_6_ce1();
    void thread_B_7_address0();
    void thread_B_7_address1();
    void thread_B_7_ce0();
    void thread_B_7_ce1();
    void thread_B_8_address0();
    void thread_B_8_address1();
    void thread_B_8_ce0();
    void thread_B_8_ce1();
    void thread_B_9_address0();
    void thread_B_9_address1();
    void thread_B_9_ce0();
    void thread_B_9_ce1();
    void thread_C_address0();
    void thread_C_ce0();
    void thread_C_d0();
    void thread_C_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_mmult_hw_float_32_s_fu_74_ap_start();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
