digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@array" {
"1010199" [label="(Call,tcg_gen_qemu_ld_i64(cpu_bndl[reg], cpu_A0,\n                                            s->mem_index, MO_LEUL))"];
"1010208" [label="(Call,tcg_gen_addi_tl(cpu_A0, cpu_A0, 4))"];
"1010212" [label="(Call,tcg_gen_qemu_ld_i64(cpu_bndu[reg], cpu_A0,\n                                            s->mem_index, MO_LEUL))"];
"1010210" [label="(Identifier,cpu_A0)"];
"1010209" [label="(Identifier,cpu_A0)"];
"1010203" [label="(Identifier,cpu_A0)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1010212" [label="(Call,tcg_gen_qemu_ld_i64(cpu_bndu[reg], cpu_A0,\n                                            s->mem_index, MO_LEUL))"];
"1010214" [label="(Identifier,cpu_bndu)"];
"1010200" [label="(Call,cpu_bndl[reg])"];
"1010207" [label="(Identifier,MO_LEUL)"];
"1010211" [label="(Literal,4)"];
"1010198" [label="(Block,)"];
"1010217" [label="(Call,s->mem_index)"];
"1010199" [label="(Call,tcg_gen_qemu_ld_i64(cpu_bndl[reg], cpu_A0,\n                                            s->mem_index, MO_LEUL))"];
"1010220" [label="(Identifier,MO_LEUL)"];
"1010213" [label="(Call,cpu_bndu[reg])"];
"1010208" [label="(Call,tcg_gen_addi_tl(cpu_A0, cpu_A0, 4))"];
"1010222" [label="(Identifier,s)"];
"1010204" [label="(Call,s->mem_index)"];
"1010216" [label="(Identifier,cpu_A0)"];
"1010199" -> "1010198"  [label="AST: "];
"1010199" -> "1010207"  [label="CFG: "];
"1010200" -> "1010199"  [label="AST: "];
"1010203" -> "1010199"  [label="AST: "];
"1010204" -> "1010199"  [label="AST: "];
"1010207" -> "1010199"  [label="AST: "];
"1010209" -> "1010199"  [label="CFG: "];
"1010199" -> "1011840"  [label="DDG: tcg_gen_qemu_ld_i64(cpu_bndl[reg], cpu_A0,\n                                            s->mem_index, MO_LEUL)"];
"1010199" -> "1011840"  [label="DDG: cpu_bndl[reg]"];
"1010199" -> "1010208"  [label="DDG: cpu_A0"];
"1010199" -> "1010212"  [label="DDG: s->mem_index"];
"1010199" -> "1010212"  [label="DDG: MO_LEUL"];
"1010208" -> "1010198"  [label="AST: "];
"1010208" -> "1010211"  [label="CFG: "];
"1010209" -> "1010208"  [label="AST: "];
"1010210" -> "1010208"  [label="AST: "];
"1010211" -> "1010208"  [label="AST: "];
"1010214" -> "1010208"  [label="CFG: "];
"1010208" -> "1011840"  [label="DDG: tcg_gen_addi_tl(cpu_A0, cpu_A0, 4)"];
"1010208" -> "1010212"  [label="DDG: cpu_A0"];
"1010212" -> "1010198"  [label="AST: "];
"1010212" -> "1010220"  [label="CFG: "];
"1010213" -> "1010212"  [label="AST: "];
"1010216" -> "1010212"  [label="AST: "];
"1010217" -> "1010212"  [label="AST: "];
"1010220" -> "1010212"  [label="AST: "];
"1010222" -> "1010212"  [label="CFG: "];
"1010212" -> "1011840"  [label="DDG: cpu_A0"];
"1010212" -> "1011840"  [label="DDG: s->mem_index"];
"1010212" -> "1011840"  [label="DDG: cpu_bndu[reg]"];
"1010212" -> "1011840"  [label="DDG: MO_LEUL"];
"1010212" -> "1011840"  [label="DDG: tcg_gen_qemu_ld_i64(cpu_bndu[reg], cpu_A0,\n                                            s->mem_index, MO_LEUL)"];
}
