 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 4
Design : lenet_2set
Version: G-2012.06-SP5
Date   : Fri Jan  5 23:42:52 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: lenet_0/conv_top/bias_sel/clk_gate_bias_data_reg/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: lenet_0/conv_top/bias_sel/clk_gate_bias_data_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_1
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_0/conv_top/bias_sel/clk_gate_bias_data_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.71 r
  lenet_0/conv_top/bias_sel/clk_gate_bias_data_reg/latch/Q (LATCHX1_HVT)
                                                          0.11       1.82 f
  lenet_0/conv_top/bias_sel/clk_gate_bias_data_reg/main_gate/A1 (AND2X1_HVT)
                                                          0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (fall edge)                                   1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_0/conv_top/bias_sel/clk_gate_bias_data_reg/main_gate/A2 (AND2X1_HVT)
                                                          0.00       1.71 f
  clock gating hold time                                  0.00       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_0_/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_0_/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_0
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_0_/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.71 r
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_0_/latch/Q (LATCHX1_HVT)
                                                          0.11       1.82 f
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_0_/main_gate/A1 (AND2X1_HVT)
                                                          0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (fall edge)                                   1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_0_/main_gate/A2 (AND2X1_HVT)
                                                          0.00       1.71 f
  clock gating hold time                                  0.00       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_2_/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_2_/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_20
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_2_/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.71 r
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_2_/latch/Q (LATCHX1_HVT)
                                                          0.11       1.82 f
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_2_/main_gate/A1 (AND2X1_HVT)
                                                          0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (fall edge)                                   1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_2_/main_gate/A2 (AND2X1_HVT)
                                                          0.00       1.71 f
  clock gating hold time                                  0.00       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_5_/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_5_/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_19
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_5_/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.71 r
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_5_/latch/Q (LATCHX1_HVT)
                                                          0.11       1.82 f
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_5_/main_gate/A1 (AND2X1_HVT)
                                                          0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (fall edge)                                   1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_5_/main_gate/A2 (AND2X1_HVT)
                                                          0.00       1.71 f
  clock gating hold time                                  0.00       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
