{
  "module_name": "mt8192-afe-clk.h",
  "hash_id": "13196715fa6fe08f7424400b111d30c78dda74f90a70212a6e3c637a1ab56226",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8192/mt8192-afe-clk.h",
  "human_readable_source": " \n \n\n#ifndef _MT8192_AFE_CLOCK_CTRL_H_\n#define _MT8192_AFE_CLOCK_CTRL_H_\n\n#define AP_PLL_CON3 0x0014\n#define APLL1_CON0 0x0318\n#define APLL1_CON1 0x031c\n#define APLL1_CON2 0x0320\n#define APLL1_CON4 0x0328\n#define APLL1_TUNER_CON0 0x0040\n\n#define APLL2_CON0 0x032c\n#define APLL2_CON1 0x0330\n#define APLL2_CON2 0x0334\n#define APLL2_CON4 0x033c\n#define APLL2_TUNER_CON0 0x0044\n\n#define CLK_CFG_7 0x0080\n#define CLK_CFG_8 0x0090\n#define CLK_CFG_11 0x00c0\n#define CLK_CFG_12 0x00d0\n#define CLK_CFG_13 0x00e0\n#define CLK_CFG_15 0x0100\n\n#define CLK_AUDDIV_0 0x0320\n#define CLK_AUDDIV_2 0x0328\n#define CLK_AUDDIV_3 0x0334\n#define CLK_AUDDIV_4 0x0338\n#define CKSYS_AUD_TOP_CFG 0x032c\n#define CKSYS_AUD_TOP_MON 0x0330\n\n#define PERI_BUS_DCM_CTRL 0x0074\n#define MODULE_SW_CG_1_STA 0x0094\n#define MODULE_SW_CG_2_STA 0x00ac\n\n \n#define APLL12_DIV0_PDN_SFT                0\n#define APLL12_DIV0_PDN_MASK               0x1\n#define APLL12_DIV0_PDN_MASK_SFT           (0x1 << 0)\n#define APLL12_DIV1_PDN_SFT                1\n#define APLL12_DIV1_PDN_MASK               0x1\n#define APLL12_DIV1_PDN_MASK_SFT           (0x1 << 1)\n#define APLL12_DIV2_PDN_SFT                2\n#define APLL12_DIV2_PDN_MASK               0x1\n#define APLL12_DIV2_PDN_MASK_SFT           (0x1 << 2)\n#define APLL12_DIV3_PDN_SFT                3\n#define APLL12_DIV3_PDN_MASK               0x1\n#define APLL12_DIV3_PDN_MASK_SFT           (0x1 << 3)\n#define APLL12_DIV4_PDN_SFT                4\n#define APLL12_DIV4_PDN_MASK               0x1\n#define APLL12_DIV4_PDN_MASK_SFT           (0x1 << 4)\n#define APLL12_DIVB_PDN_SFT                5\n#define APLL12_DIVB_PDN_MASK               0x1\n#define APLL12_DIVB_PDN_MASK_SFT           (0x1 << 5)\n#define APLL12_DIV5_PDN_SFT                6\n#define APLL12_DIV5_PDN_MASK               0x1\n#define APLL12_DIV5_PDN_MASK_SFT           (0x1 << 6)\n#define APLL12_DIV6_PDN_SFT                7\n#define APLL12_DIV6_PDN_MASK               0x1\n#define APLL12_DIV6_PDN_MASK_SFT           (0x1 << 7)\n#define APLL12_DIV7_PDN_SFT                8\n#define APLL12_DIV7_PDN_MASK               0x1\n#define APLL12_DIV7_PDN_MASK_SFT           (0x1 << 8)\n#define APLL12_DIV8_PDN_SFT                9\n#define APLL12_DIV8_PDN_MASK               0x1\n#define APLL12_DIV8_PDN_MASK_SFT           (0x1 << 9)\n#define APLL12_DIV9_PDN_SFT                10\n#define APLL12_DIV9_PDN_MASK               0x1\n#define APLL12_DIV9_PDN_MASK_SFT           (0x1 << 10)\n#define APLL_I2S0_MCK_SEL_SFT              16\n#define APLL_I2S0_MCK_SEL_MASK             0x1\n#define APLL_I2S0_MCK_SEL_MASK_SFT         (0x1 << 16)\n#define APLL_I2S1_MCK_SEL_SFT              17\n#define APLL_I2S1_MCK_SEL_MASK             0x1\n#define APLL_I2S1_MCK_SEL_MASK_SFT         (0x1 << 17)\n#define APLL_I2S2_MCK_SEL_SFT              18\n#define APLL_I2S2_MCK_SEL_MASK             0x1\n#define APLL_I2S2_MCK_SEL_MASK_SFT         (0x1 << 18)\n#define APLL_I2S3_MCK_SEL_SFT              19\n#define APLL_I2S3_MCK_SEL_MASK             0x1\n#define APLL_I2S3_MCK_SEL_MASK_SFT         (0x1 << 19)\n#define APLL_I2S4_MCK_SEL_SFT              20\n#define APLL_I2S4_MCK_SEL_MASK             0x1\n#define APLL_I2S4_MCK_SEL_MASK_SFT         (0x1 << 20)\n#define APLL_I2S5_MCK_SEL_SFT              21\n#define APLL_I2S5_MCK_SEL_MASK             0x1\n#define APLL_I2S5_MCK_SEL_MASK_SFT         (0x1 << 21)\n#define APLL_I2S6_MCK_SEL_SFT              22\n#define APLL_I2S6_MCK_SEL_MASK             0x1\n#define APLL_I2S6_MCK_SEL_MASK_SFT         (0x1 << 22)\n#define APLL_I2S7_MCK_SEL_SFT              23\n#define APLL_I2S7_MCK_SEL_MASK             0x1\n#define APLL_I2S7_MCK_SEL_MASK_SFT         (0x1 << 23)\n#define APLL_I2S8_MCK_SEL_SFT              24\n#define APLL_I2S8_MCK_SEL_MASK             0x1\n#define APLL_I2S8_MCK_SEL_MASK_SFT         (0x1 << 24)\n#define APLL_I2S9_MCK_SEL_SFT              25\n#define APLL_I2S9_MCK_SEL_MASK             0x1\n#define APLL_I2S9_MCK_SEL_MASK_SFT         (0x1 << 25)\n\n \n#define APLL12_CK_DIV0_SFT                 0\n#define APLL12_CK_DIV0_MASK                0xff\n#define APLL12_CK_DIV0_MASK_SFT            (0xff << 0)\n#define APLL12_CK_DIV1_SFT                 8\n#define APLL12_CK_DIV1_MASK                0xff\n#define APLL12_CK_DIV1_MASK_SFT            (0xff << 8)\n#define APLL12_CK_DIV2_SFT                 16\n#define APLL12_CK_DIV2_MASK                0xff\n#define APLL12_CK_DIV2_MASK_SFT            (0xff << 16)\n#define APLL12_CK_DIV3_SFT                 24\n#define APLL12_CK_DIV3_MASK                0xff\n#define APLL12_CK_DIV3_MASK_SFT            (0xff << 24)\n\n \n#define APLL12_CK_DIV4_SFT                 0\n#define APLL12_CK_DIV4_MASK                0xff\n#define APLL12_CK_DIV4_MASK_SFT            (0xff << 0)\n#define APLL12_CK_DIVB_SFT                 8\n#define APLL12_CK_DIVB_MASK                0xff\n#define APLL12_CK_DIVB_MASK_SFT            (0xff << 8)\n#define APLL12_CK_DIV5_SFT                 16\n#define APLL12_CK_DIV5_MASK                0xff\n#define APLL12_CK_DIV5_MASK_SFT            (0xff << 16)\n#define APLL12_CK_DIV6_SFT                 24\n#define APLL12_CK_DIV6_MASK                0xff\n#define APLL12_CK_DIV6_MASK_SFT            (0xff << 24)\n\n \n#define APLL12_CK_DIV7_SFT                 0\n#define APLL12_CK_DIV7_MASK                0xff\n#define APLL12_CK_DIV7_MASK_SFT            (0xff << 0)\n#define APLL12_CK_DIV8_SFT                 8\n#define APLL12_CK_DIV8_MASK                0xff\n#define APLL12_CK_DIV8_MASK_SFT            (0xff << 0)\n#define APLL12_CK_DIV9_SFT                 16\n#define APLL12_CK_DIV9_MASK                0xff\n#define APLL12_CK_DIV9_MASK_SFT            (0xff << 0)\n\n \n#define AUD_TOP_CFG_SFT                    0\n#define AUD_TOP_CFG_MASK                   0xffffffff\n#define AUD_TOP_CFG_MASK_SFT               (0xffffffff << 0)\n\n \n#define AUD_TOP_MON_SFT                    0\n#define AUD_TOP_MON_MASK                   0xffffffff\n#define AUD_TOP_MON_MASK_SFT               (0xffffffff << 0)\n\n \n#define APLL12_CK_DIV5_MSB_SFT             0\n#define APLL12_CK_DIV5_MSB_MASK            0xf\n#define APLL12_CK_DIV5_MSB_MASK_SFT        (0xf << 0)\n#define RESERVED0_SFT                      4\n#define RESERVED0_MASK                     0xfffffff\n#define RESERVED0_MASK_SFT                 (0xfffffff << 4)\n\n \n#define APLL1_W_NAME \"APLL1\"\n#define APLL2_W_NAME \"APLL2\"\nenum {\n\tMT8192_APLL1 = 0,\n\tMT8192_APLL2,\n};\n\nenum {\n\tCLK_AFE = 0,\n\tCLK_TML,\n\tCLK_APLL22M,\n\tCLK_APLL24M,\n\tCLK_APLL1_TUNER,\n\tCLK_APLL2_TUNER,\n\tCLK_NLE,\n\tCLK_INFRA_SYS_AUDIO,\n\tCLK_INFRA_AUDIO_26M,\n\tCLK_MUX_AUDIO,\n\tCLK_MUX_AUDIOINTBUS,\n\tCLK_TOP_MAINPLL_D4_D4,\n\t \n\tCLK_TOP_MUX_AUD_1,\n\tCLK_TOP_APLL1_CK,\n\tCLK_TOP_MUX_AUD_2,\n\tCLK_TOP_APLL2_CK,\n\tCLK_TOP_MUX_AUD_ENG1,\n\tCLK_TOP_APLL1_D4,\n\tCLK_TOP_MUX_AUD_ENG2,\n\tCLK_TOP_APLL2_D4,\n\tCLK_TOP_MUX_AUDIO_H,\n\tCLK_TOP_I2S0_M_SEL,\n\tCLK_TOP_I2S1_M_SEL,\n\tCLK_TOP_I2S2_M_SEL,\n\tCLK_TOP_I2S3_M_SEL,\n\tCLK_TOP_I2S4_M_SEL,\n\tCLK_TOP_I2S5_M_SEL,\n\tCLK_TOP_I2S6_M_SEL,\n\tCLK_TOP_I2S7_M_SEL,\n\tCLK_TOP_I2S8_M_SEL,\n\tCLK_TOP_I2S9_M_SEL,\n\tCLK_TOP_APLL12_DIV0,\n\tCLK_TOP_APLL12_DIV1,\n\tCLK_TOP_APLL12_DIV2,\n\tCLK_TOP_APLL12_DIV3,\n\tCLK_TOP_APLL12_DIV4,\n\tCLK_TOP_APLL12_DIVB,\n\tCLK_TOP_APLL12_DIV5,\n\tCLK_TOP_APLL12_DIV6,\n\tCLK_TOP_APLL12_DIV7,\n\tCLK_TOP_APLL12_DIV8,\n\tCLK_TOP_APLL12_DIV9,\n\tCLK_CLK26M,\n\tCLK_NUM\n};\n\nstruct mtk_base_afe;\n\nint mt8192_init_clock(struct mtk_base_afe *afe);\nint mt8192_afe_enable_clock(struct mtk_base_afe *afe);\nvoid mt8192_afe_disable_clock(struct mtk_base_afe *afe);\n\nint mt8192_apll1_enable(struct mtk_base_afe *afe);\nvoid mt8192_apll1_disable(struct mtk_base_afe *afe);\n\nint mt8192_apll2_enable(struct mtk_base_afe *afe);\nvoid mt8192_apll2_disable(struct mtk_base_afe *afe);\n\nint mt8192_get_apll_rate(struct mtk_base_afe *afe, int apll);\nint mt8192_get_apll_by_rate(struct mtk_base_afe *afe, int rate);\nint mt8192_get_apll_by_name(struct mtk_base_afe *afe, const char *name);\n\n \nint mt8192_mck_enable(struct mtk_base_afe *afe, int mck_id, int rate);\nvoid mt8192_mck_disable(struct mtk_base_afe *afe, int mck_id);\n\nint mt8192_set_audio_int_bus_parent(struct mtk_base_afe *afe,\n\t\t\t\t    int clk_id);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}