#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
[2264].in[3] (.names)                                            0.606     6.550
[2264].out[0] (.names)                                           0.235     6.785
[937].in[2] (.names)                                             0.629     7.414
[937].out[0] (.names)                                            0.235     7.649
[921].in[3] (.names)                                             0.629     8.278
[921].out[0] (.names)                                            0.235     8.513
n_n132.in[1] (.names)                                            0.315     8.828
n_n132.out[0] (.names)                                           0.235     9.063
n_n4093.D[0] (.latch)                                            0.000     9.063
data arrival time                                                          9.063

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.063
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.087


#Path 2
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[947].in[0] (.names)                                             0.623     7.769
[947].out[0] (.names)                                            0.235     8.004
[1042].in[0] (.names)                                            0.100     8.104
[1042].out[0] (.names)                                           0.235     8.339
n_n3009.in[1] (.names)                                           0.339     8.678
n_n3009.out[0] (.names)                                          0.235     8.913
n_n4275.D[0] (.latch)                                            0.000     8.913
data arrival time                                                          8.913

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.913
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.937


#Path 3
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[947].in[0] (.names)                                             0.623     7.769
[947].out[0] (.names)                                            0.235     8.004
[1280].in[1] (.names)                                            0.335     8.339
[1280].out[0] (.names)                                           0.235     8.574
n_n3184.in[1] (.names)                                           0.100     8.674
n_n3184.out[0] (.names)                                          0.235     8.909
n_n3766.D[0] (.latch)                                            0.000     8.909
data arrival time                                                          8.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 4
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[1926].in[1] (.names)                                            0.443     7.589
[1926].out[0] (.names)                                           0.235     7.824
n_n3913.in[1] (.names)                                           0.457     8.281
n_n3913.out[0] (.names)                                          0.235     8.516
n_n4040.D[0] (.latch)                                            0.000     8.516
data arrival time                                                          8.516

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.516
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.540


#Path 5
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[1069].in[0] (.names)                                            0.489     7.635
[1069].out[0] (.names)                                           0.235     7.870
n_n3592.in[1] (.names)                                           0.338     8.208
n_n3592.out[0] (.names)                                          0.235     8.443
n_n3959.D[0] (.latch)                                            0.000     8.443
data arrival time                                                          8.443

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.466


#Path 6
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[982].in[0] (.names)                                             0.343     7.489
[982].out[0] (.names)                                            0.235     7.724
n_n4011.in[1] (.names)                                           0.476     8.200
n_n4011.out[0] (.names)                                          0.235     8.435
n_n4012.D[0] (.latch)                                            0.000     8.435
data arrival time                                                          8.435

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.459


#Path 7
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4315.in[2] (.names)                                           0.968     1.134
n_n4315.out[0] (.names)                                          0.235     1.369
n_n4116.in[1] (.names)                                           0.100     1.469
n_n4116.out[0] (.names)                                          0.235     1.704
n_n3595.in[1] (.names)                                           0.901     2.606
n_n3595.out[0] (.names)                                          0.235     2.841
n_n4039.in[3] (.names)                                           0.433     3.273
n_n4039.out[0] (.names)                                          0.235     3.508
n_n3622.in[2] (.names)                                           0.630     4.138
n_n3622.out[0] (.names)                                          0.235     4.373
n_n4078.in[3] (.names)                                           0.598     4.971
n_n4078.out[0] (.names)                                          0.235     5.206
n_n3888.in[3] (.names)                                           0.627     5.833
n_n3888.out[0] (.names)                                          0.235     6.068
[1136].in[3] (.names)                                            0.434     6.502
[1136].out[0] (.names)                                           0.235     6.737
[1063].in[2] (.names)                                            0.778     7.514
[1063].out[0] (.names)                                           0.235     7.749
[6376].in[2] (.names)                                            0.100     7.849
[6376].out[0] (.names)                                           0.235     8.084
n_n128.in[1] (.names)                                            0.100     8.184
n_n128.out[0] (.names)                                           0.235     8.419
n_n3831.D[0] (.latch)                                            0.000     8.419
data arrival time                                                          8.419

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.419
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.443


#Path 8
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[982].in[0] (.names)                                             0.343     7.489
[982].out[0] (.names)                                            0.235     7.724
[1538].in[1] (.names)                                            0.100     7.824
[1538].out[0] (.names)                                           0.235     8.059
n_n3466.in[3] (.names)                                           0.100     8.159
n_n3466.out[0] (.names)                                          0.235     8.394
n_n3483.D[0] (.latch)                                            0.000     8.394
data arrival time                                                          8.394

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.394
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.418


#Path 9
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[1392].in[1] (.names)                                            0.632     7.778
[1392].out[0] (.names)                                           0.235     8.013
n_n3817.in[1] (.names)                                           0.100     8.113
n_n3817.out[0] (.names)                                          0.235     8.348
n_n3818.D[0] (.latch)                                            0.000     8.348
data arrival time                                                          8.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.372


#Path 10
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[1752].in[2] (.names)                                            0.630     7.776
[1752].out[0] (.names)                                           0.235     8.011
n_n3987.in[0] (.names)                                           0.100     8.111
n_n3987.out[0] (.names)                                          0.235     8.346
n_n3988.D[0] (.latch)                                            0.000     8.346
data arrival time                                                          8.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.370


#Path 11
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[946].in[1] (.names)                                             0.623     7.769
[946].out[0] (.names)                                            0.235     8.004
n_n3813.in[2] (.names)                                           0.100     8.104
n_n3813.out[0] (.names)                                          0.235     8.339
n_n3814.D[0] (.latch)                                            0.000     8.339
data arrival time                                                          8.339

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.363


#Path 12
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[947].in[0] (.names)                                             0.623     7.769
[947].out[0] (.names)                                            0.235     8.004
n_n3026.in[1] (.names)                                           0.100     8.104
n_n3026.out[0] (.names)                                          0.235     8.339
n_n4227.D[0] (.latch)                                            0.000     8.339
data arrival time                                                          8.339

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.363


#Path 13
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[947].in[0] (.names)                                             0.623     7.769
[947].out[0] (.names)                                            0.235     8.004
n_n3217.in[3] (.names)                                           0.100     8.104
n_n3217.out[0] (.names)                                          0.235     8.339
n_n3724.D[0] (.latch)                                            0.000     8.339
data arrival time                                                          8.339

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.363


#Path 14
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
[1015].in[3] (.names)                                            0.339     6.284
[1015].out[0] (.names)                                           0.235     6.519
[6255].in[0] (.names)                                            0.100     6.619
[6255].out[0] (.names)                                           0.235     6.854
[2261].in[3] (.names)                                            0.774     7.628
[2261].out[0] (.names)                                           0.235     7.863
n_n3444.in[0] (.names)                                           0.100     7.963
n_n3444.out[0] (.names)                                          0.235     8.198
n_n3574.D[0] (.latch)                                            0.000     8.198
data arrival time                                                          8.198

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.198
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.222


#Path 15
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[2240].in[2] (.names)                                            0.443     7.589
[2240].out[0] (.names)                                           0.235     7.824
n_n3725.in[0] (.names)                                           0.100     7.924
n_n3725.out[0] (.names)                                          0.235     8.159
n_n3726.D[0] (.latch)                                            0.000     8.159
data arrival time                                                          8.159

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.159
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.183


#Path 16
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[1771].in[2] (.names)                                            0.443     7.589
[1771].out[0] (.names)                                           0.235     7.824
n_n3235.in[0] (.names)                                           0.100     7.924
n_n3235.out[0] (.names)                                          0.235     8.159
n_n3995.D[0] (.latch)                                            0.000     8.159
data arrival time                                                          8.159

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.159
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.183


#Path 17
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4315.in[2] (.names)                                           0.968     1.134
n_n4315.out[0] (.names)                                          0.235     1.369
n_n4116.in[1] (.names)                                           0.100     1.469
n_n4116.out[0] (.names)                                          0.235     1.704
n_n3595.in[1] (.names)                                           0.901     2.606
n_n3595.out[0] (.names)                                          0.235     2.841
n_n4039.in[3] (.names)                                           0.433     3.273
n_n4039.out[0] (.names)                                          0.235     3.508
n_n3622.in[2] (.names)                                           0.630     4.138
n_n3622.out[0] (.names)                                          0.235     4.373
n_n4078.in[3] (.names)                                           0.598     4.971
n_n4078.out[0] (.names)                                          0.235     5.206
n_n4297.in[3] (.names)                                           0.485     5.691
n_n4297.out[0] (.names)                                          0.235     5.926
[1137].in[1] (.names)                                            0.100     6.026
[1137].out[0] (.names)                                           0.235     6.261
n_n135.in[3] (.names)                                            0.602     6.863
n_n135.out[0] (.names)                                           0.235     7.098
[1971].in[2] (.names)                                            0.489     7.587
[1971].out[0] (.names)                                           0.235     7.822
n_n124.in[2] (.names)                                            0.100     7.922
n_n124.out[0] (.names)                                           0.235     8.157
n_n3707.D[0] (.latch)                                            0.000     8.157
data arrival time                                                          8.157

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.157
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.181


#Path 18
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[982].in[0] (.names)                                             0.343     7.489
[982].out[0] (.names)                                            0.235     7.724
n_n3907.in[2] (.names)                                           0.100     7.824
n_n3907.out[0] (.names)                                          0.235     8.059
n_n4334.D[0] (.latch)                                            0.000     8.059
data arrival time                                                          8.059

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.083


#Path 19
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
n_n3788.in[2] (.names)                                           0.100     6.045
n_n3788.out[0] (.names)                                          0.235     6.280
n_n3832.in[0] (.names)                                           0.631     6.911
n_n3832.out[0] (.names)                                          0.235     7.146
[1165].in[2] (.names)                                            0.343     7.489
[1165].out[0] (.names)                                           0.235     7.724
n_n3292.in[0] (.names)                                           0.100     7.824
n_n3292.out[0] (.names)                                          0.235     8.059
n_n4080.D[0] (.latch)                                            0.000     8.059
data arrival time                                                          8.059

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.083


#Path 20
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
[2264].in[3] (.names)                                            0.606     6.550
[2264].out[0] (.names)                                           0.235     6.785
nak3_17.in[3] (.names)                                           0.341     7.127
nak3_17.out[0] (.names)                                          0.235     7.362
n_n3866.in[1] (.names)                                           0.462     7.824
n_n3866.out[0] (.names)                                          0.235     8.059
n_n4067.D[0] (.latch)                                            0.000     8.059
data arrival time                                                          8.059

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.083


#Path 21
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4315.in[2] (.names)                                           0.968     1.134
n_n4315.out[0] (.names)                                          0.235     1.369
n_n4116.in[1] (.names)                                           0.100     1.469
n_n4116.out[0] (.names)                                          0.235     1.704
n_n3595.in[1] (.names)                                           0.901     2.606
n_n3595.out[0] (.names)                                          0.235     2.841
n_n4039.in[3] (.names)                                           0.433     3.273
n_n4039.out[0] (.names)                                          0.235     3.508
n_n3622.in[2] (.names)                                           0.630     4.138
n_n3622.out[0] (.names)                                          0.235     4.373
n_n4078.in[3] (.names)                                           0.598     4.971
n_n4078.out[0] (.names)                                          0.235     5.206
n_n3888.in[3] (.names)                                           0.627     5.833
n_n3888.out[0] (.names)                                          0.235     6.068
[1136].in[3] (.names)                                            0.434     6.502
[1136].out[0] (.names)                                           0.235     6.737
[1492].in[2] (.names)                                            0.630     7.367
[1492].out[0] (.names)                                           0.235     7.602
n_n3199.in[1] (.names)                                           0.100     7.702
n_n3199.out[0] (.names)                                          0.235     7.937
n_n3709.D[0] (.latch)                                            0.000     7.937
data arrival time                                                          7.937

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.937
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.960


#Path 22
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
[2264].in[3] (.names)                                            0.606     6.550
[2264].out[0] (.names)                                           0.235     6.785
nak3_17.in[3] (.names)                                           0.341     7.127
nak3_17.out[0] (.names)                                          0.235     7.362
n_n127.in[2] (.names)                                            0.315     7.676
n_n127.out[0] (.names)                                           0.235     7.911
nsr3_17.D[0] (.latch)                                            0.000     7.911
data arrival time                                                          7.911

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.911
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.935


#Path 23
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
[1898].in[0] (.names)                                            0.490     5.727
[1898].out[0] (.names)                                           0.235     5.962
[914].in[2] (.names)                                             0.483     6.445
[914].out[0] (.names)                                            0.235     6.680
[1885].in[3] (.names)                                            0.100     6.780
[1885].out[0] (.names)                                           0.235     7.015
n_n3241.in[1] (.names)                                           0.612     7.628
n_n3241.out[0] (.names)                                          0.235     7.863
n_n3242.D[0] (.latch)                                            0.000     7.863
data arrival time                                                          7.863

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.886


#Path 24
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
[2264].in[3] (.names)                                            0.606     6.550
[2264].out[0] (.names)                                           0.235     6.785
[936].in[1] (.names)                                             0.487     7.272
[936].out[0] (.names)                                            0.235     7.507
n_n3070.in[3] (.names)                                           0.100     7.607
n_n3070.out[0] (.names)                                          0.235     7.842
n_n3851.D[0] (.latch)                                            0.000     7.842
data arrival time                                                          7.842

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.866


#Path 25
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
n_n3830.in[2] (.names)                                           0.458     6.403
n_n3830.out[0] (.names)                                          0.235     6.638
[1022].in[2] (.names)                                            0.609     7.247
[1022].out[0] (.names)                                           0.235     7.482
n_n129.in[3] (.names)                                            0.100     7.582
n_n129.out[0] (.names)                                           0.235     7.817
n_n3833.D[0] (.latch)                                            0.000     7.817
data arrival time                                                          7.817

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.817
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.841


#Path 26
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
[2264].in[3] (.names)                                            0.606     6.550
[2264].out[0] (.names)                                           0.235     6.785
nak3_17.in[3] (.names)                                           0.341     7.127
nak3_17.out[0] (.names)                                          0.235     7.362
n_n3140.in[2] (.names)                                           0.100     7.462
n_n3140.out[0] (.names)                                          0.235     7.697
n_n4026.D[0] (.latch)                                            0.000     7.697
data arrival time                                                          7.697

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.720


#Path 27
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
[1898].in[0] (.names)                                            0.490     5.727
[1898].out[0] (.names)                                           0.235     5.962
[914].in[2] (.names)                                             0.483     6.445
[914].out[0] (.names)                                            0.235     6.680
[1213].in[3] (.names)                                            0.336     7.016
[1213].out[0] (.names)                                           0.235     7.251
n_n3526.in[1] (.names)                                           0.100     7.351
n_n3526.out[0] (.names)                                          0.235     7.586
n_n3841.D[0] (.latch)                                            0.000     7.586
data arrival time                                                          7.586

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.586
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.610


#Path 28
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
[6252].in[3] (.names)                                            0.100     6.045
[6252].out[0] (.names)                                           0.235     6.280
n_n3582.in[3] (.names)                                           1.001     7.281
n_n3582.out[0] (.names)                                          0.235     7.516
n_n3583.D[0] (.latch)                                            0.000     7.516
data arrival time                                                          7.516

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.516
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.540


#Path 29
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
n_n3830.in[2] (.names)                                           0.458     6.403
n_n3830.out[0] (.names)                                          0.235     6.638
n_n3821.in[1] (.names)                                           0.609     7.247
n_n3821.out[0] (.names)                                          0.235     7.482
n_n3823.D[0] (.latch)                                            0.000     7.482
data arrival time                                                          7.482

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.506


#Path 30
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
n_n3830.in[2] (.names)                                           0.458     6.403
n_n3830.out[0] (.names)                                          0.235     6.638
n_n4276.in[1] (.names)                                           0.595     7.233
n_n4276.out[0] (.names)                                          0.235     7.468
n_n4279.D[0] (.latch)                                            0.000     7.468
data arrival time                                                          7.468

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.468
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.491


#Path 31
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4315.in[2] (.names)                                           0.968     1.134
n_n4315.out[0] (.names)                                          0.235     1.369
n_n4116.in[1] (.names)                                           0.100     1.469
n_n4116.out[0] (.names)                                          0.235     1.704
n_n3595.in[1] (.names)                                           0.901     2.606
n_n3595.out[0] (.names)                                          0.235     2.841
n_n4039.in[3] (.names)                                           0.433     3.273
n_n4039.out[0] (.names)                                          0.235     3.508
n_n3622.in[2] (.names)                                           0.630     4.138
n_n3622.out[0] (.names)                                          0.235     4.373
n_n4078.in[3] (.names)                                           0.598     4.971
n_n4078.out[0] (.names)                                          0.235     5.206
n_n3888.in[3] (.names)                                           0.627     5.833
n_n3888.out[0] (.names)                                          0.235     6.068
[1136].in[3] (.names)                                            0.434     6.502
[1136].out[0] (.names)                                           0.235     6.737
n_n3377.in[2] (.names)                                           0.485     7.221
n_n3377.out[0] (.names)                                          0.235     7.456
n_n3198.D[0] (.latch)                                            0.000     7.456
data arrival time                                                          7.456

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.480


#Path 32
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
n_n3830.in[2] (.names)                                           0.458     6.403
n_n3830.out[0] (.names)                                          0.235     6.638
n_n3206.in[1] (.names)                                           0.534     7.172
n_n3206.out[0] (.names)                                          0.235     7.407
n_n3207.D[0] (.latch)                                            0.000     7.407
data arrival time                                                          7.407

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.407
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.430


#Path 33
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
[6252].in[3] (.names)                                            0.100     6.045
[6252].out[0] (.names)                                           0.235     6.280
n_n3375.in[3] (.names)                                           0.857     7.137
n_n3375.out[0] (.names)                                          0.235     7.372
n_n3376.D[0] (.latch)                                            0.000     7.372
data arrival time                                                          7.372

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.372
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.395


#Path 34
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
[1898].in[0] (.names)                                            0.490     5.727
[1898].out[0] (.names)                                           0.235     5.962
[914].in[2] (.names)                                             0.483     6.445
[914].out[0] (.names)                                            0.235     6.680
[1708].in[3] (.names)                                            0.100     6.780
[1708].out[0] (.names)                                           0.235     7.015
n_n3271.in[1] (.names)                                           0.100     7.115
n_n3271.out[0] (.names)                                          0.235     7.350
n_n4233.D[0] (.latch)                                            0.000     7.350
data arrival time                                                          7.350

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.350
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.374


#Path 35
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
n_n3830.in[2] (.names)                                           0.458     6.403
n_n3830.out[0] (.names)                                          0.235     6.638
n_n4140.in[1] (.names)                                           0.451     7.088
n_n4140.out[0] (.names)                                          0.235     7.323
n_n4142.D[0] (.latch)                                            0.000     7.323
data arrival time                                                          7.323

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.347


#Path 36
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
[1898].in[0] (.names)                                            0.490     5.727
[1898].out[0] (.names)                                           0.235     5.962
[1613].in[2] (.names)                                            0.746     6.708
[1613].out[0] (.names)                                           0.235     6.943
n_n4121.in[1] (.names)                                           0.100     7.043
n_n4121.out[0] (.names)                                          0.235     7.278
n_n4122.D[0] (.latch)                                            0.000     7.278
data arrival time                                                          7.278

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.302


#Path 37
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3563.in[2] (.names)                                           0.100     5.710
n_n3563.out[0] (.names)                                          0.235     5.945
[6252].in[3] (.names)                                            0.100     6.045
[6252].out[0] (.names)                                           0.235     6.280
n_n3512.in[3] (.names)                                           0.715     6.994
n_n3512.out[0] (.names)                                          0.235     7.229
n_n3514.D[0] (.latch)                                            0.000     7.229
data arrival time                                                          7.229

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.229
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.253


#Path 38
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
[1898].in[0] (.names)                                            0.490     5.727
[1898].out[0] (.names)                                           0.235     5.962
[1648].in[2] (.names)                                            0.483     6.445
[1648].out[0] (.names)                                           0.235     6.680
n_n3972.in[1] (.names)                                           0.100     6.780
n_n3972.out[0] (.names)                                          0.235     7.015
n_n4145.D[0] (.latch)                                            0.000     7.015
data arrival time                                                          7.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.039


#Path 39
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
[1898].in[0] (.names)                                            0.490     5.727
[1898].out[0] (.names)                                           0.235     5.962
[1260].in[2] (.names)                                            0.442     6.404
[1260].out[0] (.names)                                           0.235     6.639
n_n4094.in[1] (.names)                                           0.100     6.739
n_n4094.out[0] (.names)                                          0.235     6.974
n_n4095.D[0] (.latch)                                            0.000     6.974
data arrival time                                                          6.974

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.974
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.998


#Path 40
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.881     1.047
n_n3741.out[0] (.names)                                          0.235     1.282
n_n3927.in[1] (.names)                                           0.860     2.142
n_n3927.out[0] (.names)                                          0.235     2.377
[902].in[2] (.names)                                             0.456     2.833
[902].out[0] (.names)                                            0.235     3.068
n_n4231.in[2] (.names)                                           0.433     3.500
n_n4231.out[0] (.names)                                          0.235     3.735
[901].in[2] (.names)                                             0.339     4.074
[901].out[0] (.names)                                            0.235     4.309
n_n3240.in[2] (.names)                                           0.489     4.798
n_n3240.out[0] (.names)                                          0.235     5.033
[905].in[2] (.names)                                             0.341     5.375
[905].out[0] (.names)                                            0.235     5.610
n_n3852.in[2] (.names)                                           0.100     5.710
n_n3852.out[0] (.names)                                          0.235     5.945
n_n3830.in[2] (.names)                                           0.458     6.403
n_n3830.out[0] (.names)                                          0.235     6.638
n_n3964.in[1] (.names)                                           0.100     6.738
n_n3964.out[0] (.names)                                          0.235     6.973
n_n3966.D[0] (.latch)                                            0.000     6.973
data arrival time                                                          6.973

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.973
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.996


#Path 41
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
n_n4158.in[0] (.names)                                           0.490     5.727
n_n4158.out[0] (.names)                                          0.235     5.962
n_n4156.in[1] (.names)                                           0.480     6.442
n_n4156.out[0] (.names)                                          0.235     6.677
n_n4157.D[0] (.latch)                                            0.000     6.677
data arrival time                                                          6.677

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.677
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.701


#Path 42
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
n_n4158.in[0] (.names)                                           0.490     5.727
n_n4158.out[0] (.names)                                          0.235     5.962
n_n3459.in[1] (.names)                                           0.480     6.442
n_n3459.out[0] (.names)                                          0.235     6.677
n_n3898.D[0] (.latch)                                            0.000     6.677
data arrival time                                                          6.677

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.677
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.701


#Path 43
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
n_n4158.in[0] (.names)                                           0.490     5.727
n_n4158.out[0] (.names)                                          0.235     5.962
n_n3302.in[1] (.names)                                           0.480     6.442
n_n3302.out[0] (.names)                                          0.235     6.677
n_n4288.D[0] (.latch)                                            0.000     6.677
data arrival time                                                          6.677

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.677
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.701


#Path 44
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
n_n4073.in[1] (.names)                                           0.782     6.019
n_n4073.out[0] (.names)                                          0.235     6.254
n_n4074.D[0] (.latch)                                            0.000     6.254
data arrival time                                                          6.254

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.277


#Path 45
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
n_n3147.in[1] (.names)                                           0.782     6.019
n_n3147.out[0] (.names)                                          0.235     6.254
n_n3458.D[0] (.latch)                                            0.000     6.254
data arrival time                                                          6.254

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.277


#Path 46
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
n_n4345.in[2] (.names)                                           0.714     5.002
n_n4345.out[0] (.names)                                          0.235     5.237
n_n3226.in[1] (.names)                                           0.489     5.726
n_n3226.out[0] (.names)                                          0.235     5.961
n_n3916.D[0] (.latch)                                            0.000     5.961
data arrival time                                                          5.961

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.961
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.984


#Path 47
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
[1552].in[2] (.names)                                            0.832     5.120
[1552].out[0] (.names)                                           0.235     5.355
n_n4228.in[1] (.names)                                           0.100     5.455
n_n4228.out[0] (.names)                                          0.235     5.690
n_n4229.D[0] (.latch)                                            0.000     5.690
data arrival time                                                          5.690

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.713


#Path 48
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
[1509].in[2] (.names)                                            0.616     4.903
[1509].out[0] (.names)                                           0.235     5.138
n_n3308.in[1] (.names)                                           0.100     5.238
n_n3308.out[0] (.names)                                          0.235     5.473
n_n4351.D[0] (.latch)                                            0.000     5.473
data arrival time                                                          5.473

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.497


#Path 49
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
[2049].in[3] (.names)                                            0.100     4.052
[2049].out[0] (.names)                                           0.235     4.287
[1487].in[2] (.names)                                            0.616     4.903
[1487].out[0] (.names)                                           0.235     5.138
n_n3058.in[1] (.names)                                           0.100     5.238
n_n3058.out[0] (.names)                                          0.235     5.473
n_n3085.D[0] (.latch)                                            0.000     5.473
data arrival time                                                          5.473

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.497


#Path 50
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
n_n4015.in[2] (.names)                                           0.317     4.269
n_n4015.out[0] (.names)                                          0.235     4.504
n_n3017.in[1] (.names)                                           0.442     4.946
n_n3017.out[0] (.names)                                          0.235     5.181
n_n3657.D[0] (.latch)                                            0.000     5.181
data arrival time                                                          5.181

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.205


#Path 51
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
n_n4015.in[2] (.names)                                           0.317     4.269
n_n4015.out[0] (.names)                                          0.235     4.504
n_n3148.in[0] (.names)                                           0.442     4.946
n_n3148.out[0] (.names)                                          0.235     5.181
n_n3495.D[0] (.latch)                                            0.000     5.181
data arrival time                                                          5.181

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.205


#Path 52
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[941].in[0] (.names)                                             0.913     3.717
[941].out[0] (.names)                                            0.235     3.952
n_n4015.in[2] (.names)                                           0.317     4.269
n_n4015.out[0] (.names)                                          0.235     4.504
n_n3518.in[0] (.names)                                           0.100     4.604
n_n3518.out[0] (.names)                                          0.235     4.839
n_n4316.D[0] (.latch)                                            0.000     4.839
data arrival time                                                          4.839

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.863


#Path 53
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[1128].in[1] (.names)                                            0.627     3.431
[1128].out[0] (.names)                                           0.235     3.666
n_n3168.in[2] (.names)                                           0.702     4.368
n_n3168.out[0] (.names)                                          0.235     4.603
n_n4222.D[0] (.latch)                                            0.000     4.603
data arrival time                                                          4.603

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.603
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.627


#Path 54
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
n_n3500.in[2] (.names)                                           0.913     2.390
n_n3500.out[0] (.names)                                          0.235     2.625
[1006].in[2] (.names)                                            0.643     3.268
[1006].out[0] (.names)                                           0.235     3.503
n_n3104.in[0] (.names)                                           0.459     3.963
n_n3104.out[0] (.names)                                          0.235     4.198
n_n3865.D[0] (.latch)                                            0.000     4.198
data arrival time                                                          4.198

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.198
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.221


#Path 55
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
[2011].in[2] (.names)                                            0.913     2.390
[2011].out[0] (.names)                                           0.235     2.625
[1623].in[2] (.names)                                            0.921     3.546
[1623].out[0] (.names)                                           0.235     3.781
n_n3693.in[2] (.names)                                           0.100     3.881
n_n3693.out[0] (.names)                                          0.235     4.116
n_n4099.D[0] (.latch)                                            0.000     4.116
data arrival time                                                          4.116

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.140


#Path 56
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
[2011].in[2] (.names)                                            0.913     2.390
[2011].out[0] (.names)                                           0.235     2.625
[1633].in[2] (.names)                                            0.920     3.545
[1633].out[0] (.names)                                           0.235     3.780
n_n3540.in[2] (.names)                                           0.100     3.880
n_n3540.out[0] (.names)                                          0.235     4.115
n_n4052.D[0] (.latch)                                            0.000     4.115
data arrival time                                                          4.115

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.115
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.139


#Path 57
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
[2011].in[2] (.names)                                            0.913     2.390
[2011].out[0] (.names)                                           0.235     2.625
[2009].in[2] (.names)                                            0.920     3.545
[2009].out[0] (.names)                                           0.235     3.780
n_n3296.in[2] (.names)                                           0.100     3.880
n_n3296.out[0] (.names)                                          0.235     4.115
n_n4381.D[0] (.latch)                                            0.000     4.115
data arrival time                                                          4.115

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.115
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.139


#Path 58
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
n_n3500.in[2] (.names)                                           0.913     2.390
n_n3500.out[0] (.names)                                          0.235     2.625
[1470].in[3] (.names)                                            0.904     3.529
[1470].out[0] (.names)                                           0.235     3.764
n_n121.in[1] (.names)                                            0.100     3.864
n_n121.out[0] (.names)                                           0.235     4.099
n_n3954.D[0] (.latch)                                            0.000     4.099
data arrival time                                                          4.099

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.122


#Path 59
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
n_n3500.in[2] (.names)                                           0.913     2.390
n_n3500.out[0] (.names)                                          0.235     2.625
[1716].in[3] (.names)                                            0.904     3.529
[1716].out[0] (.names)                                           0.235     3.764
n_n3579.in[1] (.names)                                           0.100     3.864
n_n3579.out[0] (.names)                                          0.235     4.099
n_n3955.D[0] (.latch)                                            0.000     4.099
data arrival time                                                          4.099

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.122


#Path 60
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
[2011].in[2] (.names)                                            0.913     2.390
[2011].out[0] (.names)                                           0.235     2.625
[1189].in[2] (.names)                                            0.891     3.516
[1189].out[0] (.names)                                           0.235     3.751
n_n3680.in[2] (.names)                                           0.100     3.851
n_n3680.out[0] (.names)                                          0.235     4.086
n_n3845.D[0] (.latch)                                            0.000     4.086
data arrival time                                                          4.086

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.086
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.110


#Path 61
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
[1008].in[2] (.names)                                            0.913     2.390
[1008].out[0] (.names)                                           0.235     2.625
[6366].in[3] (.names)                                            0.886     3.511
[6366].out[0] (.names)                                           0.235     3.746
n_n4028.in[3] (.names)                                           0.100     3.846
n_n4028.out[0] (.names)                                          0.235     4.081
n_n4029.D[0] (.latch)                                            0.000     4.081
data arrival time                                                          4.081

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.105


#Path 62
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
n_n3519.in[2] (.names)                                           1.036     3.840
n_n3519.out[0] (.names)                                          0.235     4.075
n_n3976.D[0] (.latch)                                            0.000     4.075
data arrival time                                                          4.075

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.098


#Path 63
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[2] (.names)                                           0.968     1.134
n_n4155.out[0] (.names)                                          0.235     1.369
n_n3923.in[2] (.names)                                           0.385     1.754
n_n3923.out[0] (.names)                                          0.235     1.989
n_n4267.in[2] (.names)                                           0.100     2.089
n_n4267.out[0] (.names)                                          0.235     2.324
n_n4034.in[3] (.names)                                           0.100     2.424
n_n4034.out[0] (.names)                                          0.235     2.659
n_n4259.in[2] (.names)                                           0.485     3.144
n_n4259.out[0] (.names)                                          0.235     3.379
[1078].in[2] (.names)                                            0.100     3.479
[1078].out[0] (.names)                                           0.235     3.714
n_n3110.in[2] (.names)                                           0.100     3.814
n_n3110.out[0] (.names)                                          0.235     4.049
n_n3111.D[0] (.latch)                                            0.000     4.049
data arrival time                                                          4.049

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.049
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.072


#Path 64
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[2] (.names)                                           0.968     1.134
n_n4155.out[0] (.names)                                          0.235     1.369
n_n3923.in[2] (.names)                                           0.385     1.754
n_n3923.out[0] (.names)                                          0.235     1.989
n_n4267.in[2] (.names)                                           0.100     2.089
n_n4267.out[0] (.names)                                          0.235     2.324
n_n4034.in[3] (.names)                                           0.100     2.424
n_n4034.out[0] (.names)                                          0.235     2.659
[1075].in[3] (.names)                                            0.781     3.440
[1075].out[0] (.names)                                           0.235     3.675
n_n3236.in[2] (.names)                                           0.100     3.775
n_n3236.out[0] (.names)                                          0.235     4.010
n_n3237.D[0] (.latch)                                            0.000     4.010
data arrival time                                                          4.010

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.034


#Path 65
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[1128].in[1] (.names)                                            0.627     3.431
[1128].out[0] (.names)                                           0.235     3.666
n_n3309.in[2] (.names)                                           0.100     3.766
n_n3309.out[0] (.names)                                          0.235     4.001
n_n4392.D[0] (.latch)                                            0.000     4.001
data arrival time                                                          4.001

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.001
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.024


#Path 66
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
[1128].in[1] (.names)                                            0.627     3.431
[1128].out[0] (.names)                                           0.235     3.666
n_n3059.in[2] (.names)                                           0.100     3.766
n_n3059.out[0] (.names)                                          0.235     4.001
n_n3099.D[0] (.latch)                                            0.000     4.001
data arrival time                                                          4.001

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.001
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.024


#Path 67
Startpoint: n_n4057.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
n_n4057.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[0] (.names)                                           0.625     0.791
n_n4305.out[0] (.names)                                          0.235     1.026
[6346].in[0] (.names)                                            0.458     1.484
[6346].out[0] (.names)                                           0.235     1.719
[6349].in[3] (.names)                                            0.630     2.349
[6349].out[0] (.names)                                           0.235     2.584
[1565].in[3] (.names)                                            0.100     2.684
[1565].out[0] (.names)                                           0.235     2.919
n_n131.in[0] (.names)                                            0.633     3.552
n_n131.out[0] (.names)                                           0.235     3.787
n_n4057.D[0] (.latch)                                            0.000     3.787
data arrival time                                                          3.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.811


#Path 68
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3020.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1524].in[3] (.names)                                            1.560     2.433
[1524].out[0] (.names)                                           0.235     2.668
n_n3019.in[2] (.names)                                           0.777     3.445
n_n3019.out[0] (.names)                                          0.235     3.680
n_n3020.D[0] (.latch)                                            0.000     3.680
data arrival time                                                          3.680

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3020.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.680
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.704


#Path 69
Startpoint: n_n4057.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
n_n4057.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[0] (.names)                                           0.625     0.791
n_n4305.out[0] (.names)                                          0.235     1.026
[6346].in[0] (.names)                                            0.458     1.484
[6346].out[0] (.names)                                           0.235     1.719
[6349].in[3] (.names)                                            0.630     2.349
[6349].out[0] (.names)                                           0.235     2.584
[1068].in[3] (.names)                                            0.431     3.015
[1068].out[0] (.names)                                           0.235     3.250
n_n3473.in[2] (.names)                                           0.100     3.350
n_n3473.out[0] (.names)                                          0.235     3.585
n_n4056.D[0] (.latch)                                            0.000     3.585
data arrival time                                                          3.585

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.585
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.609


#Path 70
Startpoint: n_n4057.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
n_n4057.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[0] (.names)                                           0.625     0.791
n_n4305.out[0] (.names)                                          0.235     1.026
[6346].in[0] (.names)                                            0.458     1.484
[6346].out[0] (.names)                                           0.235     1.719
[6349].in[3] (.names)                                            0.630     2.349
[6349].out[0] (.names)                                           0.235     2.584
[1477].in[2] (.names)                                            0.431     3.015
[1477].out[0] (.names)                                           0.235     3.250
n_n130.in[1] (.names)                                            0.100     3.350
n_n130.out[0] (.names)                                           0.235     3.585
n_n4045.D[0] (.latch)                                            0.000     3.585
data arrival time                                                          3.585

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.585
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.609


#Path 71
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
n_n4126.in[1] (.names)                                           0.487     1.964
n_n4126.out[0] (.names)                                          0.235     2.199
[934].in[1] (.names)                                             0.487     2.685
[934].out[0] (.names)                                            0.235     2.920
n_n3382.in[2] (.names)                                           0.336     3.256
n_n3382.out[0] (.names)                                          0.235     3.491
n_n4366.D[0] (.latch)                                            0.000     3.491
data arrival time                                                          3.491

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.491
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.515


#Path 72
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
n_n3607.in[2] (.names)                                           0.339     3.143
n_n3607.out[0] (.names)                                          0.235     3.378
n_n3608.D[0] (.latch)                                            0.000     3.378
data arrival time                                                          3.378

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.378
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.402


#Path 73
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           1.412     1.578
nrq3_15.out[0] (.names)                                          0.235     1.813
n_n3974.in[2] (.names)                                           0.756     2.569
n_n3974.out[0] (.names)                                          0.235     2.804
n_n3018.in[2] (.names)                                           0.339     3.143
n_n3018.out[0] (.names)                                          0.235     3.378
n_n3688.D[0] (.latch)                                            0.000     3.378
data arrival time                                                          3.378

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.378
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.402


#Path 74
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[2] (.names)                                           0.968     1.134
n_n4155.out[0] (.names)                                          0.235     1.369
n_n3923.in[2] (.names)                                           0.385     1.754
n_n3923.out[0] (.names)                                          0.235     1.989
n_n4267.in[2] (.names)                                           0.100     2.089
n_n4267.out[0] (.names)                                          0.235     2.324
[1076].in[3] (.names)                                            0.100     2.424
[1076].out[0] (.names)                                           0.235     2.659
n_n3406.in[2] (.names)                                           0.482     3.141
n_n3406.out[0] (.names)                                          0.235     3.376
n_n3408.D[0] (.latch)                                            0.000     3.376
data arrival time                                                          3.376

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.400


#Path 75
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.625     0.791
n_n3900.out[0] (.names)                                          0.235     1.026
n_n3899.in[2] (.names)                                           0.100     1.126
n_n3899.out[0] (.names)                                          0.235     1.361
n_n3870.in[2] (.names)                                           0.100     1.461
n_n3870.out[0] (.names)                                          0.235     1.696
n_n3869.in[2] (.names)                                           0.337     2.033
n_n3869.out[0] (.names)                                          0.235     2.268
n_n3205.in[2] (.names)                                           0.100     2.368
n_n3205.out[0] (.names)                                          0.235     2.603
[1062].in[3] (.names)                                            0.100     2.703
[1062].out[0] (.names)                                           0.235     2.938
n_n3585.in[3] (.names)                                           0.100     3.038
n_n3585.out[0] (.names)                                          0.235     3.273
n_n4324.D[0] (.latch)                                            0.000     3.273
data arrival time                                                          3.273

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.273
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.296


#Path 76
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
n_n4126.in[1] (.names)                                           0.487     1.964
n_n4126.out[0] (.names)                                          0.235     2.199
[1362].in[2] (.names)                                            0.487     2.685
[1362].out[0] (.names)                                           0.235     2.920
n_n3552.in[3] (.names)                                           0.100     3.020
n_n3552.out[0] (.names)                                          0.235     3.255
n_n3934.D[0] (.latch)                                            0.000     3.255
data arrival time                                                          3.255

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.255
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.279


#Path 77
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
n_n4126.in[1] (.names)                                           0.487     1.964
n_n4126.out[0] (.names)                                          0.235     2.199
[934].in[1] (.names)                                             0.487     2.685
[934].out[0] (.names)                                            0.235     2.920
n_n3166.in[2] (.names)                                           0.100     3.020
n_n3166.out[0] (.names)                                          0.235     3.255
n_n3475.D[0] (.latch)                                            0.000     3.255
data arrival time                                                          3.255

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.255
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.279


#Path 78
Startpoint: n_n4057.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
n_n4057.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[0] (.names)                                           0.625     0.791
n_n4305.out[0] (.names)                                          0.235     1.026
[6346].in[0] (.names)                                            0.458     1.484
[6346].out[0] (.names)                                           0.235     1.719
[6349].in[3] (.names)                                            0.630     2.349
[6349].out[0] (.names)                                           0.235     2.584
n_n3355.in[3] (.names)                                           0.342     2.926
n_n3355.out[0] (.names)                                          0.235     3.161
n_n3557.D[0] (.latch)                                            0.000     3.161
data arrival time                                                          3.161

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.161
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.185


#Path 79
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4166.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1265].in[3] (.names)                                            1.705     2.579
[1265].out[0] (.names)                                           0.235     2.814
n_n4165.in[2] (.names)                                           0.100     2.914
n_n4165.out[0] (.names)                                          0.235     3.149
n_n4166.D[0] (.latch)                                            0.000     3.149
data arrival time                                                          3.149

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4166.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 80
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1261].in[3] (.names)                                            1.705     2.579
[1261].out[0] (.names)                                           0.235     2.814
n_n3392.in[2] (.names)                                           0.100     2.914
n_n3392.out[0] (.names)                                          0.235     3.149
n_n3394.D[0] (.latch)                                            0.000     3.149
data arrival time                                                          3.149

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3394.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 81
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3413.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1218].in[3] (.names)                                            1.705     2.579
[1218].out[0] (.names)                                           0.235     2.814
n_n3412.in[2] (.names)                                           0.100     2.914
n_n3412.out[0] (.names)                                          0.235     3.149
n_n3413.D[0] (.latch)                                            0.000     3.149
data arrival time                                                          3.149

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3413.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 82
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3687.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[2202].in[3] (.names)                                            1.705     2.579
[2202].out[0] (.names)                                           0.235     2.814
n_n3686.in[2] (.names)                                           0.100     2.914
n_n3686.out[0] (.names)                                          0.235     3.149
n_n3687.D[0] (.latch)                                            0.000     3.149
data arrival time                                                          3.149

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3687.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 83
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1298].in[3] (.names)                                            1.316     2.189
[1298].out[0] (.names)                                           0.235     2.424
n_n3908.in[2] (.names)                                           0.483     2.908
n_n3908.out[0] (.names)                                          0.235     3.143
n_n3910.D[0] (.latch)                                            0.000     3.143
data arrival time                                                          3.143

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3910.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.166


#Path 84
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3729.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1990].in[3] (.names)                                            1.316     2.189
[1990].out[0] (.names)                                           0.235     2.424
n_n3727.in[2] (.names)                                           0.482     2.907
n_n3727.out[0] (.names)                                          0.235     3.142
n_n3729.D[0] (.latch)                                            0.000     3.142
data arrival time                                                          3.142

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3729.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.142
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.165


#Path 85
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1953].in[3] (.names)                                            1.612     2.486
[1953].out[0] (.names)                                           0.235     2.721
n_n3343.in[2] (.names)                                           0.100     2.821
n_n3343.out[0] (.names)                                          0.235     3.056
n_n3344.D[0] (.latch)                                            0.000     3.056
data arrival time                                                          3.056

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3344.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.079


#Path 86
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3055.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1381].in[3] (.names)                                            1.612     2.486
[1381].out[0] (.names)                                           0.235     2.721
n_n3054.in[2] (.names)                                           0.100     2.821
n_n3054.out[0] (.names)                                          0.235     3.056
n_n3055.D[0] (.latch)                                            0.000     3.056
data arrival time                                                          3.056

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3055.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.079


#Path 87
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3089.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1425].in[3] (.names)                                            1.612     2.486
[1425].out[0] (.names)                                           0.235     2.721
n_n3088.in[3] (.names)                                           0.100     2.821
n_n3088.out[0] (.names)                                          0.235     3.056
n_n3089.D[0] (.latch)                                            0.000     3.056
data arrival time                                                          3.056

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3089.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.079


#Path 88
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[971].in[3] (.names)                                             1.612     2.486
[971].out[0] (.names)                                            0.235     2.721
n_n3804.in[3] (.names)                                           0.100     2.821
n_n3804.out[0] (.names)                                          0.235     3.056
n_n3806.D[0] (.latch)                                            0.000     3.056
data arrival time                                                          3.056

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3806.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.079


#Path 89
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3270.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[2027].in[3] (.names)                                            1.612     2.486
[2027].out[0] (.names)                                           0.235     2.721
n_n3269.in[2] (.names)                                           0.100     2.821
n_n3269.out[0] (.names)                                          0.235     3.056
n_n3270.D[0] (.latch)                                            0.000     3.056
data arrival time                                                          3.056

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3270.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.079


#Path 90
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3231.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1940].in[3] (.names)                                            1.612     2.486
[1940].out[0] (.names)                                           0.235     2.721
n_n3230.in[3] (.names)                                           0.100     2.821
n_n3230.out[0] (.names)                                          0.235     3.056
n_n3231.D[0] (.latch)                                            0.000     3.056
data arrival time                                                          3.056

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3231.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.079


#Path 91
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3733.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1932].in[3] (.names)                                            1.612     2.486
[1932].out[0] (.names)                                           0.235     2.721
n_n3732.in[2] (.names)                                           0.100     2.821
n_n3732.out[0] (.names)                                          0.235     3.056
n_n3733.D[0] (.latch)                                            0.000     3.056
data arrival time                                                          3.056

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3733.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.079


#Path 92
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1246].in[3] (.names)                                            1.560     2.433
[1246].out[0] (.names)                                           0.235     2.668
n_n3340.in[2] (.names)                                           0.100     2.768
n_n3340.out[0] (.names)                                          0.235     3.003
n_n3342.D[0] (.latch)                                            0.000     3.003
data arrival time                                                          3.003

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3342.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.003
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.027


#Path 93
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3213.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1447].in[3] (.names)                                            1.560     2.433
[1447].out[0] (.names)                                           0.235     2.668
n_n3212.in[2] (.names)                                           0.100     2.768
n_n3212.out[0] (.names)                                          0.235     3.003
n_n3213.D[0] (.latch)                                            0.000     3.003
data arrival time                                                          3.003

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3213.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.003
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.027


#Path 94
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1463].in[3] (.names)                                            1.530     2.404
[1463].out[0] (.names)                                           0.235     2.639
n_n4234.in[3] (.names)                                           0.100     2.739
n_n4234.out[0] (.names)                                          0.235     2.974
n_n4236.D[0] (.latch)                                            0.000     2.974
data arrival time                                                          2.974

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4236.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.974
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.998


#Path 95
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
[1318].in[3] (.names)                                            0.913     2.390
[1318].out[0] (.names)                                           0.235     2.625
n_n133.in[2] (.names)                                            0.100     2.725
n_n133.out[0] (.names)                                           0.235     2.960
nsr3_14.D[0] (.latch)                                            0.000     2.960
data arrival time                                                          2.960

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_14.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.984


#Path 96
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
n_n4126.in[1] (.names)                                           0.487     1.964
n_n4126.out[0] (.names)                                          0.235     2.199
n_n4124.in[2] (.names)                                           0.487     2.685
n_n4124.out[0] (.names)                                          0.235     2.920
n_n4125.D[0] (.latch)                                            0.000     2.920
data arrival time                                                          2.920

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.920
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.944


#Path 97
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
n_n4126.in[1] (.names)                                           0.487     1.964
n_n4126.out[0] (.names)                                          0.235     2.199
n_n3632.in[2] (.names)                                           0.487     2.685
n_n3632.out[0] (.names)                                          0.235     2.920
n_n3769.D[0] (.latch)                                            0.000     2.920
data arrival time                                                          2.920

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.920
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.944


#Path 98
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
n_n4126.in[1] (.names)                                           0.487     1.964
n_n4126.out[0] (.names)                                          0.235     2.199
n_n4046.in[2] (.names)                                           0.487     2.685
n_n4046.out[0] (.names)                                          0.235     2.920
n_n4047.D[0] (.latch)                                            0.000     2.920
data arrival time                                                          2.920

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.920
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.944


#Path 99
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.503     0.670
[6265].out[0] (.names)                                           0.235     0.905
n_n4367.in[2] (.names)                                           0.337     1.242
n_n4367.out[0] (.names)                                          0.235     1.477
n_n4126.in[1] (.names)                                           0.487     1.964
n_n4126.out[0] (.names)                                          0.235     2.199
n_n3289.in[2] (.names)                                           0.487     2.685
n_n3289.out[0] (.names)                                          0.235     2.920
n_n3901.D[0] (.latch)                                            0.000     2.920
data arrival time                                                          2.920

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.920
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.944


#Path 100
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3985.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.639     0.639
nrq1_3.out[0] (.names)                                           0.235     0.874
[1638].in[3] (.names)                                            1.461     2.335
[1638].out[0] (.names)                                           0.235     2.570
n_n3983.in[2] (.names)                                           0.100     2.670
n_n3983.out[0] (.names)                                          0.235     2.905
n_n3985.D[0] (.latch)                                            0.000     2.905
data arrival time                                                          2.905

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3985.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.905
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.928


#End of timing report
