// Seed: 298306089
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wor id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wand [1 'b0 : -1] id_5;
  assign id_4 = 1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output logic [7:0] id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire _id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout uwire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_24;
  ;
  wire id_25;
  ;
  wire [-1  ==  1 : -1] id_26;
  logic id_27 = id_26 - $clog2(10);
  ;
  module_0 modCall_1 (
      id_5,
      id_21,
      id_5,
      id_9
  );
  assign id_20[id_10] = 1;
  assign id_6 = 1'b0;
endmodule
