----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    14:28:55 03/27/2022 
-- Design Name: 
-- Module Name:    clock_divider - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity clock_divider is
    Port ( clk : in  STD_LOGIC;
           rst : in  STD_LOGIC;
           clock_out : out  STD_LOGIC);
end clock_divider;

architecture Behavioral of clock_divider is

signal count: integer:=1;
signal tmp : std_logic := '0';


begin

process(clk,rst,tmp)
	begin
	if(rst='1') then
		count<=1;
		tmp<='0';
	elsif(clk'event and clk='1') then
		if count=1 then
			tmp <= '0';
			count <= count +1;
		elsif count = 2 then
			tmp <= '1';
			count <= 1;
		end if;
	end if;
	clock_out <= tmp;
end process;


end Behavioral;

