#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027278486cc0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v00000272784ef320_0 .net "PC", 31 0, v00000272784e7780_0;  1 drivers
v00000272784edb60_0 .var "clk", 0 0;
v00000272784ef820_0 .net "clkout", 0 0, L_000002727847fd40;  1 drivers
v00000272784edc00_0 .net "cycles_consumed", 31 0, v00000272784eb2a0_0;  1 drivers
v00000272784edca0_0 .net "regs0", 31 0, L_0000027278480590;  1 drivers
v00000272784eeec0_0 .net "regs1", 31 0, L_00000272784800c0;  1 drivers
v00000272784ef500_0 .net "regs2", 31 0, L_0000027278480130;  1 drivers
v00000272784ef640_0 .net "regs3", 31 0, L_0000027278480280;  1 drivers
v00000272784ee880_0 .net "regs4", 31 0, L_000002727847fcd0;  1 drivers
v00000272784ee6a0_0 .net "regs5", 31 0, L_000002727847fdb0;  1 drivers
v00000272784edd40_0 .var "rst", 0 0;
S_0000027278404450 .scope module, "cpu" "processor" 2 33, 3 4 0, S_0000027278486cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000027278489d80 .param/l "RType" 0 4 2, C4<000000>;
P_0000027278489db8 .param/l "add" 0 4 5, C4<100000>;
P_0000027278489df0 .param/l "addi" 0 4 8, C4<001000>;
P_0000027278489e28 .param/l "addu" 0 4 5, C4<100001>;
P_0000027278489e60 .param/l "and_" 0 4 5, C4<100100>;
P_0000027278489e98 .param/l "andi" 0 4 8, C4<001100>;
P_0000027278489ed0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027278489f08 .param/l "bne" 0 4 10, C4<000101>;
P_0000027278489f40 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000027278489f78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027278489fb0 .param/l "j" 0 4 12, C4<000010>;
P_0000027278489fe8 .param/l "jal" 0 4 12, C4<000011>;
P_000002727848a020 .param/l "jr" 0 4 6, C4<001000>;
P_000002727848a058 .param/l "lw" 0 4 8, C4<100011>;
P_000002727848a090 .param/l "nor_" 0 4 5, C4<100111>;
P_000002727848a0c8 .param/l "or_" 0 4 5, C4<100101>;
P_000002727848a100 .param/l "ori" 0 4 8, C4<001101>;
P_000002727848a138 .param/l "sgt" 0 4 6, C4<101011>;
P_000002727848a170 .param/l "sll" 0 4 6, C4<000000>;
P_000002727848a1a8 .param/l "slt" 0 4 5, C4<101010>;
P_000002727848a1e0 .param/l "slti" 0 4 8, C4<101010>;
P_000002727848a218 .param/l "srl" 0 4 6, C4<000010>;
P_000002727848a250 .param/l "sub" 0 4 5, C4<100010>;
P_000002727848a288 .param/l "subu" 0 4 5, C4<100011>;
P_000002727848a2c0 .param/l "sw" 0 4 8, C4<101011>;
P_000002727848a2f8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002727848a330 .param/l "xori" 0 4 8, C4<001110>;
L_0000027278480830 .functor NOT 1, v00000272784edd40_0, C4<0>, C4<0>, C4<0>;
L_000002727847ff70 .functor NOT 1, v00000272784edd40_0, C4<0>, C4<0>, C4<0>;
L_000002727847ffe0 .functor NOT 1, v00000272784edd40_0, C4<0>, C4<0>, C4<0>;
L_000002727847fe90 .functor NOT 1, v00000272784edd40_0, C4<0>, C4<0>, C4<0>;
L_00000272784809f0 .functor NOT 1, v00000272784edd40_0, C4<0>, C4<0>, C4<0>;
L_00000272784803d0 .functor NOT 1, v00000272784edd40_0, C4<0>, C4<0>, C4<0>;
L_0000027278480050 .functor NOT 1, v00000272784edd40_0, C4<0>, C4<0>, C4<0>;
L_0000027278480a60 .functor NOT 1, v00000272784edd40_0, C4<0>, C4<0>, C4<0>;
L_000002727847fd40 .functor OR 1, v00000272784edb60_0, v0000027278479cb0_0, C4<0>, C4<0>;
L_0000027278480ad0 .functor OR 1, L_00000272784ee7e0, L_00000272784eeb00, C4<0>, C4<0>;
L_00000272784804b0 .functor AND 1, L_00000272785483b0, L_0000027278548450, C4<1>, C4<1>;
L_0000027278480210 .functor NOT 1, v00000272784edd40_0, C4<0>, C4<0>, C4<0>;
L_0000027278480670 .functor OR 1, L_0000027278548e50, L_0000027278548810, C4<0>, C4<0>;
L_000002727847fe20 .functor OR 1, L_0000027278480670, L_00000272785495d0, C4<0>, C4<0>;
L_00000272784801a0 .functor OR 1, L_00000272785497b0, L_0000027278549850, C4<0>, C4<0>;
L_00000272784806e0 .functor AND 1, L_0000027278549710, L_00000272784801a0, C4<1>, C4<1>;
L_000002727843a6b0 .functor OR 1, L_0000027278548db0, L_00000272785489f0, C4<0>, C4<0>;
L_000002727843ac60 .functor AND 1, L_0000027278548b30, L_000002727843a6b0, C4<1>, C4<1>;
L_000002727854e3e0 .functor NOT 1, L_000002727847fd40, C4<0>, C4<0>, C4<0>;
v00000272784e71e0_0 .net "ALUOp", 3 0, v000002727847a110_0;  1 drivers
v00000272784e7500_0 .net "ALUResult", 31 0, v000002727849de80_0;  1 drivers
v00000272784e8fe0_0 .net "ALUSrc", 0 0, v000002727847a2f0_0;  1 drivers
v00000272784e7280_0 .net "ALUin2", 31 0, L_00000272785488b0;  1 drivers
v00000272784e8e00_0 .net "MemReadEn", 0 0, v000002727847bab0_0;  1 drivers
v00000272784e8ea0_0 .net "MemWriteEn", 0 0, v000002727847ac50_0;  1 drivers
v00000272784e8040_0 .net "MemtoReg", 0 0, v000002727847bb50_0;  1 drivers
v00000272784e89a0_0 .net "PC", 31 0, v00000272784e7780_0;  alias, 1 drivers
v00000272784e7c80_0 .net "PCPlus1", 31 0, L_00000272784ee740;  1 drivers
v00000272784e85e0_0 .net "PCsrc", 1 0, v000002727849dac0_0;  1 drivers
v00000272784e8a40_0 .net "RegDst", 0 0, v000002727847ba10_0;  1 drivers
v00000272784e78c0_0 .net "RegWriteEn", 0 0, v000002727847a890_0;  1 drivers
v00000272784e8400_0 .net "WriteRegister", 4 0, L_00000272785493f0;  1 drivers
v00000272784e8720_0 .net *"_ivl_0", 0 0, L_0000027278480830;  1 drivers
L_00000272784ef990 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000272784e7140_0 .net/2u *"_ivl_10", 4 0, L_00000272784ef990;  1 drivers
L_00000272784efd80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784e7820_0 .net *"_ivl_101", 15 0, L_00000272784efd80;  1 drivers
v00000272784e7960_0 .net *"_ivl_102", 31 0, L_0000027278548bd0;  1 drivers
L_00000272784efdc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784e8f40_0 .net *"_ivl_105", 25 0, L_00000272784efdc8;  1 drivers
L_00000272784efe10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784e87c0_0 .net/2u *"_ivl_106", 31 0, L_00000272784efe10;  1 drivers
v00000272784e7a00_0 .net *"_ivl_108", 0 0, L_00000272785483b0;  1 drivers
L_00000272784efe58 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000272784e75a0_0 .net/2u *"_ivl_110", 5 0, L_00000272784efe58;  1 drivers
v00000272784e7dc0_0 .net *"_ivl_112", 0 0, L_0000027278548450;  1 drivers
v00000272784e8d60_0 .net *"_ivl_115", 0 0, L_00000272784804b0;  1 drivers
v00000272784e7aa0_0 .net *"_ivl_116", 47 0, L_0000027278549170;  1 drivers
L_00000272784efea0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784e8860_0 .net *"_ivl_119", 15 0, L_00000272784efea0;  1 drivers
L_00000272784ef9d8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000272784e7b40_0 .net/2u *"_ivl_12", 5 0, L_00000272784ef9d8;  1 drivers
v00000272784e7460_0 .net *"_ivl_120", 47 0, L_00000272785484f0;  1 drivers
L_00000272784efee8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784e7be0_0 .net *"_ivl_123", 15 0, L_00000272784efee8;  1 drivers
v00000272784e7d20_0 .net *"_ivl_125", 0 0, L_0000027278547e10;  1 drivers
v00000272784e7e60_0 .net *"_ivl_126", 31 0, L_0000027278548130;  1 drivers
v00000272784e82c0_0 .net *"_ivl_128", 47 0, L_0000027278549670;  1 drivers
v00000272784e7f00_0 .net *"_ivl_130", 47 0, L_0000027278547eb0;  1 drivers
v00000272784e73c0_0 .net *"_ivl_132", 47 0, L_00000272785492b0;  1 drivers
v00000272784e8540_0 .net *"_ivl_134", 47 0, L_00000272785481d0;  1 drivers
L_00000272784eff30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000272784e8900_0 .net/2u *"_ivl_138", 1 0, L_00000272784eff30;  1 drivers
v00000272784e8ae0_0 .net *"_ivl_14", 0 0, L_00000272784eeba0;  1 drivers
v00000272784e7fa0_0 .net *"_ivl_140", 0 0, L_0000027278547f50;  1 drivers
L_00000272784eff78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000272784e8360_0 .net/2u *"_ivl_142", 1 0, L_00000272784eff78;  1 drivers
v00000272784e7320_0 .net *"_ivl_144", 0 0, L_0000027278549210;  1 drivers
L_00000272784effc0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000272784e8c20_0 .net/2u *"_ivl_146", 1 0, L_00000272784effc0;  1 drivers
v00000272784e84a0_0 .net *"_ivl_148", 0 0, L_0000027278547ff0;  1 drivers
L_00000272784f0008 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000272784e8cc0_0 .net/2u *"_ivl_150", 31 0, L_00000272784f0008;  1 drivers
L_00000272784f0050 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000272784e98d0_0 .net/2u *"_ivl_152", 31 0, L_00000272784f0050;  1 drivers
v00000272784e9dd0_0 .net *"_ivl_154", 31 0, L_0000027278548090;  1 drivers
v00000272784ead70_0 .net *"_ivl_156", 31 0, L_0000027278547d70;  1 drivers
L_00000272784efa20 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000272784e9f10_0 .net/2u *"_ivl_16", 4 0, L_00000272784efa20;  1 drivers
v00000272784e9970_0 .net *"_ivl_160", 0 0, L_0000027278480210;  1 drivers
L_00000272784f00e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784ea7d0_0 .net/2u *"_ivl_162", 31 0, L_00000272784f00e0;  1 drivers
L_00000272784f01b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000272784e9470_0 .net/2u *"_ivl_166", 5 0, L_00000272784f01b8;  1 drivers
v00000272784e9510_0 .net *"_ivl_168", 0 0, L_0000027278548e50;  1 drivers
L_00000272784f0200 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000272784ea230_0 .net/2u *"_ivl_170", 5 0, L_00000272784f0200;  1 drivers
v00000272784e9b50_0 .net *"_ivl_172", 0 0, L_0000027278548810;  1 drivers
v00000272784e93d0_0 .net *"_ivl_175", 0 0, L_0000027278480670;  1 drivers
L_00000272784f0248 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000272784ea370_0 .net/2u *"_ivl_176", 5 0, L_00000272784f0248;  1 drivers
v00000272784eae10_0 .net *"_ivl_178", 0 0, L_00000272785495d0;  1 drivers
v00000272784ea0f0_0 .net *"_ivl_181", 0 0, L_000002727847fe20;  1 drivers
L_00000272784f0290 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784ea5f0_0 .net/2u *"_ivl_182", 15 0, L_00000272784f0290;  1 drivers
v00000272784e95b0_0 .net *"_ivl_184", 31 0, L_0000027278548630;  1 drivers
v00000272784ea690_0 .net *"_ivl_187", 0 0, L_00000272785486d0;  1 drivers
v00000272784eaaf0_0 .net *"_ivl_188", 15 0, L_0000027278548770;  1 drivers
v00000272784ea2d0_0 .net *"_ivl_19", 4 0, L_00000272784ee100;  1 drivers
v00000272784ea870_0 .net *"_ivl_190", 31 0, L_00000272785479b0;  1 drivers
v00000272784e9bf0_0 .net *"_ivl_194", 31 0, L_0000027278549530;  1 drivers
L_00000272784f02d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784ea730_0 .net *"_ivl_197", 25 0, L_00000272784f02d8;  1 drivers
L_00000272784f0320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784e9c90_0 .net/2u *"_ivl_198", 31 0, L_00000272784f0320;  1 drivers
L_00000272784ef948 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000272784e9650_0 .net/2u *"_ivl_2", 5 0, L_00000272784ef948;  1 drivers
v00000272784ea410_0 .net *"_ivl_20", 4 0, L_00000272784ed980;  1 drivers
v00000272784e9d30_0 .net *"_ivl_200", 0 0, L_0000027278549710;  1 drivers
L_00000272784f0368 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000272784ea4b0_0 .net/2u *"_ivl_202", 5 0, L_00000272784f0368;  1 drivers
v00000272784e9a10_0 .net *"_ivl_204", 0 0, L_00000272785497b0;  1 drivers
L_00000272784f03b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000272784ea910_0 .net/2u *"_ivl_206", 5 0, L_00000272784f03b0;  1 drivers
v00000272784e9e70_0 .net *"_ivl_208", 0 0, L_0000027278549850;  1 drivers
v00000272784ea9b0_0 .net *"_ivl_211", 0 0, L_00000272784801a0;  1 drivers
v00000272784e9fb0_0 .net *"_ivl_213", 0 0, L_00000272784806e0;  1 drivers
L_00000272784f03f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000272784eaff0_0 .net/2u *"_ivl_214", 5 0, L_00000272784f03f8;  1 drivers
v00000272784ea550_0 .net *"_ivl_216", 0 0, L_0000027278549030;  1 drivers
L_00000272784f0440 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000272784e96f0_0 .net/2u *"_ivl_218", 31 0, L_00000272784f0440;  1 drivers
v00000272784ea050_0 .net *"_ivl_220", 31 0, L_0000027278547a50;  1 drivers
v00000272784eaa50_0 .net *"_ivl_224", 31 0, L_0000027278548950;  1 drivers
L_00000272784f0488 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784e9790_0 .net *"_ivl_227", 25 0, L_00000272784f0488;  1 drivers
L_00000272784f04d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784e9830_0 .net/2u *"_ivl_228", 31 0, L_00000272784f04d0;  1 drivers
v00000272784ea190_0 .net *"_ivl_230", 0 0, L_0000027278548b30;  1 drivers
L_00000272784f0518 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000272784e9ab0_0 .net/2u *"_ivl_232", 5 0, L_00000272784f0518;  1 drivers
v00000272784eab90_0 .net *"_ivl_234", 0 0, L_0000027278548db0;  1 drivers
L_00000272784f0560 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000272784eac30_0 .net/2u *"_ivl_236", 5 0, L_00000272784f0560;  1 drivers
v00000272784eacd0_0 .net *"_ivl_238", 0 0, L_00000272785489f0;  1 drivers
v00000272784eaeb0_0 .net *"_ivl_24", 0 0, L_000002727847ffe0;  1 drivers
v00000272784eaf50_0 .net *"_ivl_241", 0 0, L_000002727843a6b0;  1 drivers
v00000272784e9150_0 .net *"_ivl_243", 0 0, L_000002727843ac60;  1 drivers
L_00000272784f05a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000272784e91f0_0 .net/2u *"_ivl_244", 5 0, L_00000272784f05a8;  1 drivers
v00000272784e9290_0 .net *"_ivl_246", 0 0, L_0000027278548f90;  1 drivers
v00000272784e9330_0 .net *"_ivl_248", 31 0, L_000002727854d850;  1 drivers
L_00000272784efa68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000272784ec880_0 .net/2u *"_ivl_26", 4 0, L_00000272784efa68;  1 drivers
v00000272784eb840_0 .net *"_ivl_29", 4 0, L_00000272784ee1a0;  1 drivers
v00000272784ec600_0 .net *"_ivl_32", 0 0, L_000002727847fe90;  1 drivers
L_00000272784efab0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000272784eb5c0_0 .net/2u *"_ivl_34", 4 0, L_00000272784efab0;  1 drivers
v00000272784ebca0_0 .net *"_ivl_37", 4 0, L_00000272784ef1e0;  1 drivers
v00000272784ec740_0 .net *"_ivl_40", 0 0, L_00000272784809f0;  1 drivers
L_00000272784efaf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784ec060_0 .net/2u *"_ivl_42", 15 0, L_00000272784efaf8;  1 drivers
v00000272784ed000_0 .net *"_ivl_45", 15 0, L_00000272784ef460;  1 drivers
v00000272784ec6a0_0 .net *"_ivl_48", 0 0, L_00000272784803d0;  1 drivers
v00000272784eb160_0 .net *"_ivl_5", 5 0, L_00000272784ef5a0;  1 drivers
L_00000272784efb40 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784eb7a0_0 .net/2u *"_ivl_50", 36 0, L_00000272784efb40;  1 drivers
L_00000272784efb88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784ec9c0_0 .net/2u *"_ivl_52", 31 0, L_00000272784efb88;  1 drivers
v00000272784ebde0_0 .net *"_ivl_55", 4 0, L_00000272784ee920;  1 drivers
v00000272784ece20_0 .net *"_ivl_56", 36 0, L_00000272784ef6e0;  1 drivers
v00000272784eb200_0 .net *"_ivl_58", 36 0, L_00000272784ee2e0;  1 drivers
v00000272784ec560_0 .net *"_ivl_62", 0 0, L_0000027278480050;  1 drivers
L_00000272784efbd0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000272784ec380_0 .net/2u *"_ivl_64", 5 0, L_00000272784efbd0;  1 drivers
v00000272784eb700_0 .net *"_ivl_67", 5 0, L_00000272784ee420;  1 drivers
v00000272784ebfc0_0 .net *"_ivl_70", 0 0, L_0000027278480a60;  1 drivers
L_00000272784efc18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784ec4c0_0 .net/2u *"_ivl_72", 57 0, L_00000272784efc18;  1 drivers
L_00000272784efc60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272784ec7e0_0 .net/2u *"_ivl_74", 31 0, L_00000272784efc60;  1 drivers
v00000272784eb8e0_0 .net *"_ivl_77", 25 0, L_00000272784ee9c0;  1 drivers
v00000272784ec2e0_0 .net *"_ivl_78", 57 0, L_00000272784ef280;  1 drivers
v00000272784eb980_0 .net *"_ivl_8", 0 0, L_000002727847ff70;  1 drivers
v00000272784ec920_0 .net *"_ivl_80", 57 0, L_00000272784ee560;  1 drivers
L_00000272784efca8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000272784eca60_0 .net/2u *"_ivl_84", 31 0, L_00000272784efca8;  1 drivers
L_00000272784efcf0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000272784ecc40_0 .net/2u *"_ivl_88", 5 0, L_00000272784efcf0;  1 drivers
v00000272784eba20_0 .net *"_ivl_90", 0 0, L_00000272784ee7e0;  1 drivers
L_00000272784efd38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000272784ecb00_0 .net/2u *"_ivl_92", 5 0, L_00000272784efd38;  1 drivers
v00000272784ecba0_0 .net *"_ivl_94", 0 0, L_00000272784eeb00;  1 drivers
v00000272784ebac0_0 .net *"_ivl_97", 0 0, L_0000027278480ad0;  1 drivers
v00000272784ec100_0 .net *"_ivl_98", 47 0, L_00000272785490d0;  1 drivers
v00000272784ebe80_0 .net "adderResult", 31 0, L_0000027278547b90;  1 drivers
v00000272784ecce0_0 .net "address", 31 0, L_00000272784ee600;  1 drivers
v00000272784ecd80_0 .net "clk", 0 0, L_000002727847fd40;  alias, 1 drivers
v00000272784eb2a0_0 .var "cycles_consumed", 31 0;
o00000272784a1888 .functor BUFZ 1, C4<z>; HiZ drive
v00000272784eb3e0_0 .net "excep_flag", 0 0, o00000272784a1888;  0 drivers
v00000272784eb340_0 .net "extImm", 31 0, L_0000027278548a90;  1 drivers
v00000272784eb480_0 .net "funct", 5 0, L_00000272784eef60;  1 drivers
v00000272784ebf20_0 .net "hlt", 0 0, v0000027278479cb0_0;  1 drivers
v00000272784ec1a0_0 .net "imm", 15 0, L_00000272784eda20;  1 drivers
v00000272784ebb60_0 .net "immediate", 31 0, L_0000027278547af0;  1 drivers
v00000272784ecec0_0 .net "input_clk", 0 0, v00000272784edb60_0;  1 drivers
v00000272784eb520_0 .net "instruction", 31 0, L_0000027278548310;  1 drivers
v00000272784ec240_0 .net "memoryReadData", 31 0, v00000272784e80e0_0;  1 drivers
v00000272784eb660_0 .net "nextPC", 31 0, L_0000027278548270;  1 drivers
v00000272784ecf60_0 .net "opcode", 5 0, L_00000272784ef0a0;  1 drivers
v00000272784ebd40_0 .net "rd", 4 0, L_00000272784ef140;  1 drivers
v00000272784ec420_0 .net "readData1", 31 0, L_0000027278480520;  1 drivers
v00000272784ebc00_0 .net "readData1_w", 31 0, L_000002727854cf90;  1 drivers
v00000272784eed80_0 .net "readData2", 31 0, L_0000027278480440;  1 drivers
v00000272784ef000_0 .net "regs0", 31 0, L_0000027278480590;  alias, 1 drivers
v00000272784edfc0_0 .net "regs1", 31 0, L_00000272784800c0;  alias, 1 drivers
v00000272784eece0_0 .net "regs2", 31 0, L_0000027278480130;  alias, 1 drivers
v00000272784edf20_0 .net "regs3", 31 0, L_0000027278480280;  alias, 1 drivers
v00000272784ede80_0 .net "regs4", 31 0, L_000002727847fcd0;  alias, 1 drivers
v00000272784eec40_0 .net "regs5", 31 0, L_000002727847fdb0;  alias, 1 drivers
v00000272784ee060_0 .net "rs", 4 0, L_00000272784ee240;  1 drivers
v00000272784edac0_0 .net "rst", 0 0, v00000272784edd40_0;  1 drivers
v00000272784eee20_0 .net "rt", 4 0, L_00000272784ef780;  1 drivers
v00000272784ef3c0_0 .net "shamt", 31 0, L_00000272784ee380;  1 drivers
v00000272784eea60_0 .net "wire_instruction", 31 0, L_0000027278480b40;  1 drivers
v00000272784edde0_0 .net "writeData", 31 0, L_000002727854c770;  1 drivers
v00000272784ee4c0_0 .net "zero", 0 0, L_000002727854c9f0;  1 drivers
L_00000272784ef5a0 .part L_0000027278548310, 26, 6;
L_00000272784ef0a0 .functor MUXZ 6, L_00000272784ef5a0, L_00000272784ef948, L_0000027278480830, C4<>;
L_00000272784eeba0 .cmp/eq 6, L_00000272784ef0a0, L_00000272784ef9d8;
L_00000272784ee100 .part L_0000027278548310, 11, 5;
L_00000272784ed980 .functor MUXZ 5, L_00000272784ee100, L_00000272784efa20, L_00000272784eeba0, C4<>;
L_00000272784ef140 .functor MUXZ 5, L_00000272784ed980, L_00000272784ef990, L_000002727847ff70, C4<>;
L_00000272784ee1a0 .part L_0000027278548310, 21, 5;
L_00000272784ee240 .functor MUXZ 5, L_00000272784ee1a0, L_00000272784efa68, L_000002727847ffe0, C4<>;
L_00000272784ef1e0 .part L_0000027278548310, 16, 5;
L_00000272784ef780 .functor MUXZ 5, L_00000272784ef1e0, L_00000272784efab0, L_000002727847fe90, C4<>;
L_00000272784ef460 .part L_0000027278548310, 0, 16;
L_00000272784eda20 .functor MUXZ 16, L_00000272784ef460, L_00000272784efaf8, L_00000272784809f0, C4<>;
L_00000272784ee920 .part L_0000027278548310, 6, 5;
L_00000272784ef6e0 .concat [ 5 32 0 0], L_00000272784ee920, L_00000272784efb88;
L_00000272784ee2e0 .functor MUXZ 37, L_00000272784ef6e0, L_00000272784efb40, L_00000272784803d0, C4<>;
L_00000272784ee380 .part L_00000272784ee2e0, 0, 32;
L_00000272784ee420 .part L_0000027278548310, 0, 6;
L_00000272784eef60 .functor MUXZ 6, L_00000272784ee420, L_00000272784efbd0, L_0000027278480050, C4<>;
L_00000272784ee9c0 .part L_0000027278548310, 0, 26;
L_00000272784ef280 .concat [ 26 32 0 0], L_00000272784ee9c0, L_00000272784efc60;
L_00000272784ee560 .functor MUXZ 58, L_00000272784ef280, L_00000272784efc18, L_0000027278480a60, C4<>;
L_00000272784ee600 .part L_00000272784ee560, 0, 32;
L_00000272784ee740 .arith/sum 32, v00000272784e7780_0, L_00000272784efca8;
L_00000272784ee7e0 .cmp/eq 6, L_00000272784ef0a0, L_00000272784efcf0;
L_00000272784eeb00 .cmp/eq 6, L_00000272784ef0a0, L_00000272784efd38;
L_00000272785490d0 .concat [ 32 16 0 0], L_00000272784ee600, L_00000272784efd80;
L_0000027278548bd0 .concat [ 6 26 0 0], L_00000272784ef0a0, L_00000272784efdc8;
L_00000272785483b0 .cmp/eq 32, L_0000027278548bd0, L_00000272784efe10;
L_0000027278548450 .cmp/eq 6, L_00000272784eef60, L_00000272784efe58;
L_0000027278549170 .concat [ 32 16 0 0], L_0000027278480520, L_00000272784efea0;
L_00000272785484f0 .concat [ 32 16 0 0], v00000272784e7780_0, L_00000272784efee8;
L_0000027278547e10 .part L_00000272784eda20, 15, 1;
LS_0000027278548130_0_0 .concat [ 1 1 1 1], L_0000027278547e10, L_0000027278547e10, L_0000027278547e10, L_0000027278547e10;
LS_0000027278548130_0_4 .concat [ 1 1 1 1], L_0000027278547e10, L_0000027278547e10, L_0000027278547e10, L_0000027278547e10;
LS_0000027278548130_0_8 .concat [ 1 1 1 1], L_0000027278547e10, L_0000027278547e10, L_0000027278547e10, L_0000027278547e10;
LS_0000027278548130_0_12 .concat [ 1 1 1 1], L_0000027278547e10, L_0000027278547e10, L_0000027278547e10, L_0000027278547e10;
LS_0000027278548130_0_16 .concat [ 1 1 1 1], L_0000027278547e10, L_0000027278547e10, L_0000027278547e10, L_0000027278547e10;
LS_0000027278548130_0_20 .concat [ 1 1 1 1], L_0000027278547e10, L_0000027278547e10, L_0000027278547e10, L_0000027278547e10;
LS_0000027278548130_0_24 .concat [ 1 1 1 1], L_0000027278547e10, L_0000027278547e10, L_0000027278547e10, L_0000027278547e10;
LS_0000027278548130_0_28 .concat [ 1 1 1 1], L_0000027278547e10, L_0000027278547e10, L_0000027278547e10, L_0000027278547e10;
LS_0000027278548130_1_0 .concat [ 4 4 4 4], LS_0000027278548130_0_0, LS_0000027278548130_0_4, LS_0000027278548130_0_8, LS_0000027278548130_0_12;
LS_0000027278548130_1_4 .concat [ 4 4 4 4], LS_0000027278548130_0_16, LS_0000027278548130_0_20, LS_0000027278548130_0_24, LS_0000027278548130_0_28;
L_0000027278548130 .concat [ 16 16 0 0], LS_0000027278548130_1_0, LS_0000027278548130_1_4;
L_0000027278549670 .concat [ 16 32 0 0], L_00000272784eda20, L_0000027278548130;
L_0000027278547eb0 .arith/sum 48, L_00000272785484f0, L_0000027278549670;
L_00000272785492b0 .functor MUXZ 48, L_0000027278547eb0, L_0000027278549170, L_00000272784804b0, C4<>;
L_00000272785481d0 .functor MUXZ 48, L_00000272785492b0, L_00000272785490d0, L_0000027278480ad0, C4<>;
L_0000027278547b90 .part L_00000272785481d0, 0, 32;
L_0000027278547f50 .cmp/eq 2, v000002727849dac0_0, L_00000272784eff30;
L_0000027278549210 .cmp/eq 2, v000002727849dac0_0, L_00000272784eff78;
L_0000027278547ff0 .cmp/eq 2, v000002727849dac0_0, L_00000272784effc0;
L_0000027278548090 .functor MUXZ 32, L_00000272784f0050, L_00000272784f0008, L_0000027278547ff0, C4<>;
L_0000027278547d70 .functor MUXZ 32, L_0000027278548090, L_0000027278547b90, L_0000027278549210, C4<>;
L_0000027278548270 .functor MUXZ 32, L_0000027278547d70, L_00000272784ee740, L_0000027278547f50, C4<>;
L_0000027278548310 .functor MUXZ 32, L_0000027278480b40, L_00000272784f00e0, L_0000027278480210, C4<>;
L_0000027278548e50 .cmp/eq 6, L_00000272784ef0a0, L_00000272784f01b8;
L_0000027278548810 .cmp/eq 6, L_00000272784ef0a0, L_00000272784f0200;
L_00000272785495d0 .cmp/eq 6, L_00000272784ef0a0, L_00000272784f0248;
L_0000027278548630 .concat [ 16 16 0 0], L_00000272784eda20, L_00000272784f0290;
L_00000272785486d0 .part L_00000272784eda20, 15, 1;
LS_0000027278548770_0_0 .concat [ 1 1 1 1], L_00000272785486d0, L_00000272785486d0, L_00000272785486d0, L_00000272785486d0;
LS_0000027278548770_0_4 .concat [ 1 1 1 1], L_00000272785486d0, L_00000272785486d0, L_00000272785486d0, L_00000272785486d0;
LS_0000027278548770_0_8 .concat [ 1 1 1 1], L_00000272785486d0, L_00000272785486d0, L_00000272785486d0, L_00000272785486d0;
LS_0000027278548770_0_12 .concat [ 1 1 1 1], L_00000272785486d0, L_00000272785486d0, L_00000272785486d0, L_00000272785486d0;
L_0000027278548770 .concat [ 4 4 4 4], LS_0000027278548770_0_0, LS_0000027278548770_0_4, LS_0000027278548770_0_8, LS_0000027278548770_0_12;
L_00000272785479b0 .concat [ 16 16 0 0], L_00000272784eda20, L_0000027278548770;
L_0000027278548a90 .functor MUXZ 32, L_00000272785479b0, L_0000027278548630, L_000002727847fe20, C4<>;
L_0000027278549530 .concat [ 6 26 0 0], L_00000272784ef0a0, L_00000272784f02d8;
L_0000027278549710 .cmp/eq 32, L_0000027278549530, L_00000272784f0320;
L_00000272785497b0 .cmp/eq 6, L_00000272784eef60, L_00000272784f0368;
L_0000027278549850 .cmp/eq 6, L_00000272784eef60, L_00000272784f03b0;
L_0000027278549030 .cmp/eq 6, L_00000272784ef0a0, L_00000272784f03f8;
L_0000027278547a50 .functor MUXZ 32, L_0000027278548a90, L_00000272784f0440, L_0000027278549030, C4<>;
L_0000027278547af0 .functor MUXZ 32, L_0000027278547a50, L_00000272784ee380, L_00000272784806e0, C4<>;
L_0000027278548950 .concat [ 6 26 0 0], L_00000272784ef0a0, L_00000272784f0488;
L_0000027278548b30 .cmp/eq 32, L_0000027278548950, L_00000272784f04d0;
L_0000027278548db0 .cmp/eq 6, L_00000272784eef60, L_00000272784f0518;
L_00000272785489f0 .cmp/eq 6, L_00000272784eef60, L_00000272784f0560;
L_0000027278548f90 .cmp/eq 6, L_00000272784ef0a0, L_00000272784f05a8;
L_000002727854d850 .functor MUXZ 32, L_0000027278480520, v00000272784e7780_0, L_0000027278548f90, C4<>;
L_000002727854cf90 .functor MUXZ 32, L_000002727854d850, L_0000027278480440, L_000002727843ac60, C4<>;
S_00000272784046a0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000027278404450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002727846aee0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027278480750 .functor NOT 1, v000002727847a2f0_0, C4<0>, C4<0>, C4<0>;
v000002727847b790_0 .net *"_ivl_0", 0 0, L_0000027278480750;  1 drivers
v000002727847b8d0_0 .net "in1", 31 0, L_0000027278480440;  alias, 1 drivers
v0000027278479fd0_0 .net "in2", 31 0, L_0000027278547af0;  alias, 1 drivers
v000002727847a7f0_0 .net "out", 31 0, L_00000272785488b0;  alias, 1 drivers
v000002727847a070_0 .net "s", 0 0, v000002727847a2f0_0;  alias, 1 drivers
L_00000272785488b0 .functor MUXZ 32, L_0000027278547af0, L_0000027278480440, L_0000027278480750, C4<>;
S_0000027278421830 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000027278404450;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002727849c3d0 .param/l "RType" 0 4 2, C4<000000>;
P_000002727849c408 .param/l "add" 0 4 5, C4<100000>;
P_000002727849c440 .param/l "addi" 0 4 8, C4<001000>;
P_000002727849c478 .param/l "addu" 0 4 5, C4<100001>;
P_000002727849c4b0 .param/l "and_" 0 4 5, C4<100100>;
P_000002727849c4e8 .param/l "andi" 0 4 8, C4<001100>;
P_000002727849c520 .param/l "beq" 0 4 10, C4<000100>;
P_000002727849c558 .param/l "bne" 0 4 10, C4<000101>;
P_000002727849c590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002727849c5c8 .param/l "j" 0 4 12, C4<000010>;
P_000002727849c600 .param/l "jal" 0 4 12, C4<000011>;
P_000002727849c638 .param/l "jr" 0 4 6, C4<001000>;
P_000002727849c670 .param/l "lw" 0 4 8, C4<100011>;
P_000002727849c6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002727849c6e0 .param/l "or_" 0 4 5, C4<100101>;
P_000002727849c718 .param/l "ori" 0 4 8, C4<001101>;
P_000002727849c750 .param/l "sgt" 0 4 6, C4<101011>;
P_000002727849c788 .param/l "sll" 0 4 6, C4<000000>;
P_000002727849c7c0 .param/l "slt" 0 4 5, C4<101010>;
P_000002727849c7f8 .param/l "slti" 0 4 8, C4<101010>;
P_000002727849c830 .param/l "srl" 0 4 6, C4<000010>;
P_000002727849c868 .param/l "sub" 0 4 5, C4<100010>;
P_000002727849c8a0 .param/l "subu" 0 4 5, C4<100011>;
P_000002727849c8d8 .param/l "sw" 0 4 8, C4<101011>;
P_000002727849c910 .param/l "xor_" 0 4 5, C4<100110>;
P_000002727849c948 .param/l "xori" 0 4 8, C4<001110>;
v000002727847a110_0 .var "ALUOp", 3 0;
v000002727847a2f0_0 .var "ALUSrc", 0 0;
v000002727847bab0_0 .var "MemReadEn", 0 0;
v000002727847ac50_0 .var "MemWriteEn", 0 0;
v000002727847bb50_0 .var "MemtoReg", 0 0;
v000002727847ba10_0 .var "RegDst", 0 0;
v000002727847a890_0 .var "RegWriteEn", 0 0;
v000002727847ab10_0 .net "funct", 5 0, L_00000272784eef60;  alias, 1 drivers
v0000027278479cb0_0 .var "hlt", 0 0;
v000002727847a390_0 .net "opcode", 5 0, L_00000272784ef0a0;  alias, 1 drivers
v000002727847a930_0 .net "rst", 0 0, v00000272784edd40_0;  alias, 1 drivers
E_000002727846b5e0 .event anyedge, v000002727847a930_0, v000002727847a390_0, v000002727847ab10_0;
S_0000027278421a80 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_0000027278404450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002727846b6e0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000027278480b40 .functor BUFZ 32, L_0000027278548c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002727847a9d0_0 .net "Data_Out", 31 0, L_0000027278480b40;  alias, 1 drivers
v0000027278479d50 .array "InstMem", 0 1023, 31 0;
v000002727847acf0_0 .net *"_ivl_0", 31 0, L_0000027278548c70;  1 drivers
v000002727847a430_0 .net *"_ivl_3", 9 0, L_0000027278548d10;  1 drivers
v000002727847a610_0 .net *"_ivl_4", 11 0, L_0000027278549350;  1 drivers
L_00000272784f0098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002727847ad90_0 .net *"_ivl_7", 1 0, L_00000272784f0098;  1 drivers
v000002727847ae30_0 .net "addr", 31 0, v00000272784e7780_0;  alias, 1 drivers
v000002727844fee0_0 .var/i "i", 31 0;
L_0000027278548c70 .array/port v0000027278479d50, L_0000027278549350;
L_0000027278548d10 .part v00000272784e7780_0, 0, 10;
L_0000027278549350 .concat [ 10 2 0 0], L_0000027278548d10, L_00000272784f0098;
S_0000027278401af0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000027278404450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000027278480520 .functor BUFZ 32, L_0000027278549490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027278480440 .functor BUFZ 32, L_0000027278547c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002727849d520_1 .array/port v000002727849d520, 1;
L_0000027278480590 .functor BUFZ 32, v000002727849d520_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002727849d520_2 .array/port v000002727849d520, 2;
L_00000272784800c0 .functor BUFZ 32, v000002727849d520_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002727849d520_3 .array/port v000002727849d520, 3;
L_0000027278480130 .functor BUFZ 32, v000002727849d520_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002727849d520_4 .array/port v000002727849d520, 4;
L_0000027278480280 .functor BUFZ 32, v000002727849d520_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002727849d520_5 .array/port v000002727849d520, 5;
L_000002727847fcd0 .functor BUFZ 32, v000002727849d520_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002727849d520_6 .array/port v000002727849d520, 6;
L_000002727847fdb0 .functor BUFZ 32, v000002727849d520_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002727849cd00_0 .net *"_ivl_0", 31 0, L_0000027278549490;  1 drivers
v000002727849cbc0_0 .net *"_ivl_10", 6 0, L_0000027278547cd0;  1 drivers
L_00000272784f0170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002727849e7e0_0 .net *"_ivl_13", 1 0, L_00000272784f0170;  1 drivers
v000002727849cee0_0 .net *"_ivl_2", 6 0, L_0000027278548590;  1 drivers
L_00000272784f0128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002727849cda0_0 .net *"_ivl_5", 1 0, L_00000272784f0128;  1 drivers
v000002727849d3e0_0 .net *"_ivl_8", 31 0, L_0000027278547c30;  1 drivers
v000002727849ce40_0 .net "clk", 0 0, L_000002727847fd40;  alias, 1 drivers
v000002727849cf80_0 .var/i "i", 31 0;
v000002727849dfc0_0 .net "readData1", 31 0, L_0000027278480520;  alias, 1 drivers
v000002727849e740_0 .net "readData2", 31 0, L_0000027278480440;  alias, 1 drivers
v000002727849d2a0_0 .net "readRegister1", 4 0, L_00000272784ee240;  alias, 1 drivers
v000002727849e240_0 .net "readRegister2", 4 0, L_00000272784ef780;  alias, 1 drivers
v000002727849d520 .array "registers", 31 0, 31 0;
v000002727849cc60_0 .net "regs0", 31 0, L_0000027278480590;  alias, 1 drivers
v000002727849d480_0 .net "regs1", 31 0, L_00000272784800c0;  alias, 1 drivers
v000002727849d020_0 .net "regs2", 31 0, L_0000027278480130;  alias, 1 drivers
v000002727849e100_0 .net "regs3", 31 0, L_0000027278480280;  alias, 1 drivers
v000002727849d0c0_0 .net "regs4", 31 0, L_000002727847fcd0;  alias, 1 drivers
v000002727849e880_0 .net "regs5", 31 0, L_000002727847fdb0;  alias, 1 drivers
v000002727849e600_0 .net "rst", 0 0, v00000272784edd40_0;  alias, 1 drivers
v000002727849dde0_0 .net "we", 0 0, v000002727847a890_0;  alias, 1 drivers
v000002727849d5c0_0 .net "writeData", 31 0, L_000002727854c770;  alias, 1 drivers
v000002727849e1a0_0 .net "writeRegister", 4 0, L_00000272785493f0;  alias, 1 drivers
E_000002727846b720/0 .event negedge, v000002727847a930_0;
E_000002727846b720/1 .event posedge, v000002727849ce40_0;
E_000002727846b720 .event/or E_000002727846b720/0, E_000002727846b720/1;
L_0000027278549490 .array/port v000002727849d520, L_0000027278548590;
L_0000027278548590 .concat [ 5 2 0 0], L_00000272784ee240, L_00000272784f0128;
L_0000027278547c30 .array/port v000002727849d520, L_0000027278547cd0;
L_0000027278547cd0 .concat [ 5 2 0 0], L_00000272784ef780, L_00000272784f0170;
S_0000027278401d80 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000027278401af0;
 .timescale 0 0;
v0000027278450ca0_0 .var/i "i", 31 0;
S_00000272783edd70 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000027278404450;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002727846b760 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000027278480bb0 .functor NOT 1, v000002727847ba10_0, C4<0>, C4<0>, C4<0>;
v000002727849c9e0_0 .net *"_ivl_0", 0 0, L_0000027278480bb0;  1 drivers
v000002727849d660_0 .net "in1", 4 0, L_00000272784ef780;  alias, 1 drivers
v000002727849e6a0_0 .net "in2", 4 0, L_00000272784ef140;  alias, 1 drivers
v000002727849dca0_0 .net "out", 4 0, L_00000272785493f0;  alias, 1 drivers
v000002727849d700_0 .net "s", 0 0, v000002727847ba10_0;  alias, 1 drivers
L_00000272785493f0 .functor MUXZ 5, L_00000272784ef140, L_00000272784ef780, L_0000027278480bb0, C4<>;
S_00000272783edf00 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000027278404450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002727846b0a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002727854e300 .functor NOT 1, v000002727847bb50_0, C4<0>, C4<0>, C4<0>;
v000002727849ca80_0 .net *"_ivl_0", 0 0, L_000002727854e300;  1 drivers
v000002727849d160_0 .net "in1", 31 0, v000002727849de80_0;  alias, 1 drivers
v000002727849e060_0 .net "in2", 31 0, v00000272784e80e0_0;  alias, 1 drivers
v000002727849dc00_0 .net "out", 31 0, L_000002727854c770;  alias, 1 drivers
v000002727849d340_0 .net "s", 0 0, v000002727847bb50_0;  alias, 1 drivers
L_000002727854c770 .functor MUXZ 32, v00000272784e80e0_0, v000002727849de80_0, L_000002727854e300, C4<>;
S_0000027278439e60 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000027278404450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000027278439ff0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002727843a028 .param/l "AND" 0 9 12, C4<0010>;
P_000002727843a060 .param/l "NOR" 0 9 12, C4<0101>;
P_000002727843a098 .param/l "OR" 0 9 12, C4<0011>;
P_000002727843a0d0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002727843a108 .param/l "SLL" 0 9 12, C4<1000>;
P_000002727843a140 .param/l "SLT" 0 9 12, C4<0110>;
P_000002727843a178 .param/l "SRL" 0 9 12, C4<1001>;
P_000002727843a1b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002727843a1e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002727843a220 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002727843a258 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000272784f05f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002727849d200_0 .net/2u *"_ivl_0", 31 0, L_00000272784f05f0;  1 drivers
v000002727849db60_0 .net "opSel", 3 0, v000002727847a110_0;  alias, 1 drivers
v000002727849da20_0 .net "operand1", 31 0, L_000002727854cf90;  alias, 1 drivers
v000002727849d7a0_0 .net "operand2", 31 0, L_00000272785488b0;  alias, 1 drivers
v000002727849de80_0 .var "result", 31 0;
v000002727849d840_0 .net "zero", 0 0, L_000002727854c9f0;  alias, 1 drivers
E_000002727846b7a0 .event anyedge, v000002727847a110_0, v000002727849da20_0, v000002727847a7f0_0;
L_000002727854c9f0 .cmp/eq 32, v000002727849de80_0, L_00000272784f05f0;
S_00000272783e6a80 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000027278404450;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002727849e9a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002727849e9d8 .param/l "add" 0 4 5, C4<100000>;
P_000002727849ea10 .param/l "addi" 0 4 8, C4<001000>;
P_000002727849ea48 .param/l "addu" 0 4 5, C4<100001>;
P_000002727849ea80 .param/l "and_" 0 4 5, C4<100100>;
P_000002727849eab8 .param/l "andi" 0 4 8, C4<001100>;
P_000002727849eaf0 .param/l "beq" 0 4 10, C4<000100>;
P_000002727849eb28 .param/l "bne" 0 4 10, C4<000101>;
P_000002727849eb60 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002727849eb98 .param/l "j" 0 4 12, C4<000010>;
P_000002727849ebd0 .param/l "jal" 0 4 12, C4<000011>;
P_000002727849ec08 .param/l "jr" 0 4 6, C4<001000>;
P_000002727849ec40 .param/l "lw" 0 4 8, C4<100011>;
P_000002727849ec78 .param/l "nor_" 0 4 5, C4<100111>;
P_000002727849ecb0 .param/l "or_" 0 4 5, C4<100101>;
P_000002727849ece8 .param/l "ori" 0 4 8, C4<001101>;
P_000002727849ed20 .param/l "sgt" 0 4 6, C4<101011>;
P_000002727849ed58 .param/l "sll" 0 4 6, C4<000000>;
P_000002727849ed90 .param/l "slt" 0 4 5, C4<101010>;
P_000002727849edc8 .param/l "slti" 0 4 8, C4<101010>;
P_000002727849ee00 .param/l "srl" 0 4 6, C4<000010>;
P_000002727849ee38 .param/l "sub" 0 4 5, C4<100010>;
P_000002727849ee70 .param/l "subu" 0 4 5, C4<100011>;
P_000002727849eea8 .param/l "sw" 0 4 8, C4<101011>;
P_000002727849eee0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002727849ef18 .param/l "xori" 0 4 8, C4<001110>;
v000002727849dac0_0 .var "PCsrc", 1 0;
v000002727849cb20_0 .net "excep_flag", 0 0, o00000272784a1888;  alias, 0 drivers
v000002727849d8e0_0 .net "funct", 5 0, L_00000272784eef60;  alias, 1 drivers
v000002727849d980_0 .net "opcode", 5 0, L_00000272784ef0a0;  alias, 1 drivers
v000002727849df20_0 .net "operand1", 31 0, L_0000027278480520;  alias, 1 drivers
v000002727849dd40_0 .net "operand2", 31 0, L_00000272785488b0;  alias, 1 drivers
v000002727849e2e0_0 .net "rst", 0 0, v00000272784edd40_0;  alias, 1 drivers
E_000002727846b0e0/0 .event anyedge, v000002727847a930_0, v000002727849cb20_0, v000002727847a390_0, v000002727849dfc0_0;
E_000002727846b0e0/1 .event anyedge, v000002727847a7f0_0, v000002727847ab10_0;
E_000002727846b0e0 .event/or E_000002727846b0e0/0, E_000002727846b0e0/1;
S_00000272783e6c10 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_0000027278404450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002727849e380 .array "DataMem", 0 1023, 31 0;
v000002727849e420_0 .net "address", 31 0, v000002727849de80_0;  alias, 1 drivers
v000002727849e4c0_0 .net "clock", 0 0, L_000002727854e3e0;  1 drivers
v000002727849e560_0 .net "data", 31 0, L_0000027278480440;  alias, 1 drivers
v00000272784e8b80_0 .var/i "i", 31 0;
v00000272784e80e0_0 .var "q", 31 0;
v00000272784e76e0_0 .net "rden", 0 0, v000002727847bab0_0;  alias, 1 drivers
v00000272784e8680_0 .net "wren", 0 0, v000002727847ac50_0;  alias, 1 drivers
E_000002727846c120 .event posedge, v000002727849e4c0_0;
S_000002727841ae70 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000027278404450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002727846b820 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000272784e8180_0 .net "PCin", 31 0, L_0000027278548270;  alias, 1 drivers
v00000272784e7780_0 .var "PCout", 31 0;
v00000272784e8220_0 .net "clk", 0 0, L_000002727847fd40;  alias, 1 drivers
v00000272784e7640_0 .net "rst", 0 0, v00000272784edd40_0;  alias, 1 drivers
    .scope S_00000272783e6a80;
T_0 ;
    %wait E_000002727846b0e0;
    %load/vec4 v000002727849e2e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002727849dac0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002727849cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002727849dac0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002727849d980_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002727849df20_0;
    %load/vec4 v000002727849dd40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002727849d980_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002727849df20_0;
    %load/vec4 v000002727849dd40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002727849d980_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002727849d980_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002727849d980_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002727849d8e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002727849dac0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002727849dac0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002727841ae70;
T_1 ;
    %wait E_000002727846b720;
    %load/vec4 v00000272784e7640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000272784e7780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000272784e8180_0;
    %assign/vec4 v00000272784e7780_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027278421a80;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002727844fee0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002727844fee0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002727844fee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %load/vec4 v000002727844fee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002727844fee0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027278479d50, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000027278421830;
T_3 ;
    %wait E_000002727846b5e0;
    %load/vec4 v000002727847a930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000027278479cb0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002727847a110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002727847a890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002727847ac50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002727847bb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002727847bab0_0, 0;
    %assign/vec4 v000002727847ba10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000027278479cb0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002727847a110_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002727847a2f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002727847a890_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002727847ac50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002727847bb50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002727847bab0_0, 0, 1;
    %store/vec4 v000002727847ba10_0, 0, 1;
    %load/vec4 v000002727847a390_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027278479cb0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847ba10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a890_0, 0;
    %load/vec4 v000002727847ab10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847ba10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002727847ba10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847bab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847bb50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002727847a2f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002727847a110_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027278401af0;
T_4 ;
    %wait E_000002727846b720;
    %fork t_1, S_0000027278401d80;
    %jmp t_0;
    .scope S_0000027278401d80;
t_1 ;
    %load/vec4 v000002727849e600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027278450ca0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000027278450ca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027278450ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849d520, 0, 4;
    %load/vec4 v0000027278450ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027278450ca0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002727849dde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002727849d5c0_0;
    %load/vec4 v000002727849e1a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849d520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849d520, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000027278401af0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027278401af0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002727849cf80_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002727849cf80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002727849cf80_0;
    %ix/getv/s 4, v000002727849cf80_0;
    %load/vec4a v000002727849d520, 4;
    %ix/getv/s 4, v000002727849cf80_0;
    %load/vec4a v000002727849d520, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002727849cf80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002727849cf80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000027278439e60;
T_6 ;
    %wait E_000002727846b7a0;
    %load/vec4 v000002727849db60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002727849da20_0;
    %load/vec4 v000002727849d7a0_0;
    %add;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002727849da20_0;
    %load/vec4 v000002727849d7a0_0;
    %sub;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002727849da20_0;
    %load/vec4 v000002727849d7a0_0;
    %and;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002727849da20_0;
    %load/vec4 v000002727849d7a0_0;
    %or;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002727849da20_0;
    %load/vec4 v000002727849d7a0_0;
    %xor;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002727849da20_0;
    %load/vec4 v000002727849d7a0_0;
    %or;
    %inv;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002727849da20_0;
    %load/vec4 v000002727849d7a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002727849d7a0_0;
    %load/vec4 v000002727849da20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002727849da20_0;
    %ix/getv 4, v000002727849d7a0_0;
    %shiftl 4;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002727849da20_0;
    %ix/getv 4, v000002727849d7a0_0;
    %shiftr 4;
    %assign/vec4 v000002727849de80_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000272783e6c10;
T_7 ;
    %wait E_000002727846c120;
    %load/vec4 v00000272784e76e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002727849e420_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002727849e380, 4;
    %assign/vec4 v00000272784e80e0_0, 0;
T_7.0 ;
    %load/vec4 v00000272784e8680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002727849e560_0;
    %ix/getv 3, v000002727849e420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000272783e6c10;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002727849e380, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000272783e6c10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000272784e8b80_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000272784e8b80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000272784e8b80_0;
    %load/vec4a v000002727849e380, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v00000272784e8b80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000272784e8b80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000272784e8b80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000027278404450;
T_10 ;
    %wait E_000002727846b720;
    %load/vec4 v00000272784edac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000272784eb2a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000272784eb2a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000272784eb2a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027278486cc0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000272784edb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000272784edd40_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000027278486cc0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000272784edb60_0;
    %inv;
    %assign/vec4 v00000272784edb60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027278486cc0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272784edd40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000272784edd40_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000272784edc00_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
