// Seed: 4070918594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_26 = 1;
  wire id_27 = id_13;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_18 = 32'd29
) (
    input tri id_0,
    output supply0 id_1
    , id_13,
    output uwire id_2,
    input uwire id_3,
    output tri id_4,
    input uwire id_5,
    input supply1 id_6,
    input wire id_7,
    output wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  parameter id_14 = 1;
  logic id_15;
  ;
  logic id_16;
  ;
  logic id_17;
  ;
  assign id_17 = -1'h0;
  initial $clog2(1);
  ;
  logic _id_18[1 'h0 : ~  -1 'h0];
  wire [1 : id_18] id_19;
  wire id_20;
  ;
  wire id_21, id_22, id_23;
  module_0 modCall_1 (
      id_21,
      id_17,
      id_21,
      id_20,
      id_15,
      id_20,
      id_23,
      id_13,
      id_19,
      id_14,
      id_17,
      id_16,
      id_23,
      id_23,
      id_16,
      id_16,
      id_23,
      id_14,
      id_17,
      id_14,
      id_19,
      id_17,
      id_14,
      id_15,
      id_17
  );
  wire id_24;
endmodule
