diff --git a/Makefile b/Makefile
index d233f836dba..87bdf393207 100644
--- a/Makefile
+++ b/Makefile
@@ -1484,7 +1484,7 @@ clean: $(clean-dirs)
 	$(call cmd,rmfiles)
 	@find $(if $(KBUILD_EXTMOD), $(KBUILD_EXTMOD), .) $(RCS_FIND_IGNORE) \
 		\( -name '*.[oas]' -o -name '*.ko' -o -name '.*.cmd' \
-		-o -name '*.ko.*' -o -name '*.su' -o -name '*.cfgtmp' \
+		-o -name '*.ko.*' -o -name '*.bin' -o -name '*.su' -o -name '*.cfgtmp' \
 		-o -name '.*.d' -o -name '.*.tmp' -o -name '*.mod.c' \
 		-o -name '*.symtypes' -o -name 'modules.order' \
 		-o -name modules.builtin -o -name '.tmp_*.o.*' \
diff --git a/arch/arm/cpu/armv7/mx6/Kconfig b/arch/arm/cpu/armv7/mx6/Kconfig
index be9f2b9054d..296de54687f 100644
--- a/arch/arm/cpu/armv7/mx6/Kconfig
+++ b/arch/arm/cpu/armv7/mx6/Kconfig
@@ -211,6 +211,20 @@ config TARGET_MX6SABRESD
 	select DM_THERMAL
 	select BOARD_EARLY_INIT_F
 
+config TARGET_MX6_IWG15M_SM
+	bool "mx6_iwg15m_sm"
+	select BOARD_LATE_INIT
+	select DM
+	select DM_THERMAL
+	select BOARD_EARLY_INIT_F
+
+config TARGET_MX6_IWG15M_SM_MFG
+	bool "mx6_iwg15m_sm_mfg"
+	select BOARD_LATE_INIT
+	select DM
+	select DM_THERMAL
+	select BOARD_EARLY_INIT_F
+
 config TARGET_MX6SLEVK
 	bool "mx6slevk"
 	select MX6SL
@@ -506,6 +520,7 @@ source "board/freescale/mx6ul_14x14_ddr3_arm2/Kconfig"
 source "board/freescale/mx6ul_14x14_lpddr2_arm2/Kconfig"
 source "board/freescale/mx6ullevk/Kconfig"
 source "board/freescale/mx6ull_ddr3_arm2/Kconfig"
+source "board/freescale/mx6_iwg15m_sm/Kconfig"
 source "board/grinn/liteboard/Kconfig"
 source "board/phytec/pcm058/Kconfig"
 source "board/gateworks/gw_ventana/Kconfig"
diff --git a/arch/arm/cpu/armv7/mx6/soc.c b/arch/arm/cpu/armv7/mx6/soc.c
index 45e41dd45c7..b5c915647d2 100644
--- a/arch/arm/cpu/armv7/mx6/soc.c
+++ b/arch/arm/cpu/armv7/mx6/soc.c
@@ -737,6 +737,59 @@ void imx_get_mac_from_fuse(int dev_id, unsigned char *mac)
 	}
 }
 #endif
+#ifdef CONFIG_CMD_IMX_DOWNLOAD_MODE
+#define PERSIST_WATCHDOG_RESET_BOOT             (0x10000000)
+/*BOOT_CFG1[7..4] = 0x3 Boot from Serial ROM (I2C/SPI)*/
+#define BOOT_MODE_SERIAL_ROM                    (0x00000030)
+
+/* this function should call before enter linux, otherwise, you
+ * watchdog reset will enter mfg download mode again, clear this bit
+ * to prevent this behavior */
+void clear_mfgmode_mem(void)
+{
+        u32 reg;
+        reg = readl(SRC_BASE_ADDR + 0x40);
+        reg &= ~BOOT_MODE_SERIAL_ROM;
+        writel(reg, SRC_BASE_ADDR + 0x40);
+
+        reg = readl(SRC_BASE_ADDR + 0x44);
+        reg &= ~PERSIST_WATCHDOG_RESET_BOOT;
+        reg = writel(reg, SRC_BASE_ADDR + 0x44);
+}
+
+int do_switch_mfgmode(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
+{
+        u32 reg;
+
+        /*
+         * During reset, if GPR10[28] is 1, ROM will copy GPR9[25:0]
+         * to SBMR1, which will determine what is the boot device.
+         * Here SERIAL_ROM mode is selected
+         */
+        reg = readl(SRC_BASE_ADDR + 0x40);
+        reg |= BOOT_MODE_SERIAL_ROM;
+        writel(reg, SRC_BASE_ADDR + 0x40);
+
+        reg = readl(SRC_BASE_ADDR + 0x44);
+        reg |= PERSIST_WATCHDOG_RESET_BOOT;
+        writel(reg, SRC_BASE_ADDR + 0x44);
+
+        /*
+         * this watchdog reset will let chip enter mfgtool download
+         * mode.
+         */
+        do_reset(NULL, 0, 0, NULL);
+
+        return 0;
+}
+
+U_BOOT_CMD(
+                download_mode, 1, 1, do_switch_mfgmode,
+                "download_mode - enter i.MX serial/usb download mode",
+                ""
+          );
+
+#endif
 
 /*
  * cfg_val will be used for
@@ -1057,10 +1110,18 @@ void prep_anatop_bypass(void)
 	if (!arm_orig_podf)
 		set_arm_freq_400M(true);
 
-	if (!is_mx6dl() && !is_mx6sx())
-		set_ldo_voltage(LDO_ARM, 975);
-	else
-		set_ldo_voltage(LDO_ARM, 1150);
+#ifndef CONFIG_MX6_IWG15
+#if !defined(CONFIG_MX6DL) && !defined(CONFIG_MX6SX)
+	set_ldo_voltage(LDO_ARM, 975);
+#else
+	set_ldo_voltage(LDO_ARM, 1150);
+#endif
+#else
+        if(is_mx6dq())
+                set_ldo_voltage(LDO_ARM, 975);
+        else
+                set_ldo_voltage(LDO_ARM, 1150);
+#endif
 }
 
 int set_anatop_bypass(int wdog_reset_pin)
@@ -1090,3 +1151,21 @@ void finish_anatop_bypass(void)
 }
 #endif
 
+#ifdef CONFIG_DYNAMIC_MMC_DEVNO
+int get_mmc_env_devno(void)
+{
+        uint soc_sbmr = readl(SRC_BASE_ADDR + 0x4);
+
+#ifdef CONFIG_MX6_IWG15
+        /* IWG15M: MMC:Slot No fixed at dynamic env store for SD3 & SD4 */
+        /* BOOT_CFG2[3] and BOOT_CFG2[4] */
+         if (((soc_sbmr & 0x00001800) >> 11) > 1 )
+                return (((soc_sbmr & 0x00001800) >> 11 ) - 1);
+        else
+                return (soc_sbmr & 0x00001800) >> 11;
+#else
+        /* BOOT_CFG2[3] and BOOT_CFG2[4] */
+        return (soc_sbmr & 0x00001800) >> 11;
+#endif
+}
+#endif
diff --git a/arch/arm/include/asm/arch-mx6/mx6-ddr.h b/arch/arm/include/asm/arch-mx6/mx6-ddr.h
index 2a8d4431eaa..82698480933 100644
--- a/arch/arm/include/asm/arch-mx6/mx6-ddr.h
+++ b/arch/arm/include/asm/arch-mx6/mx6-ddr.h
@@ -6,6 +6,8 @@
 #ifndef __ASM_ARCH_MX6_DDR_H__
 #define __ASM_ARCH_MX6_DDR_H__
 
+#ifndef CONFIG_MX6_IWG15
+/* IWG15: DDR: DDR Registers are not using DCD Settings */
 #ifndef CONFIG_SPL_BUILD
 #ifdef CONFIG_MX6Q
 #include "mx6q-ddr.h"
@@ -471,6 +473,7 @@ void mx6_dram_cfg(const struct mx6_ddr_sysinfo *,
 		  const void *);
 
 #endif /* CONFIG_SPL_BUILD */
+#endif /* CONFIG_MX6_IWG15 */
 
 #define MX6_MMDC_P0_MDCTL	0x021b0000
 #define MX6_MMDC_P0_MDPDC	0x021b0004
diff --git a/arch/arm/include/asm/arch-mx6/mx6-pins.h b/arch/arm/include/asm/arch-mx6/mx6-pins.h
index 2934b121c06..1b61e6b41f8 100644
--- a/arch/arm/include/asm/arch-mx6/mx6-pins.h
+++ b/arch/arm/include/asm/arch-mx6/mx6-pins.h
@@ -11,6 +11,14 @@
 #define MX6_PAD_DECLARE(prefix, name, pco, mc, mm, sio, si, pc) \
 	prefix##name = IOMUX_PAD(pco, mc, mm, sio, si, pc)
 
+#ifdef CONFIG_MX6_IWG15
+enum {
+#define MX6_PAD_DECL(name, pco, mc, mm, sio, si, pc) \
+        MX6_PAD_DECLARE(MX6Q_PAD_,name, pco, mc, mm, sio, si, pc),
+#include "mx6_pins_iwg15.h"
+};
+#endif
+#ifndef CONFIG_MX6_IWG15
 #ifdef CONFIG_MX6QDL
 enum {
 #define MX6_PAD_DECL(name, pco, mc, mm, sio, si, pc) \
@@ -46,5 +54,6 @@ enum {
 #else
 #error "Please select cpu"
 #endif	/* CONFIG_MX6Q */
+#endif
 
 #endif	/*__ASM_ARCH_MX6_PINS_H__ */
diff --git a/arch/arm/include/asm/arch-mx6/mx6_pins_iwg15.h b/arch/arm/include/asm/arch-mx6/mx6_pins_iwg15.h
new file mode 100644
index 00000000000..3f1ba024955
--- /dev/null
+++ b/arch/arm/include/asm/arch-mx6/mx6_pins_iwg15.h
@@ -0,0 +1,3301 @@
+/*
+ * Copyright (c), 2017 iWave Systems Technologies Pvt. Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2
+ * as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA02111-1307USA
+ */
+/*
+ * @file mx6_pins_iwg15.h
+ *
+ * @brief IOMUX Configuration for Quad and Duallite SOMs
+ *
+ * @ingroup IOMUX
+ */
+
+#ifndef __ASM_ARCH_MX6_MX6Q_PINS_H__
+#define __ASM_ARCH_MX6_MX6Q_PINS_H__
+
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT1__SD2_DATA1,		0x0360, 0x004C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT1__ECSPI5_SS0,		0x0360, 0x004C, 1, 0x0834, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT1__WEIM_WEIM_CS_2,	0x0360, 0x004C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT1__AUDMUX_AUD4_TXFS,	0x0360, 0x004C, 3, 0x07C8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT1__KPP_COL_7,		0x0360, 0x004C, 4, 0x08F0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT1__GPIO1_IO14,		0x0360, 0x004C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT1__CCM_WAIT,		0x0360, 0x004C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT1__ANATOP_TESTO_0,	0x0360, 0x004C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT2__USDHC2_DAT2,	0x0364, 0x0050, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT2__ECSPI5_SS1,		0x0364, 0x0050, 1, 0x0838, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT2__WEIM_WEIM_CS_3,	0x0364, 0x0050, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT2__AUDMUX_AUD4_TXD,	0x0364, 0x0050, 3, 0x07B8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT2__KPP_ROW_6,		0x0364, 0x0050, 4, 0x08F8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT2__GPIO1_IO13,		0x0364, 0x0050, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT2__CCM_STOP,		0x0364, 0x0050, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT2__ANATOP_TESTO_1,	0x0364, 0x0050, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT0__USDHC2_DAT0,	0x0368, 0x0054, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT0__ECSPI5_MISO,	0x0368, 0x0054, 1, 0x082C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT0__AUDMUX_AUD4_RXD,	0x0368, 0x0054, 3, 0x07B4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT0__KPP_ROW_7,		0x0368, 0x0054, 4, 0x08FC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT0__GPIO1_IO15,		0x0368, 0x0054, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT0__DCIC2_DCIC_OUT,	0x0368, 0x0054, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT0__TESTO_2,		0x0368, 0x0054, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TXC__USBOH3_H2_DATA,	0x036C, 0x0058, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TXC__RGMII_TXC,		0x036C, 0x0058, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TXC__SPDIF_SPDIF_EXTCLK,	0x036C, 0x0058, 2, 0x0918, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TXC__GPIO6_IO19,	0x036C, 0x0058, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TXC__MIPI_CORE_DPHY_IN_0,	0x036C, 0x0058, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TXC__ANATOP_24M_OUT,	0x036C, 0x0058, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD0__MIPI_HSI_CRL_TX_RDY,	0x0370, 0x005C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD0__RGMII_TD0,		0x0370, 0x005C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD0__GPIO6_IO20,	0x0370, 0x005C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD0__MIPI_CORE_DPHY_IN_1,	0x0370, 0x005C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD1__MIPI_HSI_CRL_RX_FLG,	0x0374, 0x0060, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD1__RGMII_TD1,		0x0374, 0x0060, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD1__GPIO6_IO21,	0x0374, 0x0060, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD1__MIPI_CORE_DPHY_IN_2,	0x0374, 0x0060, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD1__CCM_PLL3_BYP,	0x0374, 0x0060, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD2__MIPI_HSI_CRL_RX_DTA,	0x0378, 0x0064, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD2__RGMII_TD2,		0x0378, 0x0064, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD2__GPIO6_IO22,	0x0378, 0x0064, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD2__MIPI_CORE_DPHY_IN_3,	0x0378, 0x0064, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD2__CCM_PLL2_BYP,	0x0378, 0x0064, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD3__MIPI_HSI_CRL_RX_WAK,	0x037C, 0x0068, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD3__RGMII_TD3,		0x037C, 0x0068, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD3__GPIO6_IO23,	0x037C, 0x0068, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TD3__MIPI_CORE_DPHY_IN_4,	0x037C, 0x0068, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RX_CTL__USBOH3_H3_DATA,	0x0380, 0x006C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RX_CTL__RGMII_RX_CTL,	0x0380, 0x006C, 1, 0x0858, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RX_CTL__GPIO6_IO24,	0x0380, 0x006C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RX_CTL__MIPI_DPHY_IN_5,	0x0380, 0x006C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD0__MIPI_HSI_CRL_RX_RDY,	0x0384, 0x0070, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD0__RGMII_RD0,		0x0384, 0x0070, 1, 0x0848, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD0__GPIO6_IO25,	0x0384, 0x0070, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD0__MIPI_CORE_DPHY_IN_6,	0x0384, 0x0070, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TX_CTL__USBOH3_H2_STROBE,	0x0388, 0x0074, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TX_CTL__RGMII_TX_CTL,	0x0388, 0x0074, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TX_CTL__GPIO6_IO26,	0x0388, 0x0074, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TX_CTL__CORE_DPHY_IN_7,	0x0388, 0x0074, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_TX_CTL__ANATOP_REF_OUT,	0x0388, 0x0074, 7, 0x083C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD1__MIPI_HSI_CTRL_TX_FL,	0x038C, 0x0078, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD1__RGMII_RD1,		0x038C, 0x0078, 1, 0x084C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD1__GPIO6_IO27,	0x038C, 0x0078, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD1__CORE_DPHY_TEST_IN_8,	0x038C, 0x0078, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD1__SJC_FAIL,		0x038C, 0x0078, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD2__MIPI_HSI_CRL_TX_DTA,	0x0390, 0x007C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD2__RGMII_RD2,		0x0390, 0x007C, 1, 0x0850, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD2__GPIO6_IO28,	0x0390, 0x007C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD2__MIPI_CORE_DPHY_IN_9,	0x0390, 0x007C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD3__MIPI_HSI_CRL_TX_WAK,	0x0394, 0x0080, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD3__RGMII_RD3,		0x0394, 0x0080, 1, 0x0854, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD3__GPIO6_IO29,	0x0394, 0x0080, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RD3__MIPI_CORE_DPHY_IN10,	0x0394, 0x0080, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RXC__USBOH3_H3_STROBE,	0x0398, 0x0084, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RXC__RGMII_RXC,		0x0398, 0x0084, 1, 0x0844, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RXC__GPIO6_IO30,	0x0398, 0x0084, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RGMII_RXC__MIPI_CORE_DPHY_IN11,	0x0398, 0x0084, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A25__WEIM_WEIM_A_25,	0x039C, 0x0088, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A25__ECSPI4_SS1,		0x039C, 0x0088, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A25__ECSPI2_RDY,		0x039C, 0x0088, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A25__IPU1_DI1_PIN12,	0x039C, 0x0088, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A25__IPU1_DI0_D1_CS,	0x039C, 0x0088, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A25__GPIO5_IO2,		0x039C, 0x0088, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A25__HDMI_TX_CEC_LINE,	0x039C, 0x0088, 6, 0x088C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A25__PL301_PER1_HBURST_0,	0x039C, 0x0088, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB2__WEIM_WEIM_EB_2,	0x03A0, 0x008C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB2__ECSPI1_SS0,		0x03A0, 0x008C, 1, 0x0800, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB2__CCM_DI1_EXT_CLK,	0x03A0, 0x008C, 2, 0x07EC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB2__IPU2_CSI1_D_19,	0x03A0, 0x008C, 3, 0x08D4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB2__HDMI_TX_DDC_SCL,	0x03A0, 0x008C, 4, 0x0890, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB2__GPIO2_IO30,		0x03A0, 0x008C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB2__I2C2_SCL,		0x03A0, 0x008C, 22, 0x08A0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB2__SRC_BT_CFG_30,	0x03A0, 0x008C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D16__WEIM_WEIM_D_16,	0x03A4, 0x0090, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D16__ECSPI1_SCLK,		0x03A4, 0x0090, 1, 0x07F4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D16__IPU1_DI0_PIN5,	0x03A4, 0x0090, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D16__IPU2_CSI1_D_18,	0x03A4, 0x0090, 3, 0x08D0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D16__HDMI_TX_DDC_SDA,	0x03A4, 0x0090, 4, 0x0894, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D16__GPIO3_IO16,		0x03A4, 0x0090, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D16__I2C2_SDA,		0x03A4, 0x0090, 22, 0x08A4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D17__WEIM_WEIM_D_17,	0x03A8, 0x0094, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D17__ECSPI1_MISO,		0x03A8, 0x0094, 1, 0x07F8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D17__IPU1_DI0_PIN6,	0x03A8, 0x0094, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D17__IPU2_CSI1_PIXCLK,	0x03A8, 0x0094, 3, 0x08E0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D17__DCIC1_DCIC_OUT,	0x03A8, 0x0094, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D17__GPIO3_IO17,		0x03A8, 0x0094, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D17__I2C3_SCL,		0x03A8, 0x0094, 22, 0x08A8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D17__PL301_PER1_HBURST_1,	0x03A8, 0x0094, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D18__WEIM_WEIM_D_18,	0x03AC, 0x0098, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D18__ECSPI1_MOSI,		0x03AC, 0x0098, 1, 0x07FC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D18__IPU1_DI0_PIN7,	0x03AC, 0x0098, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D18__IPU2_CSI1_D_17,	0x03AC, 0x0098, 3, 0x08CC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D18__IPU1_DI1_D0_CS,	0x03AC, 0x0098, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D18__GPIO3_IO18,		0x03AC, 0x0098, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D18__I2C3_SDA,		0x03AC, 0x0098, 22, 0x08AC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D18__PL301_PER1_HBURST_2,	0x03AC, 0x0098, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D19__WEIM_WEIM_D_19,	0x03B0, 0x009C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D19__ECSPI1_SS1,		0x03B0, 0x009C, 1, 0x0804, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D19__IPU1_DI0_PIN8,	0x03B0, 0x009C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D19__IPU2_CSI1_D_16,	0x03B0, 0x009C, 3, 0x08C8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D19__UART1_CTS,		0x03B0, 0x009C, 4, 0x091C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D19__GPIO3_IO19,		0x03B0, 0x009C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D19__EPIT1_EPITO,		0x03B0, 0x009C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D19__PL301MX6QPER1_HRESP ,0x03B0, 0x009C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D20__WEIM_WEIM_D_20,	0x03B4, 0x00A0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D20__ECSPI4_SS0,		0x03B4, 0x00A0, 1, 0x0824, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D20__IPU1_DI0_PIN16,	0x03B4, 0x00A0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D20__IPU2_CSI1_D_15,	0x03B4, 0x00A0, 3, 0x08C4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D20__UART1_CTS,		0x03B4, 0x00A0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D20__UART1_RTS,		0x03B4, 0x00A0, 4, 0x091C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D20__GPIO3_IO20,		0x03B4, 0x00A0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D20__EPIT2_EPITO,		0x03B4, 0x00A0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D21__WEIM_WEIM_D_21,	0x03B8, 0x00A4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D21__ECSPI4_SCLK,		0x03B8, 0x00A4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D21__IPU1_DI0_PIN17,	0x03B8, 0x00A4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D21__IPU2_CSI1_D_11,	0x03B8, 0x00A4, 3, 0x08B4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D21__USBOH3_USBOTG_OC,	0x03B8, 0x00A4, 4, 0x0944, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D21__GPIO3_IO21,		0x03B8, 0x00A4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D21__I2C1_SCL,		0x03B8, 0x00A4, 22, 0x0898, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D21__SPDIF_IN1,		0x03B8, 0x00A4, 7, 0x0914, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D22__WEIM_WEIM_D_22,	0x03BC, 0x00A8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D22__ECSPI4_MISO,		0x03BC, 0x00A8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D22__IPU1_DI0_PIN1,	0x03BC, 0x00A8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D22__IPU2_CSI1_D_10,	0x03BC, 0x00A8, 3, 0x08B0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D22__USBOH3_USBOTG_PWR,	0x03BC, 0x00A8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D22__GPIO3_IO22,		0x03BC, 0x00A8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D22__SPDIF_OUT1,		0x03BC, 0x00A8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D22__PL301MX6QPER1_HWRITE,0x03BC, 0x00A8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D23__WEIM_WEIM_D_23,	0x03C0, 0x00AC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D23__IPU1_DI0_D0_CS,	0x03C0, 0x00AC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D23__UART3_CTS,		0x03C0, 0x00AC, 2, 0x092C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D23__UART1_DCD,		0x03C0, 0x00AC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D23__IPU2_CSI1_DATA_EN,	0x03C0, 0x00AC, 4, 0x08D8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D23__GPIO3_IO23,		0x03C0, 0x00AC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D23__IPU1_DI1_PIN2,	0x03C0, 0x00AC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D23__IPU1_DI1_PIN14,	0x03C0, 0x00AC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB3__WEIM_WEIM_EB_3,	0x03C4, 0x00B0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB3__ECSPI4_RDY,		0x03C4, 0x00B0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB3__UART3_CTS,		0x03C4, 0x00B0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB3__UART3_RTS,		0x03C4, 0x00B0, 2, 0x092C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB3__UART1_RI,		0x03C4, 0x00B0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB3__IPU2_CSI1_HSYNC,	0x03C4, 0x00B0, 4, 0x08DC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB3__GPIO2_IO31,		0x03C4, 0x00B0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB3__IPU1_DI1_PIN3,	0x03C4, 0x00B0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB3__SRC_BT_CFG_31,	0x03C4, 0x00B0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D24__WEIM_WEIM_D_24,	0x03C8, 0x00B4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D24__ECSPI4_SS2,		0x03C8, 0x00B4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D24__UART3_TXD,		0x03C8, 0x00B4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D24__UART3_TXD_RXD,	0x03C8, 0x00B4, 2, 0x0930, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D24__ECSPI1_SS2,		0x03C8, 0x00B4, 3, 0x0808, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D24__ECSPI2_SS2,		0x03C8, 0x00B4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D24__GPIO3_IO24,		0x03C8, 0x00B4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D24__AUDMUX_AUD5_RXFS,	0x03C8, 0x00B4, 6, 0x07D8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D24__UART1_DTR,		0x03C8, 0x00B4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D25__WEIM_WEIM_D_25,	0x03CC, 0x00B8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D25__ECSPI4_SS3,		0x03CC, 0x00B8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D25__UART3_RXD,		0x03CC, 0x00B8, 2, 0x0930, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D25__ECSPI1_SS3,		0x03CC, 0x00B8, 3, 0x080C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D25__ECSPI2_SS3,		0x03CC, 0x00B8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D25__GPIO3_IO25,		0x03CC, 0x00B8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D25__AUDMUX_AUD5_RXC,	0x03CC, 0x00B8, 6, 0x07D4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D25__UART1_DSR,		0x03CC, 0x00B8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D26__WEIM_WEIM_D_26,	0x03D0, 0x00BC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D26__IPU1_DI1_PIN11,	0x03D0, 0x00BC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D26__IPU1_CSI0_D_1,	0x03D0, 0x00BC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D26__IPU2_CSI1_D_14,	0x03D0, 0x00BC, 3, 0x08C0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D26__UART2_TX_DATA,	0x03D0, 0x00BC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D26__UART2_TXD_RXD,	0x03D0, 0x00BC, 4, 0x0928, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D26__GPIO3_IO26,		0x03D0, 0x00BC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D26__IPU1_SISG_2,		0x03D0, 0x00BC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D26__IPU1_DISP1_DAT_22,	0x03D0, 0x00BC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D27__WEIM_WEIM_D_27,	0x03D4, 0x00C0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D27__IPU1_DI1_PIN13,	0x03D4, 0x00C0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D27__IPU1_CSI0_D_0,	0x03D4, 0x00C0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D27__IPU2_CSI1_D_13,	0x03D4, 0x00C0, 3, 0x08BC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D27__UART2_RX_DATA,	0x03D4, 0x00C0, 4, 0x0928, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D27__GPIO3_IO27,		0x03D4, 0x00C0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D27__IPU1_SISG_3,		0x03D4, 0x00C0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D27__IPU1_DISP1_DAT_23,	0x03D4, 0x00C0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D28__WEIM_WEIM_D_28,	0x03D8, 0x00C4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D28__I2C1_SDA,		0x03D8, 0x00C4, 17, 0x089C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D28__ECSPI4_MOSI,		0x03D8, 0x00C4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D28__IPU2_CSI1_D_12,	0x03D8, 0x00C4, 3, 0x08B8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D28__UART2_CTS,		0x03D8, 0x00C4, 4, 0x0924, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D28__GPIO3_IO28,		0x03D8, 0x00C4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D28__IPU1_EXT_TRIG,	0x03D8, 0x00C4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D28__IPU1_DI0_PIN13,	0x03D8, 0x00C4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D29__WEIM_WEIM_D_29,	0x03DC, 0x00C8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D29__IPU1_DI1_PIN15,	0x03DC, 0x00C8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D29__ECSPI4_SS0,		0x03DC, 0x00C8, 2, 0x0824, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D29__UART2_CTS,		0x03DC, 0x00C8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D29__UART2_RTS,		0x03DC, 0x00C8, 4, 0x0924, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D29__GPIO3_IO29,		0x03DC, 0x00C8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D29__IPU2_CSI1_VSYNC,	0x03DC, 0x00C8, 6, 0x08E4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D29__IPU1_DI0_PIN14	,0x03DC, 0x00C8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D30__WEIM_WEIM_D_30	,0x03E0, 0x00CC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D30__IPU1_DISP1_DAT_21	,0x03E0, 0x00CC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D30__IPU1_DI0_PIN11	,0x03E0, 0x00CC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D30__IPU1_CSI0_D_3,	0x03E0, 0x00CC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D30__UART3_CTS,		0x03E0, 0x00CC, 4, 0x092C, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D30__GPIO3_IO30,		0x03E0, 0x00CC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D30__USBOH3_USBH1_OC,	0x03E0, 0x00CC, 6, 0x0948, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D30__PL301MX6QPER1_HPROT_0,	0x03E0, 0x00CC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D31__WEIM_WEIM_D_31,	0x03E4, 0x00D0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D31__IPU1_DISP1_DAT_20,	0x03E4, 0x00D0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D31__IPU1_DI0_PIN12,	0x03E4, 0x00D0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D31__IPU1_CSI0_D_2,	0x03E4, 0x00D0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D31__UART3_CTS,		0x03E4, 0x00D0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D31__UART3_RTS,		0x03E4, 0x00D0, 4, 0x092C, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D31__GPIO3_IO31,		0x03E4, 0x00D0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D31__USBOH3_USBH1_PWR,	0x03E4, 0x00D0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_D31__PL301MX6QPER1_HPROT_1,	0x03E4, 0x00D0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A24__WEIM_WEIM_A_24,	0x03E8, 0x00D4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A24__IPU1_DISP1_DAT_19,	0x03E8, 0x00D4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A24__IPU2_CSI1_D_19,	0x03E8, 0x00D4, 2, 0x08D4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A24__IPU2_SISG_2,		0x03E8, 0x00D4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A24__IPU1_SISG_2,		0x03E8, 0x00D4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A24__GPIO5_IO4,		0x03E8, 0x00D4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A24__PL301MX6QPER1_HPROT_2,	0x03E8, 0x00D4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A24__SRC_BT_CFG_24,	0x03E8, 0x00D4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A23__WEIM_WEIM_A_23,	0x03EC, 0x00D8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A23__IPU1_DISP1_DAT_18,	0x03EC, 0x00D8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A23__IPU2_CSI1_D_18,	0x03EC, 0x00D8, 2, 0x08D0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A23__IPU2_SISG_3,		0x03EC, 0x00D8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A23__IPU1_SISG_3,		0x03EC, 0x00D8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A23__GPIO6_IO6,		0x03EC, 0x00D8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A23__PL301MX6QPER1_HPROT_3,	0x03EC, 0x00D8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A23__SRC_BT_CFG_23,	0x03EC, 0x00D8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A22__WEIM_WEIM_A_22,	0x03F0, 0x00DC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A22__IPU1_DISP1_DAT_17,	0x03F0, 0x00DC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A22__IPU2_CSI1_D_17,	0x03F0, 0x00DC, 2, 0x08CC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A22__GPIO2_IO16,		0x03F0, 0x00DC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A22__TPSMP_HDATA_0,	0x03F0, 0x00DC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A22__SRC_BT_CFG_22,	0x03F0, 0x00DC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A21__WEIM_WEIM_A_21,	0x03F4, 0x00E0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A21__IPU1_DISP1_DAT_16,	0x03F4, 0x00E0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A21__IPU2_CSI1_D_16,	0x03F4, 0x00E0, 2, 0x08C8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A21__RESERVED_RESERVED,	0x03F4, 0x00E0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A21__MIPI_CORE_DPHY_OUT_18,	0x03F4, 0x00E0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A21__GPIO2_IO17,		0x03F4, 0x00E0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A21__TPSMP_HDATA_1,	0x03F4, 0x00E0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A21__SRC_BT_CFG_21,	0x03F4, 0x00E0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A20__WEIM_WEIM_A_20,	0x03F8, 0x00E4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A20__IPU1_DISP1_DAT_15,	0x03F8, 0x00E4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A20__IPU2_CSI1_D_15,	0x03F8, 0x00E4, 2, 0x08C4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A20__RESERVED_RESERVED,	0x03F8, 0x00E4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A20__MIPI_CORE_DPHY_OUT_19,	0x03F8, 0x00E4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A20__GPIO2_IO18,		0x03F8, 0x00E4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A20__TPSMP_HDATA_2,	0x03F8, 0x00E4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A20__SRC_BT_CFG_20,	0x03F8, 0x00E4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A19__WEIM_WEIM_A_19,	0x03FC, 0x00E8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A19__IPU1_DISP1_DAT_14,	0x03FC, 0x00E8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A19__IPU2_CSI1_D_14,	0x03FC, 0x00E8, 2, 0x08C0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A19__RESERVED_RESERVED,	0x03FC, 0x00E8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A19__MIPI_CORE_DPHY_OUT_20,	0x03FC, 0x00E8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A19__GPIO2_IO19,		0x03FC, 0x00E8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A19__TPSMP_HDATA_3,	0x03FC, 0x00E8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A19__SRC_BT_CFG_19,	0x03FC, 0x00E8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A18__WEIM_WEIM_A_18,	0x0400, 0x00EC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A18__IPU1_DISP1_DAT_13,	0x0400, 0x00EC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A18__IPU2_CSI1_D_13,	0x0400, 0x00EC, 2, 0x08BC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A18__RESERVED_RESERVED,	0x0400, 0x00EC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A18__MIPI_CORE_DPHY_OUT_21,	0x0400, 0x00EC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A18__GPIO2_IO20,		0x0400, 0x00EC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A18__TPSMP_HDATA_4,	0x0400, 0x00EC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A18__SRC_BT_CFG_18,	0x0400, 0x00EC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A17__WEIM_WEIM_A_17,	0x0404, 0x00F0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A17__IPU1_DISP1_DAT_12,	0x0404, 0x00F0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A17__IPU2_CSI1_D_12,	0x0404, 0x00F0, 2, 0x08B8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A17__RESERVED_RESERVED,	0x0404, 0x00F0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A17__MIPI_CORE_DPHY_OUT_22,	0x0404, 0x00F0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A17__GPIO2_IO21,		0x0404, 0x00F0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A17__TPSMP_HDATA_5,	0x0404, 0x00F0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A17__SRC_BT_CFG_17,	0x0404, 0x00F0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A16__WEIM_WEIM_A_16,	0x0408, 0x00F4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A16__IPU1_DI1_DISP_CLK,	0x0408, 0x00F4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A16__IPU2_CSI1_PIXCLK,	0x0408, 0x00F4, 2, 0x08E0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A16__MIPI_CORE_DPHY_OUT_23,	0x0408, 0x00F4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A16__GPIO2_IO22,		0x0408, 0x00F4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A16__TPSMP_HDATA_6,	0x0408, 0x00F4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_A16__SRC_BT_CFG_16,	0x0408, 0x00F4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS0__WEIM_WEIM_CS_0,	0x040C, 0x00F8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS0__IPU1_DI1_PIN5,	0x040C, 0x00F8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS0__ECSPI2_SCLK,		0x040C, 0x00F8, 2, 0x0810, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS0__MIPI_CORE_DPHY_OUT_24,	0x040C, 0x00F8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS0__GPIO2_IO23,		0x040C, 0x00F8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS0__TPSMP_HDATA_7,	0x040C, 0x00F8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS1__WEIM_WEIM_CS_1,	0x0410, 0x00FC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS1__IPU1_DI1_PIN6,	0x0410, 0x00FC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS1__ECSPI2_MOSI,		0x0410, 0x00FC, 2, 0x0818, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS1__MIPI_CORE_DPHY_OUT_25,	0x0410, 0x00FC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS1__GPIO2_IO24,		0x0410, 0x00FC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_CS1__TPSMP_HDATA_8,	0x0410, 0x00FC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_OE__WEIM_WEIM_OE,		0x0414, 0x0100, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_OE__IPU1_DI1_PIN7,	0x0414, 0x0100, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_OE__ECSPI2_MISO,		0x0414, 0x0100, 2, 0x0814, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_OE__MIPI_CORE_DPHY_OUT_26,0x0414, 0x0100, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_OE__GPIO2_IO25,		0x0414, 0x0100, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_OE__TPSMP_HDATA_9,	0x0414, 0x0100, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_RW__WEIM_WEIM_RW,		0x0418, 0x0104, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_RW__IPU1_DI1_PIN8,	0x0418, 0x0104, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_RW__ECSPI2_SS0,		0x0418, 0x0104, 2, 0x081C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_RW__MIPI_CORE_DPHY_OUT_27,0x0418, 0x0104, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_RW__GPIO2_IO26,		0x0418, 0x0104, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_RW__TPSMP_HDATA_10,	0x0418, 0x0104, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_RW__SRC_BT_CFG_29,	0x0418, 0x0104, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_LBA__WEIM_WEIM_LBA,	0x041C, 0x0108, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_LBA__IPU1_DI1_PIN17,	0x041C, 0x0108, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_LBA__ECSPI2_SS1,		0x041C, 0x0108, 2, 0x0820, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_LBA__GPIO2_IO27,		0x041C, 0x0108, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_LBA__TPSMP_HDATA_11,	0x041C, 0x0108, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_LBA__SRC_BT_CFG_26,	0x041C, 0x0108, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB0__WEIM_WEIM_EB_0,	0x0420, 0x010C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB0__IPU1_DISP1_DAT_11,	0x0420, 0x010C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB0__IPU2_CSI1_D_11,	0x0420, 0x010C, 2, 0x08B4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB0__MIPI_CORE_DPHY_OUT_0,0x0420, 0x010C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB0__CCM_PMIC_RDY,	0x0420, 0x010C, 4, 0x07F0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB0__GPIO2_IO28,		0x0420, 0x010C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB0__TPSMP_HDATA_12,	0x0420, 0x010C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB0__SRC_BT_CFG_27,	0x0420, 0x010C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB1__WEIM_WEIM_EB_1,	0x0424, 0x0110, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB1__IPU1_DISP1_DAT_10,	0x0424, 0x0110, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB1__IPU2_CSI1_D_10,	0x0424, 0x0110, 2, 0x08B0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB1__MIPI_CORE_DPHY__OUT_1,	0x0424, 0x0110, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB1__GPIO2_IO29,		0x0424, 0x0110, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB1__TPSMP_HDATA_13,	0x0424, 0x0110, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_EB1__SRC_BT_CFG_28,	0x0424, 0x0110, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA0__WEIM_WEIM_DA_A_0,	0x0428, 0x0114, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA0__IPU1_DISP1_DAT_9,	0x0428, 0x0114, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA0__IPU2_CSI1_D_9,	0x0428, 0x0114, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA0__MIPI_CORE_DPHY__OUT_2	,0x0428, 0x0114, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA0__GPIO3_IO0,		0x0428, 0x0114, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA0__TPSMP_HDATA_14,	0x0428, 0x0114, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA0__SRC_BT_CFG_0,	0x0428, 0x0114, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA1__WEIM_WEIM_DA_A_1,	0x042C, 0x0118, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA1__IPU1_DISP1_DAT_8,	0x042C, 0x0118, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA1__IPU2_CSI1_D_8,	0x042C, 0x0118, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA1__MIPI_CORE_DPHY_OUT_3,	0x042C, 0x0118, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA1__USBPHY1_TX_LS_MODE,	0x042C, 0x0118, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA1__GPIO3_IO1,		0x042C, 0x0118, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA1__TPSMP_HDATA_15,	0x042C, 0x0118, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA1__SRC_BT_CFG_1,	0x042C, 0x0118, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA2__WEIM_WEIM_DA_A_2,	0x0430, 0x011C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA2__IPU1_DISP1_DAT_7,	0x0430, 0x011C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA2__IPU2_CSI1_D_7,	0x0430, 0x011C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA2__MIPI_CORE_DPHY_OUT_4,0x0430, 0x011C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA2__USBPHY1_TX_HS_MODE,	0x0430, 0x011C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA2__GPIO3_IO2,		0x0430, 0x011C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA2__TPSMP_HDATA_16,	0x0430, 0x011C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA2__SRC_BT_CFG_2,	0x0430, 0x011C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA3__WEIM_WEIM_DA_A_3,	0x0434, 0x0120, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA3__IPU1_DISP1_DAT_6,	0x0434, 0x0120, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA3__IPU2_CSI1_D_6,	0x0434, 0x0120, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA3__MIPI_CORE_DPHY_OUT_5,0x0434, 0x0120, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA3__USBPHY1_TX_HIZ,	0x0434, 0x0120, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA3__GPIO3_IO3,		0x0434, 0x0120, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA3__TPSMP_HDATA_17,	0x0434, 0x0120, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA3__SRC_BT_CFG_3,	0x0434, 0x0120, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA4__WEIM_WEIM_DA_A_4,	0x0438, 0x0124, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA4__IPU1_DISP1_DAT_5,	0x0438, 0x0124, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA4__IPU2_CSI1_D_5,	0x0438, 0x0124, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA4__MIPI_CORE_DPHY_OUT_6,0x0438, 0x0124, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA4__ANATOP_USBPHY1_TX_EN,0x0438, 0x0124, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA4__GPIO3_IO4,		0x0438, 0x0124, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA4__TPSMP_HDATA_18,	0x0438, 0x0124, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA4__SRC_BT_CFG_4,	0x0438, 0x0124, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA5__WEIM_WEIM_DA_A_5,	0x043C, 0x0128, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA5__IPU1_DISP1_DAT_4,	0x043C, 0x0128, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA5__IPU2_CSI1_D_4,	0x043C, 0x0128, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA5__MIPI_CORE_DPHY_OUT_7,0x043C, 0x0128, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA5__ANATOP_USBPHY1_TX_DP,0x043C, 0x0128, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA5__GPIO3_IO5,		0x043C, 0x0128, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA5__TPSMP_HDATA_19,	0x043C, 0x0128, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA5__SRC_BT_CFG_5,	0x043C, 0x0128, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA6__WEIM_WEIM_DA_A_6,	0x0440, 0x012C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA6__IPU1_DISP1_DAT_3,	0x0440, 0x012C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA6__IPU2_CSI1_D_3,	0x0440, 0x012C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA6__MIPI_CORE_DPHY_OUT_8,0x0440, 0x012C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA6__ANATOP_USBPHY1_TX_DN,0x0440, 0x012C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA6__GPIO3_IO6,		0x0440, 0x012C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA6__TPSMP_HDATA_20,	0x0440, 0x012C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA6__SRC_BT_CFG_6,	0x0440, 0x012C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA7__WEIM_WEIM_DA_A_7,	0x0444, 0x0130, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA7__IPU1_DISP1_DAT_2,	0x0444, 0x0130, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA7__IPU2_CSI1_D_2,	0x0444, 0x0130, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA7__MIPI_CORE_DPHY_OUT_9,	0x0444, 0x0130, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA7__GPIO3_IO7,		0x0444, 0x0130, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA7__TPSMP_HDATA_21,	0x0444, 0x0130, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA7__SRC_BT_CFG_7,	0x0444, 0x0130, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA8__WEIM_WEIM_DA_A_8,	0x0448, 0x0134, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA8__IPU1_DISP1_DAT_1,	0x0448, 0x0134, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA8__IPU2_CSI1_D_1,	0x0448, 0x0134, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA8__MIPI_CORE_DPHY_OUT_10,	0x0448, 0x0134, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA8__GPIO3_IO8,		0x0448, 0x0134, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA8__TPSMP_HDATA_22,	0x0448, 0x0134, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA8__SRC_BT_CFG_8,	0x0448, 0x0134, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA9__WEIM_WEIM_DA_A_9,	0x044C, 0x0138, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA9__IPU1_DISP1_DAT_0,	0x044C, 0x0138, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA9__IPU2_CSI1_D_0,	0x044C, 0x0138, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA9__MIPI_CORE_DPHY_OUT_11,	0x044C, 0x0138, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA9__GPIO3_IO9,		0x044C, 0x0138, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA9__TPSMP_HDATA_23,	0x044C, 0x0138, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA9__SRC_BT_CFG_9,	0x044C, 0x0138, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA10__WEIM_WEIM_DA_A_10,	0x0450, 0x013C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA10__IPU1_DI1_PIN15,	0x0450, 0x013C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA10__IPU2_CSI1_DATA_EN,	0x0450, 0x013C, 2, 0x08D8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA10__MIPI_CORE_DPHY_OUT12,	0x0450, 0x013C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA10__GPIO3_IO10,		0x0450, 0x013C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA10__TPSMP_HDATA_24,	0x0450, 0x013C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA10__SRC_BT_CFG_10,	0x0450, 0x013C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA11__WEIM_WEIM_DA_A_11,	0x0454, 0x0140, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA11__IPU1_DI1_PIN2,	0x0454, 0x0140, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA11__IPU2_CSI1_HSYNC,	0x0454, 0x0140, 2, 0x08DC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA11__MIPI_CORE_DPHY_OUT13,	0x0454, 0x0140, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA11__SDMA_DBG_EVT_CHN_6,	0x0454, 0x0140, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA11__GPIO3_IO11,		0x0454, 0x0140, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA11__TPSMP_HDATA_25,	0x0454, 0x0140, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA11__SRC_BT_CFG_11,	0x0454, 0x0140, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA12__WEIM_WEIM_DA_A_12,	0x0458, 0x0144, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA12__IPU1_DI1_PIN3,	0x0458, 0x0144, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA12__IPU2_CSI1_VSYNC,	0x0458, 0x0144, 2, 0x08E4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA12__MIPI_CORE_DPHY_OUT14,	0x0458, 0x0144, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA12__SDMA_DEBUG_EVT_CHN_3,	0x0458, 0x0144, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA12__GPIO3_IO12,		0x0458, 0x0144, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA12__TPSMP_HDATA_26,	0x0458, 0x0144, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA12__SRC_BT_CFG_12,	0x0458, 0x0144, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA13__WEIM_WEIM_DA_A_13,	0x045C, 0x0148, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA13__IPU1_DI1_D0_CS,	0x045C, 0x0148, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA13__CCM_DI1_EXT_CLK,	0x045C, 0x0148, 2, 0x07EC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA13__MIPI_CORE_DPHY_OUT15,	0x045C, 0x0148, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA13__SDMA_DEBUG_EVT_CHN_4,	0x045C, 0x0148, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA13__GPIO3_IO13,		0x045C, 0x0148, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA13__TPSMP_HDATA_27,	0x045C, 0x0148, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA13__SRC_BT_CFG_13,	0x045C, 0x0148, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA14__WEIM_WEIM_DA_A_14,	0x0460, 0x014C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA14__IPU1_DI1_D1_CS,	0x0460, 0x014C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA14__CCM_DI0_EXT_CLK,	0x0460, 0x014C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA14__MIPI_CORE_DPHY_OUT16,	0x0460, 0x014C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA14__SDMA_DEBUG_EVT_CHN_5,	0x0460, 0x014C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA14__GPIO3_IO14,		0x0460, 0x014C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA14__TPSMP_HDATA_28,	0x0460, 0x014C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA14__SRC_BT_CFG_14,	0x0460, 0x014C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA15__WEIM_WEIM_DA_A_15,	0x0464, 0x0150, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA15__IPU1_DI1_PIN1,	0x0464, 0x0150, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA15__IPU1_DI1_PIN4,	0x0464, 0x0150, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA15__MIPI_CORE_DPHY_OUT17,	0x0464, 0x0150, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA15__GPIO3_IO15,		0x0464, 0x0150, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA15__TPSMP_HDATA_29,	0x0464, 0x0150, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_DA15__SRC_BT_CFG_15,	0x0464, 0x0150, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_WAIT__WEIM_WEIM_WAIT,	0x0468, 0x0154, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_WAIT__WEIM_WEIM_DTACK_B,	0x0468, 0x0154, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_WAIT__GPIO5_IO0,		0x0468, 0x0154, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_WAIT__TPSMP_HDATA_30,	0x0468, 0x0154, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_WAIT__SRC_BT_CFG_25,	0x0468, 0x0154, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_BCLK__WEIM_WEIM_BCLK,	0x046C, 0x0158, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_BCLK__IPU1_DI1_PIN16,	0x046C, 0x0158, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_BCLK__GPIO6_IO31,		0x046C, 0x0158, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,EIM_BCLK__TPSMP_HDATA_31,	0x046C, 0x0158, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_DISP_CLK__IPU1_DI0_DISP_CLK,	0x0470, 0x015C, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_DISP_CLK__IPU2_DI0_DISP_CLK,	0x0470, 0x015C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_DISP_CLK__MIPI_CR_DPY_OT28,	0x0470, 0x015C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_DISP_CLK__SDMA_DBG_CR_STA0,	0x0470, 0x015C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_DISP_CLK__GPIO4_IO16,	0x0470, 0x015C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_DISP_CLK__MMDC_DEBUG_0,	0x0470, 0x015C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN15__IPU1_DI0_PIN15,	0x0474, 0x0160, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN15__IPU2_DI0_PIN15,	0x0474, 0x0160, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN15__AUDMUX_AUD6_TXC,	0x0474, 0x0160, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN15__MIPI_CR_DPHY_OUT_29,	0x0474, 0x0160, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN15__SDMA_DBG_CORE_STA_1,	0x0474, 0x0160, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN15__GPIO4_IO17,	0x0474, 0x0160, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN15__MMDC_MMDC_DEBUG_1,	0x0474, 0x0160, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN2__IPU1_DI0_PIN2,	0x0478, 0x0164, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN2__IPU2_DI0_PIN2,	0x0478, 0x0164, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN2__AUDMUX_AUD6_TXD,	0x0478, 0x0164, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN2__MIPI_CR_DPHY_OUT_30,	0x0478, 0x0164, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN2__SDMA_DBG_CORE_STA_2,	0x0478, 0x0164, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN2__GPIO4_IO18,		0x0478, 0x0164, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN2__MMDC_DEBUG_2,	0x0478, 0x0164, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN2__PL301_PER1_HADDR_9,	0x0478, 0x0164, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN3__IPU1_DI0_PIN3,	0x047C, 0x0168, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN3__IPU2_DI0_PIN3,	0x047C, 0x0168, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN3__AUDMUX_AUD6_TXFS,	0x047C, 0x0168, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN3__MIPI_CORE_DPHY_OUT31,	0x047C, 0x0168, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN3__SDMA_DBG_CORE_STA_3,	0x047C, 0x0168, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN3__GPIO4_IO19,		0x047C, 0x0168, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN3__MMDC_MMDC_DEBUG_3,	0x047C, 0x0168, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN3__PL301_PER1_HADDR_10,	0x047C, 0x0168, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN4__IPU1_DI0_PIN4,	0x0480, 0x016C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN4__IPU2_DI0_PIN4,	0x0480, 0x016C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN4__AUDMUX_AUD6_RXD,	0x0480, 0x016C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN4__USDHC1_WP,		0x0480, 0x016C, 3, 0x094C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN4__SDMA_DEBUG_YIELD,	0x0480, 0x016C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN4__GPIO4_IO20,		0x0480, 0x016C, 5, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN4__MMDC_MMDC_DEBUG_4,	0x0480, 0x016C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DI0_PIN4__PL301_PER1_HADDR_11,0x0480, 0x016C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT0__IPU1_DISP0_DAT_0,	0x0484, 0x0170, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT0__IPU2_DISP0_DAT_0,	0x0484, 0x0170, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT0__ECSPI3_SCLK,	0x0484, 0x0170, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT0__USDHC1_USDHC_DBG_0,	0x0484, 0x0170, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT0__SDMA_DBG_CORE_RUN,	0x0484, 0x0170, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT0__GPIO4_IO21,	0x0484, 0x0170, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT0__MMDC_MMDC_DEBUG_5,	0x0484, 0x0170, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT1__IPU1_DISP0_DAT_1,	0x0488, 0x0174, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT1__IPU2_DISP0_DAT_1,	0x0488, 0x0174, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT1__ECSPI3_MOSI,	0x0488, 0x0174, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT1__USDHC1_USDHC_DBG_1,	0x0488, 0x0174, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT1__SDMA_DBG_EVT_CHNSL,	0x0488, 0x0174, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT1__GPIO4_IO22,	0x0488, 0x0174, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT1__MMDC_DEBUG_6,	0x0488, 0x0174, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT1__PL301_PER1_HADR_12,	0x0488, 0x0174, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT2__IPU1_DISP0_DAT_2,	0x048C, 0x0178, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT2__IPU2_DISP0_DAT_2,	0x048C, 0x0178, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT2__ECSPI3_MISO,	0x048C, 0x0178, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT2__USDHC1_USDHC_DBG_2,	0x048C, 0x0178, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT2__SDMA_DEBUG_MODE,	0x048C, 0x0178, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT2__GPIO4_IO23,	0x048C, 0x0178, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT2__MMDC_DEBUG_7,	0x048C, 0x0178, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT2__PL301_PER1_HADR_13,	0x048C, 0x0178, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT3__IPU1_DISP0_DAT_3,	0x0490, 0x017C, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT3__IPU2_DISP0_DAT_3,	0x0490, 0x017C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT3__ECSPI3_SS0,	0x0490, 0x017C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT3__USDHC1_USDHC_DBG_3,	0x0490, 0x017C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT3__SDMA_DBG_BUS_ERROR,	0x0490, 0x017C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT3__GPIO4_IO24,	0x0490, 0x017C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT3__MMDC_MMDC_DBG_8,	0x0490, 0x017C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT3__PL301_PER1_HADR_14,	0x0490, 0x017C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT4__IPU1_DISP0_DAT_4,	0x0494, 0x0180, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT4__IPU2_DISP0_DAT_4,	0x0494, 0x0180, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT4__ECSPI3_SS1,	0x0494, 0x0180, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT4__USDHC1_USDHC_DBG_4,	0x0494, 0x0180, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT4__SDMA_DEBUG_BUS_RWB,	0x0494, 0x0180, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT4__GPIO4_IO25,	0x0494, 0x0180, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT4__MMDC_MMDC_DEBUG_9,	0x0494, 0x0180, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT4__PL301_PER1_HADR_15,	0x0494, 0x0180, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT5__IPU1_DISP0_DAT_5,	0x0498, 0x0184, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT5__IPU2_DISP0_DAT_5,	0x0498, 0x0184, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT5__ECSPI3_SS2,	0x0498, 0x0184, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT5__AUDMUX_AUD6_RXFS,	0x0498, 0x0184, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT5__SDMA_DBG_MCH_DMBUS,	0x0498, 0x0184, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT5__GPIO4_IO26,	0x0498, 0x0184, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT5__MMDC_DEBUG_10,	0x0498, 0x0184, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT5__PL301_PER1_HADR_16,	0x0498, 0x0184, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT6__IPU1_DISP0_DAT_6,	0x049C, 0x0188, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT6__IPU2_DISP0_DAT_6,	0x049C, 0x0188, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT6__ECSPI3_SS3,	0x049C, 0x0188, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT6__AUDMUX_AUD6_RXC,	0x049C, 0x0188, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT6__SDMA_DBG_RTBUF_WRT,	0x049C, 0x0188, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT6__GPIO4_IO27,	0x049C, 0x0188, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT6__MMDC_DEBUG_11,	0x049C, 0x0188, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT6__PL301_PER1_HADR_17,	0x049C, 0x0188, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT7__IPU1_DISP0_DAT_7,	0x04A0, 0x018C, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT7__IPU2_DISP0_DAT_7,	0x04A0, 0x018C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT7__ECSPI3_RDY,	0x04A0, 0x018C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT7__USDHC1_USDHC_DBG_5,	0x04A0, 0x018C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT7__SDMA_DBG_EVT_CHN_0,	0x04A0, 0x018C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT7__GPIO4_IO28,	0x04A0, 0x018C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT7__MMDC_DEBUG_12,	0x04A0, 0x018C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT7__PL301_PER1_HADR_18,	0x04A0, 0x018C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT8__IPU1_DISP0_DAT_8,	0x04A4, 0x0190, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT8__IPU2_DISP0_DAT_8,	0x04A4, 0x0190, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT8__PWM1_PWMO,	0x04A4, 0x0190, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT8__WDOG1_WDOG_B,	0x04A4, 0x0190, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT8__SDMA_DBG_EVT_CHN_1,	0x04A4, 0x0190, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT8__GPIO4_IO29,	0x04A4, 0x0190, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT8__MMDC_DEBUG_13,	0x04A4, 0x0190, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT8__PL301_PER1_HADR_19,	0x04A4, 0x0190, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT9__IPU1_DISP0_DAT_9,	0x04A8, 0x0194, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT9__IPU2_DISP0_DAT_9,	0x04A8, 0x0194, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT9__PWM2_PWMO,	0x04A8, 0x0194, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT9__WDOG2_WDOG_B,	0x04A8, 0x0194, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT9__SDMA_DBG_EVT_CHN_2,	0x04A8, 0x0194, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT9__GPIO4_IO30,	0x04A8, 0x0194, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT9__MMDC_DEBUG_14,	0x04A8, 0x0194, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT9__PL301_PER1_HADR_20,	0x04A8, 0x0194, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT10__IPU1_DISP0_DAT_10,	0x04AC, 0x0198, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT10__IPU2_DISP0_DAT_10,	0x04AC, 0x0198, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT10__USDHC1_DBG_6,	0x04AC, 0x0198, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT10__SDMA_DBG_EVT_CHN3,	0x04AC, 0x0198, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT10__GPIO4_IO31,	0x04AC, 0x0198, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT10__MMDC_DEBUG_15,	0x04AC, 0x0198, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT10__PL301_PER1_HADR21,	0x04AC, 0x0198, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT11__IPU1_DISP0_DAT_11,	0x04B0, 0x019C, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT11__IPU2_DISP0_DAT_11,	0x04B0, 0x019C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT11__USDHC1_USDHC_DBG7,	0x04B0, 0x019C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT11__SDMA_DBG_EVT_CHN4,	0x04B0, 0x019C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT11__GPIO5_IO5,	0x04B0, 0x019C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT11__MMDC_DEBUG_16,	0x04B0, 0x019C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT11__PL301_PER1_HADR22,	0x04B0, 0x019C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT12__IPU1_DISP0_DAT_12,	0x04B4, 0x01A0, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT12__IPU2_DISP0_DAT_12,	0x04B4, 0x01A0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT12__RESERVED_RESERVED,	0x04B4, 0x01A0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT12__SDMA_DBG_EVT_CHN5,	0x04B4, 0x01A0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT12__GPIO5_IO6,	0x04B4, 0x01A0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT12__MMDC_DEBUG_17,	0x04B4, 0x01A0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT12__PL301_PER1_HADR23,	0x04B4, 0x01A0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT13__IPU1_DISP0_DAT_13,	0x04B8, 0x01A4, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT13__IPU2_DISP0_DAT_13,	0x04B8, 0x01A4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT13__AUDMUX_AUD5_RXFS,	0x04B8, 0x01A4, 3, 0x07D8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT13__SDMA_DBG_EVT_CHN0,	0x04B8, 0x01A4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT13__GPIO5_IO7,	0x04B8, 0x01A4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT13__MMDC_DEBUG_18,	0x04B8, 0x01A4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT13__PL301_PER1_HADR24,	0x04B8, 0x01A4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT14__IPU1_DISP0_DAT_14,	0x04BC, 0x01A8, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT14__IPU2_DISP0_DAT_14,	0x04BC, 0x01A8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT14__AUDMUX_AUD5_RXC,		0x04BC, 0x01A8, 3, 0x07D4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT14__SDMA_DBG_EVT_CHN1,	0x04BC, 0x01A8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT14__GPIO5_IO8,	0x04BC, 0x01A8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT14__MMDC_DEBUG_19,	0x04BC, 0x01A8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT15__IPU1_DISP0_DAT_15,	0x04C0, 0x01AC, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT15__IPU2_DISP0_DAT_15,	0x04C0, 0x01AC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT15__ECSPI1_SS1,	0x04C0, 0x01AC, 2, 0x0804, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT15__ECSPI2_SS1,	0x04C0, 0x01AC, 3, 0x0820, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT15__SDMA_DBG_EVT_CHN2,	0x04C0, 0x01AC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT15__GPIO5_IO9,	0x04C0, 0x01AC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT15__MMDC_DEBUG_20,	0x04C0, 0x01AC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT15__PL301_PER1_HADR25,	0x04C0, 0x01AC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT16__IPU1_DISP0_DAT_16,	0x04C4, 0x01B0, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT16__IPU2_DISP0_DAT_16,	0x04C4, 0x01B0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT16__ECSPI2_MOSI,	0x04C4, 0x01B0, 2, 0x0818, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT16__AUDMUX_AUD5_TXC,	0x04C4, 0x01B0, 3, 0x07DC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT16__SDMA_EXT_EVENT_0,	0x04C4, 0x01B0, 4, 0x090C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT16__GPIO5_IO10,	0x04C4, 0x01B0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT16__MMDC_DEBUG_21,	0x04C4, 0x01B0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT16__PL301_PER1_HADR26,	0x04C4, 0x01B0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT17__IPU1_DISP0_DAT_17,	0x04C8, 0x01B4, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT17__IPU2_DISP0_DAT_17,	0x04C8, 0x01B4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT17__ECSPI2_MISO,	0x04C8, 0x01B4, 2, 0x0814, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT17__AUDMUX_AUD5_TXD,	0x04C8, 0x01B4, 3, 0x07D0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT17__SDMA_EXT_EVENT_1,	0x04C8, 0x01B4, 4, 0x0910, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT17__GPIO5_IO11,	0x04C8, 0x01B4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT17__MMDC_DEBUG_22,	0x04C8, 0x01B4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT17__PL301_PER1_HADR27,	0x04C8, 0x01B4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT18__IPU1_DISP0_DAT_18,	0x04CC, 0x01B8, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT18__IPU2_DISP0_DAT_18,	0x04CC, 0x01B8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT18__ECSPI2_SS0,	0x04CC, 0x01B8, 2, 0x081C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT18__AUDMUX_AUD5_TXFS,	0x04CC, 0x01B8, 3, 0x07E0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT18__AUDMUX_AUD4_RXFS,	0x04CC, 0x01B8, 4, 0x07C0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT18__GPIO5_IO12,	0x04CC, 0x01B8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT18__MMDC_DEBUG_23,	0x04CC, 0x01B8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT18__WEIM_WEIM_CS_2,	0x04CC, 0x01B8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT19__IPU1_DISP0_DAT_19,	0x04D0, 0x01BC, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT19__IPU2_DISP0_DAT_19,	0x04D0, 0x01BC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT19__ECSPI2_SCLK,	0x04D0, 0x01BC, 2, 0x0810, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT19__AUDMUX_AUD5_RXD,	0x04D0, 0x01BC, 3, 0x07CC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT19__AUDMUX_AUD4_RXC,	0x04D0, 0x01BC, 4, 0x07BC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT19__GPIO5_IO13,	0x04D0, 0x01BC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT19__MMDC_DEBUG_24,	0x04D0, 0x01BC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT19__WEIM_WEIM_CS_3,	0x04D0, 0x01BC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT20__IPU1_DISP0_DAT_20,	0x04D4, 0x01C0, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT20__IPU2_DISP0_DAT_20,	0x04D4, 0x01C0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT20__ECSPI1_SCLK,	0x04D4, 0x01C0, 2, 0x07F4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT20__AUDMUX_AUD4_TXC,	0x04D4, 0x01C0, 3, 0x07C4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT20__SDMA_DBG_EVT_CHN7,	0x04D4, 0x01C0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT20__GPIO5_IO14,	0x04D4, 0x01C0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT20__MMDC_DEBUG_25,	0x04D4, 0x01C0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT20__PL301_PER1_HADR28,	0x04D4, 0x01C0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT21__IPU1_DISP0_DAT_21,	0x04D8, 0x01C4, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT21__IPU2_DISP0_DAT_21,	0x04D8, 0x01C4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT21__ECSPI1_MOSI,	0x04D8, 0x01C4, 2, 0x07FC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT21__AUDMUX_AUD4_TXD,	0x04D8, 0x01C4, 3, 0x07B8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT21__SDMA_DBG_BUS_DEV0,	0x04D8, 0x01C4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT21__GPIO5_IO15,	0x04D8, 0x01C4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT21__MMDC_DEBUG_26,	0x04D8, 0x01C4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT21__PL301_PER1_HADR29,	0x04D8, 0x01C4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT22__IPU1_DISP0_DAT_22,	0x04DC, 0x01C8, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT22__IPU2_DISP0_DAT_22,	0x04DC, 0x01C8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT22__ECSPI1_MISO,	0x04DC, 0x01C8, 2, 0x07F8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT22__AUDMUX_AUD4_TXFS,	0x04DC, 0x01C8, 3, 0x07C8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT22__SDMA_DBG_BUS_DEV1,	0x04DC, 0x01C8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT22__GPIO5_IO16,	0x04DC, 0x01C8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT22__MMDC_DEBUG_27,	0x04DC, 0x01C8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT22__PL301_PER1_HADR30,	0x04DC, 0x01C8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT23__IPU1_DISP0_DAT_23,	0x04E0, 0x01CC, 0, 0x0000, 0, PAD_CTL_DSE_120ohm),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT23__IPU2_DISP0_DAT_23,	0x04E0, 0x01CC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT23__ECSPI1_SS0,	0x04E0, 0x01CC, 2, 0x0800, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT23__AUDMUX_AUD4_RXD,	0x04E0, 0x01CC, 3, 0x07B4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT23__SDMA_DBG_BUS_DEV2,	0x04E0, 0x01CC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT23__GPIO5_IO17,	0x04E0, 0x01CC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT23__MMDC_DEBUG_28,	0x04E0, 0x01CC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DISP0_DAT23__PL301_PER1_HADR31,	0x04E0, 0x01CC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDIO__RESERVED_RESERVED,	0x04E4, 0x01D0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDIO__ENET_MDIO,		0x04E4, 0x01D0, 1, 0x0840, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDIO__ESAI1_SCKR,	0x04E4, 0x01D0, 2, 0x086C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDIO__SDMA_DEBUG_BUS_DEV3,	0x04E4, 0x01D0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDIO__ENET_1588_EVT1_OUT,	0x04E4, 0x01D0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDIO__GPIO1_IO22,	0x04E4, 0x01D0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDIO__SPDIF_PLOCK,	0x04E4, 0x01D0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_REF_CLK__RESERVED_RSRVED,	0x04E8, 0x01D4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_REF_CLK__ENET_TX_CLK,	0x04E8, 0x01D4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_REF_CLK__ESAI1_FSR,	0x04E8, 0x01D4, 2, 0x085C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_REF_CLK__SDMA_DBGBUS_DEV4,	0x04E8, 0x01D4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_REF_CLK__GPIO1_IO23,	0x04E8, 0x01D4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_REF_CLK__SPDIF_SRCLK,	0x04E8, 0x01D4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_REF_CLK__USBPHY1_RX_SQH,	0x04E8, 0x01D4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RX_ER__ANATOP_USBOTG_ID,	0x04EC, 0x01D8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RX_ER__ENET_RX_ER,	0x04EC, 0x01D8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RX_ER__ESAI1_HCKR,	0x04EC, 0x01D8, 2, 0x0864, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RX_ER__SPDIF_IN1,	0x04EC, 0x01D8, 3, 0x0914, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RX_ER__ENET_1588_EVT2_OUT,	0x04EC, 0x01D8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RX_ER__GPIO1_IO24,	0x04EC, 0x01D8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RX_ER__PHY_TDI,		0x04EC, 0x01D8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RX_ER__USBPHY1_RX_HS_RXD,	0x04EC, 0x01D8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_CRS_DV__RESERVED_RSRVED,	0x04F0, 0x01DC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_CRS_DV__ENET_RX_EN,	0x04F0, 0x01DC, 1, 0x0858, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_CRS_DV__ESAI1_SCKT,	0x04F0, 0x01DC, 2, 0x0870, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_CRS_DV__SPDIF_EXTCLK,	0x04F0, 0x01DC, 3, 0x0918, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_CRS_DV__GPIO1_IO25,	0x04F0, 0x01DC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_CRS_DV__PHY_TDO,		0x04F0, 0x01DC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_CRS_DV__USBPHY1_RX_FS_RXD,	0x04F0, 0x01DC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD1__MLB_MLBSIG,	0x04F4, 0x01E0, 0, 0x0908, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD1__ENET_RDATA_1,	0x04F4, 0x01E0, 1, 0x084C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD1__ESAI1_FST,		0x04F4, 0x01E0, 2, 0x0860, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD1__ENET_1588_EVT3_OUT,	0x04F4, 0x01E0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD1__GPIO1_IO26,	0x04F4, 0x01E0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD1__PHY_TCK,		0x04F4, 0x01E0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD1__USBPHY1_RX_DISCON,	0x04F4, 0x01E0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD0__OSC32K_32K_OUT,	0x04F8, 0x01E4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD0__ENET_RDATA_0,	0x04F8, 0x01E4, 1, 0x0848, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD0__ESAI1_HCKT,	0x04F8, 0x01E4, 2, 0x0868, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD0__SPDIF_OUT1,	0x04F8, 0x01E4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD0__GPIO1_IO27,	0x04F8, 0x01E4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD0__PHY_TMS,		0x04F8, 0x01E4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_RXD0__USBPHY1_PLL_CK20DIV,	0x04F8, 0x01E4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TX_EN__RESERVED_RSRVED,	0x04FC, 0x01E8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TX_EN__ENET_TX_EN,	0x04FC, 0x01E8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TX_EN__ESAI1_TX3_RX2,	0x04FC, 0x01E8, 2, 0x0880, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TX_EN__GPIO1_IO28,	0x04FC, 0x01E8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TX_EN__SATA_PHY_TDI,	0x04FC, 0x01E8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TX_EN__USBPHY2_RX_SQH,	0x04FC, 0x01E8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD1__MLB_MLBCLK,	0x0500, 0x01EC, 0, 0x0900, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD1__ENET_TDATA_1,	0x0500, 0x01EC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD1__ESAI1_TX2_RX3,	0x0500, 0x01EC, 2, 0x087C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD1__ENET_1588_EVENT0_IN,	0x0500, 0x01EC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD1__GPIO1_IO29,	0x0500, 0x01EC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD1__SATA_PHY_TD,	0x0500, 0x01EC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD1__USBPHY2_RX_HS_RXD,	0x0500, 0x01EC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD0__RESERVED_RSRVED,	0x0504, 0x01F0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD0__ENET_TDATA_0,	0x0504, 0x01F0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD0__ESAI1_TX4_RX1,	0x0504, 0x01F0, 2, 0x0884, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD0__GPIO1_IO30,	0x0504, 0x01F0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD0__SATA_PHY_TCK,	0x0504, 0x01F0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_TXD0__USBPHY2_RX_FS_RXD,	0x0504, 0x01F0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDC__MLB_MLBDAT,		0x0508, 0x01F4, 0, 0x0904, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDC__ENET_MDC,		0x0508, 0x01F4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDC__ESAI1_TX5_RX0,	0x0508, 0x01F4, 2, 0x0888, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDC__ENET_1588_EVENT1_IN,	0x0508, 0x01F4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDC__GPIO1_IO31,		0x0508, 0x01F4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDC__SATA_PHY_TMS,	0x0508, 0x01F4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,ENET_MDC__USBPHY2_RX_DISCON,	0x0508, 0x01F4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D40__MMDC_DRAM_D_40,	NO_PAD_I, NO_MUX_I,	 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D41__MMDC_DRAM_D_41,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D42__MMDC_DRAM_D_42,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D43__MMDC_DRAM_D_43,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D44__MMDC_DRAM_D_44,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D45__MMDC_DRAM_D_45,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D46__MMDC_DRAM_D_46,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D47__MMDC_DRAM_D_47,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDQS5__MMDC_DRAM_SDQS_5,	0x050C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_DQM5__MMDC_DRAM_DQM_5,	0x0510, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D32__MMDC_DRAM_D_32,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D33__MMDC_DRAM_D_33,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D34__MMDC_DRAM_D_34,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D35__MMDC_DRAM_D_35,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D36__MMDC_DRAM_D_36,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D37__MMDC_DRAM_D_37,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D38__MMDC_DRAM_D_38,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D39__MMDC_DRAM_D_39,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_DQM4__MMDC_DRAM_DQM_4,	0x0514, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDQS4__MMDC_DRAM_SDQS_4,	0x0518, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D24__MMDC_DRAM_D_24,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D25__MMDC_DRAM_D_25,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D26__MMDC_DRAM_D_26,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D27__MMDC_DRAM_D_27,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D28__MMDC_DRAM_D_28,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D29__MMDC_DRAM_D_29,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDQS3__MMDC_DRAM_SDQS_3,	0x051C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D30__MMDC_DRAM_D_30,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D31__MMDC_DRAM_D_31,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_DQM3__MMDC_DRAM_DQM_3,	0x0520, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D16__MMDC_DRAM_D_16,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D17__MMDC_DRAM_D_17,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D18__MMDC_DRAM_D_18,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D19__MMDC_DRAM_D_19,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D20__MMDC_DRAM_D_20,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D21__MMDC_DRAM_D_21,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D22__MMDC_DRAM_D_22,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDQS2__MMDC_DRAM_SDQS_2,	0x0524, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D23__MMDC_DRAM_D_23,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_DQM2__MMDC_DRAM_DQM_2,	0x0528, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A0__MMDC_DRAM_A_0,	0x052C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A1__MMDC_DRAM_A_1,	0x0530, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A2__MMDC_DRAM_A_2,	0x0534, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A3__MMDC_DRAM_A_3,	0x0538, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A4__MMDC_DRAM_A_4,	0x053C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A5__MMDC_DRAM_A_5,	0x0540, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A6__MMDC_DRAM_A_6,	0x0544, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A7__MMDC_DRAM_A_7,	0x0548, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A8__MMDC_DRAM_A_8,	0x054C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A9__MMDC_DRAM_A_9,	0x0550, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A10__MMDC_DRAM_A_10,	0x0554, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A11__MMDC_DRAM_A_11,	0x0558, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A12__MMDC_DRAM_A_12,	0x055C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A13__MMDC_DRAM_A_13,	0x0560, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A14__MMDC_DRAM_A_14,	0x0564, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_A15__MMDC_DRAM_A_15,	0x0568, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_CAS__MMDC_DRAM_CAS,	0x056C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_CS0__MMDC_DRAM_CS_0,	0x0570, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_CS1__MMDC_DRAM_CS_1,	0x0574, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_RAS__MMDC_DRAM_RAS,	0x0578, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_RESET__MMDC_DRAM_RESET,	0x057C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDBA0__MMDC_DRAM_SDBA_0,	0x0580, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDBA1__MMDC_DRAM_SDBA_1,	0x0584, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDCLK_0__MMDC_DRAM_SDCLK0,	0x0588, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDBA2__MMDC_DRAM_SDBA_2,	0x058C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDCKE0__MMDC_DRAM_SDCKE_0,	0x0590, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDCLK_1__MMDC_DRAM_SDCLK1,	0x0594, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDCKE1__MMDC_DRAM_SDCKE_1,	0x0598, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDODT0__MMDC_DRAM_ODT_0,	0x059C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDODT1__MMDC_DRAM_ODT_1,	0x05A0, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDWE__MMDC_DRAM_SDWE,	0x05A4, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D0__MMDC_DRAM_D_0,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D1__MMDC_DRAM_D_1,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D2__MMDC_DRAM_D_2,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D3__MMDC_DRAM_D_3,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D4__MMDC_DRAM_D_4,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D5__MMDC_DRAM_D_5,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDQS0__MMDC_DRAM_SDQS_0,	0x05A8, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D6__MMDC_DRAM_D_6,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D7__MMDC_DRAM_D_7,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_DQM0__MMDC_DRAM_DQM_0,	0x05AC, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D8__MMDC_DRAM_D_8,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D9__MMDC_DRAM_D_9,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D10__MMDC_DRAM_D_10,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D11__MMDC_DRAM_D_11,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D12__MMDC_DRAM_D_12,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D13__MMDC_DRAM_D_13,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D14__MMDC_DRAM_D_14,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDQS1__MMDC_DRAM_SDQS_1,	0x05B0, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D15__MMDC_DRAM_D_15,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_DQM1__MMDC_DRAM_DQM_1,	0x05B4, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D48__MMDC_DRAM_D_48,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D49__MMDC_DRAM_D_49,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D50__MMDC_DRAM_D_50,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D51__MMDC_DRAM_D_51,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D52__MMDC_DRAM_D_52,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D53__MMDC_DRAM_D_53,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D54__MMDC_DRAM_D_54,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D55__MMDC_DRAM_D_55,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDQS6__MMDC_DRAM_SDQS_6,	0x05B8, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_DQM6__MMDC_DRAM_DQM_6,	0x05BC, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D56__MMDC_DRAM_D_56,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_SDQS7__MMDC_DRAM_SDQS_7,	0x05C0, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D57__MMDC_DRAM_D_57,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D58__MMDC_DRAM_D_58,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D59__MMDC_DRAM_D_59,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D60__MMDC_DRAM_D_60,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_DQM7__MMDC_DRAM_DQM_7,	0x05C4, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D61__MMDC_DRAM_D_61,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D62__MMDC_DRAM_D_62,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,DRAM_D63__MMDC_DRAM_D_63,	NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL0__ECSPI1_SCLK,	0x05C8, 0x01F8, 0, 0x07F4, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL0__ENET_RDATA_3,	0x05C8, 0x01F8, 1, 0x0854, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL0__AUDMUX_AUD5_TXC,	0x05C8, 0x01F8, 2, 0x07DC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL0__KPP_COL_0,		0x05C8, 0x01F8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL0__UART4_TXD,		0x05C8, 0x01F8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL0__UART4_TXD_RXD,	0x05C8, 0x01F8, 4, 0x0938, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL0__GPIO4_IO6,		0x05C8, 0x01F8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL0__DCIC1_DCIC_OUT,	0x05C8, 0x01F8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL0__SRC_ANY_PU_RST,	0x05C8, 0x01F8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW0__ECSPI1_MOSI,	0x05CC, 0x01FC, 0, 0x07FC, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW0__ENET_TDATA_3,	0x05CC, 0x01FC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW0__AUDMUX_AUD5_TXD,	0x05CC, 0x01FC, 2, 0x07D0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW0__KPP_ROW_0,		0x05CC, 0x01FC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW0__UART4_RXD,		0x05CC, 0x01FC, 4, 0x0938, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW0__GPIO4_IO7,		0x05CC, 0x01FC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW0__DCIC2_DCIC_OUT,	0x05CC, 0x01FC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW0__PL301_PER1_HADR_0,	0x05CC, 0x01FC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL1__ECSPI1_MISO,	0x05D0, 0x0200, 0, 0x07F8, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL1__ENET_MDIO,		0x05D0, 0x0200, 1, 0x0840, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL1__AUDMUX_AUD5_TXFS,	0x05D0, 0x0200, 2, 0x07E0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL1__KPP_COL_1,		0x05D0, 0x0200, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL1__UART5_TXD,		0x05D0, 0x0200, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL1__UART5_TXD_RXD,	0x05D0, 0x0200, 4, 0x0940, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL1__GPIO4_IO8,		0x05D0, 0x0200, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL1__USDHC1_VSELECT,	0x05D0, 0x0200, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL1__PL301MX_PER1_HADR_1,0x05D0, 0x0200, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW1__ECSPI1_SS0,		0x05D4, 0x0204, 0, 0x0800, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW1__ENET_COL,		0x05D4, 0x0204, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW1__AUDMUX_AUD5_RXD,	0x05D4, 0x0204, 2, 0x07CC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW1__KPP_ROW_1,		0x05D4, 0x0204, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW1__UART5_RXD,		0x05D4, 0x0204, 4, 0x0940, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW1__GPIO4_IO9,		0x05D4, 0x0204, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW1__USDHC2_VSELECT,	0x05D4, 0x0204, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW1__PL301_PER1_HADDR_2,	0x05D4, 0x0204, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL2__ECSPI1_SS1,		0x05D8, 0x0208, 0, 0x0804, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL2__ENET_RDATA_2,	0x05D8, 0x0208, 1, 0x0850, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL2__CAN1_TXCAN,		0x05D8, 0x0208, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL2__KPP_COL_2,		0x05D8, 0x0208, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL2__ENET_MDC,		0x05D8, 0x0208, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL2__GPIO4_IO10,		0x05D8, 0x0208, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL2__USBOH3_H1_PWRCTL_WKP,	0x05D8, 0x0208, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL2__PL301_PER1_HADDR_3,	0x05D8, 0x0208, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW2__ECSPI1_SS2,		0x05DC, 0x020C, 0, 0x0808, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW2__ENET_TDATA_2,	0x05DC, 0x020C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW2__CAN1_RXCAN,		0x05DC, 0x020C, 2, 0x07E4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW2__KPP_ROW_2,		0x05DC, 0x020C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW2__USDHC2_VSELECT,	0x05DC, 0x020C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW2__GPIO4_IO11,		0x05DC, 0x020C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW2__HDMI_TX_CEC_LINE,	0x05DC, 0x020C, 6, 0x088C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW2__PL301_PER1_HADR_4,	0x05DC, 0x020C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL3__ECSPI1_SS3,		0x05E0, 0x0210, 0, 0x080C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL3__ENET_CRS,		0x05E0, 0x0210, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL3__HDMI_TX_DDC_SCL,	0x05E0, 0x0210, 2, 0x0890, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL3__KPP_COL_3,		0x05E0, 0x0210, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL3__I2C2_SCL,		0x05E0, 0x0210, 20, 0x08A0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL3__GPIO4_IO12,		0x05E0, 0x0210, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL3__SPDIF_IN1,		0x05E0, 0x0210, 6, 0x0914, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL3__PL301_PER1_HADR_5,	0x05E0, 0x0210, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW3__OSC32K_32K_OUT,	0x05E4, 0x0214, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW3__ASRC_ASRC_EXT_CLK,	0x05E4, 0x0214, 1, 0x07B0, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW3__HDMI_TX_DDC_SDA,	0x05E4, 0x0214, 2, 0x0894, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW3__KPP_ROW_3,		0x05E4, 0x0214, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW3__I2C2_SDA,		0x05E4, 0x0214, 20, 0x08A4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW3__GPIO4_IO13,		0x05E4, 0x0214, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW3__USDHC1_VSELECT,	0x05E4, 0x0214, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW3__PL301_PER1_HADR_6,	0x05E4, 0x0214, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL4__CAN2_TXCAN,		0x05E8, 0x0218, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL4__IPU1_SISG_4,	0x05E8, 0x0218, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL4__USBOH3_USBOTG_OC,	0x05E8, 0x0218, 2, 0x0944, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL4__KPP_COL_4,		0x05E8, 0x0218, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL4__UART5_CTS,		0x05E8, 0x0218, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL4__UART5_RTS,		0x05E8, 0x0218, 4, 0x093C, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL4__GPIO4_IO14,		0x05E8, 0x0218, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL4__MMDC_DEBUG_49,	0x05E8, 0x0218, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_COL4__PL301_PER1_HADDR_7,	0x05E8, 0x0218, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW4__CAN2_RXCAN,		0x05EC, 0x021C, 0, 0x07E8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW4__IPU1_SISG_5,	0x05EC, 0x021C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW4__USBOH3_USBOTG_PWR,	0x05EC, 0x021C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW4__KPP_ROW_4,		0x05EC, 0x021C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW4__UART5_CTS,		0x05EC, 0x021C, 4, 0x093C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW4__GPIO4_IO15,		0x05EC, 0x021C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW4__MMDC_DEBUG_50,	0x05EC, 0x021C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,KEY_ROW4__PL301_PER1_HADR_8,	0x05EC, 0x021C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_0__CCM_CLKO,		0x05F0, 0x0220, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_0__KPP_COL_5,		0x05F0, 0x0220, 2, 0x08E8, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_0__ASRC_ASRC_EXT_CLK,	0x05F0, 0x0220, 3, 0x07B0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_0__EPIT1_EPITO,		0x05F0, 0x0220, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_0__GPIO1_IO0,		0x05F0, 0x0220, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_0__USBOH3_USBH1_PWR,	0x05F0, 0x0220, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_0__SNVS_HP_WRAP_SNVS_VIO5,	0x05F0, 0x0220, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_1__ESAI1_SCKR,		0x05F4, 0x0224, 0, 0x086C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_1__WDOG2_WDOG_B,		0x05F4, 0x0224, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_1__KPP_ROW_5,		0x05F4, 0x0224, 2, 0x08F4, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_1__USBOTG_ID,		0x05F4, 0x0224, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_1__PWM2_PWMO,		0x05F4, 0x0224, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_1__GPIO1_IO1,		0x05F4, 0x0224, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_1__USDHC1_CD,		0x05F4, 0x0224, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_1__SRC_TESTER_ACK,	0x05F4, 0x0224, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_9__ESAI1_FSR,		0x05F8, 0x0228, 0, 0x085C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_9__WDOG1_WDOG_B,		0x05F8, 0x0228, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_9__KPP_COL_6,		0x05F8, 0x0228, 2, 0x08EC, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_9__CCM_REF_EN_B,		0x05F8, 0x0228, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_9__PWM1_PWMO,		0x05F8, 0x0228, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_9__GPIO1_IO9,		0x05F8, 0x0228, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_9__USDHC1_WP,		0x05F8, 0x0228, 6, 0x094C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_9__SRC_EARLY_RST,	0x05F8, 0x0228, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_3__ESAI1_HCKR,		0x05FC, 0x022C, 0, 0x0864, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_3__OBSERVE_MUX_INT_OUT0,	0x05FC, 0x022C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_3__I2C3_SCL,		0x05FC, 0x022C, 18, 0x08A8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_3__ANATOP_24M_OUT,	0x05FC, 0x022C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_3__CCM_CLKO2,		0x05FC, 0x022C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_3__GPIO1_IO3,		0x05FC, 0x022C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_3__USBOH3_USBH1_OC,	0x05FC, 0x022C, 6, 0x0948, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_3__MLB_MLBCLK,		0x05FC, 0x022C, 7, 0x0900, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_6__ESAI1_SCKT,		0x0600, 0x0230, 0, 0x0870, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_6__OBSERVE_MUX_INT_OUT1,	0x0600, 0x0230, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_6__I2C3_SDA,		0x0600, 0x0230, 18, 0x08AC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_6__CCM_CCM_OUT_0,	0x0600, 0x0230, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_6__CSU_CSU_INT_DEB,	0x0600, 0x0230, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_6__GPIO1_IO6,		0x0600, 0x0230, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_6__USDHC2_LCTL,		0x0600, 0x0230, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_6__MLB_MLBSIG,		0x0600, 0x0230, 7, 0x0908, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_2__ESAI1_FST,		0x0604, 0x0234, 0, 0x0860, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_2__OBSERVE_MUX_INT_OUT2,	0x0604, 0x0234, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_2__KPP_ROW_6,		0x0604, 0x0234, 2, 0x08F8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_2__CCM_CCM_OUT_1,	0x0604, 0x0234, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_2__CSU_CSU_ALARM_AUT_0,	0x0604, 0x0234, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_2__GPIO1_IO2,		0x0604, 0x0234, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_2__USDHC2_WP,		0x0604, 0x0234, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_2__MLB_MLBDAT,		0x0604, 0x0234, 7, 0x0904, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_4__ESAI1_HCKT,		0x0608, 0x0238, 0, 0x0868, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_4__OBSERVE_MUX_INT_OUT3,	0x0608, 0x0238, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_4__KPP_COL_7,		0x0608, 0x0238, 2, 0x08F0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_4__CCM_CCM_OUT_2,	0x0608, 0x0238, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_4__CSU_CSU_ALARM_AUT_1,	0x0608, 0x0238, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_4__GPIO1_IO4,		0x0608, 0x0238, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_4__USDHC2_CD,		0x0608, 0x0238, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_4__OCOTP_CRL_WRAR_FUSE_LA,	0x0608, 0x0238, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_5__ESAI1_TX2_RX3,	0x060C, 0x023C, 0, 0x087C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_5__OBSERVE_MUX_INT_OUT4,	0x060C, 0x023C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_5__KPP_ROW_7,		0x060C, 0x023C, 2, 0x08FC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_5__CCM_CLKO,		0x060C, 0x023C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_5__CSU_CSU_ALARM_AUT_2,	0x060C, 0x023C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_5__GPIO1_IO5,		0x060C, 0x023C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_5__I2C3_SCL,		0x060C, 0x023C, 22, 0x08A8, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_5__CHEETAH_EVENTI,	0x060C, 0x023C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_7__ESAI1_TX4_RX1,	0x0610, 0x0240, 0, 0x0884, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_7__ECSPI5_RDY,		0x0610, 0x0240, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_7__EPIT1_EPITO,		0x0610, 0x0240, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_7__CAN1_TXCAN,		0x0610, 0x0240, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_7__UART2_TXD,		0x0610, 0x0240, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_7__UART2_TXD_RXD,	0x0610, 0x0240, 4, 0x0928, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_7__GPIO1_IO7,		0x0610, 0x0240, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_7__SPDIF_PLOCK,		0x0610, 0x0240, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_7__USBOH3_OTGUSB_HST_MODE,	0x0610, 0x0240, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_8__ESAI1_TX5_RX0,	0x0614, 0x0244, 0, 0x0888, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_8__ANATOP_ANATOP_32K_OUT,	0x0614, 0x0244, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_8__EPIT2_EPITO,		0x0614, 0x0244, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_8__CAN1_RXCAN,		0x0614, 0x0244, 3, 0x07E4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_8__UART2_RXD,		0x0614, 0x0244, 4, 0x0928, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_8__GPIO1_IO8,		0x0614, 0x0244, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_8__SPDIF_SRCLK,		0x0614, 0x0244, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_8__USBOH3_OTG_PWRCTL_WAK,	0x0614, 0x0244, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_16__ESAI1_TX3_RX2,	0x0618, 0x0248, 0, 0x0880, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_16__ENET_1588_EVENT2_IN,	0x0618, 0x0248, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_16__ENET_ETHERNET_REF_OUT,	0x0618, 0x0248, 2, 0x083C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_16__USDHC1_LCTL,		0x0618, 0x0248, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_16__SPDIF_IN1,		0x0618, 0x0248, 4, 0x0914, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_16__GPIO7_IO11,		0x0618, 0x0248, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_16__I2C3_SDA,		0x0618, 0x0248, 22, 0x08AC, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_16__SJC_DE_B,		0x0618, 0x0248, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_17__ESAI1_TX0,		0x061C, 0x024C, 0, 0x0874, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_17__ENET_1588_EVENT3_IN,	0x061C, 0x024C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_17__CCM_PMIC_RDY,	0x061C, 0x024C, 2, 0x07F0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_17__SDMA_SDMA_EXT_EVENT_0,	0x061C, 0x024C, 3, 0x090C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_17__SPDIF_OUT1,		0x061C, 0x024C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_17__GPIO7_IO12,		0x061C, 0x024C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_17__SJC_JTAG_ACT,	0x061C, 0x024C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_18__ESAI1_TX1,		0x0620, 0x0250, 0, 0x0878, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_18__ENET_RX_CLK,		0x0620, 0x0250, 1, 0x0844, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_18__USDHC3_VSELECT,	0x0620, 0x0250, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_18__SDMA_SDMA_EXT_EVENT_1,	0x0620, 0x0250, 3, 0x0910, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_18__ASRC_ASRC_EXT_CLK,	0x0620, 0x0250, 4, 0x07B0, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_18__GPIO7_IO13,		0x0620, 0x0250, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_18__SNVS_HP_WRA_SNVS_VIO5,	0x0620, 0x0250, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_18__SRC_SYSTEM_RST,	0x0620, 0x0250, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_19__KPP_COL_5,		0x0624, 0x0254, 0, 0x08E8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_19__ENET_1588_EVENT0_OUT,	0x0624, 0x0254, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_19__SPDIF_OUT1,		0x0624, 0x0254, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_19__CCM_CLKO,		0x0624, 0x0254, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_19__ECSPI1_RDY,		0x0624, 0x0254, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_19__GPIO4_IO5,		0x0624, 0x0254, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_19__ENET_TX_ER,		0x0624, 0x0254, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,GPIO_19__SRC_INT_BOOT,	0x0624, 0x0254, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_PIXCLK__IPU1_CSI0_PIXCLK,	0x0628, 0x0258, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_PIXCLK__PCIE_CTRL_MUX_12,	0x0628, 0x0258, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_PIXCLK__SDMA_DEBUG_PC_0,	0x0628, 0x0258, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_PIXCLK__GPIO5_IO18,	0x0628, 0x0258, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_PIXCLK___MMDC_DEBUG_29,	0x0628, 0x0258, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_PIXCLK__CHEETAH_EVENTO,	0x0628, 0x0258, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_MCLK__IPU1_CSI0_HSYNC,	0x062C, 0x025C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_MCLK__PCIE_CTRL_MUX_13,	0x062C, 0x025C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_MCLK__CCM_CLKO,		0x062C, 0x025C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_MCLK__SDMA_DEBUG_PC_1,	0x062C, 0x025C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_MCLK__GPIO5_IO19,	0x062C, 0x025C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_MCLK__MMDC_MMDC_DEBUG_30,	0x062C, 0x025C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_MCLK__CHEETAH_TRCTL,	0x062C, 0x025C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DATA_EN__IPU1_CSI0_DA_EN,	0x0630, 0x0260, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DATA_EN__WEIM_WEIM_D_0,	0x0630, 0x0260, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DATA_EN__PCIE_CTRL_MUX_14,	0x0630, 0x0260, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DATA_EN__SDMA_DEBUG_PC_2,	0x0630, 0x0260, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DATA_EN__GPIO5_IO20,	0x0630, 0x0260, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DATA_EN__MMDC_DEBUG_31,	0x0630, 0x0260, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DATA_EN__CHEETAH_TRCLK,	0x0630, 0x0260, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_VSYNC__IPU1_CSI0_VSYNC,	0x0634, 0x0264, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_VSYNC__WEIM_WEIM_D_1,	0x0634, 0x0264, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_VSYNC__PCIE_CTRL_MUX_15,	0x0634, 0x0264, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_VSYNC__SDMA_DEBUG_PC_3,	0x0634, 0x0264, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_VSYNC__GPIO5_IO21,	0x0634, 0x0264, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_VSYNC__MMDC_DEBUG_32,	0x0634, 0x0264, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_VSYNC__CHEETAH_TRACE_0,	0x0634, 0x0264, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT4__IPU1_CSI0_D_4,	0x0638, 0x0268, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT4__WEIM_WEIM_D_2,	0x0638, 0x0268, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT4__ECSPI1_SCLK,	0x0638, 0x0268, 2, 0x07F4, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT4__KPP_COL_5,		0x0638, 0x0268, 3, 0x08E8, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT4__AUDMUX_AUD3_TXC,	0x0638, 0x0268, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT4__GPIO5_IO22,	0x0638, 0x0268, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT4__MMDC_DEBUG_43,	0x0638, 0x0268, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT4__CHEETAH_TRACE_1,	0x0638, 0x0268, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT5__IPU1_CSI0_D_5,	0x063C, 0x026C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT5__WEIM_WEIM_D_3,	0x063C, 0x026C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT5__ECSPI1_MOSI,	0x063C, 0x026C, 2, 0x07FC, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT5__KPP_ROW_5,		0x063C, 0x026C, 3, 0x08F4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT5__AUDMUX_AUD3_TXD	,0x063C, 0x026C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT5__GPIO5_IO23,0x063C, 0x026C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT5__MMDC_MMDC_DEBUG_44	,0x063C, 0x026C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT5__CHEETAH_TRACE_2	,0x063C, 0x026C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT6__IPU1_CSI0_D_6	,0x0640, 0x0270, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT6__WEIM_WEIM_D_4	,0x0640, 0x0270, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT6__ECSPI1_MISO,0x0640, 0x0270, 2, 0x07F8, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT6__KPP_COL_6,0x0640, 0x0270, 3, 0x08EC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT6__AUDMUX_AUD3_TXFS	,0x0640, 0x0270, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT6__GPIO5_IO24,0x0640, 0x0270, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT6__MMDC_MMDC_DEBUG_45	,0x0640, 0x0270, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT6__CHEETAH_TRACE_3	,0x0640, 0x0270, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT7__IPU1_CSI0_D_7	,0x0644, 0x0274, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT7__WEIM_WEIM_D_5	,0x0644, 0x0274, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT7__ECSPI1_SS0,0x0644, 0x0274, 2, 0x0800, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT7__KPP_ROW_6,0x0644, 0x0274, 3, 0x08F8, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT7__AUDMUX_AUD3_RXD	,0x0644, 0x0274, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT7__GPIO5_IO25,0x0644, 0x0274, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT7__MMDC_MMDC_DEBUG_46	,0x0644, 0x0274, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT7__CHEETAH_TRACE_4	,0x0644, 0x0274, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT8__IPU1_CSI0_D_8	,0x0648, 0x0278, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT8__WEIM_WEIM_D_6	,0x0648, 0x0278, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT8__ECSPI2_SCLK,0x0648, 0x0278, 2, 0x0810, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT8__KPP_COL_7,0x0648, 0x0278, 3, 0x08F0, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT8__I2C1_SDA,0x0648, 0x0278, 20, 0x089C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT8__GPIO5_IO26,0x0648, 0x0278, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT8__MMDC_MMDC_DEBUG_47	,0x0648, 0x0278, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT8__CHEETAH_TRACE_5	,0x0648, 0x0278, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT9__IPU1_CSI0_D_9	,0x064C, 0x027C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT9__WEIM_WEIM_D_7	,0x064C, 0x027C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT9__ECSPI2_MOSI,0x064C, 0x027C, 2, 0x0818, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT9__KPP_ROW_7,0x064C, 0x027C, 3, 0x08FC, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT9__I2C1_SCL,0x064C, 0x027C, 20, 0x0898, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT9__GPIO5_IO27,0x064C, 0x027C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT9__MMDC_MMDC_DEBUG_48	,0x064C, 0x027C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT9__CHEETAH_TRACE_6	,0x064C, 0x027C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT10__IPU1_CSI0_D_10	,0x0650, 0x0280, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT10__AUDMUX_AUD3_RXC	,0x0650, 0x0280, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT10__ECSPI2_MISO	,0x0650, 0x0280, 2, 0x0814, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT10__UART1_TXD,0x0650, 0x0280, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT10__UART1_TXD_RXD	,0x0650, 0x0280, 3, 0x0920, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT10__SDMA_DEBUG_PC_4	,0x0650, 0x0280, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT10__GPIO5_IO28,0x0650, 0x0280, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT10__MMDC_MMDC_DEBUG_33	,0x0650, 0x0280, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT10__CHEETAH_TRACE_7	,0x0650, 0x0280, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT11__IPU1_CSI0_D_11	,0x0654, 0x0284, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT11__AUDMUX_AUD3_RXFS	,0x0654, 0x0284, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT11__ECSPI2_SS0,0x0654, 0x0284, 2, 0x081C, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT11__UART1_RXD,0x0654, 0x0284, 3, 0x0920, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT11__SDMA_DEBUG_PC_5	,0x0654, 0x0284, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT11__GPIO5_IO29,0x0654, 0x0284, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT11__MMDC_MMDC_DEBUG_34	,0x0654, 0x0284, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT11__CHEETAH_TRACE_8	,0x0654, 0x0284, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT12__IPU1_CSI0_D_12	,0x0658, 0x0288, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT12__WEIM_WEIM_D_8	,0x0658, 0x0288, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT12__PCIE_CTRL_MUX_16	,0x0658, 0x0288, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT12__UART4_TXD,0x0658, 0x0288, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT12__UART4_TXD_RXD	,0x0658, 0x0288, 3, 0x0938, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT12__SDMA_DEBUG_PC_6	,0x0658, 0x0288, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT12__GPIO5_IO30,0x0658, 0x0288, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT12__MMDC_MMDC_DEBUG_35	,0x0658, 0x0288, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT12__CHEETAH_TRACE_9	,0x0658, 0x0288, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT13__IPU1_CSI0_D_13	,0x065C, 0x028C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT13__WEIM_WEIM_D_9	,0x065C, 0x028C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT13__PCIE_CTRL_MUX_17	,0x065C, 0x028C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT13__UART4_RXD,0x065C, 0x028C, 3, 0x0938, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT13__SDMA_DEBUG_PC_7	,0x065C, 0x028C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT13__GPIO5_IO31,0x065C, 0x028C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT13__MMDC_MMDC_DEBUG_36	,0x065C, 0x028C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT13__CHEETAH_TRACE_10	,0x065C, 0x028C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT14__IPU1_CSI0_D_14	,0x0660, 0x0290, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT14__WEIM_WEIM_D_10	,0x0660, 0x0290, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT14__PCIE_CTRL_MUX_18	,0x0660, 0x0290, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT14__UART5_TXD,0x0660, 0x0290, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT14__UART5_TXD_RXD	,0x0660, 0x0290, 3, 0x0940, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT14__SDMA_DEBUG_PC_8	,0x0660, 0x0290, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT14__GPIO6_IO0,0x0660, 0x0290, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT14__MMDC_MMDC_DEBUG_37	,0x0660, 0x0290, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT14__CHEETAH_TRACE_11	,0x0660, 0x0290, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT15__IPU1_CSI0_D_15	,0x0664, 0x0294, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT15__WEIM_WEIM_D_11	,0x0664, 0x0294, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT15__PCIE_CTRL_MUX_19	,0x0664, 0x0294, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT15__UART5_RXD,0x0664, 0x0294, 3, 0x0940, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT15__SDMA_DEBUG_PC_9	,0x0664, 0x0294, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT15__GPIO6_IO1,0x0664, 0x0294, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT15__MMDC_MMDC_DEBUG_38	,0x0664, 0x0294, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT15__CHEETAH_TRACE_12	,0x0664, 0x0294, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT16__IPU1_CSI0_D_16	,0x0668, 0x0298, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT16__WEIM_WEIM_D_12	,0x0668, 0x0298, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT16__PCIE_CTRL_MUX_20	,0x0668, 0x0298, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT16__UART4_CTS,0x0668, 0x0298, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT16__UART4_RTS,0x0668, 0x0298, 3, 0x0934, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT16__SDMA_DEBUG_PC_10	,0x0668, 0x0298, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT16__GPIO6_IO2,0x0668, 0x0298, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT16__MMDC_MMDC_DEBUG_39	,0x0668, 0x0298, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT16__CHEETAH_TRACE_13	,0x0668, 0x0298, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT17__IPU1_CSI0_D_17	,0x066C, 0x029C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT17__WEIM_WEIM_D_13	,0x066C, 0x029C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT17__PCIE_CTRL_MUX_21	,0x066C, 0x029C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT17__UART4_CTS,0x066C, 0x029C, 3, 0x0934, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT17__SDMA_DEBUG_PC_11	,0x066C, 0x029C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT17__GPIO6_IO3,0x066C, 0x029C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT17__MMDC_MMDC_DEBUG_40	,0x066C, 0x029C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT17__CHEETAH_TRACE_14	,0x066C, 0x029C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT18__IPU1_CSI0_D_18	,0x0670, 0x02A0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT18__WEIM_WEIM_D_14	,0x0670, 0x02A0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT18__PCIE_CTRL_MUX_22	,0x0670, 0x02A0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT18__UART5_CTS,0x0670, 0x02A0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT18__UART5_RTS,0x0670, 0x02A0, 3, 0x093C, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT18__SDMA_DEBUG_PC_12	,0x0670, 0x02A0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT18__GPIO6_IO4,0x0670, 0x02A0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT18__MMDC_MMDC_DEBUG_41	,0x0670, 0x02A0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT18__CHEETAH_TRACE_15	,0x0670, 0x02A0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT19__IPU1_CSI0_D_19	,0x0674, 0x02A4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT19__WEIM_WEIM_D_15	,0x0674, 0x02A4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT19__PCIE_CTRL_MUX_23	,0x0674, 0x02A4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT19__UART5_CTS,0x0674, 0x02A4, 3, 0x093C, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT19__SDMA_DEBUG_PC_13	,0x0674, 0x02A4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT19__GPIO6_IO5,0x0674, 0x02A4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT19__MMDC_MMDC_DEBUG_42	,0x0674, 0x02A4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,CSI0_DAT19__ANATOP_TESTO_9	,0x0674, 0x02A4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,JTAG_TMS__SJC_TMS,0x0678, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,JTAG_MOD__SJC_MOD,0x067C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,JTAG_TRSTB__SJC_TRSTB,0x0680, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,JTAG_TDI__SJC_TDI,0x0684, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,JTAG_TCK__SJC_TCK,0x0688, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,JTAG_TDO__SJC_TDO,0x068C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,LVDS1_TX3_P__LDB_LVDS1_TX3	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,LVDS1_TX2_P__LDB_LVDS1_TX2	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,LVDS1_CLK_P__LDB_LVDS1_CLK	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,LVDS1_TX1_P__LDB_LVDS1_TX1	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,LVDS1_TX0_P__LDB_LVDS1_TX0	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,LVDS0_TX3_P__LDB_LVDS0_TX3	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,LVDS0_CLK_P__LDB_LVDS0_CLK	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,LVDS0_TX2_P__LDB_LVDS0_TX2	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,LVDS0_TX1_P__LDB_LVDS0_TX1	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,LVDS0_TX0_P__LDB_LVDS0_TX0	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,TAMPER__SNVS_LP_WRAP_SNVS_TD1	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,PMIC_ON_REQ__SNVS_LPWRAP_WKALM ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,PMIC_STBY_REQ__CCM_PMIC_STBYRQ ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,POR_B__SRC_POR_B,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,BOOT_MODE1__SRC_BOOT_MODE_1	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,RESET_IN_B__SRC_RESET_B	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,BOOT_MODE0__SRC_BOOT_MODE_0	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,TEST_MODE__TCU_TEST_MODE	,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT7__USDHC3_DAT7,0x0690, 0x02A8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT7__UART1_TXD,0x0690, 0x02A8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT7__UART1_TXD_RXD	,0x0690, 0x02A8, 1, 0x0920, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT7__PCIE_CTRL_MUX_24	,0x0690, 0x02A8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT7__USBOH3_UH3_DFD_OUT_0	,0x0690, 0x02A8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT7__USBOH3_UH2_DFD_OUT_0	,0x0690, 0x02A8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT7__GPIO6_IO17,0x0690, 0x02A8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT7__MIPI_CORE_DPHY_IN_12	,0x0690, 0x02A8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT7__USBPHY2_CLK20DIV	,0x0690, 0x02A8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT6__USDHC3_DAT6,0x0694, 0x02AC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT6__UART1_RXD,0x0694, 0x02AC, 1, 0x0920, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT6__PCIE_CTRL_MUX_25	,0x0694, 0x02AC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT6__USBOH3_UH3_DFD_OUT_1 ,0x0694, 0x02AC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT6__USBOH3_UH2_DFD_OUT_1 ,0x0694, 0x02AC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT6__GPIO6_IO18,0x0694, 0x02AC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT6__MIPI_CORE_DPHY_IN_13	,0x0694, 0x02AC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT6__ANATOP_TESTO_10	,0x0694, 0x02AC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT5__SD3_DAT5,0x0698, 0x02B0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT5__UART2_TXD,0x0698, 0x02B0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT5__UART2_TXD_RXD	,0x0698, 0x02B0, 1, 0x0928, 4, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT5__PCIE_CTRL_MUX_26	,0x0698, 0x02B0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT5__USBOH3_UH3_DFD_OUT_2	,0x0698, 0x02B0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT5__USBOH3_UH2_DFD_OUT_2	,0x0698, 0x02B0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT5__GPIO7_IO0,0x0698, 0x02B0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT5__MIPI_CORE_DPHY_IN_14	,0x0698, 0x02B0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT5__ANATOP_TESTO_11	,0x0698, 0x02B0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT4__SD3_DAT4,0x069C, 0x02B4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT4__UART2_RXD,0x069C, 0x02B4, 1, 0x0928, 5, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT4__PCIE_CTRL_MUX_27	,0x069C, 0x02B4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT4__USBOH3_UH3_DFD_OUT_3	,0x069C, 0x02B4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT4__USBOH3_UH2_DFD_OUT_3	,0x069C, 0x02B4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT4__GPIO7_IO1,0x069C, 0x02B4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT4__MIPI_CORE_DPHY_IN_15	,0x069C, 0x02B4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT4__ANATOP_TESTO_12	,0x069C, 0x02B4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CMD__SD3_CMD,0x06A0, 0x02B8, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CMD__UART2_CTS,0x06A0, 0x02B8, 1, 0x0924, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CMD__CAN1_TXCAN,0x06A0, 0x02B8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CMD__USBOH3_UH3_DFD_OUT_4	,0x06A0, 0x02B8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CMD__USBOH3_UH2_DFD_OUT_4	,0x06A0, 0x02B8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CMD__GPIO7_IO2,0x06A0, 0x02B8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CMD__MIPI_CORE_DPHY_IN_16	,0x06A0, 0x02B8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CMD__ANATOP_TESTO_13	,0x06A0, 0x02B8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CLK__SD3_CLK,0x06A4, 0x02BC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CLK__UART2_CTS,0x06A4, 0x02BC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CLK__UART2_RTS,0x06A4, 0x02BC, 1, 0x0924, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CLK__CAN1_RXCAN,0x06A4, 0x02BC, 2, 0x07E4, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CLK__USBOH3_UH3_DFD_OUT_5	,0x06A4, 0x02BC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CLK__USBOH3_UH2_DFD_OUT_5	,0x06A4, 0x02BC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CLK__GPIO7_IO3,0x06A4, 0x02BC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CLK__MIPI_CORE_DPHY_IN_17	,0x06A4, 0x02BC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_CLK__ANATOP_TESTO_14	,0x06A4, 0x02BC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT0__SD3_DAT0,0x06A8, 0x02C0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT0__UART1_CTS,0x06A8, 0x02C0, 1, 0x091C, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT0__CAN2_TXCAN,0x06A8, 0x02C0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT0__USBOH3_UH3_DFD_OUT_6	,0x06A8, 0x02C0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT0__USBOH3_UH2_DFD_OUT_6	,0x06A8, 0x02C0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT0__GPIO7_IO4,0x06A8, 0x02C0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT0__MIPI_CORE_DPHY_IN_18	,0x06A8, 0x02C0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT0__ANATOP_TESTO_15	,0x06A8, 0x02C0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT1__SD3_DAT1,0x06AC, 0x02C4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT1__UART1_CTS,0x06AC, 0x02C4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT1__UART1_RTS,0x06AC, 0x02C4, 1, 0x091C, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT1__CAN2_RXCAN,0x06AC, 0x02C4, 2, 0x07E8, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT1__USBOH3_UH3_DFD_OUT_7	,0x06AC, 0x02C4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT1__USBOH3_UH2_DFD_OUT_7	,0x06AC, 0x02C4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT1__GPIO7_IO5,0x06AC, 0x02C4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT1__MIPI_CORE_DPHY_IN_19 ,0x06AC, 0x02C4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT1__ANATOP_TESTI_0	,0x06AC, 0x02C4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT2__SD3_DAT2,0x06B0, 0x02C8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT2__PCIE_CTRL_MUX_28	,0x06B0, 0x02C8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT2__USBOH3_UH3_DFD_OUT_8	,0x06B0, 0x02C8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT2__USBOH3_UH2_DFD_OUT_8	,0x06B0, 0x02C8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT2__GPIO7_IO6,0x06B0, 0x02C8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT2__MIPI_CORE_DPHY_IN_20	,0x06B0, 0x02C8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT2__ANATOP_TESTI_1	,0x06B0, 0x02C8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT3__SD3_DAT3,0x06B4, 0x02CC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT3__UART3_CTS,0x06B4, 0x02CC, 1, 0x092C, 4, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT3__PCIE_CTRL_MUX_29	,0x06B4, 0x02CC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT3__USBOH3_UH3_DFD_OUT_9	,0x06B4, 0x02CC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT3__USBOH3_UH2_DFD_OUT_9	,0x06B4, 0x02CC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT3__GPIO7_IO7,0x06B4, 0x02CC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT3__MIPI_CORE_DPHY_IN_21	,0x06B4, 0x02CC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_DAT3__ANATOP_TESTI_2	,0x06B4, 0x02CC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_RST__USDHC3_RST,0x06B8, 0x02D0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_RST__UART3_CTS,0x06B8, 0x02D0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_RST__UART3_RTS,0x06B8, 0x02D0, 1, 0x092C, 5, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_RST__PCIE_CTRL_MUX_30	,0x06B8, 0x02D0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_RST__USBOH3_UH3_DFD_OUT_10	,0x06B8, 0x02D0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_RST__USBOH3_UH2_DFD_OUT_10	,0x06B8, 0x02D0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_RST__GPIO7_IO8,0x06B8, 0x02D0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_RST__MIPI_CORE_DPHY_IN_22	,0x06B8, 0x02D0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD3_RST__ANATOP_ANATOP_TESTI_3	,0x06B8, 0x02D0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CLE__RAWNAND_CLE,0x06BC, 0x02D4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CLE__IPU2_SISG_4,0x06BC, 0x02D4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CLE__PCIE_CTRL_MUX_31	,0x06BC, 0x02D4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CLE__USBOH3_UH3_DFD_OT11 ,0x06BC, 0x02D4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CLE__USBOH3_UH2_DFD_OT11	,0x06BC, 0x02D4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CLE__GPIO6_IO7,0x06BC, 0x02D4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CLE__MIPI_CORE_DPHY_IN23 ,0x06BC, 0x02D4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CLE__TPSMP_HTRANS_0	,0x06BC, 0x02D4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_ALE__RAWNAND_ALE,0x06C0, 0x02D8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_ALE__USDHC4_RST,0x06C0, 0x02D8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_ALE__PCIE_CTRL_MUX_0	,0x06C0, 0x02D8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_ALE__USBOH3_UH3_DFD_OT12	,0x06C0, 0x02D8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_ALE__USBOH3_UH2_DFD_OT12	,0x06C0, 0x02D8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_ALE__GPIO6_IO8,0x06C0, 0x02D8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_ALE__MIPI_CR_DPHY_IN_24	,0x06C0, 0x02D8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_ALE__TPSMP_HTRANS_1	,0x06C0, 0x02D8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_WP_B__RAWNAND_RESETN	,0x06C4, 0x02DC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_WP_B__IPU2_SISG_5	,0x06C4, 0x02DC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_WP_B__PCIE_CTRL__MUX_1	,0x06C4, 0x02DC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_WP_B__USBOH3_UH3_DFDOT13 ,0x06C4, 0x02DC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_WP_B__USBOH3_UH2_DFDOT13 ,0x06C4, 0x02DC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_WP_B__GPIO6_IO9,0x06C4, 0x02DC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_WP_B__MIPI_CR_DPHY_OUT32	,0x06C4, 0x02DC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_WP_B__PL301_PER1_HSIZE_0 ,0x06C4, 0x02DC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_RB0__RAWNAND_READY0	,0x06C8, 0x02E0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_RB0__IPU2_DI0_PIN1	,0x06C8, 0x02E0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_RB0__PCIE_CTRL_MUX_2	,0x06C8, 0x02E0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_RB0__USBOH3_UH3_DFD_OT14 ,0x06C8, 0x02E0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_RB0__USBOH3_UH2_DFD_OT14 ,0x06C8, 0x02E0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_RB0__GPIO6_IO10,0x06C8, 0x02E0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_RB0__MIPI_CR_DPHY_OUT_33	,0x06C8, 0x02E0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_RB0__PL301_PER1_HSIZE_1	,0x06C8, 0x02E0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS0__RAWNAND_CE0N	,0x06CC, 0x02E4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS0__USBOH3_UH3_DFD_OT15 ,0x06CC, 0x02E4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS0__USBOH3_UH2_DFD_OT15 ,0x06CC, 0x02E4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS0__GPIO6_IO11,0x06CC, 0x02E4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS0__PL301_PER1_HSIZE_2	,0x06CC, 0x02E4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS1__RAWNAND_CE1N	,0x06D0, 0x02E8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS1__USDHC4_VSELECT	,0x06D0, 0x02E8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS1__USDHC3_VSELECT	,0x06D0, 0x02E8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS1__PCIE_CTRL_MUX_3	,0x06D0, 0x02E8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS1__GPIO6_IO14,0x06D0, 0x02E8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS1__PL301_PER1_HRDYOUT	,0x06D0, 0x02E8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS2__RAWNAND_CE2N	,0x06D4, 0x02EC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS2__IPU1_SISG_0,0x06D4, 0x02EC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS2__ESAI1_TX0,0x06D4, 0x02EC, 2, 0x0874, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS2__WEIM_WEIM_CRE	,0x06D4, 0x02EC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS2__CCM_CLKO2,0x06D4, 0x02EC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS2__GPIO6_IO15,0x06D4, 0x02EC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS2__IPU2_SISG_0,0x06D4, 0x02EC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS3__RAWNAND_CE3N	,0x06D8, 0x02F0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS3__IPU1_SISG_1,0x06D8, 0x02F0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS3__ESAI1_TX1,0x06D8, 0x02F0, 2, 0x0878, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS3__WEIM_WEIM_A_26	,0x06D8, 0x02F0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS3__PCIE_CTRL_MUX_4	,0x06D8, 0x02F0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS3__GPIO6_IO16,0x06D8, 0x02F0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS3__IPU2_SISG_1,0x06D8, 0x02F0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_CS3__TPSMP_CLK,0x06D8, 0x02F0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CMD__SD4_CMD,0x06DC, 0x02F4, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CMD__RAWNAND_RDN,0x06DC, 0x02F4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CMD__UART3_TXD,0x06DC, 0x02F4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CMD__UART3_TXD_RXD,0x06DC, 0x02F4, 2, 0x0930, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CMD__PCIE_CTRL_MUX_5	,0x06DC, 0x02F4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CMD__GPIO7_IO9,0x06DC, 0x02F4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CMD__TPSMP_HDATA_DIR	,0x06DC, 0x02F4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CLK__SD4_CLK,0x06E0, 0x02F8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CLK__RAWNAND_WRN,0x06E0, 0x02F8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CLK__UART3_RXD,0x06E0, 0x02F8, 2, 0x0930, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CLK__PCIE_CTRL_MUX_6	,0x06E0, 0x02F8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_CLK__GPIO7_IO10,0x06E0, 0x02F8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D0__RAWNAND_D0,0x06E4, 0x02FC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D0__SD1_DAT4,0x06E4, 0x02FC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D0__GPU3D_GPU_DBG_OUT_0	,0x06E4, 0x02FC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D0__USBOH3_UH2_DFD_OUT16	,0x06E4, 0x02FC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D0__USBOH3_UH3_DFD_OUT16	,0x06E4, 0x02FC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D0__GPIO2_IO0,0x06E4, 0x02FC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D0__IPU1_IPU_DIAG_BUS_0	,0x06E4, 0x02FC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D0__IPU2_IPU_DIAG_BUS_0	,0x06E4, 0x02FC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D1__RAWNAND_D1,0x06E8, 0x0300, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D1__SD1_DAT5,0x06E8, 0x0300, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D1__GPU3D_GPU_DEBUG_OUT1	,0x06E8, 0x0300, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D1__USBOH3_UH2_DFD_OUT17	,0x06E8, 0x0300, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D1__USBOH3_UH3_DFD_OUT17	,0x06E8, 0x0300, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D1__GPIO2_IO1,0x06E8, 0x0300, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D1__IPU1_IPU_DIAG_BUS_1	,0x06E8, 0x0300, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D1__IPU2_IPU_DIAG_BUS_1	,0x06E8, 0x0300, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D2__RAWNAND_D2,0x06EC, 0x0304, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D2__SD1_DAT6,0x06EC, 0x0304, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D2__GPU3D_GPU_DBG_OUT_2	,0x06EC, 0x0304, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D2__USBOH3_UH2_DFD_OUT18	,0x06EC, 0x0304, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D2__USBOH3_UH3_DFD_OUT18	,0x06EC, 0x0304, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D2__GPIO2_IO2,0x06EC, 0x0304, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D2__IPU1_IPU_DIAG_BUS_2	,0x06EC, 0x0304, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D2__IPU2_IPU_DIAG_BUS_2	,0x06EC, 0x0304, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D3__RAWNAND_D3,0x06F0, 0x0308, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D3__SD1_DAT7,0x06F0, 0x0308, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D3__GPU3D_GPU_DBG_OUT_3	,0x06F0, 0x0308, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D3__USBOH3_UH2_DFD_OUT19	,0x06F0, 0x0308, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D3__USBOH3_UH3_DFD_OUT19	,0x06F0, 0x0308, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D3__GPIO2_IO3,0x06F0, 0x0308, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D3__IPU1_IPU_DIAG_BUS_3	,0x06F0, 0x0308, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D3__IPU2_IPU_DIAG_BUS_3	,0x06F0, 0x0308, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D4__RAWNAND_D4,0x06F4, 0x030C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D4__USDHC2_DAT4,0x06F4, 0x030C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D4__GPU3D_GPU_DBG_OUT_4	,0x06F4, 0x030C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D4__USBOH3_UH2_DFD_OUT20	,0x06F4, 0x030C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D4__USBOH3_UH3_DFD_OUT20	,0x06F4, 0x030C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D4__GPIO2_IO4,0x06F4, 0x030C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D4__IPU1_IPU_DIAG_BUS_4	,0x06F4, 0x030C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D4__IPU2_IPU_DIAG_BUS_4	,0x06F4, 0x030C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D5__RAWNAND_D5,0x06F8, 0x0310, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D5__USDHC2_DAT5,0x06F8, 0x0310, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D5__GPU3D_GPU_DBG_OUT_5	,0x06F8, 0x0310, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D5__USBOH3_UH2_DFD_OUT21	,0x06F8, 0x0310, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D5__USBOH3_UH3_DFD_OUT21	,0x06F8, 0x0310, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D5__GPIO2_IO5,0x06F8, 0x0310, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D5__IPU1_IPU_DIAG_BUS_5	,0x06F8, 0x0310, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D5__IPU2_IPU_DIAG_BUS_5	,0x06F8, 0x0310, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D6__RAWNAND_D6,0x06FC, 0x0314, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D6__USDHC2_DAT6,0x06FC, 0x0314, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D6__GPU3D_GPU_DBG_OUT_6	,0x06FC, 0x0314, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D6__USBOH3_UH2_DFD_OUT22	,0x06FC, 0x0314, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D6__USBOH3_UH3_DFD_OUT22	,0x06FC, 0x0314, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D6__GPIO2_IO6,0x06FC, 0x0314, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D6__IPU1_IPU_DIAG_BUS_6	,0x06FC, 0x0314, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D6__IPU2_IPU_DIAG_BUS_6	,0x06FC, 0x0314, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D7__RAWNAND_D7,0x0700, 0x0318, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D7__USDHC2_DAT7,0x0700, 0x0318, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D7__GPU3D_GPU_DBG_OUT_7	,0x0700, 0x0318, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D7__USBOH3_UH2_DFD_OUT23	,0x0700, 0x0318, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D7__USBOH3_UH3_DFD_OUT23	,0x0700, 0x0318, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D7__GPIO2_IO7,0x0700, 0x0318, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D7__IPU1_IPU_DIAG_BUS_7	,0x0700, 0x0318, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,NANDF_D7__IPU2_IPU_DIAG_BUS_7	,0x0700, 0x0318, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT0__RAWNAND_D8,0x0704, 0x031C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT0__SD4_DAT0,0x0704, 0x031C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT0__RAWNAND_DQS,0x0704, 0x031C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT0__USBOH3_UH2_DFD_OUT24	,0x0704, 0x031C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT0__USBOH3_UH3_DFD_OUT24	,0x0704, 0x031C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT0__GPIO2_IO8,0x0704, 0x031C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT0__IPU1_IPU_DIAG_BUS_8	,0x0704, 0x031C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT0__IPU2_IPU_DIAG_BUS_8	,0x0704, 0x031C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT1__RAWNAND_D9,0x0708, 0x0320, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT1__SD4_DAT1,0x0708, 0x0320, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT1__PWM3_PWMO,0x0708, 0x0320, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT1__USBOH3_UH2_DFD_OUT25	,0x0708, 0x0320, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT1__USBOH3_UH3_DFD_OUT25	,0x0708, 0x0320, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT1__GPIO2_IO9,0x0708, 0x0320, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT1__IPU1_IPU_DIAG_BUS_9	,0x0708, 0x0320, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT1__IPU2_IPU_DIAG_BUS_9	,0x0708, 0x0320, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT2__RAWNAND_D10,0x070C, 0x0324, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT2__SD4_DAT2,0x070C, 0x0324, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT2__PWM4_PWMO,0x070C, 0x0324, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT2__USBOH3_UH2_DFD_OUT26	,0x070C, 0x0324, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT2__USBOH3_UH3_DFD_OUT26	,0x070C, 0x0324, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT2__GPIO2_IO10,0x070C, 0x0324, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT2__IPU1_IPU_DIAG_BUS_10	,0x070C, 0x0324, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT2__IPU2_IPU_DIAG_BUS_10	,0x070C, 0x0324, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT3__RAWNAND_D11,0x0710, 0x0328, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT3__SD4_DAT3,0x0710, 0x0328, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT3__USBOH3_UH2_DFD_OUT27	,0x0710, 0x0328, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT3__USBOH3_UH3_DFD_OUT27	,0x0710, 0x0328, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT3__GPIO2_IO11,0x0710, 0x0328, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT3__IPU1_IPU_DIAG_BUS_11	,0x0710, 0x0328, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT3__IPU2_IPU_DIAG_BUS_11	,0x0710, 0x0328, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT4__RAWNAND_D12,0x0714, 0x032C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT4__SD4_DAT4,0x0714, 0x032C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT4__UART2_RXD,0x0714, 0x032C, 2, 0x0928, 6, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT4__USBOH3_UH2_DFD_OUT28	,0x0714, 0x032C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT4__USBOH3_UH3_DFD_OUT28	,0x0714, 0x032C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT4__GPIO2_IO12,0x0714, 0x032C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT4__IPU1_IPU_DIAG_BUS_12	,0x0714, 0x032C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT4__IPU2_IPU_DIAG_BUS_12	,0x0714, 0x032C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT5__RAWNAND_D13,0x0718, 0x0330, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT5__SD4_DAT5,0x0718, 0x0330, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT5__UART2_CTS,0x0718, 0x0330, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT5__UART2_RTS,0x0718, 0x0330, 2, 0x0924, 4, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT5__USBOH3_UH2_DFD_OUT29	,0x0718, 0x0330, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT5__USBOH3_UH3_DFD_OUT29	,0x0718, 0x0330, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT5__GPIO2_IO13,0x0718, 0x0330, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT5__IPU1_IPU_DIAG_BUS_13	,0x0718, 0x0330, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT5__IPU2_IPU_DIAG_BUS_13	,0x0718, 0x0330, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT6__RAWNAND_D14,0x071C, 0x0334, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT6__SD4_DAT6,0x071C, 0x0334, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT6__UART2_CTS,0x071C, 0x0334, 2, 0x0924, 5, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT6__USBOH3_UH2_DFD_OUT30	,0x071C, 0x0334, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT6__USBOH3_UH3_DFD_OUT30	,0x071C, 0x0334, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT6__GPIO2_IO14,0x071C, 0x0334, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT6__IPU1_IPU_DIAG_BUS_14	,0x071C, 0x0334, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT6__IPU2_IPU_DIAG_BUS_14	,0x071C, 0x0334, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT7__RAWNAND_D15,0x0720, 0x0338, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT7__SD4_DAT7,0x0720, 0x0338, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT7__UART2_TXD,0x0720, 0x0338, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT7__UART2_TXD_RXD	,0x0720, 0x0338, 2, 0x0928, 7, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT7__USBOH3_UH2_DFD_OUT31 ,0x0720, 0x0338, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT7__USBOH3_UH3_DFD_OUT31 ,0x0720, 0x0338, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT7__GPIO2_IO15,0x0720, 0x0338, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT7__IPU1_IPU_DIAG_BUS_15	,0x0720, 0x0338, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD4_DAT7__IPU2_IPU_DIAG_BUS_15	,0x0720, 0x0338, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT1__SD1_DAT1,0x0724, 0x033C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT1__ECSPI5_SS0,0x0724, 0x033C, 1, 0x0834, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT1__PWM3_PWMO,0x0724, 0x033C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT1__GPT_CAPIN2,0x0724, 0x033C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT1__PCIE_CTRL_MUX_7	,0x0724, 0x033C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT1__GPIO1_IO17,0x0724, 0x033C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT1__HDMI_TX_OPHYDTB_0	,0x0724, 0x033C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT1__ANATOP_TESTO_8	,0x0724, 0x033C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT0__SD1_DAT0,0x0728, 0x0340, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT0__ECSPI5_MISO,0x0728, 0x0340, 1, 0x082C, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT0__CAAM_WRAP_RNG_OSCOBS	,0x0728, 0x0340, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT0__GPT_CAPIN1,0x0728, 0x0340, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT0__PCIE_CTRL_MUX_8	,0x0728, 0x0340, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT0__GPIO1_IO16,0x0728, 0x0340, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT0__HDMI_TX_OPHYDTB_1	,0x0728, 0x0340, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT0__ANATOP_TESTO_7	,0x0728, 0x0340, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT3__SD1_DAT3,0x072C, 0x0344, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT3__ECSPI5_SS2,0x072C, 0x0344, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT3__GPT_CMPOUT3,0x072C, 0x0344, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT3__PWM1_PWMO,0x072C, 0x0344, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT3__WDOG2_WDOG_B,0x072C, 0x0344, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT3__GPIO1_IO21,0x072C, 0x0344, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT3__WDOG2_WDOG_RST_B_DEB	,0x072C, 0x0344, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT3__ANATOP_TESTO_6	,0x072C, 0x0344, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CMD__SD1_CMD,0x0730, 0x0348, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CMD__ECSPI5_MOSI,0x0730, 0x0348, 1, 0x0830, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CMD__PWM4_PWMO,0x0730, 0x0348, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CMD__GPT_CMPOUT1,0x0730, 0x0348, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CMD__GPIO1_IO18,0x0730, 0x0348, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CMD__ANATOP_TESTO_5	,0x0730, 0x0348, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT2__SD1_DAT2,0x0734, 0x034C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT2__ECSPI5_SS1,0x0734, 0x034C, 1, 0x0838, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT2__GPT_CMPOUT2,0x0734, 0x034C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT2__PWM2_PWMO,0x0734, 0x034C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT2__WDOG1_WDOG_B,0x0734, 0x034C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT2__GPIO1_IO19,0x0734, 0x034C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT2__WDOG1_WDOG_RST_B_DEB	,0x0734, 0x034C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_DAT2__ANATOP_TESTO_4	,0x0734, 0x034C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CLK__SD1_CLK,0x0738, 0x0350, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CLK__ECSPI5_SCLK,0x0738, 0x0350, 1, 0x0828, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CLK__OSC32K_32K_OUT	,0x0738, 0x0350, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CLK__GPT_CLKIN,0x0738, 0x0350, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CLK__GPIO1_IO20,0x0738, 0x0350, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CLK__PHY_DTB_0,0x0738, 0x0350, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD1_CLK__SATA_PHY_DTB_0	,0x0738, 0x0350, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CLK__USDHC2_CLK,0x073C, 0x0354, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CLK__ECSPI5_SCLK,0x073C, 0x0354, 1, 0x0828, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CLK__KPP_COL_5,0x073C, 0x0354, 2, 0x08E8, 3, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CLK__AUDMUX_AUD4_RXFS	,0x073C, 0x0354, 3, 0x07C0, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CLK__PCIE_CTRL_MUX_9	,0x073C, 0x0354, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CLK__GPIO1_IO10,0x073C, 0x0354, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CLK__PHY_DTB_1,0x073C, 0x0354, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CLK__SATA_PHY_DTB_1	,0x073C, 0x0354, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CMD__USDHC2_CMD,0x0740, 0x0358, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CMD__ECSPI5_MOSI,0x0740, 0x0358, 1, 0x0830, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CMD__KPP_ROW_5,0x0740, 0x0358, 2, 0x08F4, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CMD__AUDMUX_AUD4_RXC	,0x0740, 0x0358, 3, 0x07BC, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CMD__PCIE_CTRL_MUX_10	,0x0740, 0x0358, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_CMD__GPIO1_IO11,0x0740, 0x0358, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT3__USDHC2_DAT3,0x0744, 0x035C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT3__ECSPI5_SS3,0x0744, 0x035C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT3__KPP_COL_6,0x0744, 0x035C, 2, 0x08EC, 2, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT3__AUDMUX_AUD4_TXC	,0x0744, 0x035C, 3, 0x07C4, 1, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT3__PCIE_CTRL_MUX_11	,0x0744, 0x035C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT3__GPIO1_IO12,0x0744, 0x035C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT3__SJC_DONE,0x0744, 0x035C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6Q_PAD_,SD2_DAT3__ANATOP_TESTO_3	,0x0744, 0x035C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT10__IPU1_CSI0_D_10 ,0x0360, 0x004C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT10__AUDMUX_AUD3_RXC,0x0360, 0x004C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT10__ECSPI2_MISO,0x0360, 0x004C, 2, 0x07F8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT10__UART1_TXD,0x0360, 0x004C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT10__UART1_RXD,0x0360, 0x004C, 3, 0x08FC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT10__SDMA_DEBUG_PC_4,0x0360, 0x004C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT10__GPIO5_IO28,0x0360, 0x004C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT10__MMDC_MMDC_DEBUG_33 ,0x0360, 0x004C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT10__SIMBA_TRACE_7,0x0360, 0x004C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT11__IPU1_CSI0_D_11 ,0x0364, 0x0050, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT11__AUDMUX_AUD3_RXFS ,0x0364, 0x0050, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT11__ECSPI2_SS0 ,0x0364, 0x0050, 2, 0x0800, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT11__UART1_TXD,0x0364, 0x0050, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT11__UART1_RXD,0x0364, 0x0050, 3, 0x08FC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT11__SDMA_DEBUG_PC_5,0x0364, 0x0050, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT11__GPIO5_IO29,0x0364, 0x0050, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT11__MMDC_MMDC_DEBUG_34 ,0x0364, 0x0050, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT11__SIMBA_TRACE_8,0x0364, 0x0050, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT12__IPU1_CSI0_D_12 ,0x0368, 0x0054, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT12__WEIM_WEIM_D_8,0x0368, 0x0054, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT12__PCIE_CTRL_DIAG_STATUS_BUS_MUX_16 ,0x0368, 0x0054, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT12__UART4_TXD,0x0368, 0x0054, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT12__UART4_RXD,0x0368, 0x0054, 3, 0x0914, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT12__SDMA_DEBUG_PC_6,0x0368, 0x0054, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT12__GPIO5_IO30,0x0368, 0x0054, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT12__MMDC_MMDC_DEBUG_35 ,0x0368, 0x0054, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT12__SIMBA_TRACE_9,0x0368, 0x0054, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT13__IPU1_CSI0_D_13 ,0x036C, 0x0058, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT13__WEIM_WEIM_D_9,0x036C, 0x0058, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT13__PCIE_CTRL_DIAG_STATUS_BUS_MUX_17 ,0x036C, 0x0058, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT13__UART4_TXD,0x036C, 0x0058, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT13__UART4_RXD,0x036C, 0x0058, 3, 0x0914, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT13__SDMA_DEBUG_PC_7,0x036C, 0x0058, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT13__GPIO5_IO31,0x036C, 0x0058, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT13__MMDC_MMDC_DEBUG_36 ,0x036C, 0x0058, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT13__SIMBA_TRACE_10 ,0x036C, 0x0058, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT14__IPU1_CSI0_D_14 ,0x0370, 0x005C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT14__WEIM_WEIM_D_10 ,0x0370, 0x005C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT14__PCIE_CTRL_DIAG_STATUS_BUS_MUX_18 ,0x0370, 0x005C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT14__UART5_TXD,0x0370, 0x005C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT14__UART5_RXD,0x0370, 0x005C, 3, 0x091C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT14__SDMA_DEBUG_PC_8,0x0370, 0x005C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT14__GPIO6_IO0 ,0x0370, 0x005C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT14__MMDC_MMDC_DEBUG_37 ,0x0370, 0x005C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT14__SIMBA_TRACE_11 ,0x0370, 0x005C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT15__IPU1_CSI0_D_15 ,0x0374, 0x0060, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT15__WEIM_WEIM_D_11 ,0x0374, 0x0060, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT15__PCIE_CTRL_DIAG_STATUS_BUS_MUX_19 ,0x0374, 0x0060, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT15__UART5_TXD,0x0374, 0x0060, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT15__UART5_RXD,0x0374, 0x0060, 3, 0x091C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT15__SDMA_DEBUG_PC_9,0x0374, 0x0060, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT15__GPIO6_IO1 ,0x0374, 0x0060, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT15__MMDC_MMDC_DEBUG_38 ,0x0374, 0x0060, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT15__SIMBA_TRACE_12 ,0x0374, 0x0060, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT16__IPU1_CSI0_D_16 ,0x0378, 0x0064, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT16__WEIM_WEIM_D_12 ,0x0378, 0x0064, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT16__PCIE_CTRL_DIAG_STATUS_BUS_MUX_20 ,0x0378, 0x0064, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT16__UART4_CTS,0x0378, 0x0064, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT16__UART4_RTS,0x0378, 0x0064, 3, 0x0910, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT16__SDMA_DEBUG_PC_10 ,0x0378, 0x0064, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT16__GPIO6_IO2 ,0x0378, 0x0064, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT16__MMDC_MMDC_DEBUG_39 ,0x0378, 0x0064, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT16__SIMBA_TRACE_13 ,0x0378, 0x0064, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT17__IPU1_CSI0_D_17 ,0x037C, 0x0068, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT17__WEIM_WEIM_D_13 ,0x037C, 0x0068, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT17__PCIE_CTRL_DIAG_STATUS_BUS_MUX_21 ,0x037C, 0x0068, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT17__UART4_CTS,0x037C, 0x0068, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT17__UART4_RTS,0x037C, 0x0068, 3, 0x0910, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT17__SDMA_DEBUG_PC_11 ,0x037C, 0x0068, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT17__GPIO6_IO3 ,0x037C, 0x0068, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT17__MMDC_MMDC_DEBUG_40 ,0x037C, 0x0068, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT17__SIMBA_TRACE_14 ,0x037C, 0x0068, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT18__IPU1_CSI0_D_18 ,0x0380, 0x006C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT18__WEIM_WEIM_D_14 ,0x0380, 0x006C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT18__PCIE_CTRL_DIAG_STATUS_BUS_MUX_22 ,0x0380, 0x006C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT18__UART5_CTS,0x0380, 0x006C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT18__UART5_RTS,0x0380, 0x006C, 3, 0x0918, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT18__SDMA_DEBUG_PC_12 ,0x0380, 0x006C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT18__GPIO6_IO4 ,0x0380, 0x006C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT18__MMDC_MMDC_DEBUG_41 ,0x0380, 0x006C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT18__SIMBA_TRACE_15 ,0x0380, 0x006C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT19__IPU1_CSI0_D_19 ,0x0384, 0x0070, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT19__WEIM_WEIM_D_15 ,0x0384, 0x0070, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT19__PCIE_CTRL_DIAG_STATUS_BUS_MUX_23 ,0x0384, 0x0070, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT19__UART5_CTS,0x0384, 0x0070, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT19__UART5_RTS,0x0384, 0x0070, 3, 0x0918, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT19__SDMA_DEBUG_PC_13 ,0x0384, 0x0070, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT19__GPIO6_IO5 ,0x0384, 0x0070, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT19__MMDC_MMDC_DEBUG_42 ,0x0384, 0x0070, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT19__ANATOP_ANATOP_TESTO_9,0x0384, 0x0070, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT4__IPU1_CSI0_D_4 ,0x0388, 0x0074, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT4__WEIM_WEIM_D_2 ,0x0388, 0x0074, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT4__ECSPI1_SCLK ,0x0388, 0x0074, 2, 0x07D8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT4__KPP_COL_5 ,0x0388, 0x0074, 3, 0x08C0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT4__AUDMUX_AUD3_TXC ,0x0388, 0x0074, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT4__GPIO5_IO22 ,0x0388, 0x0074, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT4__MMDC_MMDC_DEBUG_43,0x0388, 0x0074, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT4__SIMBA_TRACE_1 ,0x0388, 0x0074, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT5__IPU1_CSI0_D_5 ,0x038C, 0x0078, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT5__WEIM_WEIM_D_3 ,0x038C, 0x0078, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT5__ECSPI1_MOSI ,0x038C, 0x0078, 2, 0x07E0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT5__KPP_ROW_5 ,0x038C, 0x0078, 3, 0x08CC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT5__AUDMUX_AUD3_TXD ,0x038C, 0x0078, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT5__GPIO5_IO23 ,0x038C, 0x0078, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT5__MMDC_MMDC_DEBUG_44,0x038C, 0x0078, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT5__SIMBA_TRACE_2 ,0x038C, 0x0078, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT6__IPU1_CSI0_D_6 ,0x0390, 0x007C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT6__WEIM_WEIM_D_4 ,0x0390, 0x007C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT6__ECSPI1_MISO ,0x0390, 0x007C, 2, 0x07DC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT6__KPP_COL_6 ,0x0390, 0x007C, 3, 0x08C4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT6__AUDMUX_AUD3_TXFS,0x0390, 0x007C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT6__GPIO5_IO24 ,0x0390, 0x007C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT6__MMDC_MMDC_DEBUG_45,0x0390, 0x007C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT6__SIMBA_TRACE_3 ,0x0390, 0x007C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT7__IPU1_CSI0_D_7 ,0x0394, 0x0080, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT7__WEIM_WEIM_D_5 ,0x0394, 0x0080, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT7__ECSPI1_SS0,0x0394, 0x0080, 2, 0x07E4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT7__KPP_ROW_6 ,0x0394, 0x0080, 3, 0x08D0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT7__AUDMUX_AUD3_RXD ,0x0394, 0x0080, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT7__GPIO5_IO25 ,0x0394, 0x0080, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT7__MMDC_MMDC_DEBUG_46,0x0394, 0x0080, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT7__SIMBA_TRACE_4 ,0x0394, 0x0080, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT8__IPU1_CSI0_D_8 ,0x0398, 0x0084, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT8__WEIM_WEIM_D_6 ,0x0398, 0x0084, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT8__ECSPI2_SCLK ,0x0398, 0x0084, 2, 0x07F4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT8__KPP_COL_7 ,0x0398, 0x0084, 3, 0x08C8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT8__I2C1_SDA,0x0398, 0x0084, 20, 0x086C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT8__GPIO5_IO26 ,0x0398, 0x0084, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT8__MMDC_MMDC_DEBUG_47,0x0398, 0x0084, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT8__SIMBA_TRACE_5 ,0x0398, 0x0084, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT9__IPU1_CSI0_D_9 ,0x039C, 0x0088, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT9__WEIM_WEIM_D_7 ,0x039C, 0x0088, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT9__ECSPI2_MOSI ,0x039C, 0x0088, 2, 0x07FC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT9__KPP_ROW_7 ,0x039C, 0x0088, 3, 0x08D4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT9__I2C1_SCL,0x039C, 0x0088, 20, 0x0868, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT9__GPIO5_IO27 ,0x039C, 0x0088, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT9__MMDC_MMDC_DEBUG_48,0x039C, 0x0088, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DAT9__SIMBA_TRACE_6 ,0x039C, 0x0088, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DATA_EN__IPU1_CSI0_DATA_EN,0x03A0, 0x008C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DATA_EN__WEIM_WEIM_D_0,0x03A0, 0x008C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DATA_EN__PCIE_CTRL_DIAG_STATUS_BUS_MUX_14 ,0x03A0, 0x008C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DATA_EN__SDMA_DEBUG_PC_2,0x03A0, 0x008C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DATA_EN__GPIO5_IO20,0x03A0, 0x008C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DATA_EN__MMDC_MMDC_DEBUG_31 ,0x03A0, 0x008C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_DATA_EN__SIMBA_TRCLK,0x03A0, 0x008C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_MCLK__IPU1_CSI0_HSYNC ,0x03A4, 0x0090, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_MCLK__PCIE_CTRL_DIAG_STATUS_BUS_MUX_13,0x03A4, 0x0090, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_MCLK__CCM_CLKO,0x03A4, 0x0090, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_MCLK__SDMA_DEBUG_PC_1 ,0x03A4, 0x0090, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_MCLK__GPIO5_IO19 ,0x03A4, 0x0090, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_MCLK__MMDC_MMDC_DEBUG_30,0x03A4, 0x0090, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_MCLK__SIMBA_TRCTL ,0x03A4, 0x0090, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_PIXCLK__IPU1_CSI0_PIXCLK,0x03A8, 0x0094, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_PIXCLK__PCIE_CTRL_DIAG_STATUS_BUS_MUX_12,0x03A8, 0x0094, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_PIXCLK__SDMA_DEBUG_PC_0 ,0x03A8, 0x0094, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_PIXCLK__GPIO5_IO18 ,0x03A8, 0x0094, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_PIXCLK__MMDC_MMDC_DEBUG_29,0x03A8, 0x0094, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_PIXCLK__SIMBA_EVENTO,0x03A8, 0x0094, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_VSYNC__IPU1_CSI0_VSYNC,0x03AC, 0x0098, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_VSYNC__WEIM_WEIM_D_1,0x03AC, 0x0098, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_VSYNC__PCIE_CTRL_DIAG_STATUS_BUS_MUX_15 ,0x03AC, 0x0098, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_VSYNC__SDMA_DEBUG_PC_3,0x03AC, 0x0098, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_VSYNC__GPIO5_IO21,0x03AC, 0x0098, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_VSYNC__MMDC_MMDC_DEBUG_32 ,0x03AC, 0x0098, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,CSI0_VSYNC__SIMBA_TRACE_0,0x03AC, 0x0098, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_DISP_CLK__IPU1_DI0_DISP_CLK,0x03B0, 0x009C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_DISP_CLK__LCDIF_CLK,0x03B0, 0x009C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_DISP_CLK__MIPI_CORE_DPHY_TEST_OUT_28 ,0x03B0, 0x009C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_DISP_CLK__SDMA_DEBUG_CORE_STATE_0,0x03B0, 0x009C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_DISP_CLK__GPIO4_IO16,0x03B0, 0x009C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_DISP_CLK__MMDC_MMDC_DEBUG_0,0x03B0, 0x009C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_DISP_CLK__TPSMP_HDATA_DIR,0x03B0, 0x009C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_DISP_CLK__LCDIF_WR_RWN ,0x03B0, 0x009C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN15__IPU1_DI0_PIN15,0x03B4, 0x00A0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN15__LCDIF_ENABLE,0x03B4, 0x00A0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN15__AUDMUX_AUD6_TXC ,0x03B4, 0x00A0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN15__MIPI_CORE_DPHY_TEST_OUT_29,0x03B4, 0x00A0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN15__SDMA_DEBUG_CORE_STATE_1 ,0x03B4, 0x00A0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN15__GPIO4_IO17 ,0x03B4, 0x00A0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN15__MMDC_MMDC_DEBUG_1 ,0x03B4, 0x00A0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN15__PL301_SIM_MX6_PER1_HSIZE_0,0x03B4, 0x00A0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN15__LCDIF_RD_E,0x03B4, 0x00A0, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN2__IPU1_DI0_PIN2,0x03B8, 0x00A4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN2__LCDIF_HSYNC,0x03B8, 0x00A4, 1, 0x08D8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN2__AUDMUX_AUD6_TXD,0x03B8, 0x00A4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN2__MIPI_CORE_DPHY_TEST_OUT_30 ,0x03B8, 0x00A4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN2__SDMA_DEBUG_CORE_STATE_2,0x03B8, 0x00A4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN2__GPIO4_IO18,0x03B8, 0x00A4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN2__MMDC_MMDC_DEBUG_2,0x03B8, 0x00A4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN2__PL301_SIM_MX6_PER1_HADDR_9 ,0x03B8, 0x00A4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN2__LCDIF_RS ,0x03B8, 0x00A4, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN3__IPU1_DI0_PIN3,0x03BC, 0x00A8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN3__LCDIF_VSYNC,0x03BC, 0x00A8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN3__AUDMUX_AUD6_TXFS ,0x03BC, 0x00A8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN3__MIPI_CORE_DPHY_TEST_OUT_31 ,0x03BC, 0x00A8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN3__SDMA_DEBUG_CORE_STATE_3,0x03BC, 0x00A8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN3__GPIO4_IO19,0x03BC, 0x00A8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN3__MMDC_MMDC_DEBUG_3,0x03BC, 0x00A8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN3__PL301_SIM_MX6_PER1_HADDR_10,0x03BC, 0x00A8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN3__LCDIF_CS ,0x03BC, 0x00A8, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN4__IPU1_DI0_PIN4,0x03C0, 0x00AC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN4__LCDIF_BUSY ,0x03C0, 0x00AC, 1, 0x08D8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN4__AUDMUX_AUD6_RXD,0x03C0, 0x00AC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN4__USDHC1_WP,0x03C0, 0x00AC, 3, 0x092C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN4__SDMA_DEBUG_YIELD ,0x03C0, 0x00AC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN4__GPIO4_IO20,0x03C0, 0x00AC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN4__MMDC_MMDC_DEBUG_4,0x03C0, 0x00AC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN4__PL301_SIM_MX6_PER1_HADDR_11,0x03C0, 0x00AC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DI0_PIN4__LCDIF_RESET,0x03C0, 0x00AC, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT0__IPU1_DISP0_DAT_0 ,0x03C4, 0x00B0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT0__LCDIF_DAT_0,0x03C4, 0x00B0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT0__ECSPI3_SCLK,0x03C4, 0x00B0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT0__USDHC1_USDHC_DEBUG_0 ,0x03C4, 0x00B0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT0__SDMA_DEBUG_CORE_RUN,0x03C4, 0x00B0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT0__GPIO4_IO21,0x03C4, 0x00B0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT0__MMDC_MMDC_DEBUG_5,0x03C4, 0x00B0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT0__PL301_SIM_MX6_PER1_HSIZE_1 ,0x03C4, 0x00B0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT1__IPU1_DISP0_DAT_1 ,0x03C8, 0x00B4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT1__LCDIF_DAT_1,0x03C8, 0x00B4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT1__ECSPI3_MOSI,0x03C8, 0x00B4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT1__USDHC1_USDHC_DEBUG_1 ,0x03C8, 0x00B4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT1__SDMA_DEBUG_EVENT_CHANNEL_SEL ,0x03C8, 0x00B4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT1__GPIO4_IO22,0x03C8, 0x00B4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT1__MMDC_MMDC_DEBUG_6,0x03C8, 0x00B4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT1__PL301_SIM_MX6_PER1_HADDR_12,0x03C8, 0x00B4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT10__IPU1_DISP0_DAT_10 ,0x03CC, 0x00B8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT10__LCDIF_DAT_10,0x03CC, 0x00B8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT10__USDHC1_USDHC_DEBUG_6,0x03CC, 0x00B8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT10__SDMA_DEBUG_EVENT_CHANNEL_3,0x03CC, 0x00B8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT10__GPIO4_IO31 ,0x03CC, 0x00B8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT10__MMDC_MMDC_DEBUG_15,0x03CC, 0x00B8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT10__PL301_SIM_MX6_PER1_HADDR_21 ,0x03CC, 0x00B8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT11__IPU1_DISP0_DAT_11 ,0x03D0, 0x00BC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT11__LCDIF_DAT_11,0x03D0, 0x00BC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT11__USDHC1_USDHC_DEBUG_7,0x03D0, 0x00BC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT11__SDMA_DEBUG_EVENT_CHANNEL_4,0x03D0, 0x00BC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT11__GPIO5_IO5,0x03D0, 0x00BC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT11__MMDC_MMDC_DEBUG_16,0x03D0, 0x00BC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT11__PL301_SIM_MX6_PER1_HADDR_22 ,0x03D0, 0x00BC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT12__IPU1_DISP0_DAT_12 ,0x03D4, 0x00C0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT12__LCDIF_DAT_12,0x03D4, 0x00C0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT12__SDMA_DEBUG_EVENT_CHANNEL_5,0x03D4, 0x00C0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT12__GPIO5_IO6,0x03D4, 0x00C0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT12__MMDC_MMDC_DEBUG_17,0x03D4, 0x00C0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT12__PL301_SIM_MX6_PER1_HADDR_23 ,0x03D4, 0x00C0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT13__IPU1_DISP0_DAT_13 ,0x03D8, 0x00C4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT13__LCDIF_DAT_13,0x03D8, 0x00C4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT13__AUDMUX_AUD5_RXFS,0x03D8, 0x00C4, 3, 0x07BC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT13__SDMA_DEBUG_EVT_CHN_LINES_0,0x03D8, 0x00C4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT13__GPIO5_IO7,0x03D8, 0x00C4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT13__MMDC_MMDC_DEBUG_18,0x03D8, 0x00C4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT13__PL301_SIM_MX6_PER1_HADDR_24 ,0x03D8, 0x00C4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT14__IPU1_DISP0_DAT_14 ,0x03DC, 0x00C8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT14__LCDIF_DAT_14,0x03DC, 0x00C8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT14__AUDMUX_AUD5_RXC ,0x03DC, 0x00C8, 3, 0x07B8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT14__SDMA_DEBUG_EVT_CHN_LINES_1,0x03DC, 0x00C8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT14__GPIO5_IO8,0x03DC, 0x00C8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT14__MMDC_MMDC_DEBUG_19,0x03DC, 0x00C8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT14__PL301_SIM_MX6_PER1_HSIZE_2,0x03DC, 0x00C8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT15__IPU1_DISP0_DAT_15 ,0x03E0, 0x00CC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT15__LCDIF_DAT_15,0x03E0, 0x00CC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT15__ECSPI1_SS1,0x03E0, 0x00CC, 2, 0x07E8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT15__ECSPI2_SS1,0x03E0, 0x00CC, 3, 0x0804, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT15__SDMA_DEBUG_EVT_CHN_LINES_2,0x03E0, 0x00CC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT15__GPIO5_IO9,0x03E0, 0x00CC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT15__MMDC_MMDC_DEBUG_20,0x03E0, 0x00CC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT15__PL301_SIM_MX6_PER1_HADDR_25 ,0x03E0, 0x00CC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT16__IPU1_DISP0_DAT_16 ,0x03E4, 0x00D0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT16__LCDIF_DAT_16,0x03E4, 0x00D0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT16__ECSPI2_MOSI ,0x03E4, 0x00D0, 2, 0x07FC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT16__AUDMUX_AUD5_TXC ,0x03E4, 0x00D0, 3, 0x07C0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT16__SDMA_SDMA_EXT_EVENT_0 ,0x03E4, 0x00D0, 4, 0x08E8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT16__GPIO5_IO10 ,0x03E4, 0x00D0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT16__MMDC_MMDC_DEBUG_21,0x03E4, 0x00D0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT16__PL301_SIM_MX6_PER1_HADDR_26 ,0x03E4, 0x00D0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT17__IPU1_DISP0_DAT_17 ,0x03E8, 0x00D4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT17__LCDIF_DAT_17,0x03E8, 0x00D4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT17__ECSPI2_MISO ,0x03E8, 0x00D4, 2, 0x07F8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT17__AUDMUX_AUD5_TXD ,0x03E8, 0x00D4, 3, 0x07B4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT17__SDMA_SDMA_EXT_EVENT_1 ,0x03E8, 0x00D4, 4, 0x08EC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT17__GPIO5_IO11 ,0x03E8, 0x00D4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT17__MMDC_MMDC_DEBUG_22,0x03E8, 0x00D4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT17__PL301_SIM_MX6_PER1_HADDR_27 ,0x03E8, 0x00D4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT18__IPU1_DISP0_DAT_18 ,0x03EC, 0x00D8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT18__LCDIF_DAT_18,0x03EC, 0x00D8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT18__ECSPI2_SS0,0x03EC, 0x00D8, 2, 0x0800, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT18__AUDMUX_AUD5_TXFS,0x03EC, 0x00D8, 3, 0x07C4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT18__AUDMUX_AUD4_RXFS,0x03EC, 0x00D8, 4, 0x07A4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT18__GPIO5_IO12 ,0x03EC, 0x00D8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT18__MMDC_MMDC_DEBUG_23,0x03EC, 0x00D8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT18__WEIM_WEIM_CS_2,0x03EC, 0x00D8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT19__IPU1_DISP0_DAT_19 ,0x03F0, 0x00DC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT19__LCDIF_DAT_19,0x03F0, 0x00DC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT19__ECSPI2_SCLK ,0x03F0, 0x00DC, 2, 0x07F4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT19__AUDMUX_AUD5_RXD ,0x03F0, 0x00DC, 3, 0x07B0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT19__AUDMUX_AUD4_RXC ,0x03F0, 0x00DC, 4, 0x07A0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT19__GPIO5_IO13 ,0x03F0, 0x00DC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT19__MMDC_MMDC_DEBUG_24,0x03F0, 0x00DC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT19__WEIM_WEIM_CS_3,0x03F0, 0x00DC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT2__IPU1_DISP0_DAT_2 ,0x03F4, 0x00E0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT2__LCDIF_DAT_2,0x03F4, 0x00E0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT2__ECSPI3_MISO,0x03F4, 0x00E0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT2__USDHC1_USDHC_DEBUG_2 ,0x03F4, 0x00E0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT2__SDMA_DEBUG_MODE,0x03F4, 0x00E0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT2__GPIO4_IO23,0x03F4, 0x00E0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT2__MMDC_MMDC_DEBUG_7,0x03F4, 0x00E0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT2__PL301_SIM_MX6_PER1_HADDR_13,0x03F4, 0x00E0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT20__IPU1_DISP0_DAT_20 ,0x03F8, 0x00E4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT20__LCDIF_DAT_20,0x03F8, 0x00E4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT20__ECSPI1_SCLK ,0x03F8, 0x00E4, 2, 0x07D8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT20__AUDMUX_AUD4_TXC ,0x03F8, 0x00E4, 3, 0x07A8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT20__SDMA_DEBUG_EVT_CHN_LINES_7,0x03F8, 0x00E4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT20__GPIO5_IO14 ,0x03F8, 0x00E4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT20__MMDC_MMDC_DEBUG_25,0x03F8, 0x00E4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT20__PL301_SIM_MX6_PER1_HADDR_28 ,0x03F8, 0x00E4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT21__IPU1_DISP0_DAT_21 ,0x03FC, 0x00E8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT21__LCDIF_DAT_21,0x03FC, 0x00E8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT21__ECSPI1_MOSI ,0x03FC, 0x00E8, 2, 0x07E0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT21__AUDMUX_AUD4_TXD ,0x03FC, 0x00E8, 3, 0x079C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT21__SDMA_DEBUG_BUS_DEVICE_0 ,0x03FC, 0x00E8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT21__GPIO5_IO15 ,0x03FC, 0x00E8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT21__MMDC_MMDC_DEBUG_26,0x03FC, 0x00E8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT21__PL301_SIM_MX6_PER1_HADDR_29 ,0x03FC, 0x00E8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT22__IPU1_DISP0_DAT_22 ,0x0400, 0x00EC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT22__LCDIF_DAT_22,0x0400, 0x00EC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT22__ECSPI1_MISO ,0x0400, 0x00EC, 2, 0x07DC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT22__AUDMUX_AUD4_TXFS,0x0400, 0x00EC, 3, 0x07AC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT22__SDMA_DEBUG_BUS_DEVICE_1 ,0x0400, 0x00EC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT22__GPIO5_IO16 ,0x0400, 0x00EC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT22__MMDC_MMDC_DEBUG_27,0x0400, 0x00EC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT22__PL301_SIM_MX6_PER1_HADDR_30 ,0x0400, 0x00EC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT23__IPU1_DISP0_DAT_23 ,0x0404, 0x00F0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT23__LCDIF_DAT_23,0x0404, 0x00F0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT23__ECSPI1_SS0,0x0404, 0x00F0, 2, 0x07E4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT23__AUDMUX_AUD4_RXD ,0x0404, 0x00F0, 3, 0x0798, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT23__SDMA_DEBUG_BUS_DEVICE_2 ,0x0404, 0x00F0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT23__GPIO5_IO17 ,0x0404, 0x00F0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT23__MMDC_MMDC_DEBUG_28,0x0404, 0x00F0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT23__PL301_SIM_MX6_PER1_HADDR_31 ,0x0404, 0x00F0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT3__IPU1_DISP0_DAT_3 ,0x0408, 0x00F4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT3__LCDIF_DAT_3,0x0408, 0x00F4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT3__ECSPI3_SS0 ,0x0408, 0x00F4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT3__USDHC1_USDHC_DEBUG_3 ,0x0408, 0x00F4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT3__SDMA_DEBUG_BUS_ERROR ,0x0408, 0x00F4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT3__GPIO4_IO24,0x0408, 0x00F4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT3__MMDC_MMDC_DEBUG_8,0x0408, 0x00F4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT3__PL301_SIM_MX6_PER1_HADDR_14,0x0408, 0x00F4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT4__IPU1_DISP0_DAT_4 ,0x040C, 0x00F8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT4__LCDIF_DAT_4,0x040C, 0x00F8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT4__ECSPI3_SS1 ,0x040C, 0x00F8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT4__USDHC1_USDHC_DEBUG_4 ,0x040C, 0x00F8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT4__SDMA_DEBUG_BUS_RWB ,0x040C, 0x00F8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT4__GPIO4_IO25,0x040C, 0x00F8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT4__MMDC_MMDC_DEBUG_9,0x040C, 0x00F8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT4__PL301_SIM_MX6_PER1_HADDR_15,0x040C, 0x00F8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT5__IPU1_DISP0_DAT_5 ,0x0410, 0x00FC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT5__LCDIF_DAT_5,0x0410, 0x00FC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT5__ECSPI3_SS2 ,0x0410, 0x00FC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT5__AUDMUX_AUD6_RXFS ,0x0410, 0x00FC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT5__SDMA_DEBUG_MATCHED_DMBUS ,0x0410, 0x00FC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT5__GPIO4_IO26,0x0410, 0x00FC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT5__MMDC_MMDC_DEBUG_10 ,0x0410, 0x00FC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT5__PL301_SIM_MX6_PER1_HADDR_16,0x0410, 0x00FC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT6__IPU1_DISP0_DAT_6 ,0x0414, 0x0100, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT6__LCDIF_DAT_6,0x0414, 0x0100, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT6__ECSPI3_SS3 ,0x0414, 0x0100, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT6__AUDMUX_AUD6_RXC,0x0414, 0x0100, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT6__SDMA_DEBUG_RTBUFFER_WRITE,0x0414, 0x0100, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT6__GPIO4_IO27,0x0414, 0x0100, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT6__MMDC_MMDC_DEBUG_11 ,0x0414, 0x0100, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT6__PL301_SIM_MX6_PER1_HADDR_17,0x0414, 0x0100, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT7__IPU1_DISP0_DAT_7 ,0x0418, 0x0104, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT7__LCDIF_DAT_7,0x0418, 0x0104, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT7__ECSPI3_RDY ,0x0418, 0x0104, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT7__USDHC1_USDHC_DEBUG_5 ,0x0418, 0x0104, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT7__SDMA_DEBUG_EVENT_CHANNEL_0 ,0x0418, 0x0104, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT7__GPIO4_IO28,0x0418, 0x0104, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT7__MMDC_MMDC_DEBUG_12 ,0x0418, 0x0104, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT7__PL301_SIM_MX6_PER1_HADDR_18,0x0418, 0x0104, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT8__IPU1_DISP0_DAT_8 ,0x041C, 0x0108, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT8__LCDIF_DAT_8,0x041C, 0x0108, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT8__PWM1_PWMO,0x041C, 0x0108, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT8__WDOG1_WDOG_B ,0x041C, 0x0108, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT8__SDMA_DEBUG_EVENT_CHANNEL_1 ,0x041C, 0x0108, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT8__GPIO4_IO29,0x041C, 0x0108, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT8__MMDC_MMDC_DEBUG_13 ,0x041C, 0x0108, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT8__PL301_SIM_MX6_PER1_HADDR_19,0x041C, 0x0108, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT9__IPU1_DISP0_DAT_9 ,0x0420, 0x010C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT9__LCDIF_DAT_9,0x0420, 0x010C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT9__PWM2_PWMO,0x0420, 0x010C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT9__WDOG2_WDOG_B ,0x0420, 0x010C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT9__SDMA_DEBUG_EVENT_CHANNEL_2 ,0x0420, 0x010C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT9__GPIO4_IO30,0x0420, 0x010C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT9__MMDC_MMDC_DEBUG_14 ,0x0420, 0x010C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DISP0_DAT9__PL301_SIM_MX6_PER1_HADDR_20,0x0420, 0x010C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A0__MMDC_DRAM_A_0 ,0x0424, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A1__MMDC_DRAM_A_1 ,0x0428, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A10__MMDC_DRAM_A_10 ,0x042C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A11__MMDC_DRAM_A_11 ,0x0430, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A12__MMDC_DRAM_A_12 ,0x0434, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A13__MMDC_DRAM_A_13 ,0x0438, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A14__MMDC_DRAM_A_14 ,0x043C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A15__MMDC_DRAM_A_15 ,0x0440, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A2__MMDC_DRAM_A_2 ,0x0444, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A3__MMDC_DRAM_A_3 ,0x0448, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A4__MMDC_DRAM_A_4 ,0x044C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A5__MMDC_DRAM_A_5 ,0x0450, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A6__MMDC_DRAM_A_6 ,0x0454, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A7__MMDC_DRAM_A_7 ,0x0458, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A8__MMDC_DRAM_A_8 ,0x045C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_A9__MMDC_DRAM_A_9 ,0x0460, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_CAS__MMDC_DRAM_CAS,0x0464, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_CS0__MMDC_DRAM_CS_0 ,0x0468, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_CS1__MMDC_DRAM_CS_1 ,0x046C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D0__MMDC_DRAM_D_0 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D1__MMDC_DRAM_D_1 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D10__MMDC_DRAM_D_10 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D11__MMDC_DRAM_D_11 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D12__MMDC_DRAM_D_12 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D13__MMDC_DRAM_D_13 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D14__MMDC_DRAM_D_14 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D15__MMDC_DRAM_D_15 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D16__MMDC_DRAM_D_16 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D17__MMDC_DRAM_D_17 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D18__MMDC_DRAM_D_18 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D19__MMDC_DRAM_D_19 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D2__MMDC_DRAM_D_2 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D20__MMDC_DRAM_D_20 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D21__MMDC_DRAM_D_21 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D22__MMDC_DRAM_D_22 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D23__MMDC_DRAM_D_23 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D24__MMDC_DRAM_D_24 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D25__MMDC_DRAM_D_25 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D26__MMDC_DRAM_D_26 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D27__MMDC_DRAM_D_27 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D28__MMDC_DRAM_D_28 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D29__MMDC_DRAM_D_29 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D3__MMDC_DRAM_D_3 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D30__MMDC_DRAM_D_30 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D31__MMDC_DRAM_D_31 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D32__MMDC_DRAM_D_32 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D33__MMDC_DRAM_D_33 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D34__MMDC_DRAM_D_34 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D35__MMDC_DRAM_D_35 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D36__MMDC_DRAM_D_36 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D37__MMDC_DRAM_D_37 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D38__MMDC_DRAM_D_38 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D39__MMDC_DRAM_D_39 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D4__MMDC_DRAM_D_4 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D40__MMDC_DRAM_D_40 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D41__MMDC_DRAM_D_41 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D42__MMDC_DRAM_D_42 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D43__MMDC_DRAM_D_43 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D44__MMDC_DRAM_D_44 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D45__MMDC_DRAM_D_45 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D46__MMDC_DRAM_D_46 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D47__MMDC_DRAM_D_47 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D48__MMDC_DRAM_D_48 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D49__MMDC_DRAM_D_49 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D5__MMDC_DRAM_D_5 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D50__MMDC_DRAM_D_50 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D51__MMDC_DRAM_D_51 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D52__MMDC_DRAM_D_52 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D53__MMDC_DRAM_D_53 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D54__MMDC_DRAM_D_54 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D55__MMDC_DRAM_D_55 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D56__MMDC_DRAM_D_56 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D57__MMDC_DRAM_D_57 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D58__MMDC_DRAM_D_58 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D59__MMDC_DRAM_D_59 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D6__MMDC_DRAM_D_6 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D60__MMDC_DRAM_D_60 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D61__MMDC_DRAM_D_61 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D62__MMDC_DRAM_D_62 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D63__MMDC_DRAM_D_63 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D7__MMDC_DRAM_D_7 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D8__MMDC_DRAM_D_8 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_D9__MMDC_DRAM_D_9 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_DQM0__MMDC_DRAM_DQM_0 ,0x0470, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_DQM1__MMDC_DRAM_DQM_1 ,0x0474, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_DQM2__MMDC_DRAM_DQM_2 ,0x0478, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_DQM3__MMDC_DRAM_DQM_3 ,0x047C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_DQM4__MMDC_DRAM_DQM_4 ,0x0480, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_DQM5__MMDC_DRAM_DQM_5 ,0x0484, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_DQM6__MMDC_DRAM_DQM_6 ,0x0488, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_DQM7__MMDC_DRAM_DQM_7 ,0x048C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_RAS__MMDC_DRAM_RAS,0x0490, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_RESET__MMDC_DRAM_RESET,0x0494, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDBA0__MMDC_DRAM_SDBA_0 ,0x0498, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDBA1__MMDC_DRAM_SDBA_1 ,0x049C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDBA2__MMDC_DRAM_SDBA_2 ,0x04A0, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDCKE0__MMDC_DRAM_SDCKE_0 ,0x04A4, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDCKE1__MMDC_DRAM_SDCKE_1 ,0x04A8, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDCLK_0__MMDC_DRAM_SDCLK0 ,0x04AC, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDCLK_1__MMDC_DRAM_SDCLK1 ,0x04B0, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDODT0__MMDC_DRAM_ODT_0 ,0x04B4, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDODT1__MMDC_DRAM_ODT_1 ,0x04B8, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDQS0__MMDC_DRAM_SDQS_0 ,0x04BC, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDQS1__MMDC_DRAM_SDQS_1 ,0x04C0, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDQS2__MMDC_DRAM_SDQS_2 ,0x04C4, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDQS3__MMDC_DRAM_SDQS_3 ,0x04C8, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDQS4__MMDC_DRAM_SDQS_4 ,0x04CC, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDQS5__MMDC_DRAM_SDQS_5 ,0x04D0, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDQS6__MMDC_DRAM_SDQS_6 ,0x04D4, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDQS7__MMDC_DRAM_SDQS_7 ,0x04D8, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,DRAM_SDWE__MMDC_DRAM_SDWE,0x04DC, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A16__WEIM_WEIM_A_16,0x04E0, 0x0110, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A16__IPU1_DI1_DISP_CLK ,0x04E0, 0x0110, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A16__IPU1_CSI1_PIXCLK,0x04E0, 0x0110, 2, 0x08B8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A16__MIPI_CORE_DPHY_TEST_OUT_23,0x04E0, 0x0110, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A16__GPIO2_IO22 ,0x04E0, 0x0110, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A16__TPSMP_HDATA_6 ,0x04E0, 0x0110, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A16__SRC_BT_CFG_16 ,0x04E0, 0x0110, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A16__EPDC_SDDO_0 ,0x04E0, 0x0110, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A17__WEIM_WEIM_A_17,0x04E4, 0x0114, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A17__IPU1_DISP1_DAT_12 ,0x04E4, 0x0114, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A17__IPU1_CSI1_D_12,0x04E4, 0x0114, 2, 0x0890, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A17__MIPI_CORE_DPHY_TEST_OUT_22,0x04E4, 0x0114, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A17__GPIO2_IO21 ,0x04E4, 0x0114, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A17__TPSMP_HDATA_5 ,0x04E4, 0x0114, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A17__SRC_BT_CFG_17 ,0x04E4, 0x0114, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A17__EPDC_PWRSTAT,0x04E4, 0x0114, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A18__WEIM_WEIM_A_18,0x04E8, 0x0118, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A18__IPU1_DISP1_DAT_13 ,0x04E8, 0x0118, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A18__IPU1_CSI1_D_13,0x04E8, 0x0118, 2, 0x0894, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A18__MIPI_CORE_DPHY_TEST_OUT_21,0x04E8, 0x0118, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A18__GPIO2_IO20 ,0x04E8, 0x0118, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A18__TPSMP_HDATA_4 ,0x04E8, 0x0118, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A18__SRC_BT_CFG_18 ,0x04E8, 0x0118, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A18__EPDC_PWRCTRL_0,0x04E8, 0x0118, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A19__WEIM_WEIM_A_19,0x04EC, 0x011C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A19__IPU1_DISP1_DAT_14 ,0x04EC, 0x011C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A19__IPU1_CSI1_D_14,0x04EC, 0x011C, 2, 0x0898, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A19__MIPI_CORE_DPHY_TEST_OUT_20,0x04EC, 0x011C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A19__GPIO2_IO19 ,0x04EC, 0x011C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A19__TPSMP_HDATA_3 ,0x04EC, 0x011C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A19__SRC_BT_CFG_19 ,0x04EC, 0x011C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A19__EPDC_PWRCTRL_1,0x04EC, 0x011C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A20__WEIM_WEIM_A_20,0x04F0, 0x0120, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A20__IPU1_DISP1_DAT_15 ,0x04F0, 0x0120, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A20__IPU1_CSI1_D_15,0x04F0, 0x0120, 2, 0x089C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A20__MIPI_CORE_DPHY_TEST_OUT_19,0x04F0, 0x0120, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A20__GPIO2_IO18 ,0x04F0, 0x0120, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A20__TPSMP_HDATA_2 ,0x04F0, 0x0120, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A20__SRC_BT_CFG_20 ,0x04F0, 0x0120, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A20__EPDC_PWRCTRL_2,0x04F0, 0x0120, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A21__WEIM_WEIM_A_21,0x04F4, 0x0124, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A21__IPU1_DISP1_DAT_16 ,0x04F4, 0x0124, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A21__IPU1_CSI1_D_16,0x04F4, 0x0124, 2, 0x08A0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A21__MIPI_CORE_DPHY_TEST_OUT_18,0x04F4, 0x0124, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A21__GPIO2_IO17 ,0x04F4, 0x0124, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A21__TPSMP_HDATA_1 ,0x04F4, 0x0124, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A21__SRC_BT_CFG_21 ,0x04F4, 0x0124, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A21__EPDC_GDCLK,0x04F4, 0x0124, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A22__WEIM_WEIM_A_22,0x04F8, 0x0128, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A22__IPU1_DISP1_DAT_17 ,0x04F8, 0x0128, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A22__IPU1_CSI1_D_17,0x04F8, 0x0128, 2, 0x08A4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A22__GPIO2_IO16 ,0x04F8, 0x0128, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A22__TPSMP_HDATA_0 ,0x04F8, 0x0128, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A22__SRC_BT_CFG_22 ,0x04F8, 0x0128, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A22__EPDC_GDSP ,0x04F8, 0x0128, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A23__WEIM_WEIM_A_23,0x04FC, 0x012C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A23__IPU1_DISP1_DAT_18 ,0x04FC, 0x012C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A23__IPU1_CSI1_D_18,0x04FC, 0x012C, 2, 0x08A8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A23__IPU1_SISG_3 ,0x04FC, 0x012C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A23__GPIO6_IO6,0x04FC, 0x012C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A23__PL301_SIM_MX6_PER1_HPROT_3,0x04FC, 0x012C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A23__SRC_BT_CFG_23 ,0x04FC, 0x012C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A23__EPDC_GDOE ,0x04FC, 0x012C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A24__WEIM_WEIM_A_24,0x0500, 0x0130, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A24__IPU1_DISP1_DAT_19 ,0x0500, 0x0130, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A24__IPU1_CSI1_D_19,0x0500, 0x0130, 2, 0x08AC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A24__IPU1_SISG_2 ,0x0500, 0x0130, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A24__GPIO5_IO4,0x0500, 0x0130, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A24__PL301_SIM_MX6_PER1_HPROT_2,0x0500, 0x0130, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A24__SRC_BT_CFG_24 ,0x0500, 0x0130, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A24__EPDC_GDRL ,0x0500, 0x0130, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A25__WEIM_WEIM_A_25,0x0504, 0x0134, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A25__ECSPI4_SS1,0x0504, 0x0134, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A25__ECSPI2_RDY,0x0504, 0x0134, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A25__IPU1_DI1_PIN12,0x0504, 0x0134, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A25__IPU1_DI0_D1_CS,0x0504, 0x0134, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A25__GPIO5_IO2,0x0504, 0x0134, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A25__HDMI_TX_CEC_LINE,0x0504, 0x0134, 6, 0x085C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A25__PL301_SIM_MX6_PER1_HBURST_0 ,0x0504, 0x0134, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A25__EPDC_SDDO_15,0x0504, 0x0134, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_A25__WEIM_ACLK_FREERUN ,0x0504, 0x0134, 9, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_BCLK__WEIM_WEIM_BCLK ,0x0508, 0x0138, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_BCLK__IPU1_DI1_PIN16 ,0x0508, 0x0138, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_BCLK__GPIO6_IO31,0x0508, 0x0138, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_BCLK__TPSMP_HDATA_31 ,0x0508, 0x0138, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_BCLK__EPDC_SDCE_9,0x0508, 0x0138, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS0__WEIM_WEIM_CS_0,0x050C, 0x013C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS0__IPU1_DI1_PIN5 ,0x050C, 0x013C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS0__ECSPI2_SCLK ,0x050C, 0x013C, 2, 0x07F4, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS0__MIPI_CORE_DPHY_TEST_OUT_24,0x050C, 0x013C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS0__GPIO2_IO23 ,0x050C, 0x013C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS0__TPSMP_HDATA_7 ,0x050C, 0x013C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS0__EPDC_SDDO_6 ,0x050C, 0x013C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS1__WEIM_WEIM_CS_1,0x0510, 0x0140, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS1__IPU1_DI1_PIN6 ,0x0510, 0x0140, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS1__ECSPI2_MOSI ,0x0510, 0x0140, 2, 0x07FC, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS1__MIPI_CORE_DPHY_TEST_OUT_25,0x0510, 0x0140, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS1__GPIO2_IO24 ,0x0510, 0x0140, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS1__TPSMP_HDATA_8 ,0x0510, 0x0140, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_CS1__EPDC_SDDO_8 ,0x0510, 0x0140, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D16__WEIM_WEIM_D_16,0x0514, 0x0144, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D16__ECSPI1_SCLK ,0x0514, 0x0144, 1, 0x07D8, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D16__IPU1_DI0_PIN5 ,0x0514, 0x0144, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D16__IPU1_CSI1_D_18,0x0514, 0x0144, 3, 0x08A8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D16__HDMI_TX_DDC_SDA ,0x0514, 0x0144, 4, 0x0864, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D16__GPIO3_IO16 ,0x0514, 0x0144, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D16__I2C2_SDA,0x0514, 0x0144, 22, 0x0874, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D16__TPSMP_HTRANS_0,0x0514, 0x0144, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D16__EPDC_SDDO_10,0x0514, 0x0144, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D17__WEIM_WEIM_D_17,0x0518, 0x0148, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D17__ECSPI1_MISO ,0x0518, 0x0148, 1, 0x07DC, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D17__IPU1_DI0_PIN6 ,0x0518, 0x0148, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D17__IPU1_CSI1_PIXCLK,0x0518, 0x0148, 3, 0x08B8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D17__DCIC1_DCIC_OUT,0x0518, 0x0148, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D17__GPIO3_IO17 ,0x0518, 0x0148, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D17__I2C3_SCL,0x0518, 0x0148, 22, 0x0878, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D17__PL301_SIM_MX6_PER1_HBURST_1 ,0x0518, 0x0148, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D17__EPDC_VCOM_0 ,0x0518, 0x0148, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D18__WEIM_WEIM_D_18,0x051C, 0x014C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D18__ECSPI1_MOSI ,0x051C, 0x014C, 1, 0x07E0, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D18__IPU1_DI0_PIN7 ,0x051C, 0x014C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D18__IPU1_CSI1_D_17,0x051C, 0x014C, 3, 0x08A4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D18__IPU1_DI1_D0_CS,0x051C, 0x014C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D18__GPIO3_IO18 ,0x051C, 0x014C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D18__I2C3_SDA,0x051C, 0x014C, 22, 0x087C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D18__PL301_SIM_MX6_PER1_HBURST_2 ,0x051C, 0x014C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D18__EPDC_VCOM_1 ,0x051C, 0x014C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D19__WEIM_WEIM_D_19,0x0520, 0x0150, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D19__ECSPI1_SS1,0x0520, 0x0150, 1, 0x07E8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D19__IPU1_DI0_PIN8 ,0x0520, 0x0150, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D19__IPU1_CSI1_D_16,0x0520, 0x0150, 3, 0x08A0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D19__UART1_CTS ,0x0520, 0x0150, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D19__UART1_RTS ,0x0520, 0x0150, 4, 0x08F8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D19__GPIO3_IO19 ,0x0520, 0x0150, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D19__EPIT1_EPITO ,0x0520, 0x0150, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D19__PL301_SIM_MX6_PER1_HRESP,0x0520, 0x0150, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D19__EPDC_SDDO_12,0x0520, 0x0150, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D20__WEIM_WEIM_D_20,0x0524, 0x0154, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D20__ECSPI4_SS0,0x0524, 0x0154, 1, 0x0808, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D20__IPU1_DI0_PIN16,0x0524, 0x0154, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D20__IPU1_CSI1_D_15,0x0524, 0x0154, 3, 0x089C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D20__UART1_CTS ,0x0524, 0x0154, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D20__UART1_RTS ,0x0524, 0x0154, 4, 0x08F8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D20__GPIO3_IO20 ,0x0524, 0x0154, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D20__EPIT2_EPITO ,0x0524, 0x0154, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D20__TPSMP_HTRANS_1,0x0524, 0x0154, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D21__WEIM_WEIM_D_21,0x0528, 0x0158, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D21__ECSPI4_SCLK ,0x0528, 0x0158, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D21__IPU1_DI0_PIN17,0x0528, 0x0158, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D21__IPU1_CSI1_D_11,0x0528, 0x0158, 3, 0x088C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D21__USBOH3_USBOTG_OC,0x0528, 0x0158, 4, 0x0920, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D21__GPIO3_IO21 ,0x0528, 0x0158, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D21__I2C1_SCL,0x0528, 0x0158, 22, 0x0868, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D21__SPDIF_IN1 ,0x0528, 0x0158, 7, 0x08F0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D22__WEIM_WEIM_D_22,0x052C, 0x015C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D22__ECSPI4_MISO ,0x052C, 0x015C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D22__IPU1_DI0_PIN1 ,0x052C, 0x015C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D22__IPU1_CSI1_D_10,0x052C, 0x015C, 3, 0x0888, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D22__USBOH3_USBOTG_PWR ,0x052C, 0x015C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D22__GPIO3_IO22 ,0x052C, 0x015C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D22__SPDIF_OUT1,0x052C, 0x015C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D22__PL301_SIM_MX6_PER1_HWRITE ,0x052C, 0x015C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D22__EPDC_SDCE_6 ,0x052C, 0x015C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D23__WEIM_WEIM_D_23,0x0530, 0x0160, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D23__IPU1_DI0_D0_CS,0x0530, 0x0160, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D23__UART3_CTS ,0x0530, 0x0160, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D23__UART3_RTS ,0x0530, 0x0160, 2, 0x0908, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D23__UART1_DCD ,0x0530, 0x0160, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D23__IPU1_CSI1_DATA_EN ,0x0530, 0x0160, 4, 0x08B0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D23__GPIO3_IO23 ,0x0530, 0x0160, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D23__IPU1_DI1_PIN2 ,0x0530, 0x0160, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D23__IPU1_DI1_PIN14,0x0530, 0x0160, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D23__EPDC_SDDO_11,0x0530, 0x0160, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D24__WEIM_WEIM_D_24,0x0534, 0x0164, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D24__ECSPI4_SS2,0x0534, 0x0164, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D24__UART3_TXD ,0x0534, 0x0164, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D24__UART3_RXD ,0x0534, 0x0164, 2, 0x090C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D24__ECSPI1_SS2,0x0534, 0x0164, 3, 0x07EC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D24__ECSPI2_SS2,0x0534, 0x0164, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D24__GPIO3_IO24 ,0x0534, 0x0164, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D24__AUDMUX_AUD5_RXFS,0x0534, 0x0164, 6, 0x07BC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D24__UART1_DTR ,0x0534, 0x0164, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D24__EPDC_SDCE_7 ,0x0534, 0x0164, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D25__WEIM_WEIM_D_25,0x0538, 0x0168, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D25__ECSPI4_SS3,0x0538, 0x0168, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D25__UART3_TXD ,0x0538, 0x0168, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D25__UART3_RXD ,0x0538, 0x0168, 2, 0x090C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D25__ECSPI1_SS3,0x0538, 0x0168, 3, 0x07F0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D25__ECSPI2_SS3,0x0538, 0x0168, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D25__GPIO3_IO25 ,0x0538, 0x0168, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D25__AUDMUX_AUD5_RXC ,0x0538, 0x0168, 6, 0x07B8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D25__UART1_DSR ,0x0538, 0x0168, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D25__EPDC_SDCE_8 ,0x0538, 0x0168, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D26__WEIM_WEIM_D_26,0x053C, 0x016C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D26__IPU1_DI1_PIN11,0x053C, 0x016C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D26__IPU1_CSI0_D_1 ,0x053C, 0x016C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D26__IPU1_CSI1_D_14,0x053C, 0x016C, 3, 0x0898, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D26__UART2_TX_DATA ,0x053C, 0x016C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D26__UART2_RX_DATA ,0x053C, 0x016C, 4, 0x0904, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D26__GPIO3_IO26 ,0x053C, 0x016C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D26__IPU1_SISG_2 ,0x053C, 0x016C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D26__IPU1_DISP1_DAT_22 ,0x053C, 0x016C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D26__EPDC_SDOED,0x053C, 0x016C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D27__WEIM_WEIM_D_27,0x0540, 0x0170, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D27__IPU1_DI1_PIN13,0x0540, 0x0170, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D27__IPU1_CSI0_D_0 ,0x0540, 0x0170, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D27__IPU1_CSI1_D_13,0x0540, 0x0170, 3, 0x0894, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D27__UART2_TX_DATA ,0x0540, 0x0170, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D27__UART2_RX_DATA ,0x0540, 0x0170, 4, 0x0904, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D27__GPIO3_IO27 ,0x0540, 0x0170, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D27__IPU1_SISG_3 ,0x0540, 0x0170, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D27__IPU1_DISP1_DAT_23 ,0x0540, 0x0170, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D27__EPDC_SDOE ,0x0540, 0x0170, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D28__WEIM_WEIM_D_28,0x0544, 0x0174, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D28__I2C1_SDA,0x0544, 0x0174, 17, 0x086C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D28__ECSPI4_MOSI ,0x0544, 0x0174, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D28__IPU1_CSI1_D_12,0x0544, 0x0174, 3, 0x0890, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D28__UART2_CTS ,0x0544, 0x0174, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D28__UART2_RTS ,0x0544, 0x0174, 4, 0x0900, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D28__GPIO3_IO28 ,0x0544, 0x0174, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D28__IPU1_EXT_TRIG ,0x0544, 0x0174, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D28__IPU1_DI0_PIN13,0x0544, 0x0174, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D28__EPDC_PWRCTRL_3,0x0544, 0x0174, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D29__WEIM_WEIM_D_29,0x0548, 0x0178, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D29__IPU1_DI1_PIN15,0x0548, 0x0178, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D29__ECSPI4_SS0,0x0548, 0x0178, 2, 0x0808, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D29__UART2_CTS ,0x0548, 0x0178, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D29__UART2_RTS ,0x0548, 0x0178, 4, 0x0900, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D29__GPIO3_IO29 ,0x0548, 0x0178, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D29__IPU1_CSI1_VSYNC ,0x0548, 0x0178, 6, 0x08BC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D29__IPU1_DI0_PIN14,0x0548, 0x0178, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D29__EPDC_PWRWAKE,0x0548, 0x0178, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D30__WEIM_WEIM_D_30,0x054C, 0x017C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D30__IPU1_DISP1_DAT_21 ,0x054C, 0x017C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D30__IPU1_DI0_PIN11,0x054C, 0x017C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D30__IPU1_CSI0_D_3 ,0x054C, 0x017C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D30__UART3_CTS ,0x054C, 0x017C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D30__UART3_RTS ,0x054C, 0x017C, 4, 0x0908, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D30__GPIO3_IO30 ,0x054C, 0x017C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D30__USBOH3_USBH1_OC ,0x054C, 0x017C, 6, 0x0924, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D30__PL301_SIM_MX6_PER1_HPROT_0,0x054C, 0x017C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D30__EPDC_SDOEZ,0x054C, 0x017C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__WEIM_WEIM_D_31,0x0550, 0x0180, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__IPU1_DISP1_DAT_20 ,0x0550, 0x0180, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__IPU1_DI0_PIN12,0x0550, 0x0180, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__IPU1_CSI0_D_2 ,0x0550, 0x0180, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__UART3_CTS ,0x0550, 0x0180, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__UART3_RTS ,0x0550, 0x0180, 4, 0x0908, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__GPIO3_IO31 ,0x0550, 0x0180, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__USBOH3_USBH1_PWR,0x0550, 0x0180, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__PL301_SIM_MX6_PER1_HPROT_1,0x0550, 0x0180, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__EPDC_SDCLK,0x0550, 0x0180, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_D31__WEIM_ACLK_FREERUN ,0x0550, 0x0180, 9, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA0__WEIM_WEIM_DA_A_0,0x0554, 0x0184, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA0__IPU1_DISP1_DAT_9,0x0554, 0x0184, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA0__IPU1_CSI1_D_9 ,0x0554, 0x0184, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA0__MIPI_CORE_DPHY_TEST_OUT_2 ,0x0554, 0x0184, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA0__GPIO3_IO0,0x0554, 0x0184, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA0__TPSMP_HDATA_14,0x0554, 0x0184, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA0__SRC_BT_CFG_0,0x0554, 0x0184, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA0__EPDC_SDCLKN ,0x0554, 0x0184, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA1__WEIM_WEIM_DA_A_1,0x0558, 0x0188, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA1__IPU1_DISP1_DAT_8,0x0558, 0x0188, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA1__IPU1_CSI1_D_8 ,0x0558, 0x0188, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA1__MIPI_CORE_DPHY_TEST_OUT_3 ,0x0558, 0x0188, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA1__ANATOP_USBPHY1_TSTI_TX_LS_MODE,0x0558, 0x0188, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA1__GPIO3_IO1,0x0558, 0x0188, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA1__TPSMP_HDATA_15,0x0558, 0x0188, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA1__SRC_BT_CFG_1,0x0558, 0x0188, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA1__EPDC_SDLE ,0x0558, 0x0188, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA10__WEIM_WEIM_DA_A_10,0x055C, 0x018C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA10__IPU1_DI1_PIN15 ,0x055C, 0x018C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA10__IPU1_CSI1_DATA_EN,0x055C, 0x018C, 2, 0x08B0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA10__MIPI_CORE_DPHY_TEST_OUT_12 ,0x055C, 0x018C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA10__GPIO3_IO10,0x055C, 0x018C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA10__TPSMP_HDATA_24 ,0x055C, 0x018C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA10__SRC_BT_CFG_10,0x055C, 0x018C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA10__EPDC_SDDO_1,0x055C, 0x018C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA11__WEIM_WEIM_DA_A_11,0x0560, 0x0190, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA11__IPU1_DI1_PIN2,0x0560, 0x0190, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA11__IPU1_CSI1_HSYNC,0x0560, 0x0190, 2, 0x08B4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA11__MIPI_CORE_DPHY_TEST_OUT_13 ,0x0560, 0x0190, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA11__SDMA_DEBUG_EVT_CHN_LINES_6 ,0x0560, 0x0190, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA11__GPIO3_IO11,0x0560, 0x0190, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA11__TPSMP_HDATA_25 ,0x0560, 0x0190, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA11__SRC_BT_CFG_11,0x0560, 0x0190, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA11__EPDC_SDDO_3,0x0560, 0x0190, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA12__WEIM_WEIM_DA_A_12,0x0564, 0x0194, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA12__IPU1_DI1_PIN3,0x0564, 0x0194, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA12__IPU1_CSI1_VSYNC,0x0564, 0x0194, 2, 0x08BC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA12__MIPI_CORE_DPHY_TEST_OUT_14 ,0x0564, 0x0194, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA12__SDMA_DEBUG_EVT_CHN_LINES_3 ,0x0564, 0x0194, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA12__GPIO3_IO12,0x0564, 0x0194, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA12__TPSMP_HDATA_26 ,0x0564, 0x0194, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA12__SRC_BT_CFG_12,0x0564, 0x0194, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA12__EPDC_SDDO_2,0x0564, 0x0194, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA13__WEIM_WEIM_DA_A_13,0x0568, 0x0198, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA13__IPU1_DI1_D0_CS ,0x0568, 0x0198, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA13__CCM_DI1_EXT_CLK,0x0568, 0x0198, 2, 0x07D0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA13__MIPI_CORE_DPHY_TEST_OUT_15 ,0x0568, 0x0198, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA13__SDMA_DEBUG_EVT_CHN_LINES_4 ,0x0568, 0x0198, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA13__GPIO3_IO13,0x0568, 0x0198, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA13__TPSMP_HDATA_27 ,0x0568, 0x0198, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA13__SRC_BT_CFG_13,0x0568, 0x0198, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA13__EPDC_SDDO_13 ,0x0568, 0x0198, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA14__WEIM_WEIM_DA_A_14,0x056C, 0x019C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA14__IPU1_DI1_D1_CS ,0x056C, 0x019C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA14__CCM_DI0_EXT_CLK,0x056C, 0x019C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA14__MIPI_CORE_DPHY_TEST_OUT_16 ,0x056C, 0x019C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA14__SDMA_DEBUG_EVT_CHN_LINES_5 ,0x056C, 0x019C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA14__GPIO3_IO14,0x056C, 0x019C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA14__TPSMP_HDATA_28 ,0x056C, 0x019C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA14__SRC_BT_CFG_14,0x056C, 0x019C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA14__EPDC_SDDO_14 ,0x056C, 0x019C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA15__WEIM_WEIM_DA_A_15,0x0570, 0x01A0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA15__IPU1_DI1_PIN1,0x0570, 0x01A0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA15__IPU1_DI1_PIN4,0x0570, 0x01A0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA15__MIPI_CORE_DPHY_TEST_OUT_17 ,0x0570, 0x01A0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA15__GPIO3_IO15,0x0570, 0x01A0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA15__TPSMP_HDATA_29 ,0x0570, 0x01A0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA15__SRC_BT_CFG_15,0x0570, 0x01A0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA15__EPDC_SDDO_9,0x0570, 0x01A0, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA2__WEIM_WEIM_DA_A_2,0x0574, 0x01A4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA2__IPU1_DISP1_DAT_7,0x0574, 0x01A4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA2__IPU1_CSI1_D_7 ,0x0574, 0x01A4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA2__MIPI_CORE_DPHY_TEST_OUT_4 ,0x0574, 0x01A4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA2__ANATOP_USBPHY1_TSTI_TX_HS_MODE,0x0574, 0x01A4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA2__GPIO3_IO2,0x0574, 0x01A4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA2__TPSMP_HDATA_16,0x0574, 0x01A4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA2__SRC_BT_CFG_2,0x0574, 0x01A4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA2__EPDC_BDR_0,0x0574, 0x01A4, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA3__WEIM_WEIM_DA_A_3,0x0578, 0x01A8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA3__IPU1_DISP1_DAT_6,0x0578, 0x01A8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA3__IPU1_CSI1_D_6 ,0x0578, 0x01A8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA3__MIPI_CORE_DPHY_TEST_OUT_5 ,0x0578, 0x01A8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA3__ANATOP_USBPHY1_TSTI_TX_HIZ,0x0578, 0x01A8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA3__GPIO3_IO3,0x0578, 0x01A8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA3__TPSMP_HDATA_17,0x0578, 0x01A8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA3__SRC_BT_CFG_3,0x0578, 0x01A8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA3__EPDC_BDR_1,0x0578, 0x01A8, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA4__WEIM_WEIM_DA_A_4,0x057C, 0x01AC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA4__IPU1_DISP1_DAT_5,0x057C, 0x01AC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA4__IPU1_CSI1_D_5 ,0x057C, 0x01AC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA4__MIPI_CORE_DPHY_TEST_OUT_6 ,0x057C, 0x01AC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA4__ANATOP_USBPHY1_TSTI_TX_EN ,0x057C, 0x01AC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA4__GPIO3_IO4,0x057C, 0x01AC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA4__TPSMP_HDATA_18,0x057C, 0x01AC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA4__SRC_BT_CFG_4,0x057C, 0x01AC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA4__EPDC_SDCE_0 ,0x057C, 0x01AC, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA5__WEIM_WEIM_DA_A_5,0x0580, 0x01B0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA5__IPU1_DISP1_DAT_4,0x0580, 0x01B0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA5__IPU1_CSI1_D_4 ,0x0580, 0x01B0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA5__MIPI_CORE_DPHY_TEST_OUT_7 ,0x0580, 0x01B0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA5__ANATOP_USBPHY1_TSTI_TX_DP ,0x0580, 0x01B0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA5__GPIO3_IO5,0x0580, 0x01B0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA5__TPSMP_HDATA_19,0x0580, 0x01B0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA5__SRC_BT_CFG_5,0x0580, 0x01B0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA5__EPDC_SDCE_1 ,0x0580, 0x01B0, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA6__WEIM_WEIM_DA_A_6,0x0584, 0x01B4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA6__IPU1_DISP1_DAT_3,0x0584, 0x01B4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA6__IPU1_CSI1_D_3 ,0x0584, 0x01B4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA6__MIPI_CORE_DPHY_TEST_OUT_8 ,0x0584, 0x01B4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA6__ANATOP_USBPHY1_TSTI_TX_DN ,0x0584, 0x01B4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA6__GPIO3_IO6,0x0584, 0x01B4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA6__TPSMP_HDATA_20,0x0584, 0x01B4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA6__SRC_BT_CFG_6,0x0584, 0x01B4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA6__EPDC_SDCE_2 ,0x0584, 0x01B4, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA7__WEIM_WEIM_DA_A_7,0x0588, 0x01B8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA7__IPU1_DISP1_DAT_2,0x0588, 0x01B8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA7__IPU1_CSI1_D_2 ,0x0588, 0x01B8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA7__MIPI_CORE_DPHY_TEST_OUT_9 ,0x0588, 0x01B8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA7__GPIO3_IO7,0x0588, 0x01B8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA7__TPSMP_HDATA_21,0x0588, 0x01B8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA7__SRC_BT_CFG_7,0x0588, 0x01B8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA7__EPDC_SDCE_3 ,0x0588, 0x01B8, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA8__WEIM_WEIM_DA_A_8,0x058C, 0x01BC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA8__IPU1_DISP1_DAT_1,0x058C, 0x01BC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA8__IPU1_CSI1_D_1 ,0x058C, 0x01BC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA8__MIPI_CORE_DPHY_TEST_OUT_10,0x058C, 0x01BC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA8__GPIO3_IO8,0x058C, 0x01BC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA8__TPSMP_HDATA_22,0x058C, 0x01BC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA8__SRC_BT_CFG_8,0x058C, 0x01BC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA8__EPDC_SDCE_4 ,0x058C, 0x01BC, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA9__WEIM_WEIM_DA_A_9,0x0590, 0x01C0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA9__IPU1_DISP1_DAT_0,0x0590, 0x01C0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA9__IPU1_CSI1_D_0 ,0x0590, 0x01C0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA9__MIPI_CORE_DPHY_TEST_OUT_11,0x0590, 0x01C0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA9__GPIO3_IO9,0x0590, 0x01C0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA9__TPSMP_HDATA_23,0x0590, 0x01C0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA9__SRC_BT_CFG_9,0x0590, 0x01C0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_DA9__EPDC_SDCE_5 ,0x0590, 0x01C0, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB0__WEIM_WEIM_EB_0,0x0594, 0x01C4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB0__IPU1_DISP1_DAT_11 ,0x0594, 0x01C4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB0__IPU1_CSI1_D_11,0x0594, 0x01C4, 2, 0x088C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB0__MIPI_CORE_DPHY_TEST_OUT_0 ,0x0594, 0x01C4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB0__CCM_PMIC_RDY,0x0594, 0x01C4, 4, 0x07D4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB0__GPIO2_IO28 ,0x0594, 0x01C4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB0__TPSMP_HDATA_12,0x0594, 0x01C4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB0__SRC_BT_CFG_27 ,0x0594, 0x01C4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB0__EPDC_PWRCOM ,0x0594, 0x01C4, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB1__WEIM_WEIM_EB_1,0x0598, 0x01C8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB1__IPU1_DISP1_DAT_10 ,0x0598, 0x01C8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB1__IPU1_CSI1_D_10,0x0598, 0x01C8, 2, 0x0888, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB1__MIPI_CORE_DPHY_TEST_OUT_1 ,0x0598, 0x01C8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB1__GPIO2_IO29 ,0x0598, 0x01C8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB1__TPSMP_HDATA_13,0x0598, 0x01C8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB1__SRC_BT_CFG_28 ,0x0598, 0x01C8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB1__EPDC_SDSHR,0x0598, 0x01C8, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB2__WEIM_WEIM_EB_2,0x059C, 0x01CC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB2__ECSPI1_SS0,0x059C, 0x01CC, 1, 0x07E4, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB2__CCM_DI1_EXT_CLK ,0x059C, 0x01CC, 2, 0x07D0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB2__IPU1_CSI1_D_19,0x059C, 0x01CC, 3, 0x08AC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB2__HDMI_TX_DDC_SCL ,0x059C, 0x01CC, 4, 0x0860, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB2__GPIO2_IO30 ,0x059C, 0x01CC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB2__I2C2_SCL,0x059C, 0x01CC, 22, 0x0870, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB2__SRC_BT_CFG_30 ,0x059C, 0x01CC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB2__EPDC_SDDO_5 ,0x059C, 0x01CC, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__WEIM_WEIM_EB_3,0x05A0, 0x01D0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__ECSPI4_RDY,0x05A0, 0x01D0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__UART3_CTS ,0x05A0, 0x01D0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__UART3_RTS ,0x05A0, 0x01D0, 2, 0x0908, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__UART1_RI,0x05A0, 0x01D0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__IPU1_CSI1_HSYNC ,0x05A0, 0x01D0, 4, 0x08B4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__GPIO2_IO31 ,0x05A0, 0x01D0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__IPU1_DI1_PIN3 ,0x05A0, 0x01D0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__SRC_BT_CFG_31 ,0x05A0, 0x01D0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__EPDC_SDCE_0 ,0x05A0, 0x01D0, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_EB3__WEIM_ACLK_FREERUN ,0x05A0, 0x01D0, 9, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_LBA__WEIM_WEIM_LBA ,0x05A4, 0x01D4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_LBA__IPU1_DI1_PIN17,0x05A4, 0x01D4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_LBA__ECSPI2_SS1,0x05A4, 0x01D4, 2, 0x0804, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_LBA__GPIO2_IO27 ,0x05A4, 0x01D4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_LBA__TPSMP_HDATA_11,0x05A4, 0x01D4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_LBA__SRC_BT_CFG_26 ,0x05A4, 0x01D4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_LBA__EPDC_SDDO_4 ,0x05A4, 0x01D4, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_OE__WEIM_WEIM_OE ,0x05A8, 0x01D8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_OE__IPU1_DI1_PIN7,0x05A8, 0x01D8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_OE__ECSPI2_MISO,0x05A8, 0x01D8, 2, 0x07F8, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_OE__MIPI_CORE_DPHY_TEST_OUT_26 ,0x05A8, 0x01D8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_OE__GPIO2_IO25,0x05A8, 0x01D8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_OE__TPSMP_HDATA_9,0x05A8, 0x01D8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_OE__EPDC_PWRIRQ,0x05A8, 0x01D8, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_RW__WEIM_WEIM_RW ,0x05AC, 0x01DC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_RW__IPU1_DI1_PIN8,0x05AC, 0x01DC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_RW__ECSPI2_SS0 ,0x05AC, 0x01DC, 2, 0x0800, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_RW__MIPI_CORE_DPHY_TEST_OUT_27 ,0x05AC, 0x01DC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_RW__GPIO2_IO26,0x05AC, 0x01DC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_RW__TPSMP_HDATA_10 ,0x05AC, 0x01DC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_RW__SRC_BT_CFG_29,0x05AC, 0x01DC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_RW__EPDC_SDDO_7,0x05AC, 0x01DC, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_WAIT__WEIM_WEIM_WAIT ,0x05B0, 0x01E0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_WAIT__WEIM_WEIM_DTACK_B,0x05B0, 0x01E0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_WAIT__GPIO5_IO0 ,0x05B0, 0x01E0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_WAIT__TPSMP_HDATA_30 ,0x05B0, 0x01E0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,EIM_WAIT__SRC_BT_CFG_25,0x05B0, 0x01E0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_CRS_DV__ENET_RX_EN,0x05B4, 0x01E4, 1, 0x0828, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_CRS_DV__ESAI1_SCKT,0x05B4, 0x01E4, 2, 0x0840, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_CRS_DV__SPDIF_SPDIF_EXTCLK,0x05B4, 0x01E4, 3, 0x08F4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_CRS_DV__GPIO1_IO25 ,0x05B4, 0x01E4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_CRS_DV__PHY_TDO ,0x05B4, 0x01E4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_CRS_DV__ANATOP_USBPHY1_TSTO_RX_FS_RXD ,0x05B4, 0x01E4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDC__MLB_MLBDAT ,0x05B8, 0x01E8, 0, 0x08E0, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDC__ENET_MDC ,0x05B8, 0x01E8, 1, 0x0000, 0,0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDC__ESAI1_TX5_RX0,0x05B8, 0x01E8, 2, 0x0858, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDC__ENET_1588_EVENT1_IN,0x05B8, 0x01E8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDC__GPIO1_IO31,0x05B8, 0x01E8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDC__ANATOP_USBPHY2_TSTO_RX_DISCON_DET,0x05B8, 0x01E8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDIO__ENET_MDIO ,0x05BC, 0x01EC, 1, 0x0810, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDIO__ESAI1_SCKR,0x05BC, 0x01EC, 2, 0x083C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDIO__SDMA_DEBUG_BUS_DEVICE_3 ,0x05BC, 0x01EC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDIO__ENET_1588_EVENT1_OUT,0x05BC, 0x01EC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDIO__GPIO1_IO22 ,0x05BC, 0x01EC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_MDIO__SPDIF_PLOCK ,0x05BC, 0x01EC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_REF_CLK__ENET_TX_CLK,0x05C0, 0x01F0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_REF_CLK__ESAI1_FSR,0x05C0, 0x01F0, 2, 0x082C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_REF_CLK__SDMA_DEBUG_BUS_DEVICE_4,0x05C0, 0x01F0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_REF_CLK__GPIO1_IO23,0x05C0, 0x01F0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_REF_CLK__SPDIF_SRCLK,0x05C0, 0x01F0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_REF_CLK__ANATOP_USBPHY1_TSTO_RX_SQUELCH ,0x05C0, 0x01F0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RX_ER__ANATOP_USBOTG_ID ,0x05C4, 0x01F4, 0, 0x0790, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RX_ER__ENET_RX_ER ,0x05C4, 0x01F4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RX_ER__ESAI1_HCKR ,0x05C4, 0x01F4, 2, 0x0834, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RX_ER__SPDIF_IN1,0x05C4, 0x01F4, 3, 0x08F0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RX_ER__ENET_1588_EVENT2_OUT ,0x05C4, 0x01F4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RX_ER__GPIO1_IO24,0x05C4, 0x01F4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RX_ER__PHY_TDI,0x05C4, 0x01F4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RX_ER__ANATOP_USBPHY1_TSTO_RX_HS_RXD,0x05C4, 0x01F4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD0__OSC32K_32K_OUT,0x05C8, 0x01F8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD0__ENET_RDATA_0,0x05C8, 0x01F8, 1, 0x0818, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD0__ESAI1_HCKT,0x05C8, 0x01F8, 2, 0x0838, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD0__SPDIF_OUT1,0x05C8, 0x01F8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD0__GPIO1_IO27 ,0x05C8, 0x01F8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD0__PHY_TMS ,0x05C8, 0x01F8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD0__ANATOP_USBPHY1_TSTO_PLL_CLK20DIV,0x05C8, 0x01F8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD1__MLB_MLBSIG,0x05CC, 0x01FC, 0, 0x08E4, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD1__ENET_RDATA_1,0x05CC, 0x01FC, 1, 0x081C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD1__ESAI1_FST ,0x05CC, 0x01FC, 2, 0x0830, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD1__ENET_1588_EVENT3_OUT,0x05CC, 0x01FC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD1__GPIO1_IO26 ,0x05CC, 0x01FC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD1__PHY_TCK ,0x05CC, 0x01FC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_RXD1__ANATOP_USBPHY1_TSTO_RX_DISCON_DET ,0x05CC, 0x01FC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TX_EN__ENET_TX_EN ,0x05D0, 0x0200, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TX_EN__ESAI1_TX3_RX2,0x05D0, 0x0200, 2, 0x0850, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TX_EN__GPIO1_IO28,0x05D0, 0x0200, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TX_EN__ANATOP_USBPHY2_TSTO_RX_SQUELCH ,0x05D0, 0x0200, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TX_EN__I2C4_SCL ,0x05D0, 0x0200, 25, 0x0880, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD0__ENET_TDATA_0,0x05D4, 0x0204, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD0__ESAI1_TX4_RX1 ,0x05D4, 0x0204, 2, 0x0854, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD0__GPIO1_IO30 ,0x05D4, 0x0204, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD0__ANATOP_USBPHY2_TSTO_RX_FS_RXD ,0x05D4, 0x0204, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD1__MLB_MLBCLK,0x05D8, 0x0208, 0, 0x08DC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD1__ENET_TDATA_1,0x05D8, 0x0208, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD1__ESAI1_TX2_RX3 ,0x05D8, 0x0208, 2, 0x084C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD1__ENET_1588_EVENT0_IN ,0x05D8, 0x0208, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD1__GPIO1_IO29 ,0x05D8, 0x0208, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD1__ANATOP_USBPHY2_TSTO_RX_HS_RXD ,0x05D8, 0x0208, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,ENET_TXD1__I2C4_SDA,0x05D8, 0x0208, 25, 0x0884, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_0__CCM_CLKO ,0x05DC, 0x020C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_0__KPP_COL_5,0x05DC, 0x020C, 2, 0x08C0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_0__ASRC_ASRC_EXT_CLK,0x05DC, 0x020C, 3, 0x0794, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_0__EPIT1_EPITO,0x05DC, 0x020C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_0__GPIO1_IO0 ,0x05DC, 0x020C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_0__USBOH3_USBH1_PWR ,0x05DC, 0x020C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_0__SNVS_HP_WRAPPER_SNVS_VIO_5 ,0x05DC, 0x020C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_1__ESAI1_SCKR ,0x05E0, 0x0210, 0, 0x083C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_1__WDOG2_WDOG_B ,0x05E0, 0x0210, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_1__KPP_ROW_5,0x05E0, 0x0210, 2, 0x08CC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_1__USBOTG_ID,0x05E0, 0x0210, 3, 0x0790, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_1__PWM2_PWMO,0x05E0, 0x0210, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_1__GPIO1_IO1 ,0x05E0, 0x0210, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_1__USDHC1_CD,0x05E0, 0x0210, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_1__SRC_TESTER_ACK ,0x05E0, 0x0210, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_16__ESAI1_TX3_RX2 ,0x05E4, 0x0214, 0, 0x0850, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_16__ENET_1588_EVENT2_IN ,0x05E4, 0x0214, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_16__ENET_ANATOP_ETHERNET_REF_OUT,0x05E4, 0x0214, 2, 0x080C, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_16__USDHC1_LCTL ,0x05E4, 0x0214, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_16__SPDIF_IN1 ,0x05E4, 0x0214, 4, 0x08F0, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_16__GPIO7_IO11 ,0x05E4, 0x0214, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_16__I2C3_SDA,0x05E4, 0x0214, 22, 0x087C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_16__SJC_DE_B,0x05E4, 0x0214, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_17__ESAI1_TX0 ,0x05E8, 0x0218, 0, 0x0844, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_17__ENET_1588_EVENT3_IN ,0x05E8, 0x0218, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_17__CCM_PMIC_RDY,0x05E8, 0x0218, 2, 0x07D4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_17__SDMA_SDMA_EXT_EVENT_0 ,0x05E8, 0x0218, 3, 0x08E8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_17__SPDIF_OUT1,0x05E8, 0x0218, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_17__GPIO7_IO12 ,0x05E8, 0x0218, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_17__SJC_JTAG_ACT,0x05E8, 0x0218, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_18__ESAI1_TX1 ,0x05EC, 0x021C, 0, 0x0848, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_18__ENET_RX_CLK ,0x05EC, 0x021C, 1, 0x0814, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_18__USDHC3_VSELECT,0x05EC, 0x021C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_18__SDMA_SDMA_EXT_EVENT_1 ,0x05EC, 0x021C, 3, 0x08EC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_18__ASRC_ASRC_EXT_CLK ,0x05EC, 0x021C, 4, 0x0794, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_18__GPIO7_IO13 ,0x05EC, 0x021C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_18__SNVS_HP_WRAPPER_SNVS_VIO_5_CTL,0x05EC, 0x021C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_18__SRC_SYSTEM_RST,0x05EC, 0x021C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_19__KPP_COL_5 ,0x05F0, 0x0220, 0, 0x08C0, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_19__ENET_1588_EVENT0_OUT,0x05F0, 0x0220, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_19__SPDIF_OUT1,0x05F0, 0x0220, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_19__CCM_CLKO,0x05F0, 0x0220, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_19__ECSPI1_RDY,0x05F0, 0x0220, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_19__GPIO4_IO5,0x05F0, 0x0220, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_19__ENET_TX_ER,0x05F0, 0x0220, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_19__SRC_INT_BOOT,0x05F0, 0x0220, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_2__ESAI1_FST,0x05F4, 0x0224, 0, 0x0830, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_2__OBSERVE_MUX_OBSRV_INT_OUT2 ,0x05F4, 0x0224, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_2__KPP_ROW_6,0x05F4, 0x0224, 2, 0x08D0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_2__CCM_CCM_OUT_1,0x05F4, 0x0224, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_2__CSU_CSU_ALARM_AUT_0,0x05F4, 0x0224, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_2__GPIO1_IO2 ,0x05F4, 0x0224, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_2__USDHC2_WP,0x05F4, 0x0224, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_2__MLB_MLBDAT ,0x05F4, 0x0224, 7, 0x08E0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_3__ESAI1_HCKR ,0x05F8, 0x0228, 0, 0x0834, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_3__OBSERVE_MUX_OBSRV_INT_OUT0 ,0x05F8, 0x0228, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_3__I2C3_SCL ,0x05F8, 0x0228, 18, 0x0878, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_3__ANATOP_ANATOP_24M_OUT,0x05F8, 0x0228, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_3__CCM_CLKO2,0x05F8, 0x0228, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_3__GPIO1_IO3 ,0x05F8, 0x0228, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_3__USBOH3_USBH1_OC,0x05F8, 0x0228, 6, 0x0924, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_3__MLB_MLBCLK ,0x05F8, 0x0228, 7, 0x08DC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_4__ESAI1_HCKT ,0x05FC, 0x022C, 0, 0x0838, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_4__OBSERVE_MUX_OBSRV_INT_OUT3 ,0x05FC, 0x022C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_4__KPP_COL_7,0x05FC, 0x022C, 2, 0x08C8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_4__CCM_CCM_OUT_2,0x05FC, 0x022C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_4__CSU_CSU_ALARM_AUT_1,0x05FC, 0x022C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_4__GPIO1_IO4 ,0x05FC, 0x022C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_4__USDHC2_CD,0x05FC, 0x022C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_4__OCOTP_CTRL_WRAPPER_FUSE_LATCHED,0x05FC, 0x022C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_5__ESAI1_TX2_RX3,0x0600, 0x0230, 0, 0x084C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_5__OBSERVE_MUX_OBSRV_INT_OUT4 ,0x0600, 0x0230, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_5__KPP_ROW_7,0x0600, 0x0230, 2, 0x08D4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_5__CCM_CLKO ,0x0600, 0x0230, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_5__CSU_CSU_ALARM_AUT_2,0x0600, 0x0230, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_5__GPIO1_IO5 ,0x0600, 0x0230, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_5__I2C3_SCL ,0x0600, 0x0230, 22, 0x0878, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_5__SIMBA_EVENTI ,0x0600, 0x0230, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_6__ESAI1_SCKT ,0x0604, 0x0234, 0, 0x0840, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_6__OBSERVE_MUX_OBSRV_INT_OUT1 ,0x0604, 0x0234, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_6__I2C3_SDA ,0x0604, 0x0234, 18, 0x087C, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_6__CCM_CCM_OUT_0,0x0604, 0x0234, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_6__CSU_CSU_INT_DEB,0x0604, 0x0234, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_6__GPIO1_IO6 ,0x0604, 0x0234, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_6__USDHC2_LCTL,0x0604, 0x0234, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_6__MLB_MLBSIG ,0x0604, 0x0234, 7, 0x08E4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_7__ESAI1_TX4_RX1,0x0608, 0x0238, 0, 0x0854, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_7__EPIT1_EPITO,0x0608, 0x0238, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_7__CAN1_TXCAN ,0x0608, 0x0238, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_7__UART2_TXD,0x0608, 0x0238, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_7__UART2_RXD,0x0608, 0x0238, 4, 0x0904, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_7__GPIO1_IO7 ,0x0608, 0x0238, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_7__SPDIF_PLOCK,0x0608, 0x0238, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_7__USBOH3_OTGUSB_HOST_MODE,0x0608, 0x0238, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_7__I2C4_SCL ,0x0608, 0x0238, 24, 0x0880, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_8__ESAI1_TX5_RX0,0x060C, 0x023C, 0, 0x0858, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_8__ANATOP_ANATOP_32K_OUT,0x060C, 0x023C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_8__EPIT2_EPITO,0x060C, 0x023C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_8__CAN1_RXCAN ,0x060C, 0x023C, 3, 0x07C8, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_8__UART2_TXD,0x060C, 0x023C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_8__UART2_RXD,0x060C, 0x023C, 4, 0x0904, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_8__GPIO1_IO8 ,0x060C, 0x023C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_8__SPDIF_SRCLK,0x060C, 0x023C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_8__USBOH3_OTGUSB_PWRCTL_WAKEUP,0x060C, 0x023C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_8__I2C4_SDA ,0x060C, 0x023C, 24, 0x0884, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_9__ESAI1_FSR,0x0610, 0x0240, 0, 0x082C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_9__WDOG1_WDOG_B ,0x0610, 0x0240, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_9__KPP_COL_6,0x0610, 0x0240, 2, 0x08C4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_9__CCM_REF_EN_B ,0x0610, 0x0240, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_9__PWM1_PWMO,0x0610, 0x0240, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_9__GPIO1_IO9 ,0x0610, 0x0240, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_9__USDHC1_WP,0x0610, 0x0240, 6, 0x092C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,GPIO_9__SRC_EARLY_RST,0x0610, 0x0240, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,JTAG_MOD__SJC_MOD,0x0614, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,JTAG_TCK__SJC_TCK,0x0618, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,JTAG_TDI__SJC_TDI,0x061C, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,JTAG_TDO__SJC_TDO,0x0620, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,JTAG_TMS__SJC_TMS,0x0624, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,JTAG_TRSTB__SJC_TRSTB,0x0628, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL0__ECSPI1_SCLK,0x062C, 0x0244, 0, 0x07D8, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL0__ENET_RDATA_3 ,0x062C, 0x0244, 1, 0x0824, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL0__AUDMUX_AUD5_TXC,0x062C, 0x0244, 2, 0x07C0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL0__KPP_COL_0,0x062C, 0x0244, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL0__UART4_TXD,0x062C, 0x0244, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL0__UART4_RXD,0x062C, 0x0244, 4, 0x0914, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL0__GPIO4_IO6 ,0x062C, 0x0244, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL0__DCIC1_DCIC_OUT ,0x062C, 0x0244, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL0__SRC_ANY_PU_RST ,0x062C, 0x0244, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL1__ECSPI1_MISO,0x0630, 0x0248, 0, 0x07DC, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL1__ENET_MDIO,0x0630, 0x0248, 1, 0x0810, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL1__AUDMUX_AUD5_TXFS ,0x0630, 0x0248, 2, 0x07C4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL1__KPP_COL_1,0x0630, 0x0248, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL1__UART5_TXD,0x0630, 0x0248, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL1__UART5_RXD,0x0630, 0x0248, 4, 0x091C, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL1__GPIO4_IO8 ,0x0630, 0x0248, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL1__USDHC1_VSELECT ,0x0630, 0x0248, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL1__PL301_SIM_MX6_PER1_HADDR_1 ,0x0630, 0x0248, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL2__ECSPI1_SS1 ,0x0634, 0x024C, 0, 0x07E8, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL2__ENET_RDATA_2 ,0x0634, 0x024C, 1, 0x0820, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL2__CAN1_TXCAN ,0x0634, 0x024C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL2__KPP_COL_2,0x0634, 0x024C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL2__ENET_MDC ,0x0634, 0x024C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL2__GPIO4_IO10,0x0634, 0x024C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL2__USBOH3_H1USB_PWRCTL_WAKEUP ,0x0634, 0x024C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL2__PL301_SIM_MX6_PER1_HADDR_3 ,0x0634, 0x024C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL3__ECSPI1_SS3 ,0x0638, 0x0250, 0, 0x07F0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL3__ENET_CRS ,0x0638, 0x0250, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL3__HDMI_TX_DDC_SCL,0x0638, 0x0250, 2, 0x0860, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL3__KPP_COL_3,0x0638, 0x0250, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL3__I2C2_SCL ,0x0638, 0x0250, 20, 0x0870, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL3__GPIO4_IO12,0x0638, 0x0250, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL3__SPDIF_IN1,0x0638, 0x0250, 6, 0x08F0, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL3__PL301_SIM_MX6_PER1_HADDR_5 ,0x0638, 0x0250, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL4__CAN2_TXCAN ,0x063C, 0x0254, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL4__IPU1_SISG_4,0x063C, 0x0254, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL4__USBOH3_USBOTG_OC ,0x063C, 0x0254, 2, 0x0920, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL4__KPP_COL_4,0x063C, 0x0254, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL4__UART5_CTS,0x063C, 0x0254, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL4__UART5_RTS,0x063C, 0x0254, 4, 0x0918, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL4__GPIO4_IO14,0x063C, 0x0254, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL4__MMDC_MMDC_DEBUG_49 ,0x063C, 0x0254, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_COL4__PL301_SIM_MX6_PER1_HADDR_7 ,0x063C, 0x0254, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW0__ECSPI1_MOSI,0x0640, 0x0258, 0, 0x07E0, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW0__ENET_TDATA_3 ,0x0640, 0x0258, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW0__AUDMUX_AUD5_TXD,0x0640, 0x0258, 2, 0x07B4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW0__KPP_ROW_0,0x0640, 0x0258, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW0__UART4_TXD,0x0640, 0x0258, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW0__UART4_RXD,0x0640, 0x0258, 4, 0x0914, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW0__GPIO4_IO7 ,0x0640, 0x0258, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW0__DCIC2_DCIC_OUT ,0x0640, 0x0258, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW0__PL301_SIM_MX6_PER1_HADDR_0 ,0x0640, 0x0258, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW1__ECSPI1_SS0 ,0x0644, 0x025C, 0, 0x07E4, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW1__ENET_COL ,0x0644, 0x025C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW1__AUDMUX_AUD5_RXD,0x0644, 0x025C, 2, 0x07B0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW1__KPP_ROW_1,0x0644, 0x025C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW1__UART5_TXD,0x0644, 0x025C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW1__UART5_RXD,0x0644, 0x025C, 4, 0x091C, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW1__GPIO4_IO9 ,0x0644, 0x025C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW1__USDHC2_VSELECT ,0x0644, 0x025C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW1__PL301_SIM_MX6_PER1_HADDR_2 ,0x0644, 0x025C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW2__ECSPI1_SS2 ,0x0648, 0x0260, 0, 0x07EC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW2__ENET_TDATA_2 ,0x0648, 0x0260, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW2__CAN1_RXCAN ,0x0648, 0x0260, 2, 0x07C8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW2__KPP_ROW_2,0x0648, 0x0260, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW2__USDHC2_VSELECT ,0x0648, 0x0260, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW2__GPIO4_IO11,0x0648, 0x0260, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW2__HDMI_TX_CEC_LINE ,0x0648, 0x0260, 6, 0x085C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW2__PL301_SIM_MX6_PER1_HADDR_4 ,0x0648, 0x0260, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW3__OSC32K_32K_OUT ,0x064C, 0x0264, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW3__ASRC_ASRC_EXT_CLK,0x064C, 0x0264, 1, 0x0794, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW3__HDMI_TX_DDC_SDA,0x064C, 0x0264, 2, 0x0864, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW3__KPP_ROW_3,0x064C, 0x0264, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW3__I2C2_SDA ,0x064C, 0x0264, 20, 0x0874, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW3__GPIO4_IO13,0x064C, 0x0264, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW3__USDHC1_VSELECT ,0x064C, 0x0264, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW3__PL301_SIM_MX6_PER1_HADDR_6 ,0x064C, 0x0264, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW4__CAN2_RXCAN ,0x0650, 0x0268, 0, 0x07CC, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW4__IPU1_SISG_5,0x0650, 0x0268, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW4__USBOH3_USBOTG_PWR,0x0650, 0x0268, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW4__KPP_ROW_4,0x0650, 0x0268, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW4__UART5_CTS,0x0650, 0x0268, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW4__UART5_RTS,0x0650, 0x0268, 4, 0x0918, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW4__GPIO4_IO15,0x0650, 0x0268, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW4__MMDC_MMDC_DEBUG_50 ,0x0650, 0x0268, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,KEY_ROW4__PL301_SIM_MX6_PER1_HADDR_8 ,0x0650, 0x0268, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,LVDS0_CLK_P__LDB_LVDS0_CLK ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,LVDS0_TX0_P__LDB_LVDS0_TX0 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,LVDS0_TX1_P__LDB_LVDS0_TX1 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,LVDS0_TX2_P__LDB_LVDS0_TX2 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,LVDS0_TX3_P__LDB_LVDS0_TX3 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,LVDS1_CLK_P__LDB_LVDS1_CLK ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,LVDS1_TX0_P__LDB_LVDS1_TX0 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,LVDS1_TX1_P__LDB_LVDS1_TX1 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,LVDS1_TX2_P__LDB_LVDS1_TX2 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,LVDS1_TX3_P__LDB_LVDS1_TX3 ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_ALE__RAWNAND_ALE ,0x0654, 0x026C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_ALE__USDHC4_RST,0x0654, 0x026C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_ALE__PCIE_CTRL_DIAG_STATUS_BUS_MUX_0 ,0x0654, 0x026C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_ALE__USBOH3_UH3_DFD_OUT_12 ,0x0654, 0x026C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_ALE__USBOH3_UH2_DFD_OUT_12 ,0x0654, 0x026C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_ALE__GPIO6_IO8,0x0654, 0x026C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_ALE__MIPI_CORE_DPHY_TEST_IN_24 ,0x0654, 0x026C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_ALE__USDHC3_CLKI ,0x0654, 0x026C, 8, 0x0934, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CLE__RAWNAND_CLE ,0x0658, 0x0270, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CLE__PCIE_CTRL_DIAG_STATUS_BUS_MUX_31,0x0658, 0x0270, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CLE__USBOH3_UH3_DFD_OUT_11 ,0x0658, 0x0270, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CLE__USBOH3_UH2_DFD_OUT_11 ,0x0658, 0x0270, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CLE__GPIO6_IO7,0x0658, 0x0270, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CLE__MIPI_CORE_DPHY_TEST_IN_23 ,0x0658, 0x0270, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CLE__USDHC3_CLKO ,0x0658, 0x0270, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS0__RAWNAND_CE0N,0x065C, 0x0274, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS0__USBOH3_UH3_DFD_OUT_15 ,0x065C, 0x0274, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS0__USBOH3_UH2_DFD_OUT_15 ,0x065C, 0x0274, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS0__GPIO6_IO11 ,0x065C, 0x0274, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS0__USDHC1_CLKO ,0x065C, 0x0274, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS1__RAWNAND_CE1N,0x0660, 0x0278, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS1__USDHC4_VSELECT,0x0660, 0x0278, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS1__USDHC3_VSELECT,0x0660, 0x0278, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS1__PCIE_CTRL_DIAG_STATUS_BUS_MUX_3 ,0x0660, 0x0278, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS1__GPIO6_IO14 ,0x0660, 0x0278, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS1__PL301_SIM_MX6_PER1_HREADYOUT,0x0660, 0x0278, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS1__USDHC1_CLKI ,0x0660, 0x0278, 8, 0x0928, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS2__RAWNAND_CE2N,0x0664, 0x027C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS2__IPU1_SISG_0 ,0x0664, 0x027C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS2__ESAI1_TX0 ,0x0664, 0x027C, 2, 0x0844, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS2__WEIM_WEIM_CRE ,0x0664, 0x027C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS2__CCM_CLKO2 ,0x0664, 0x027C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS2__GPIO6_IO15 ,0x0664, 0x027C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS2__USDHC2_CLKO ,0x0664, 0x027C, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS3__RAWNAND_CE3N,0x0668, 0x0280, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS3__IPU1_SISG_1 ,0x0668, 0x0280, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS3__ESAI1_TX1 ,0x0668, 0x0280, 2, 0x0848, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS3__WEIM_WEIM_A_26,0x0668, 0x0280, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS3__PCIE_CTRL_DIAG_STATUS_BUS_MUX_4 ,0x0668, 0x0280, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS3__GPIO6_IO16 ,0x0668, 0x0280, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS3__TPSMP_CLK ,0x0668, 0x0280, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS3__USDHC2_CLKI ,0x0668, 0x0280, 8, 0x0930, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_CS3__I2C4_SDA,0x0668, 0x0280, 25, 0x0884, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D0__RAWNAND_D0 ,0x066C, 0x0284, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D0__SD1_DAT4,0x066C, 0x0284, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D0__GPU3D_GPU_DEBUG_OUT_0,0x066C, 0x0284, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D0__USBOH3_UH2_DFD_OUT_16,0x066C, 0x0284, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D0__USBOH3_UH3_DFD_OUT_16,0x066C, 0x0284, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D0__GPIO2_IO0 ,0x066C, 0x0284, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D0__IPU1_IPU_DIAG_BUS_0,0x066C, 0x0284, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D1__RAWNAND_D1 ,0x0670, 0x0288, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D1__SD1_DAT5,0x0670, 0x0288, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D1__GPU3D_GPU_DEBUG_OUT_1,0x0670, 0x0288, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D1__USBOH3_UH2_DFD_OUT_17,0x0670, 0x0288, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D1__USBOH3_UH3_DFD_OUT_17,0x0670, 0x0288, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D1__GPIO2_IO1 ,0x0670, 0x0288, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D1__IPU1_IPU_DIAG_BUS_1,0x0670, 0x0288, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D2__RAWNAND_D2 ,0x0674, 0x028C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D2__SD1_DAT6,0x0674, 0x028C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D2__GPU3D_GPU_DEBUG_OUT_2,0x0674, 0x028C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D2__USBOH3_UH2_DFD_OUT_18,0x0674, 0x028C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D2__USBOH3_UH3_DFD_OUT_18,0x0674, 0x028C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D2__GPIO2_IO2 ,0x0674, 0x028C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D2__IPU1_IPU_DIAG_BUS_2,0x0674, 0x028C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D3__RAWNAND_D3 ,0x0678, 0x0290, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D3__SD1_DAT7,0x0678, 0x0290, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D3__GPU3D_GPU_DEBUG_OUT_3,0x0678, 0x0290, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D3__USBOH3_UH2_DFD_OUT_19,0x0678, 0x0290, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D3__USBOH3_UH3_DFD_OUT_19,0x0678, 0x0290, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D3__GPIO2_IO3 ,0x0678, 0x0290, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D3__IPU1_IPU_DIAG_BUS_3,0x0678, 0x0290, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D4__RAWNAND_D4 ,0x067C, 0x0294, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D4__USDHC2_DAT4,0x067C, 0x0294, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D4__GPU3D_GPU_DEBUG_OUT_4,0x067C, 0x0294, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D4__USBOH3_UH2_DFD_OUT_20,0x067C, 0x0294, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D4__USBOH3_UH3_DFD_OUT_20,0x067C, 0x0294, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D4__GPIO2_IO4 ,0x067C, 0x0294, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D4__IPU1_IPU_DIAG_BUS_4,0x067C, 0x0294, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D5__RAWNAND_D5 ,0x0680, 0x0298, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D5__USDHC2_DAT5,0x0680, 0x0298, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D5__GPU3D_GPU_DEBUG_OUT_5,0x0680, 0x0298, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D5__USBOH3_UH2_DFD_OUT_21,0x0680, 0x0298, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D5__USBOH3_UH3_DFD_OUT_21,0x0680, 0x0298, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D5__GPIO2_IO5 ,0x0680, 0x0298, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D5__IPU1_IPU_DIAG_BUS_5,0x0680, 0x0298, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D6__RAWNAND_D6 ,0x0684, 0x029C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D6__USDHC2_DAT6,0x0684, 0x029C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D6__GPU3D_GPU_DEBUG_OUT_6,0x0684, 0x029C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D6__USBOH3_UH2_DFD_OUT_22,0x0684, 0x029C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D6__USBOH3_UH3_DFD_OUT_22,0x0684, 0x029C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D6__GPIO2_IO6 ,0x0684, 0x029C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D6__IPU1_IPU_DIAG_BUS_6,0x0684, 0x029C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D7__RAWNAND_D7 ,0x0688, 0x02A0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D7__USDHC2_DAT7,0x0688, 0x02A0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D7__GPU3D_GPU_DEBUG_OUT_7,0x0688, 0x02A0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D7__USBOH3_UH2_DFD_OUT_23,0x0688, 0x02A0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D7__USBOH3_UH3_DFD_OUT_23,0x0688, 0x02A0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D7__GPIO2_IO7 ,0x0688, 0x02A0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_D7__IPU1_IPU_DIAG_BUS_7,0x0688, 0x02A0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_RB0__RAWNAND_READY0,0x068C, 0x02A4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_RB0__PCIE_CTRL_DIAG_STATUS_BUS_MUX_2 ,0x068C, 0x02A4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_RB0__USBOH3_UH3_DFD_OUT_14 ,0x068C, 0x02A4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_RB0__USBOH3_UH2_DFD_OUT_14 ,0x068C, 0x02A4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_RB0__GPIO6_IO10 ,0x068C, 0x02A4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_RB0__MIPI_CORE_DPHY_TEST_OUT_33,0x068C, 0x02A4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_RB0__USDHC4_CLKI ,0x068C, 0x02A4, 8, 0x0938, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_WP_B__RAWNAND_RESETN ,0x0690, 0x02A8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_WP_B__PCIE_CTRL_DIAG_STATUS_BUS_MUX_1,0x0690, 0x02A8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_WP_B__USBOH3_UH3_DFD_OUT_13,0x0690, 0x02A8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_WP_B__USBOH3_UH2_DFD_OUT_13,0x0690, 0x02A8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_WP_B__GPIO6_IO9 ,0x0690, 0x02A8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_WP_B__MIPI_CORE_DPHY_TEST_OUT_32 ,0x0690, 0x02A8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_WP_B__USDHC4_CLKO,0x0690, 0x02A8, 8, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,NANDF_WP_B__I2C4_SCL ,0x0690, 0x02A8, 25, 0x0880, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,PMIC_ON_REQ__SNVS_LP_WRAPPER_SNVS_WAKEUP_ALARM ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,PMIC_STBY_REQ__CCM_PMIC_VSTBY_REQ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,POR_B__SRC_POR_B ,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RESET_IN_B__SRC_RESET_B,NO_PAD_I, NO_MUX_I, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD0__MIPI_HSI_CTRL_RX_READY,0x0694, 0x02AC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD0__RGMII_RD0,0x0694, 0x02AC, 1, 0x0818, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD0__GPIO6_IO25 ,0x0694, 0x02AC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD0__MIPI_CORE_DPHY_TEST_IN_6,0x0694, 0x02AC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD1__MIPI_HSI_CTRL_TX_FLAG ,0x0698, 0x02B0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD1__RGMII_RD1,0x0698, 0x02B0, 1, 0x081C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD1__GPIO6_IO27 ,0x0698, 0x02B0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD1__MIPI_CORE_DPHY_TEST_IN_8,0x0698, 0x02B0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD1__SJC_FAIL,0x0698, 0x02B0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD2__MIPI_HSI_CTRL_TX_DATA ,0x069C, 0x02B4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD2__RGMII_RD2,0x069C, 0x02B4, 1, 0x0820, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD2__GPIO6_IO28 ,0x069C, 0x02B4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD2__MIPI_CORE_DPHY_TEST_IN_9,0x069C, 0x02B4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD3__MIPI_HSI_CTRL_TX_WAKE ,0x06A0, 0x02B8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD3__RGMII_RD3,0x06A0, 0x02B8, 1, 0x0824, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD3__GPIO6_IO29 ,0x06A0, 0x02B8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RD3__MIPI_CORE_DPHY_TEST_IN_10 ,0x06A0, 0x02B8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RX_CTL__USBOH3_H3_DATA ,0x06A4, 0x02BC, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RX_CTL__RGMII_RX_CTL ,0x06A4, 0x02BC, 1, 0x0828, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RX_CTL__GPIO6_IO24,0x06A4, 0x02BC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RX_CTL__MIPI_CORE_DPHY_TEST_IN_5 ,0x06A4, 0x02BC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RXC__USBOH3_H3_STROBE,0x06A8, 0x02C0, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RXC__USBOH3_H3_STROBE_START,0x06A8, 0x02C0, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RXC__RGMII_RXC,0x06A8, 0x02C0, 1, 0x0814, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RXC__GPIO6_IO30 ,0x06A8, 0x02C0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_RXC__MIPI_CORE_DPHY_TEST_IN_11 ,0x06A8, 0x02C0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD0__MIPI_HSI_CTRL_TX_READY,0x06AC, 0x02C4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD0__RGMII_TD0,0x06AC, 0x02C4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD0__GPIO6_IO20 ,0x06AC, 0x02C4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD0__MIPI_CORE_DPHY_TEST_IN_1,0x06AC, 0x02C4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD1__MIPI_HSI_CTRL_RX_FLAG ,0x06B0, 0x02C8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD1__RGMII_TD1,0x06B0, 0x02C8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD1__GPIO6_IO21 ,0x06B0, 0x02C8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD1__MIPI_CORE_DPHY_TEST_IN_2,0x06B0, 0x02C8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD1__CCM_PLL3_BYP,0x06B0, 0x02C8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD2__MIPI_HSI_CTRL_RX_DATA ,0x06B4, 0x02CC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD2__RGMII_TD2,0x06B4, 0x02CC, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD2__GPIO6_IO22 ,0x06B4, 0x02CC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD2__MIPI_CORE_DPHY_TEST_IN_3,0x06B4, 0x02CC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD2__CCM_PLL2_BYP,0x06B4, 0x02CC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD3__MIPI_HSI_CTRL_RX_WAKE ,0x06B8, 0x02D0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD3__RGMII_TD3,0x06B8, 0x02D0, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD3__GPIO6_IO23 ,0x06B8, 0x02D0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TD3__MIPI_CORE_DPHY_TEST_IN_4,0x06B8, 0x02D0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TX_CTL__USBOH3_H2_STROBE ,0x06BC, 0x02D4, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TX_CTL__USBOH3_H2_STROBE_START ,0x06BC, 0x02D4, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TX_CTL__RGMII_TX_CTL ,0x06BC, 0x02D4, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TX_CTL__GPIO6_IO26,0x06BC, 0x02D4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TX_CTL__MIPI_CORE_DPHY_TEST_IN_7 ,0x06BC, 0x02D4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TX_CTL__ENET_ANATOP_ETHERNET_REF_OUT ,0x06BC, 0x02D4, 7, 0x080C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TXC__USBOH3_H2_DATA,0x06C0, 0x02D8, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TXC__RGMII_TXC,0x06C0, 0x02D8, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TXC__SPDIF_SPDIF_EXTCLK,0x06C0, 0x02D8, 2, 0x08F4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TXC__GPIO6_IO19 ,0x06C0, 0x02D8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TXC__MIPI_CORE_DPHY_TEST_IN_0,0x06C0, 0x02D8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,RGMII_TXC__ANATOP_ANATOP_24M_OUT ,0x06C0, 0x02D8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_CLK__SD1_CLK,0x06C4, 0x02DC, 0, 0x0928, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_CLK__OSC32K_32K_OUT,0x06C4, 0x02DC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_CLK__GPT_CLKIN ,0x06C4, 0x02DC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_CLK__GPIO1_IO20 ,0x06C4, 0x02DC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_CLK__PHY_DTB_0 ,0x06C4, 0x02DC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_CMD__SD1_CMD,0x06C8, 0x02E0, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_CMD__PWM4_PWMO ,0x06C8, 0x02E0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_CMD__GPT_CMPOUT1 ,0x06C8, 0x02E0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_CMD__GPIO1_IO18 ,0x06C8, 0x02E0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_CMD__ANATOP_ANATOP_TESTO_5 ,0x06C8, 0x02E0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT0__SD1_DAT0,0x06CC, 0x02E4, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT0__CAAM_WRAPPER_RNG_OSC_OBS ,0x06CC, 0x02E4, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT0__GPT_CAPIN1 ,0x06CC, 0x02E4, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT0__PCIE_CTRL_DIAG_STATUS_BUS_MUX_8,0x06CC, 0x02E4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT0__GPIO1_IO16,0x06CC, 0x02E4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT0__HDMI_TX_OPHYDTB_1,0x06CC, 0x02E4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT0__ANATOP_ANATOP_TESTO_7,0x06CC, 0x02E4, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT1__SD1_DAT1,0x06D0, 0x02E8, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT1__PWM3_PWMO,0x06D0, 0x02E8, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT1__GPT_CAPIN2 ,0x06D0, 0x02E8, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT1__PCIE_CTRL_DIAG_STATUS_BUS_MUX_7,0x06D0, 0x02E8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT1__GPIO1_IO17,0x06D0, 0x02E8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT1__HDMI_TX_OPHYDTB_0,0x06D0, 0x02E8, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT1__ANATOP_ANATOP_TESTO_8,0x06D0, 0x02E8, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT2__SD1_DAT2,0x06D4, 0x02EC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT2__GPT_CMPOUT2,0x06D4, 0x02EC, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT2__PWM2_PWMO,0x06D4, 0x02EC, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT2__WDOG1_WDOG_B ,0x06D4, 0x02EC, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT2__GPIO1_IO19,0x06D4, 0x02EC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT2__WDOG1_WDOG_RST_B_DEB ,0x06D4, 0x02EC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT2__ANATOP_ANATOP_TESTO_4,0x06D4, 0x02EC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT3__SD1_DAT3,0x06D8, 0x02F0, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT3__GPT_CMPOUT3,0x06D8, 0x02F0, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT3__PWM1_PWMO,0x06D8, 0x02F0, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT3__WDOG2_WDOG_B ,0x06D8, 0x02F0, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT3__GPIO1_IO21,0x06D8, 0x02F0, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT3__WDOG2_WDOG_RST_B_DEB ,0x06D8, 0x02F0, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD1_DAT3__ANATOP_ANATOP_TESTO_6,0x06D8, 0x02F0, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CLK__USDHC2_CLK,0x06DC, 0x02F4, 0, 0x0930, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CLK__KPP_COL_5 ,0x06DC, 0x02F4, 2, 0x08C0, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CLK__AUDMUX_AUD4_RXFS,0x06DC, 0x02F4, 3, 0x07A4, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CLK__PCIE_CTRL_DIAG_STATUS_BUS_MUX_9 ,0x06DC, 0x02F4, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CLK__GPIO1_IO10 ,0x06DC, 0x02F4, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CLK__PHY_DTB_1 ,0x06DC, 0x02F4, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CMD__USDHC2_CMD,0x06E0, 0x02F8, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CMD__KPP_ROW_5 ,0x06E0, 0x02F8, 2, 0x08CC, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CMD__AUDMUX_AUD4_RXC ,0x06E0, 0x02F8, 3, 0x07A0, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CMD__PCIE_CTRL_DIAG_STATUS_BUS_MUX_10,0x06E0, 0x02F8, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_CMD__GPIO1_IO11 ,0x06E0, 0x02F8, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT0__USDHC2_DAT0,0x06E4, 0x02FC, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT0__AUDMUX_AUD4_RXD,0x06E4, 0x02FC, 3, 0x0798, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT0__KPP_ROW_7,0x06E4, 0x02FC, 4, 0x08D4, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT0__GPIO1_IO15,0x06E4, 0x02FC, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT0__DCIC2_DCIC_OUT ,0x06E4, 0x02FC, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT0__ANATOP_ANATOP_TESTO_2,0x06E4, 0x02FC, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT1__USDHC2_DAT1,0x06E8, 0x0300, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT1__WEIM_WEIM_CS_2 ,0x06E8, 0x0300, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT1__AUDMUX_AUD4_TXFS ,0x06E8, 0x0300, 3, 0x07AC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT1__KPP_COL_7,0x06E8, 0x0300, 4, 0x08C8, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT1__GPIO1_IO14,0x06E8, 0x0300, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT1__CCM_WAIT ,0x06E8, 0x0300, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT1__ANATOP_ANATOP_TESTO_0,0x06E8, 0x0300, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT2__USDHC2_DAT2,0x06EC, 0x0304, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT2__WEIM_WEIM_CS_3 ,0x06EC, 0x0304, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT2__AUDMUX_AUD4_TXD,0x06EC, 0x0304, 3, 0x079C, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT2__KPP_ROW_6,0x06EC, 0x0304, 4, 0x08D0, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT2__GPIO1_IO13,0x06EC, 0x0304, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT2__CCM_STOP ,0x06EC, 0x0304, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT2__ANATOP_ANATOP_TESTO_1,0x06EC, 0x0304, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT3__USDHC2_DAT3,0x06F0, 0x0308, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT3__KPP_COL_6,0x06F0, 0x0308, 2, 0x08C4, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT3__AUDMUX_AUD4_TXC,0x06F0, 0x0308, 3, 0x07A8, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT3__PCIE_CTRL_DIAG_STATUS_BUS_MUX_11 ,0x06F0, 0x0308, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT3__GPIO1_IO12,0x06F0, 0x0308, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT3__SJC_DONE ,0x06F0, 0x0308, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD2_DAT3__ANATOP_ANATOP_TESTO_3,0x06F0, 0x0308, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CLK__SD3_CLK,0x06F4, 0x030C, 0, 0x0934, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CLK__UART2_CTS ,0x06F4, 0x030C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CLK__UART2_RTS ,0x06F4, 0x030C, 1, 0x0900, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CLK__CAN1_RXCAN,0x06F4, 0x030C, 2, 0x07C8, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CLK__USBOH3_UH3_DFD_OUT_5,0x06F4, 0x030C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CLK__USBOH3_UH2_DFD_OUT_5,0x06F4, 0x030C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CLK__GPIO7_IO3,0x06F4, 0x030C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CLK__MIPI_CORE_DPHY_TEST_IN_17 ,0x06F4, 0x030C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CLK__ANATOP_ANATOP_TESTO_14,0x06F4, 0x030C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CMD__SD3_CMD,0x06F8, 0x0310, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CMD__UART2_CTS ,0x06F8, 0x0310, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CMD__UART2_RTS ,0x06F8, 0x0310, 1, 0x0900, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CMD__CAN1_TXCAN,0x06F8, 0x0310, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CMD__USBOH3_UH3_DFD_OUT_4,0x06F8, 0x0310, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CMD__USBOH3_UH2_DFD_OUT_4,0x06F8, 0x0310, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CMD__GPIO7_IO2,0x06F8, 0x0310, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CMD__MIPI_CORE_DPHY_TEST_IN_16 ,0x06F8, 0x0310, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_CMD__ANATOP_ANATOP_TESTO_13,0x06F8, 0x0310, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT0__SD3_DAT0,0x06FC, 0x0314, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT0__UART1_CTS,0x06FC, 0x0314, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT0__UART1_RTS,0x06FC, 0x0314, 1, 0x08F8, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT0__CAN2_TXCAN ,0x06FC, 0x0314, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT0__USBOH3_UH3_DFD_OUT_6 ,0x06FC, 0x0314, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT0__USBOH3_UH2_DFD_OUT_6 ,0x06FC, 0x0314, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT0__GPIO7_IO4 ,0x06FC, 0x0314, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT0__MIPI_CORE_DPHY_TEST_IN_18,0x06FC, 0x0314, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT0__ANATOP_ANATOP_TESTO_15 ,0x06FC, 0x0314, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT1__SD3_DAT1,0x0700, 0x0318, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT1__UART1_CTS,0x0700, 0x0318, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT1__UART1_RTS,0x0700, 0x0318, 1, 0x08F8, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT1__CAN2_RXCAN ,0x0700, 0x0318, 2, 0x07CC, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT1__USBOH3_UH3_DFD_OUT_7 ,0x0700, 0x0318, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT1__USBOH3_UH2_DFD_OUT_7 ,0x0700, 0x0318, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT1__GPIO7_IO5 ,0x0700, 0x0318, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT1__MIPI_CORE_DPHY_TEST_IN_19,0x0700, 0x0318, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT1__ANATOP_ANATOP_TESTI_0,0x0700, 0x0318, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT2__SD3_DAT2,0x0704, 0x031C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT2__PCIE_CTRL_DIAG_STATUS_BUS_MUX_28 ,0x0704, 0x031C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT2__USBOH3_UH3_DFD_OUT_8 ,0x0704, 0x031C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT2__USBOH3_UH2_DFD_OUT_8 ,0x0704, 0x031C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT2__GPIO7_IO6 ,0x0704, 0x031C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT2__MIPI_CORE_DPHY_TEST_IN_20,0x0704, 0x031C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT2__ANATOP_ANATOP_TESTI_1,0x0704, 0x031C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT3__SD3_DAT3,0x0708, 0x0320, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT3__UART3_CTS,0x0708, 0x0320, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT3__UART3_RTS,0x0708, 0x0320, 1, 0x0908, 4, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT3__PCIE_CTRL_DIAG_STATUS_BUS_MUX_29 ,0x0708, 0x0320, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT3__USBOH3_UH3_DFD_OUT_9 ,0x0708, 0x0320, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT3__USBOH3_UH2_DFD_OUT_9 ,0x0708, 0x0320, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT3__GPIO7_IO7 ,0x0708, 0x0320, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT3__MIPI_CORE_DPHY_TEST_IN_21,0x0708, 0x0320, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT3__ANATOP_ANATOP_TESTI_2,0x0708, 0x0320, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT4__SD3_DAT4,0x070C, 0x0324, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT4__UART2_TXD,0x070C, 0x0324, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT4__UART2_RXD,0x070C, 0x0324, 1, 0x0904, 4, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT4__PCIE_CTRL_DIAG_STATUS_BUS_MUX_27 ,0x070C, 0x0324, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT4__USBOH3_UH3_DFD_OUT_3 ,0x070C, 0x0324, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT4__USBOH3_UH2_DFD_OUT_3 ,0x070C, 0x0324, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT4__GPIO7_IO1 ,0x070C, 0x0324, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT4__MIPI_CORE_DPHY_TEST_IN_15,0x070C, 0x0324, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT4__ANATOP_ANATOP_TESTO_12 ,0x070C, 0x0324, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT5__SD3_DAT5,0x0710, 0x0328, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT5__UART2_TXD,0x0710, 0x0328, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT5__UART2_RXD,0x0710, 0x0328, 1, 0x0904, 5, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT5__PCIE_CTRL_DIAG_STATUS_BUS_MUX_26 ,0x0710, 0x0328, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT5__USBOH3_UH3_DFD_OUT_2 ,0x0710, 0x0328, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT5__USBOH3_UH2_DFD_OUT_2 ,0x0710, 0x0328, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT5__GPIO7_IO0 ,0x0710, 0x0328, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT5__MIPI_CORE_DPHY_TEST_IN_14,0x0710, 0x0328, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT5__ANATOP_ANATOP_TESTO_11 ,0x0710, 0x0328, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT6__USDHC3_DAT6,0x0714, 0x032C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT6__UART1_TXD,0x0714, 0x032C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT6__UART1_RXD,0x0714, 0x032C, 1, 0x08FC, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT6__PCIE_CTRL_DIAG_STATUS_BUS_MUX_25 ,0x0714, 0x032C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT6__USBOH3_UH3_DFD_OUT_1 ,0x0714, 0x032C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT6__USBOH3_UH2_DFD_OUT_1 ,0x0714, 0x032C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT6__GPIO6_IO18,0x0714, 0x032C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT6__MIPI_CORE_DPHY_TEST_IN_13,0x0714, 0x032C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT6__ANATOP_ANATOP_TESTO_10 ,0x0714, 0x032C, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT7__USDHC3_DAT7,0x0718, 0x0330, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT7__UART1_TXD,0x0718, 0x0330, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT7__UART1_RXD,0x0718, 0x0330, 1, 0x08FC, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT7__PCIE_CTRL_DIAG_STATUS_BUS_MUX_24 ,0x0718, 0x0330, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT7__USBOH3_UH3_DFD_OUT_0 ,0x0718, 0x0330, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT7__USBOH3_UH2_DFD_OUT_0 ,0x0718, 0x0330, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT7__GPIO6_IO17,0x0718, 0x0330, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT7__MIPI_CORE_DPHY_TEST_IN_12,0x0718, 0x0330, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_DAT7__ANATOP_USBPHY2_TSTO_PLL_CLK20DIV ,0x0718, 0x0330, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_RST__USDHC3_RST,0x071C, 0x0334, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_RST__UART3_CTS ,0x071C, 0x0334, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_RST__UART3_RTS ,0x071C, 0x0334, 1, 0x0908, 5, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_RST__PCIE_CTRL_DIAG_STATUS_BUS_MUX_30,0x071C, 0x0334, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_RST__USBOH3_UH3_DFD_OUT_10 ,0x071C, 0x0334, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_RST__USBOH3_UH2_DFD_OUT_10 ,0x071C, 0x0334, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_RST__GPIO7_IO8,0x071C, 0x0334, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_RST__MIPI_CORE_DPHY_TEST_IN_22 ,0x071C, 0x0334, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD3_RST__ANATOP_ANATOP_TESTI_3 ,0x071C, 0x0334, 7, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CLK__SD4_CLK,0x0720, 0x0338, 0, 0x0938, 1, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CLK__RAWNAND_WRN ,0x0720, 0x0338, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CLK__UART3_TXD ,0x0720, 0x0338, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CLK__UART3_RXD ,0x0720, 0x0338, 2, 0x090C, 2, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CLK__PCIE_CTRL_DIAG_STATUS_BUS_MUX_6 ,0x0720, 0x0338, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CLK__GPIO7_IO10 ,0x0720, 0x0338, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CMD__SD4_CMD,0x0724, 0x033C, 16, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CMD__RAWNAND_RDN ,0x0724, 0x033C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CMD__UART3_TXD ,0x0724, 0x033C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CMD__UART3_RXD ,0x0724, 0x033C, 2, 0x090C, 3, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CMD__PCIE_CTRL_DIAG_STATUS_BUS_MUX_5 ,0x0724, 0x033C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_CMD__GPIO7_IO9,0x0724, 0x033C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT0__RAWNAND_D8 ,0x0728, 0x0340, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT0__SD4_DAT0,0x0728, 0x0340, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT0__RAWNAND_DQS,0x0728, 0x0340, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT0__USBOH3_UH2_DFD_OUT_24,0x0728, 0x0340, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT0__USBOH3_UH3_DFD_OUT_24,0x0728, 0x0340, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT0__GPIO2_IO8 ,0x0728, 0x0340, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT0__IPU1_IPU_DIAG_BUS_8,0x0728, 0x0340, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT1__RAWNAND_D9 ,0x072C, 0x0344, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT1__SD4_DAT1,0x072C, 0x0344, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT1__PWM3_PWMO,0x072C, 0x0344, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT1__USBOH3_UH2_DFD_OUT_25,0x072C, 0x0344, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT1__USBOH3_UH3_DFD_OUT_25,0x072C, 0x0344, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT1__GPIO2_IO9 ,0x072C, 0x0344, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT1__IPU1_IPU_DIAG_BUS_9,0x072C, 0x0344, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT2__RAWNAND_D10,0x0730, 0x0348, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT2__SD4_DAT2,0x0730, 0x0348, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT2__PWM4_PWMO,0x0730, 0x0348, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT2__USBOH3_UH2_DFD_OUT_26,0x0730, 0x0348, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT2__USBOH3_UH3_DFD_OUT_26,0x0730, 0x0348, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT2__GPIO2_IO10,0x0730, 0x0348, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT2__IPU1_IPU_DIAG_BUS_10 ,0x0730, 0x0348, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT3__RAWNAND_D11,0x0734, 0x034C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT3__SD4_DAT3,0x0734, 0x034C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT3__USBOH3_UH2_DFD_OUT_27,0x0734, 0x034C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT3__USBOH3_UH3_DFD_OUT_27,0x0734, 0x034C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT3__GPIO2_IO11,0x0734, 0x034C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT3__IPU1_IPU_DIAG_BUS_11 ,0x0734, 0x034C, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT4__RAWNAND_D12,0x0738, 0x0350, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT4__SD4_DAT4,0x0738, 0x0350, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT4__UART2_TXD,0x0738, 0x0350, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT4__UART2_RXD,0x0738, 0x0350, 2, 0x0904, 6, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT4__USBOH3_UH2_DFD_OUT_28,0x0738, 0x0350, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT4__USBOH3_UH3_DFD_OUT_28,0x0738, 0x0350, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT4__GPIO2_IO12,0x0738, 0x0350, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT4__IPU1_IPU_DIAG_BUS_12 ,0x0738, 0x0350, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT5__RAWNAND_D13,0x073C, 0x0354, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT5__SD4_DAT5,0x073C, 0x0354, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT5__UART2_CTS,0x073C, 0x0354, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT5__UART2_RTS,0x073C, 0x0354, 2, 0x0900, 4, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT5__USBOH3_UH2_DFD_OUT_29,0x073C, 0x0354, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT5__USBOH3_UH3_DFD_OUT_29,0x073C, 0x0354, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT5__GPIO2_IO13,0x073C, 0x0354, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT5__IPU1_IPU_DIAG_BUS_13 ,0x073C, 0x0354, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT6__RAWNAND_D14,0x0740, 0x0358, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT6__SD4_DAT6,0x0740, 0x0358, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT6__UART2_CTS,0x0740, 0x0358, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT6__UART2_RTS,0x0740, 0x0358, 2, 0x0900, 5, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT6__USBOH3_UH2_DFD_OUT_30,0x0740, 0x0358, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT6__USBOH3_UH3_DFD_OUT_30,0x0740, 0x0358, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT6__GPIO2_IO14,0x0740, 0x0358, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT6__IPU1_IPU_DIAG_BUS_14 ,0x0740, 0x0358, 6, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT7__RAWNAND_D15,0x0744, 0x035C, 0, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT7__SD4_DAT7,0x0744, 0x035C, 1, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT7__UART2_TXD,0x0744, 0x035C, 2, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT7__UART2_RXD,0x0744, 0x035C, 2, 0x0904, 7, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT7__USBOH3_UH2_DFD_OUT_31,0x0744, 0x035C, 3, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT7__USBOH3_UH3_DFD_OUT_31,0x0744, 0x035C, 4, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT7__GPIO2_IO15,0x0744, 0x035C, 5, 0x0000, 0, 0),
+MX6_PAD_DECLARE(MX6DL_PAD_,SD4_DAT7__IPU1_IPU_DIAG_BUS_15 ,0x0744, 0x035C, 6, 0x0000, 0, 0),
+
+#endif	/* __ASM_ARCH_MX6_MX6Q_PINS_H__ */
diff --git a/arch/arm/include/asm/arch-mx6/mx6_plugin.S b/arch/arm/include/asm/arch-mx6/mx6_plugin.S
index 02d855fbc30..9c77113b993 100644
--- a/arch/arm/include/asm/arch-mx6/mx6_plugin.S
+++ b/arch/arm/include/asm/arch-mx6/mx6_plugin.S
@@ -64,6 +64,27 @@ plugin_start:
 before_calling_rom___pu_irom_hwcnfg_setup:
 	ldr r3, =ROM_VERSION_OFFSET
 	ldr r4, [r3]
+#ifdef CONFIG_MX6_IWG15
+        /* IWG15: SingleBinary: Checking Processor Type */
+        ldr r5, =ANATOP_BASE_ADDR
+        ldr r6, [r5,#0x260]
+        ldr r3,=0xff0000
+        and r6,r6,r3
+        cmp r6,#0x630000
+        beq quad
+
+        ldr r3, =ROM_VERSION_TO12
+        cmp r4, r3
+        ldrge r3, =ROM_API_TABLE_BASE_ADDR_MX6DL_TO12
+        ldrlt r3, =ROM_API_TABLE_BASE_ADDR_LEGACY
+        b common
+quad:
+        ldr r3, =ROM_VERSION_TO15
+        cmp r4, r3
+        ldrge r3, =ROM_API_TABLE_BASE_ADDR_MX6DQ_TO15
+        ldrlt r3, =ROM_API_TABLE_BASE_ADDR_LEGACY
+
+#else
 #if defined(CONFIG_MX6S) || defined(CONFIG_MX6DL)
 	ldr r3, =ROM_VERSION_TO12
 	cmp r4, r3
@@ -77,6 +98,8 @@ before_calling_rom___pu_irom_hwcnfg_setup:
 #else
 	ldr r3, =ROM_API_TABLE_BASE_ADDR_LEGACY
 #endif
+#endif
+common:
 	ldr r4, [r3, #ROM_API_HWCNFG_SETUP_OFFSET]
 	blx r4
 after_calling_rom___pu_irom_hwcnfg_setup:
diff --git a/arch/arm/include/asm/arch-mx6/sys_proto.h b/arch/arm/include/asm/arch-mx6/sys_proto.h
index 79dc2075d03..e342781f8a6 100644
--- a/arch/arm/include/asm/arch-mx6/sys_proto.h
+++ b/arch/arm/include/asm/arch-mx6/sys_proto.h
@@ -10,6 +10,15 @@
 #include <asm/imx-common/sys_proto.h>
 #include <asm/arch/module_fuse.h>
 
+#ifdef CONFIG_MX6_IWG15
+#define is_soc(soc)             (((get_cpu_rev() >> 12) & 0xFF) ==  (soc))
+#define is_mx6q()               is_soc(MXC_CPU_MX6Q) 
+#define is_mx6d()               is_soc(MXC_CPU_MX6D)
+#define is_mx6dp()              ((is_soc(MXC_CPU_MX6D)) && (is_soc_rev(CHIP_REV_2_0) >= 0))
+#define is_mx6qp()              ((is_soc(MXC_CPU_MX6Q)) && (is_soc_rev(CHIP_REV_2_0) >= 0))
+#define is_mx6dlsolo()          (is_mx6dl() || is_mx6solo())
+#endif
+
 void set_wdog_reset(struct wdog_regs *wdog);
 #ifdef CONFIG_LDO_BYPASS_CHECK
 int check_ldo_bypass(void);
diff --git a/board/freescale/mx6_iwg15m_sm/Kconfig b/board/freescale/mx6_iwg15m_sm/Kconfig
new file mode 100644
index 00000000000..f94713c2fa7
--- /dev/null
+++ b/board/freescale/mx6_iwg15m_sm/Kconfig
@@ -0,0 +1,33 @@
+if TARGET_MX6_IWG15M_SM	
+
+config SYS_BOARD
+        default "mx6_iwg15m_sm"
+
+config SYS_VENDOR
+        default "freescale"
+
+config SYS_SOC
+        default "mx6"
+
+config SYS_CONFIG_NAME
+ 
+       default "mx6_iwg15m_sm"
+
+endif
+
+if TARGET_MX6_IWG15M_SM_MFG
+
+config SYS_BOARD
+        default "mx6_iwg15m_sm"
+
+config SYS_VENDOR
+        default "freescale"
+
+config SYS_SOC
+        default "mx6"
+
+config SYS_CONFIG_NAME
+
+       default "mx6_iwg15m_sm_mfg"
+
+endif
diff --git a/board/freescale/mx6_iwg15m_sm/MAINTAINERS b/board/freescale/mx6_iwg15m_sm/MAINTAINERS
new file mode 100644
index 00000000000..cb786c41245
--- /dev/null
+++ b/board/freescale/mx6_iwg15m_sm/MAINTAINERS
@@ -0,0 +1,8 @@
+MX6_IWG15M_SM BOARD
+M:	iWavesystems <support.ip@iwavesystems.com>
+S:	Maintained
+F:	board/freescale/mx6_iwg15m_sm/
+F:	include/configs/mx6_iwg15m_sm.h
+F:	configs/mx6_iwg15m_sm_defconfig
+F:	configs/mx6_iwg15m_sm_dls_mfg_defconfig
+F:	configs/mx6_iwg15m_sm_qd_mfg_defconfig
diff --git a/board/freescale/mx6_iwg15m_sm/Makefile b/board/freescale/mx6_iwg15m_sm/Makefile
new file mode 100644
index 00000000000..731059ccde4
--- /dev/null
+++ b/board/freescale/mx6_iwg15m_sm/Makefile
@@ -0,0 +1,7 @@
+#
+# Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
+#
+# SPDX-License-Identifier:	GPL-2.0+
+#
+
+obj-y  := mx6_iwg15m_sm.o
diff --git a/board/freescale/mx6_iwg15m_sm/mx6_iwg15m.cfg b/board/freescale/mx6_iwg15m_sm/mx6_iwg15m.cfg
new file mode 100644
index 00000000000..0089649b537
--- /dev/null
+++ b/board/freescale/mx6_iwg15m_sm/mx6_iwg15m.cfg
@@ -0,0 +1,173 @@
+/*
+ * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2
+ * as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+ 
+/*
+ * @file mx6_iwg15m.cfg 
+ *
+ * @brief Plugin Mode Binary invoking 
+ *
+ * @ingroup Plugin
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of spi, sd, sata
+ * the board has no nand and eimnor
+ * spinor: flash_offset: 0x0400
+ * sata:   flash_offset: 0x0400
+ * sd/mmc: flash_offset: 0x0400
+ */
+
+/* the same flash_offset as sd */
+BOOT_FROM      sd
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6_iwg15m_sm/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *      Addr-type register length (1,2 or 4 bytes)
+ *      Address   absolute address of the register
+ *      value     value to be stored in the register
+ */
+DATA 4 0x020e0798 0x000C0000
+DATA 4 0x020e0758 0x00000000
+DATA 4 0x020e0588 0x00000030
+DATA 4 0x020e0594 0x00000030
+DATA 4 0x020e056c 0x00000030
+DATA 4 0x020e0578 0x00000030
+DATA 4 0x020e074c 0x00000030
+DATA 4 0x020e057c 0x00000030
+DATA 4 0x020e058c 0x00000000
+DATA 4 0x020e059c 0x00000030
+DATA 4 0x020e05a0 0x00000030
+DATA 4 0x020e078c 0x00000030
+DATA 4 0x020e0750 0x00020000
+DATA 4 0x020e05a8 0x00000030
+DATA 4 0x020e05b0 0x00000030
+DATA 4 0x020e0524 0x00000030
+DATA 4 0x020e051c 0x00000030
+DATA 4 0x020e0518 0x00000030
+DATA 4 0x020e050c 0x00000030
+DATA 4 0x020e05b8 0x00000030
+DATA 4 0x020e05c0 0x00000030
+DATA 4 0x020e0774 0x00020000
+DATA 4 0x020e0784 0x00000030
+DATA 4 0x020e0788 0x00000030
+DATA 4 0x020e0794 0x00000030
+DATA 4 0x020e079c 0x00000030
+DATA 4 0x020e07a0 0x00000030
+DATA 4 0x020e07a4 0x00000030
+DATA 4 0x020e07a8 0x00000030
+DATA 4 0x020e0748 0x00000030
+DATA 4 0x020e05ac 0x00000030
+DATA 4 0x020e05b4 0x00000030
+DATA 4 0x020e0528 0x00000030
+DATA 4 0x020e0520 0x00000030
+DATA 4 0x020e0514 0x00000030
+DATA 4 0x020e0510 0x00000030
+DATA 4 0x020e05bc 0x00000030
+DATA 4 0x020e05c4 0x00000030
+DATA 4 0x021b0800 0xa1390003
+DATA 4 0x021b080c 0x001F001F
+DATA 4 0x021b0810 0x001F001F
+DATA 4 0x021b480c 0x001F001F
+DATA 4 0x021b4810 0x001F001F
+DATA 4 0x021b083c 0x43270338
+DATA 4 0x021b0840 0x03200314
+DATA 4 0x021b483c 0x431A032F
+DATA 4 0x021b4840 0x03200263
+DATA 4 0x021b0848 0x4B434748
+DATA 4 0x021b4848 0x4445404C
+DATA 4 0x021b0850 0x38444542
+DATA 4 0x021b4850 0x4935493A
+DATA 4 0x021b081c 0x33333333
+DATA 4 0x021b0820 0x33333333
+DATA 4 0x021b0824 0x33333333
+DATA 4 0x021b0828 0x33333333
+DATA 4 0x021b481c 0x33333333
+DATA 4 0x021b4820 0x33333333
+DATA 4 0x021b4824 0x33333333
+DATA 4 0x021b4828 0x33333333
+DATA 4 0x021b08b8 0x00000800
+DATA 4 0x021b48b8 0x00000800
+DATA 4 0x021b0004 0x00020036
+DATA 4 0x021b0008 0x09444040
+DATA 4 0x021b000c 0x555A7975
+DATA 4 0x021b0010 0xFF538F64
+DATA 4 0x021b0014 0x01FF00DB
+DATA 4 0x021b0018 0x00001740
+DATA 4 0x021b001c 0x00008000
+DATA 4 0x021b002c 0x000026d2
+DATA 4 0x021b0030 0x005A1023
+DATA 4 0x021b0040 0x00000027
+DATA 4 0x021b0000 0x831A0000
+DATA 4 0x021b001c 0x04088032
+DATA 4 0x021b001c 0x00008033
+DATA 4 0x021b001c 0x00048031
+DATA 4 0x021b001c 0x09408030
+DATA 4 0x021b001c 0x04008040
+DATA 4 0x021b0020 0x00005800
+DATA 4 0x021b0818 0x00011117
+DATA 4 0x021b4818 0x00011117
+DATA 4 0x021b0004 0x00025576
+DATA 4 0x021b0404 0x00011006
+DATA 4 0x021b001c 0x00000000
+
+/* set the default clock gate to save power */
+DATA 4 0x020c4068 0x00C03F3F
+DATA 4 0x020c406c 0x0030FC03
+DATA 4 0x020c4070 0x0FFFC000
+DATA 4 0x020c4074 0x3FF00000
+DATA 4 0x020c4078 0x00FFF300
+DATA 4 0x020c407c 0x0F0000F3
+DATA 4 0x020c4080 0x000003FF
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4 0x020e0010 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4 0x020e0018 0x007F007F
+DATA 4 0x020e001c 0x007F007F
+
+/*
+ * Setup CCM_CCOSR register as follows:
+ *
+ * cko1_en  = 1	   --> CKO1 enabled
+ * cko1_div = 111  --> divide by 8
+ * cko1_sel = 1011 --> ahb_clk_root
+ *
+ * This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
+ */
+DATA 4 0x020c4060 0x000000fb
+#endif
diff --git a/board/freescale/mx6_iwg15m_sm/mx6_iwg15m_sm.c b/board/freescale/mx6_iwg15m_sm/mx6_iwg15m_sm.c
new file mode 100644
index 00000000000..2065b6ff7ac
--- /dev/null
+++ b/board/freescale/mx6_iwg15m_sm/mx6_iwg15m_sm.c
@@ -0,0 +1,910 @@
+/*
+ * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 3
+ * as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include <asm/arch/clock.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/mx6-pins.h>
+#include <linux/errno.h>
+#include <asm/gpio.h>
+#include <asm/imx-common/mxc_i2c.h>
+#include <asm/imx-common/iomux-v3.h>
+#include <asm/imx-common/boot_mode.h>
+#include <asm/imx-common/video.h>
+#include <common.h>
+#include <asm/io.h>
+#include <mmc.h>
+#include <fsl_esdhc.h>
+#include <micrel.h>
+#include <miiphy.h>
+#include <netdev.h>
+
+#include <asm/arch/mxc_hdmi.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/io.h>
+#include <asm/arch/sys_proto.h>
+#include <i2c.h>
+#include <ipu_pixfmt.h>
+#include <linux/fb.h>
+#include <power/pmic.h>
+#include <power/pfuze100_pmic.h>
+#include "../common/pfuze.h"
+#include <asm/arch/mx6-ddr.h>
+#include <usb.h>
+#if defined(CONFIG_MXC_EPDC)
+#include <lcd.h>
+#include <mxc_epdc_fb.h>
+#endif
+#ifdef CONFIG_CMD_SATA
+#include <asm/imx-common/sata.h>
+#endif
+#ifdef CONFIG_FSL_FASTBOOT
+#include <fsl_fastboot.h>
+#endif /*CONFIG_FSL_FASTBOOT*/
+#include "mx6_iwg15m_sm.h"
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int pmic_enabled = 0;
+#define UART_PAD_CTRL  (PAD_CTL_PUS_100K_UP |			\
+	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm |			\
+	PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP |			\
+	PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm |			\
+	PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+#define ENET_PAD_CTRL  (PAD_CTL_PUS_100K_UP |			\
+	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
+
+#define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SPEED_MED | \
+		      PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
+
+#define I2C_PAD_CTRL  (PAD_CTL_PUS_100K_UP |			\
+	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS |	\
+	PAD_CTL_ODE | PAD_CTL_SRE_FAST)
+
+#define I2C_PMIC	0
+#define I2C_PAD MUX_PAD_CTRL(I2C_PAD_CTRL)
+
+#define DISP0_PWR_EN	IMX_GPIO_NR(1, 21)
+
+int dram_init(void)
+{
+#ifdef CONFIG_MFG
+       if(is_mx6dlsolo())
+#else
+        if(is_mx6solo())
+#endif
+        gd->ram_size = get_ram_size((void *)PHYS_SDRAM, PHYS_SDRAM_SIZE_512MB);
+        else
+        gd->ram_size = get_ram_size((void *)PHYS_SDRAM, PHYS_SDRAM_SIZE);
+
+        return 0;
+}
+
+static iomux_v3_cfg_t const uart2_pads_dq[] = {
+        MX6Q_PAD_EIM_D27__UART2_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
+        MX6Q_PAD_EIM_D26__UART2_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const uart2_pads_dl[] = {
+        MX6DL_PAD_EIM_D27__UART2_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
+        MX6DL_PAD_EIM_D26__UART2_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const enet_pads_dq[] = {
+        MX6Q_PAD_ENET_MDIO__ENET_MDIO           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_ENET_MDC__ENET_MDC             | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_TXC__RGMII_TXC           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_TD0__RGMII_TD0           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_TD1__RGMII_TD1           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_TD2__RGMII_TD2           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_TD3__RGMII_TD3           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_TX_CTL__RGMII_TX_CTL     | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK      | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_RXC__RGMII_RXC           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_RD0__RGMII_RD0           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_RD1__RGMII_RD1           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_RD2__RGMII_RD2           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_RD3__RGMII_RD3           | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6Q_PAD_RGMII_RX_CTL__RGMII_RX_CTL     | MUX_PAD_CTRL(ENET_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const enet_pads_dl[] = {
+        MX6DL_PAD_ENET_MDIO__ENET_MDIO          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_ENET_MDC__ENET_MDC            | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_TXC__RGMII_TXC          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_TD0__RGMII_TD0          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_TD1__RGMII_TD1          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_TD2__RGMII_TD2          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_TD3__RGMII_TD3          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_TX_CTL__RGMII_TX_CTL    | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_ENET_REF_CLK__ENET_TX_CLK     | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_RXC__RGMII_RXC          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_RD0__RGMII_RD0          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_RD1__RGMII_RD1          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_RD2__RGMII_RD2          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_RD3__RGMII_RD3          | MUX_PAD_CTRL(ENET_PAD_CTRL),
+        MX6DL_PAD_RGMII_RX_CTL__RGMII_RX_CTL    | MUX_PAD_CTRL(ENET_PAD_CTRL),
+};
+
+static void setup_iomux_enet(void)
+{
+        if(is_mx6dq())
+                imx_iomux_v3_setup_multiple_pads(enet_pads_dq, ARRAY_SIZE(enet_pads_dq));
+        else if(is_mx6dlsolo())
+                imx_iomux_v3_setup_multiple_pads(enet_pads_dl, ARRAY_SIZE(enet_pads_dl));
+}
+
+static iomux_v3_cfg_t const usdhc3_pads_dq[] = {
+        MX6Q_PAD_SD3_DAT0__SD3_DAT0     | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD3_DAT1__SD3_DAT1     | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD3_DAT2__SD3_DAT2     | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD3_DAT3__SD3_DAT3     | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD3_CLK__SD3_CLK       | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD3_CMD__SD3_CMD       | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_EIM_D25__GPIO3_IO25    | MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
+};
+
+static iomux_v3_cfg_t const usdhc3_pads_dl[] = {
+        MX6DL_PAD_SD3_DAT0__SD3_DAT0    | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD3_DAT1__SD3_DAT1     | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD3_DAT2__SD3_DAT2     | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD3_DAT3__SD3_DAT3     | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD3_CLK__SD3_CLK       | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD3_CMD__SD3_CMD       | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_EIM_D25__GPIO3_IO25    | MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
+};
+
+static iomux_v3_cfg_t const usdhc4_pads_dq[] = {
+        MX6Q_PAD_SD4_CLK__SD4_CLK   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD4_CMD__SD4_CMD   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD4_DAT0__SD4_DAT0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD4_DAT1__SD4_DAT1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD4_DAT2__SD4_DAT2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD4_DAT3__SD4_DAT3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD4_DAT4__SD4_DAT4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD4_DAT5__SD4_DAT5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD4_DAT6__SD4_DAT6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6Q_PAD_SD4_DAT7__SD4_DAT7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const usdhc4_pads_dl[] = {
+        MX6DL_PAD_SD4_CLK__SD4_CLK   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD4_CMD__SD4_CMD   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD4_DAT0__SD4_DAT0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD4_DAT1__SD4_DAT1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD4_DAT2__SD4_DAT2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD4_DAT3__SD4_DAT3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD4_DAT4__SD4_DAT4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD4_DAT5__SD4_DAT5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD4_DAT6__SD4_DAT6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+        MX6DL_PAD_SD4_DAT7__SD4_DAT7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const backlight_pads_dq[] = {
+        MX6Q_PAD_SD1_DAT1__GPIO1_IO17 | MUX_PAD_CTRL(ENET_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const backlight_pads_dl[] = {
+        MX6DL_PAD_SD1_DAT1__GPIO1_IO17 | MUX_PAD_CTRL(ENET_PAD_CTRL),
+};
+
+#ifdef CONFIG_MXC_SPI
+static iomux_v3_cfg_t const ecspi1_pads_dq[] = {
+        MX6Q_PAD_EIM_D16__ECSPI1_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL),
+        MX6Q_PAD_EIM_D17__ECSPI1_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
+        MX6Q_PAD_EIM_D18__ECSPI1_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
+        MX6Q_PAD_EIM_EB2__GPIO2_IO30  | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const ecspi1_pads_dl[] = {
+        MX6DL_PAD_EIM_D16__ECSPI1_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL),
+        MX6DL_PAD_EIM_D17__ECSPI1_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
+        MX6DL_PAD_EIM_D18__ECSPI1_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
+        MX6DL_PAD_EIM_EB2__GPIO2_IO30  | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+static void setup_spi(void)
+{
+        if(is_mx6dq())
+                imx_iomux_v3_setup_multiple_pads(ecspi1_pads_dq,
+                                ARRAY_SIZE(ecspi1_pads_dq));
+        else if(is_mx6dlsolo())
+                imx_iomux_v3_setup_multiple_pads(ecspi1_pads_dl,
+                                ARRAY_SIZE(ecspi1_pads_dl));
+}
+
+int board_spi_cs_gpio(unsigned bus, unsigned cs)
+{
+        return (bus == 0 && cs == 0) ? (IMX_GPIO_NR(2, 30)) : -1;
+}
+#endif
+
+struct i2c_pads_info i2c_pad_dq_info0 = {
+        .scl = {
+                .i2c_mode = MX6Q_PAD_EIM_D21__I2C1_SCL | I2C_PAD,
+                .gpio_mode = MX6Q_PAD_EIM_D21__GPIO3_IO21 | I2C_PAD,
+                .gp = IMX_GPIO_NR(3, 21)
+        },
+        .sda = {
+                .i2c_mode = MX6Q_PAD_EIM_D28__I2C1_SDA | I2C_PAD,
+                .gpio_mode = MX6Q_PAD_EIM_D28__GPIO3_IO28 | I2C_PAD,
+                .gp = IMX_GPIO_NR(3, 28)
+        },
+};
+
+struct i2c_pads_info i2c_pad_dl_info0 = {
+        .scl = {
+                .i2c_mode = MX6DL_PAD_EIM_D21__I2C1_SCL | I2C_PAD,
+                .gpio_mode = MX6DL_PAD_EIM_D21__GPIO3_IO21 | I2C_PAD,
+                .gp = IMX_GPIO_NR(3, 21)
+        },
+        .sda = {
+                .i2c_mode = MX6DL_PAD_EIM_D28__I2C1_SDA | I2C_PAD,
+                .gpio_mode = MX6DL_PAD_EIM_D28__GPIO3_IO28 | I2C_PAD,
+                .gp = IMX_GPIO_NR(3, 28)
+        },
+};
+
+struct i2c_pads_info i2c_pad_dq_info2 = {
+        .scl = {
+                .i2c_mode = MX6Q_PAD_GPIO_3__I2C3_SCL | I2C_PAD,
+                .gpio_mode = MX6Q_PAD_GPIO_3__GPIO1_IO3 | I2C_PAD,
+                .gp = IMX_GPIO_NR(1, 3)
+        },
+        .sda = {
+                .i2c_mode = MX6Q_PAD_GPIO_6__I2C3_SDA | I2C_PAD,
+                .gpio_mode = MX6Q_PAD_GPIO_6__GPIO1_IO6 | I2C_PAD,
+                .gp = IMX_GPIO_NR(1, 6)
+        },
+};
+
+struct i2c_pads_info i2c_pad_dl_info2 = {
+        .scl = {
+                .i2c_mode = MX6DL_PAD_GPIO_3__I2C3_SCL | I2C_PAD,
+                .gpio_mode = MX6DL_PAD_GPIO_3__GPIO1_IO3 | I2C_PAD,
+                .gp = IMX_GPIO_NR(1, 3)
+        },
+        .sda = {
+                .i2c_mode = MX6DL_PAD_GPIO_6__I2C3_SDA | I2C_PAD,
+                .gpio_mode = MX6DL_PAD_GPIO_6__GPIO1_IO6 | I2C_PAD,
+                .gp = IMX_GPIO_NR(1, 6)
+        },
+};
+
+static void setup_iomux_uart(void)
+{
+        if(is_mx6dq())
+                imx_iomux_v3_setup_multiple_pads(uart2_pads_dq, ARRAY_SIZE(uart2_pads_dq));
+        else if(is_mx6dlsolo())
+                imx_iomux_v3_setup_multiple_pads(uart2_pads_dl, ARRAY_SIZE(uart2_pads_dl));
+}
+
+static void setup_iomux_backlight_off(void)
+{
+        if(is_mx6dq())
+                imx_iomux_v3_setup_multiple_pads(backlight_pads_dq,
+                                ARRAY_SIZE(backlight_pads_dq));
+        else if(is_mx6dlsolo())
+                imx_iomux_v3_setup_multiple_pads(backlight_pads_dl,
+                                ARRAY_SIZE(backlight_pads_dl));
+        gpio_direction_output(IMX_GPIO_NR(1, 17), 1);
+}
+
+#ifdef CONFIG_FSL_ESDHC
+struct fsl_esdhc_cfg usdhc_cfg[2] = {
+	{USDHC3_BASE_ADDR},
+	{USDHC4_BASE_ADDR},
+};
+
+int mmc_get_env_devno(void)
+{
+        u32 soc_sbmr = readl(SRC_BASE_ADDR + 0x4);
+
+        /* IWG15M: MMC:Slot No fixed at dynamic env store for SD3 & SD4 */
+        /* BOOT_CFG2[3] and BOOT_CFG2[4] */
+        if (((soc_sbmr & 0x00001800) >> 11) > 1 )
+                return (((soc_sbmr & 0x00001800) >> 11 ) - 1);
+        else
+                return (soc_sbmr & 0x00001800) >> 11;
+}
+
+#define USDHC3_CD_GPIO	IMX_GPIO_NR(3, 25)
+
+int board_mmc_getcd(struct mmc *mmc)
+{
+	struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
+	int ret = 0;
+
+	switch (cfg->esdhc_base) {
+	case USDHC3_BASE_ADDR:
+		ret = !gpio_get_value(USDHC3_CD_GPIO);
+		break;
+	case USDHC4_BASE_ADDR:
+		ret = 1; /* eMMC/uSDHC4 is always present */
+		break;
+	}
+
+	return ret;
+}
+
+int board_mmc_init(bd_t *bis)
+{
+	int ret;
+	int i;
+
+	/*
+	 * According to the board_mmc_init() the following map is done:
+	 * (U-boot device node)    (Physical Port)
+	 * mmc0                    SD3
+	 * mmc1                    eMMC
+	 */
+	for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
+		switch (i) {
+		case 0:
+                        if(is_mx6dq())
+                                imx_iomux_v3_setup_multiple_pads(
+                                                usdhc3_pads_dq, ARRAY_SIZE(usdhc3_pads_dq));
+                        else if(is_mx6dlsolo())
+                                imx_iomux_v3_setup_multiple_pads(
+                                                usdhc3_pads_dl, ARRAY_SIZE(usdhc3_pads_dl));
+                        gpio_direction_input(USDHC3_CD_GPIO);
+			usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
+			break;
+		case 1:
+                        if(is_mx6dq())
+                                imx_iomux_v3_setup_multiple_pads(
+                                                usdhc4_pads_dq, ARRAY_SIZE(usdhc4_pads_dq));
+                        else if(is_mx6dlsolo())
+                                imx_iomux_v3_setup_multiple_pads(
+                                                usdhc4_pads_dl, ARRAY_SIZE(usdhc4_pads_dl));
+                        usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
+                        break;
+		default:
+			printf("Warning: you configured more USDHC controllers"
+			       "(%d) then supported by the board (%d)\n",
+			       i + 1, CONFIG_SYS_FSL_USDHC_NUM);
+			return -EINVAL;
+		}
+
+		ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
+		if (ret)
+			return ret;
+	}
+
+	return 0;
+}
+#endif
+
+int mx6_rgmii_rework(struct phy_device *phydev)
+{
+        if (strcasecmp(phydev->drv->name, "Micrel ksz9031") == 0 &&
+                        ((phydev->drv->uid & phydev->drv->mask) ==
+                         (phydev->phy_id & phydev->drv->mask))) {
+
+                printf("Configuring PHY skew timing for %s\n",
+                                phydev->drv->name);
+
+                /* IWG15M: ETHERNET: Final Skew settings for Rev4.0 PHY9031 */
+                        /* min rx/tx control */
+                        if (ksz9031_phy_extended_write(phydev,MII_KSZ9031_EXT_MMD_ADD2,
+                                                MII_KSZ9031_EXT_RGMII_CTRL_SIG_SKEW, MII_KSZ9031_MOD_DATA_POST_INC_RW,0x0080) < 0)
+                                return -1;
+
+                        /* min rx data delay */
+                        if (ksz9031_phy_extended_write(phydev,MII_KSZ9031_EXT_MMD_ADD2,
+                                                MII_KSZ9031_EXT_RGMII_RX_DATA_SKEW, MII_KSZ9031_MOD_DATA_POST_INC_RW,0x7787) < 0)
+                                return -1;
+                        /* min tx data delay */
+                        if (ksz9031_phy_extended_write(phydev,MII_KSZ9031_EXT_MMD_ADD2,
+                                                MII_KSZ9031_EXT_RGMII_TX_DATA_SKEW, MII_KSZ9031_MOD_DATA_POST_INC_RW, 0x0000 ) < 0)
+                                return -1;
+                        /* max rx/tx clock delay */
+                        if (ksz9031_phy_extended_write(phydev,MII_KSZ9031_EXT_MMD_ADD2,
+                                                MII_KSZ9031_EXT_RGMII_CLOCK_SKEW, MII_KSZ9031_MOD_DATA_POST_INC_RW,0x03ff) < 0)
+                                return -1;
+
+                }
+
+        return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+	mx6_rgmii_rework(phydev);
+
+	if (phydev->drv->config)
+		phydev->drv->config(phydev);
+
+	return 0;
+}
+
+/* Check the u-boot LDO regultor mode set in u-boot 
+  0 - ldo active mode
+  1 - ldo bypass mode
+ */
+int check_uboot_ldobypass(void)
+{
+        char *ldo_check = NULL;
+        ldo_check = getenv("uboot_ldo_bypass");
+        ulong uboot_ldobypass = 0;
+        if (NULL == ldo_check) {
+                puts("env uboot_ldo_bypass not found!\n");
+                return 0;
+        }
+        uboot_ldobypass = simple_strtoul(ldo_check, NULL, 16);
+        if(uboot_ldobypass)
+                return 1;
+        return 0;
+
+}
+
+int dynamic_fdt_file_selection(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
+{
+        /* 0 - ldo active mode
+           1 - ldo bypass mode
+         */
+        if (check_1_2G()|| !check_uboot_ldobypass())
+        {
+             if(is_mx6dq())
+                    setenv("fdt_file","imx6qd-iwg15m-sm_ldoactive.dtb");
+             else
+                    setenv("fdt_file","imx6dls-iwg15m-sm_ldoactive.dtb");
+        }
+        else
+        {
+           	 if(is_mx6dq())
+                    setenv("fdt_file","imx6qd-iwg15m-sm_ldobypass.dtb");
+             else
+                    setenv("fdt_file","imx6dls-iwg15m-sm_ldobypass.dtb");
+
+         }
+	return 0;
+}
+
+U_BOOT_CMD(
+        dynamicfdt, 1, 0,    dynamic_fdt_file_selection,
+        "Loading Device tree by checking Processor",
+        ""
+);
+
+static void unused_gpio_setup(void)
+{
+        int i;
+                if (is_mx6dq())
+                {
+                        imx_iomux_v3_setup_multiple_pads(unused_gpio_pads_pmic_dq, ARRAY_SIZE(unused_gpio_pads_pmic_dq));
+                        for (i=0;i<ARRAY_SIZE(unused_gpio_pads_pmic_dq);i++)
+                        {
+                                gpio_request(unused_gpio_pads_pmic_dq[i], "unusedgpio");
+                                gpio_direction_input(unused_gpio_pads_pmic[i]);
+                        }
+
+                }else if (is_mx6dlsolo())
+                {
+                        imx_iomux_v3_setup_multiple_pads(unused_gpio_pads_pmic_dl, ARRAY_SIZE(unused_gpio_pads_pmic_dl));
+                        for (i=0;i<ARRAY_SIZE(unused_gpio_pads_pmic_dl);i++)
+                        {
+                                gpio_request(unused_gpio_pads_pmic_dl[i], "unusedgpio");
+                                gpio_direction_input(unused_gpio_pads_pmic[i]);
+                        }
+                }
+
+}
+
+static int get_som_revision(void)
+{
+        int i, rev=0;
+        if (is_mx6dq())
+        {
+               imx_iomux_v3_setup_multiple_pads(board_config_pads_som_dq, ARRAY_SIZE(board_config_pads_som_dq));
+                for (i=0;i<ARRAY_SIZE(board_config_pads_som_dq);i++)
+                {
+			if (rev == 0x2)
+				continue;
+                        gpio_request(board_config_pads_som_dq[i], "SOM-Revision-GPIO");
+                        gpio_direction_input(board_config_pads_som[i]);
+                        rev |= (gpio_get_value(board_config_pads_som[i]) << i);
+                }
+
+        }else if (is_mx6dlsolo())
+        {
+                imx_iomux_v3_setup_multiple_pads(board_config_pads_som_dl, ARRAY_SIZE(board_config_pads_som_dl));
+                for (i=0;i<ARRAY_SIZE(board_config_pads_som_dl);i++)
+                {
+			if (rev == 0x2)
+				continue;
+                        gpio_request(board_config_pads_som_dl[i], "SOM-Revision-GPIO");
+                        gpio_direction_input(board_config_pads_som[i]);
+                        rev |= (gpio_get_value(board_config_pads_som[i]) << i);
+                }
+        }
+
+        return rev;
+}
+
+static int get_bom_revision(int som_rev)
+{
+        int i, rev=0,bit_shift=0;
+        if (is_mx6dq())
+        {
+                imx_iomux_v3_setup_multiple_pads(board_config_pads_bom_dq, ARRAY_SIZE(board_config_pads_bom_dq));
+                for (i=0;i<ARRAY_SIZE(board_config_pads_bom_dq);i++)
+                {
+                       /* Skip one bit for 3.0 SOM */
+                       if(som_rev > 2) 
+                       {
+                               som_rev = 0;
+                               bit_shift=1;
+                               continue;
+                       }
+                        
+
+		       gpio_request(board_config_pads_bom_dq[i], "BOM-Revision-GPIO");
+		       gpio_direction_input(board_config_pads_bom[i]);
+		       if(bit_shift == 1)
+			       /* Skip one bit for 3.0 SOM */
+			       rev |= (gpio_get_value(board_config_pads_bom[i]) << (i-1));
+		       else
+			       rev |= (gpio_get_value(board_config_pads_bom[i]) << i);
+		}
+
+        }else if (is_mx6dlsolo())
+        {
+                imx_iomux_v3_setup_multiple_pads(board_config_pads_bom_dl, ARRAY_SIZE(board_config_pads_bom_dl));
+                for (i=0;i<ARRAY_SIZE(board_config_pads_bom_dl);i++)
+                {
+
+                       //Skip one bit for 3.0 SOM
+                       if(som_rev > 2) 
+                       {
+                               som_rev = 0;
+                               bit_shift=1;
+                               continue;
+		       }
+		       gpio_request(board_config_pads_bom_dl[i], "BOM-Revision-GPIO");
+		       gpio_direction_input(board_config_pads_bom[i]);
+		       if(bit_shift == 1)
+			       /* Skip one bit for 3.0 SOM*/
+			       rev |= (gpio_get_value(board_config_pads_bom[i]) << (i-1)); 
+		       else
+			       rev |= (gpio_get_value(board_config_pads_bom[i]) << i);
+		}
+	}
+
+        return rev;
+}
+
+static void print_board_info (void)
+{
+        u32 unique_id1, unique_id2;
+
+        struct ocotp_regs *ocotp = (struct ocotp_regs *)OCOTP_BASE_ADDR;
+        struct fuse_bank *bank = &ocotp->bank[0];
+        struct fuse_bank0_regs *fuse_bank0 =
+                (struct fuse_bank0_regs *)bank->fuse_regs;
+
+        unique_id1 = readl(&fuse_bank0->uid_low);
+        unique_id2 = readl(&fuse_bank0->uid_high);
+
+        printf ("\n");
+        printf ("Board Info:\n");
+        printf ("\tBSP Version     : %s\n", BSP_VERSION);
+        printf ("\tSOM Version     : iW-PREPZ-AP-01-R%x.%x\n",get_som_revision()+1,get_bom_revision(get_som_revision()+1));
+        printf ("\tCPU Unique ID   : 0x%08x%08x \n", unique_id2, unique_id1);
+        printf ("\n");
+
+}
+
+/*
+ * Do not overwrite the console
+ * Use always serial for U-Boot console
+ */
+int overwrite_console(void)
+{
+	return 1;
+}
+
+static void setup_fec(void)
+{
+
+}
+
+int board_eth_init(bd_t *bis)
+{
+	setup_iomux_enet();
+
+	return cpu_eth_init(bis);
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+        /* Power OFF the LCD Backlight */
+        setup_iomux_backlight_off();
+
+	return 0;
+}
+
+int board_usb_phy_mode(int port)
+{
+	return USB_INIT_HOST;
+}
+
+int board_init(void)
+{
+	/* address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef CONFIG_MXC_SPI
+	setup_spi();
+#endif
+
+        if(is_mx6dq()) {
+                setup_i2c(0, CONFIG_SYS_I2C_SPEED,
+                                CONFIG_SYS_I2C_SLAVE, &i2c_pad_dq_info0);
+                setup_i2c(2, CONFIG_SYS_I2C_SPEED,
+                                CONFIG_SYS_I2C_SLAVE, &i2c_pad_dq_info2);
+                        }
+        else if(is_mx6dlsolo()) {
+                setup_i2c(0, CONFIG_SYS_I2C_SPEED,
+                                CONFIG_SYS_I2C_SLAVE, &i2c_pad_dl_info0);
+                setup_i2c(2, CONFIG_SYS_I2C_SPEED,
+                                CONFIG_SYS_I2C_SLAVE, &i2c_pad_dl_info2);
+                        }
+
+#ifdef CONFIG_CMD_SATA
+	setup_sata();
+#endif
+
+#ifdef CONFIG_FEC_MXC
+	setup_fec();
+#endif
+        unused_gpio_setup();
+
+	return 0;
+}
+
+static struct pmic *pfuze;
+int power_init_board(void)
+{
+	unsigned int reg;
+	int ret;
+
+	pfuze = pfuze_common_init(I2C_PMIC);
+	if (!pfuze)
+		return -ENODEV;
+
+        pmic_enabled = 1;
+
+	ret = pfuze_mode_init(pfuze, APS_PFM);
+	if (ret < 0)
+		return ret;
+
+        /* set SW1AB staby volatage 0.975V*/
+        pmic_reg_read(pfuze, PFUZE100_SW1ABSTBY, &reg);
+        reg &= ~0x3f;
+        reg |= 0x1b;
+        pmic_reg_write(pfuze, PFUZE100_SW1ABSTBY, reg);
+
+        /* set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */
+        pmic_reg_read(pfuze, PFUZE100_SW1ABCONF, &reg);
+        reg &= ~0xc0;
+        reg |= 0x40;
+        pmic_reg_write(pfuze, PFUZE100_SW1ABCONF, reg);
+
+        /* set SW1C staby volatage 0.975V*/
+        pmic_reg_read(pfuze, PFUZE100_SW1CSTBY, &reg);
+        reg &= ~0x3f;
+        reg |= 0x1b;
+        pmic_reg_write(pfuze, PFUZE100_SW1CSTBY, reg);
+
+        /* set SW1C/VDDSOC step ramp up time to from 16us to 4us/25mV */
+        pmic_reg_read(pfuze, PFUZE100_SW1CCONF, &reg);
+        reg &= ~0xc0;
+        reg |= 0x40;
+        pmic_reg_write(pfuze, PFUZE100_SW1CCONF, reg);
+	
+      /* Since in IWG15M-SM, VGEN1, VGEN2, VGEN3, VGEN6 and SWBST is not used,
+         * disabling VGEN1, VGEN2, VGEN3, VGEN 6 and SWBST
+        */
+        /* Disabli0ng VGEN1 */
+        pmic_reg_read(pfuze, PFUZE100_VGEN1VOL, &reg);
+        reg &= ~0x1f;
+        pmic_reg_write(pfuze, PFUZE100_VGEN1VOL, reg);
+
+        /* Disabling VGEN2 */
+        pmic_reg_read(pfuze, PFUZE100_VGEN2VOL, &reg);
+        reg &= ~0x1f;
+        pmic_reg_write(pfuze, PFUZE100_VGEN2VOL, reg);
+
+        /* Disabling VGEN3 */
+        pmic_reg_read(pfuze, PFUZE100_VGEN3VOL, &reg);
+        reg &= ~0x1f;
+        pmic_reg_write(pfuze, PFUZE100_VGEN3VOL, reg);
+
+        /* Disabling VGEN6 */
+        pmic_reg_read(pfuze, PFUZE100_VGEN6VOL, &reg);
+        reg &= ~0x1f;
+        pmic_reg_write(pfuze, PFUZE100_VGEN6VOL, reg);
+
+        /* Disabling SWBST */
+        pmic_reg_read(pfuze, PFUZE100_SWBSTCON1, &reg);
+        reg &= ~0x6f;
+        pmic_reg_write(pfuze, PFUZE100_SWBSTCON1, reg);
+
+	return 0;
+}
+
+#ifdef CONFIG_LDO_BYPASS_CHECK
+void ldo_mode_set(int ldo_bypass)
+{
+	unsigned int value;
+	int is_400M;
+	unsigned char vddarm;
+	struct pmic *p = pfuze;
+
+	if (!p) {
+		printf("No PMIC found!\n");
+		return;
+	}
+
+	/* increase VDDARM/VDDSOC to support 1.2G chip */
+	if (check_1_2G()) {
+		ldo_bypass = 0;	/* ldo_enable on 1.2G chip */
+		printf("1.2G chip, increase VDDARM_IN/VDDSOC_IN\n");
+			/* increase VDDARM to 1.425V */
+			pmic_reg_read(p, PFUZE100_SW1ABVOL, &value);
+			value &= ~0x3f;
+			value |= 0x2d;
+			pmic_reg_write(p, PFUZE100_SW1ABVOL, value);
+		/* increase VDDSOC to 1.425V */
+		pmic_reg_read(p, PFUZE100_SW1CVOL, &value);
+		value &= ~0x3f;
+		value |= 0x2d;
+		pmic_reg_write(p, PFUZE100_SW1CVOL, value);
+	}
+	/* switch to ldo_bypass mode , boot on 800Mhz */
+	if (ldo_bypass) {
+		prep_anatop_bypass();
+			/* decrease VDDARM for 400Mhz DQ:1.1V, DL:1.275V */
+			pmic_reg_read(p, PFUZE100_SW1ABVOL, &value);
+			value &= ~0x3f;
+			if (is_cpu_type(MXC_CPU_MX6DL))
+				value |= 0x27;
+			else
+				value |= 0x20;
+
+			pmic_reg_write(p, PFUZE100_SW1ABVOL, value);
+		/* increase VDDSOC to 1.3V */
+		pmic_reg_read(p, PFUZE100_SW1CVOL, &value);
+		value &= ~0x3f;
+		value |= 0x28;
+		pmic_reg_write(p, PFUZE100_SW1CVOL, value);
+
+		/*
+		 * MX6Q/DQP:
+		 * VDDARM:1.15V@800M; VDDSOC:1.175V@800M
+		 * VDDARM:0.975V@400M; VDDSOC:1.175V@400M
+		 * MX6DL:
+		 * VDDARM:1.175V@800M; VDDSOC:1.175V@800M
+		 * VDDARM:1.075V@400M; VDDSOC:1.175V@400M
+		 */
+		is_400M = set_anatop_bypass(2);
+		if (is_400M) {
+			if (is_cpu_type(MXC_CPU_MX6DL))
+				vddarm = 0x1f;
+			else
+				vddarm = 0x1b;
+		} else {
+			if (is_cpu_type(MXC_CPU_MX6DL))
+				vddarm = 0x23;
+			else
+				vddarm = 0x22;
+		}
+		pmic_reg_read(p, PFUZE100_SW1ABVOL, &value);
+		value &= ~0x3f;
+		value |= vddarm;
+		pmic_reg_write(p, PFUZE100_SW1ABVOL, value);
+
+		/* decrease VDDSOC to 1.175V */
+		pmic_reg_read(p, PFUZE100_SW1CVOL, &value);
+		value &= ~0x3f;
+		value |= 0x23;
+		pmic_reg_write(p, PFUZE100_SW1CVOL, value);
+
+		finish_anatop_bypass();
+		printf("switch to ldo_bypass mode!\n");
+	}
+}
+#endif
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+        /* 8 bit bus width */
+        {"sd1-8", MAKE_CFGVAL(0x60, 0x40, 0x00, 0x00)},
+        {"emmc",  MAKE_CFGVAL(0x60, 0x58, 0x00, 0x00)},
+        /* 4 bit bus width */
+        {"sd3",   MAKE_CFGVAL(0x40, 0x30, 0x00, 0x00)},
+        {"sd1-4", MAKE_CFGVAL(0x40, 0x20, 0x00, 0x00)},
+        /* spi flash */
+        {"spi",   MAKE_CFGVAL(0x30, 0x00, 0x00, 0x08)},
+        /* sata */
+        {"sata",  MAKE_CFGVAL(0x20, 0x00, 0x00, 0x00)},
+        {NULL,   0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+#ifdef CONFIG_LDO_BYPASS_CHECK
+        /*Set the LDO voltages 
+          pass a dummy integer value as function requires
+          pass the arguments for ldo_bypass
+          0 - ldo active mode
+          1 - ldo bypass mode
+         */
+        ldo_mode_set(check_uboot_ldobypass());
+#endif
+
+   print_board_info ();
+
+	return 0;
+}
+
+int checkboard(void)
+{
+        u32 cpurev;
+
+        cpurev = get_cpu_rev();
+        if(is_mx6dqp())
+                printf("Board: i.MX%sP iW-RAINBOW-G15M-SM\n",get_imx_type((cpurev & 0xFF000) >> 12));
+        else
+                printf("Board: i.MX%s iW-RAINBOW-G15M-SM\n",get_imx_type((cpurev & 0xFF000) >> 12));
+
+        printf("Boot Device: ");
+        switch (get_boot_device()) {
+                case SATA_BOOT:
+                        printf("SATA\n");
+                        break;
+                case SPI_NOR_BOOT:
+                        printf("SPI NOR\n");
+                        break;
+                case SD1_BOOT:
+                        printf("STANDARD SD\n");
+                        break;
+                case SD3_BOOT:
+                        printf("MICRO SD\n");
+                        break;
+                case MMC4_BOOT:
+                        printf("MMC\n");
+                        break;
+                case UNKNOWN_BOOT:
+                default:
+                        printf("UNKNOWN\n");
+                        break;
+        }
+
+	return 0;
+}
diff --git a/board/freescale/mx6_iwg15m_sm/mx6_iwg15m_sm.h b/board/freescale/mx6_iwg15m_sm/mx6_iwg15m_sm.h
new file mode 100644
index 00000000000..064729bc6b3
--- /dev/null
+++ b/board/freescale/mx6_iwg15m_sm/mx6_iwg15m_sm.h
@@ -0,0 +1,290 @@
+/*
+ * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2
+ * as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+ 
+/*
+ * @file mx6_iwg15m_sm.h 
+ *
+ * @brief GPIO Defination for iMx6x SM SOMs
+ *
+ * @ingroup Main
+ */
+
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/mx6_pins_iwg15.h>
+#include <asm/arch/sys_proto.h>
+#include <linux/errno.h>
+#include <asm/gpio.h>
+#include <asm/imx-common/iomux-v3.h>
+
+#include <asm/gpio.h>
+#include <asm/arch/gpio.h>
+
+/* Board Configutation GPIOs */
+#define BRD_CFG0_GPIO  IMX_GPIO_NR(1, 5)
+#define BRD_CFG1_GPIO  IMX_GPIO_NR(5, 22)
+#define BRD_CFG2_GPIO  IMX_GPIO_NR(5, 23)
+#define BRD_CFG3_GPIO  IMX_GPIO_NR(5, 24)
+#define BRD_CFG4_GPIO  IMX_GPIO_NR(5, 25)
+#define BRD_CFG5_GPIO  IMX_GPIO_NR(7, 0)
+#define BRD_CFG6_GPIO  IMX_GPIO_NR(7, 1)
+
+/*  Unused GPIO pins */
+
+#define MX6_PAD_GPIO_2__GPIO1_IO2 		IMX_GPIO_NR(1, 2) 
+#define MX6_PAD_SD2_CLK__GPIO1_IO10    		IMX_GPIO_NR(1, 10)
+#define MX6_PAD_SD2_CMD__GPIO1_IO11    		IMX_GPIO_NR(1, 11)
+#define MX6_PAD_SD1_DAT0__GPIO1_IO16  		IMX_GPIO_NR(1, 16)
+#define MX6_PAD_SD1_CLK__GPIO1_IO20		IMX_GPIO_NR(1, 20)
+#define MX6_PAD_SD1_DAT3__GPIO1_IO21		IMX_GPIO_NR(1, 21)
+#define MX6_PAD_ENET_RX_ER__GPIO1_IO24 		IMX_GPIO_NR(1, 24)
+#define MX6_PAD_ENET_CRS_DV__GPIO1_IO25		IMX_GPIO_NR(1, 25)
+
+#define MX6_PAD_NANDF_D0__GPIO2_IO0		IMX_GPIO_NR(2, 0)
+#define MX6_PAD_NANDF_D1__GPIO2_IO1		IMX_GPIO_NR(2, 1)
+#define MX6_PAD_NANDF_D2__GPIO2_IO3		IMX_GPIO_NR(2, 2)
+#define MX6_PAD_NANDF_D3__GPIO2_IO3		IMX_GPIO_NR(2, 3)
+#define MX6_PAD_NANDF_D4__GPIO2_IO4		IMX_GPIO_NR(2, 4)
+#define MX6_PAD_NANDF_D5__GPIO2_IO5		IMX_GPIO_NR(2, 5)	
+#define MX6_PAD_NANDF_D6__GPIO2_IO6		IMX_GPIO_NR(2, 6)
+#define MX6_PAD_NANDF_D7__GPIO2_IO7		IMX_GPIO_NR(2, 7)
+
+#define  MX6_PAD_KEY_COL2__GPIO4_IO10		IMX_GPIO_NR(4, 10)
+#define  MX6_PAD_KEY_ROW2__GPIO4_IO11		IMX_GPIO_NR(4, 11)
+#define  MX6_PAD_KEY_COL3__GPIO4_IO12		IMX_GPIO_NR(4, 12)
+#define  MX6_PAD_KEY_ROW3__GPIO4_IO13		IMX_GPIO_NR(4, 13)
+#define  MX6_PAD_DI0_PIN4__GPIO4_IO20		IMX_GPIO_NR(4, 20)
+
+#define  MX6_PAD_MX6_PAD_EIM_A25__GPIO5_IO2	IMX_GPIO_NR(5, 2)
+#define  MX6_PAD_CSI0_PIXCLK__GPIO5_IO18 	IMX_GPIO_NR(5, 18)
+#define  MX6_PAD_CSI0_MCLK__GPIO5_IO19   	IMX_GPIO_NR(5, 19)
+#define  MX6_PAD_CSI0_DATA_EN__GPIO5_IO20       IMX_GPIO_NR(5, 20)
+#define  MX6_PAD_CSI0_VSYNC__GPIO5_IO21  	IMX_GPIO_NR(5, 21)
+#define  MX6_PAD_CSI0_DAT12__GPIO5_IO30  	IMX_GPIO_NR(5, 30)
+#define  MX6_PAD_CSI0_DAT13__GPIO5_IO31  	IMX_GPIO_NR(5, 31)
+
+#define  MX6_PAD_CSI0_DAT14__GPIO6_IO0   	IMX_GPIO_NR(6, 0)
+#define  MX6_PAD_CSI0_DAT15__GPIO6_IO1   	IMX_GPIO_NR(6, 1)
+#define  MX6_PAD_NANDF_CLE__GPIO6_IO7     	IMX_GPIO_NR(6, 7)
+#define  MX6_PAD_NANDF_ALE__GPIO6_IO8       	IMX_GPIO_NR(6, 8)
+#define  MX6_PAD_NANDF_WP_B__GPIO6_IO9    	IMX_GPIO_NR(6, 9)
+#define  MX6_PAD_NANDF_RB0__GPIO6_IO10    	IMX_GPIO_NR(6, 10)
+#define  MX6_PAD_NANDF_CS0__GPIO6_IO11		IMX_GPIO_NR(6, 11)
+#define  MX6_PAD_NANDF_CS1__GPIO6_IO14    	IMX_GPIO_NR(6, 14)
+#define  MX6_PAD_NANDF_CS2__GPIO6_IO15    	IMX_GPIO_NR(6, 15)
+#define  MX6_PAD_NANDF_CS3__GPIO6_IO16    	IMX_GPIO_NR(6, 16)
+#define  MX6_PAD_EIM_BCLK__GPIO6_IO31     	IMX_GPIO_NR(6, 31)
+
+#define  MX6_PAD_GPIO_16__GPIO7_IO11      	IMX_GPIO_NR(7, 11)
+#define  MX6_PAD_GPIO_17__GPIO7_IO12      	IMX_GPIO_NR(7, 12)
+#define  MX6_PAD_GPIO_18__GPIO7_IO13     	IMX_GPIO_NR(7, 13)
+
+
+
+iomux_v3_cfg_t unused_gpio_pads_pmic_dq[] = {
+	MX6Q_PAD_GPIO_2__GPIO1_IO2         	| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6Q_PAD_SD2_CLK__GPIO1_IO10         	| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6Q_PAD_SD2_CMD__GPIO1_IO11    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_SD1_DAT0__GPIO1_IO16		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_SD1_CLK__GPIO1_IO20		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_SD1_DAT3__GPIO1_IO21		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_ENET_RX_ER__GPIO1_IO24 	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_ENET_CRS_DV__GPIO1_IO25	| MUX_PAD_CTRL(NO_PAD_CTRL),
+
+	MX6Q_PAD_NANDF_D0__GPIO2_IO0		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_NANDF_D1__GPIO2_IO1		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6Q_PAD_NANDF_D2__GPIO2_IO2		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6Q_PAD_NANDF_D3__GPIO2_IO3		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6Q_PAD_NANDF_D4__GPIO2_IO4		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6Q_PAD_NANDF_D5__GPIO2_IO5		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_NANDF_D6__GPIO2_IO6		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6Q_PAD_NANDF_D7__GPIO2_IO7 		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+
+	MX6Q_PAD_KEY_COL2__GPIO4_IO10		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_KEY_ROW2__GPIO4_IO11		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_KEY_COL3__GPIO4_IO12		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_KEY_ROW3__GPIO4_IO13		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_DI0_PIN4__GPIO4_IO20		| MUX_PAD_CTRL(NO_PAD_CTRL),
+
+	MX6Q_PAD_EIM_A25__GPIO5_IO2		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_CSI0_PIXCLK__GPIO5_IO18 	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_CSI0_MCLK__GPIO5_IO19   	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_CSI0_DATA_EN__GPIO5_IO20       | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_CSI0_VSYNC__GPIO5_IO21  	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_CSI0_DAT12__GPIO5_IO30  	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_CSI0_DAT13__GPIO5_IO31  	| MUX_PAD_CTRL(NO_PAD_CTRL),
+
+	MX6Q_PAD_CSI0_DAT14__GPIO6_IO0   	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_CSI0_DAT15__GPIO6_IO1   	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_NANDF_CLE__GPIO6_IO7     	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_NANDF_ALE__GPIO6_IO8       	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_NANDF_WP_B__GPIO6_IO9    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_NANDF_RB0__GPIO6_IO10    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_NANDF_CS0__GPIO6_IO11		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_NANDF_CS1__GPIO6_IO14    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_NANDF_CS2__GPIO6_IO15    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_NANDF_CS3__GPIO6_IO16    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_EIM_BCLK__GPIO6_IO31     	| MUX_PAD_CTRL(NO_PAD_CTRL),
+
+	MX6Q_PAD_GPIO_16__GPIO7_IO11      	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_GPIO_17__GPIO7_IO12      	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6Q_PAD_GPIO_18__GPIO7_IO13     	| MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+iomux_v3_cfg_t unused_gpio_pads_pmic_dl[] = {
+	MX6DL_PAD_GPIO_2__GPIO1_IO2         	| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6DL_PAD_SD2_CLK__GPIO1_IO10         	| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6DL_PAD_SD2_CMD__GPIO1_IO11    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_SD1_DAT0__GPIO1_IO16		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_SD1_CLK__GPIO1_IO20		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_SD1_DAT3__GPIO1_IO21		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_ENET_RX_ER__GPIO1_IO24 	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_ENET_CRS_DV__GPIO1_IO25	| MUX_PAD_CTRL(NO_PAD_CTRL),
+
+	MX6DL_PAD_NANDF_D0__GPIO2_IO0		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_NANDF_D1__GPIO2_IO1		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6DL_PAD_NANDF_D2__GPIO2_IO2		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6DL_PAD_NANDF_D3__GPIO2_IO3		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6DL_PAD_NANDF_D4__GPIO2_IO4		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6DL_PAD_NANDF_D5__GPIO2_IO5		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_NANDF_D6__GPIO2_IO6		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+	MX6DL_PAD_NANDF_D7__GPIO2_IO7 		| MUX_PAD_CTRL(NO_PAD_CTRL),	
+
+	MX6DL_PAD_KEY_COL2__GPIO4_IO10		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_KEY_ROW2__GPIO4_IO11		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_KEY_COL3__GPIO4_IO12		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_KEY_ROW3__GPIO4_IO13		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_DI0_PIN4__GPIO4_IO20		| MUX_PAD_CTRL(NO_PAD_CTRL),
+
+	MX6DL_PAD_EIM_A25__GPIO5_IO2		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_CSI0_PIXCLK__GPIO5_IO18 	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_CSI0_MCLK__GPIO5_IO19   	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_CSI0_DATA_EN__GPIO5_IO20      | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_CSI0_VSYNC__GPIO5_IO21  	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_CSI0_DAT12__GPIO5_IO30  	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_CSI0_DAT13__GPIO5_IO31  	| MUX_PAD_CTRL(NO_PAD_CTRL),
+
+	MX6DL_PAD_CSI0_DAT14__GPIO6_IO0   	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_CSI0_DAT15__GPIO6_IO1   	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_NANDF_CLE__GPIO6_IO7     	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_NANDF_ALE__GPIO6_IO8       	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_NANDF_WP_B__GPIO6_IO9    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_NANDF_RB0__GPIO6_IO10    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_NANDF_CS0__GPIO6_IO11		| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_NANDF_CS1__GPIO6_IO14    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_NANDF_CS2__GPIO6_IO15    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_NANDF_CS3__GPIO6_IO16    	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_EIM_BCLK__GPIO6_IO31     	| MUX_PAD_CTRL(NO_PAD_CTRL),
+
+	MX6DL_PAD_GPIO_16__GPIO7_IO11      	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_GPIO_17__GPIO7_IO12      	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6DL_PAD_GPIO_18__GPIO7_IO13     	| MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+int unused_gpio_pads_pmic[] = {
+	MX6_PAD_GPIO_2__GPIO1_IO2,         	
+	MX6_PAD_SD2_CLK__GPIO1_IO10,         	
+	MX6_PAD_SD2_CMD__GPIO1_IO11,    
+	MX6_PAD_SD1_DAT0__GPIO1_IO16,	
+	MX6_PAD_SD1_CLK__GPIO1_IO20,	
+	MX6_PAD_SD1_DAT3__GPIO1_IO21,	
+	MX6_PAD_ENET_RX_ER__GPIO1_IO24, 
+	MX6_PAD_ENET_CRS_DV__GPIO1_IO25,
+
+	MX6_PAD_NANDF_D0__GPIO2_IO0,	
+	MX6_PAD_NANDF_D1__GPIO2_IO1,		
+	MX6_PAD_NANDF_D2__GPIO2_IO3,		
+	MX6_PAD_NANDF_D3__GPIO2_IO3,		
+	MX6_PAD_NANDF_D4__GPIO2_IO4,		
+	MX6_PAD_NANDF_D5__GPIO2_IO5,
+	MX6_PAD_NANDF_D6__GPIO2_IO6,		
+	MX6_PAD_NANDF_D7__GPIO2_IO7,		
+
+	MX6_PAD_KEY_COL2__GPIO4_IO10,		
+	MX6_PAD_KEY_ROW2__GPIO4_IO11,		
+	MX6_PAD_KEY_COL3__GPIO4_IO12,		
+	MX6_PAD_KEY_ROW3__GPIO4_IO13,		
+	MX6_PAD_DI0_PIN4__GPIO4_IO20,		
+
+	MX6_PAD_MX6_PAD_EIM_A25__GPIO5_IO2,	
+	MX6_PAD_CSI0_PIXCLK__GPIO5_IO18, 	
+	MX6_PAD_CSI0_MCLK__GPIO5_IO19,   	
+	MX6_PAD_CSI0_DATA_EN__GPIO5_IO20,       
+	MX6_PAD_CSI0_VSYNC__GPIO5_IO21,  	
+	MX6_PAD_CSI0_DAT12__GPIO5_IO30,  	
+	MX6_PAD_CSI0_DAT13__GPIO5_IO31,  	
+
+	MX6_PAD_CSI0_DAT14__GPIO6_IO0,   	
+	MX6_PAD_CSI0_DAT15__GPIO6_IO1,   	
+	MX6_PAD_NANDF_CLE__GPIO6_IO7,    	
+	MX6_PAD_NANDF_ALE__GPIO6_IO8,       	
+	MX6_PAD_NANDF_WP_B__GPIO6_IO9,    	
+	MX6_PAD_NANDF_RB0__GPIO6_IO10,    	
+	MX6_PAD_NANDF_CS0__GPIO6_IO11,			
+	MX6_PAD_NANDF_CS1__GPIO6_IO14,   	
+	MX6_PAD_NANDF_CS2__GPIO6_IO15,    	
+	MX6_PAD_NANDF_CS3__GPIO6_IO16,    	
+	MX6_PAD_EIM_BCLK__GPIO6_IO31,    	
+
+	MX6_PAD_GPIO_16__GPIO7_IO11,      	
+	MX6_PAD_GPIO_17__GPIO7_IO12,      	
+	MX6_PAD_GPIO_18__GPIO7_IO13,     	
+};
+
+iomux_v3_cfg_t board_config_pads_bom_dq[] = {
+        MX6Q_PAD_GPIO_5__GPIO1_IO5      | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6Q_PAD_CSI0_DAT4__GPIO5_IO22  | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6Q_PAD_CSI0_DAT5__GPIO5_IO23  | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6Q_PAD_CSI0_DAT6__GPIO5_IO24  | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6Q_PAD_CSI0_DAT7__GPIO5_IO25  | MUX_PAD_CTRL(NO_PAD_CTRL),
+};      
+        
+iomux_v3_cfg_t board_config_pads_bom_dl[] = {
+        MX6DL_PAD_GPIO_5__GPIO1_IO5      | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6DL_PAD_CSI0_DAT4__GPIO5_IO22  | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6DL_PAD_CSI0_DAT5__GPIO5_IO23  | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6DL_PAD_CSI0_DAT6__GPIO5_IO24  | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6DL_PAD_CSI0_DAT7__GPIO5_IO25  | MUX_PAD_CTRL(NO_PAD_CTRL),
+};      
+
+int board_config_pads_bom[] = {
+        BRD_CFG0_GPIO,
+        BRD_CFG1_GPIO,
+        BRD_CFG2_GPIO,
+        BRD_CFG3_GPIO,
+        BRD_CFG4_GPIO,
+};
+
+iomux_v3_cfg_t board_config_pads_som_dq[] = {
+        MX6Q_PAD_SD3_DAT5__GPIO7_IO0  | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6Q_PAD_SD3_DAT4__GPIO7_IO1  | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6Q_PAD_GPIO_4__GPIO1_IO4    | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+iomux_v3_cfg_t board_config_pads_som_dl[] = {
+        MX6Q_PAD_SD3_DAT5__GPIO7_IO0  | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6Q_PAD_SD3_DAT4__GPIO7_IO1  | MUX_PAD_CTRL(NO_PAD_CTRL),
+        MX6Q_PAD_GPIO_4__GPIO1_IO4    | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+int board_config_pads_som[] = {
+        BRD_CFG5_GPIO,
+        BRD_CFG6_GPIO,
+};
+
diff --git a/board/freescale/mx6_iwg15m_sm/mx6dls_iwg15m.cfg b/board/freescale/mx6_iwg15m_sm/mx6dls_iwg15m.cfg
new file mode 100644
index 00000000000..3162e4e4355
--- /dev/null
+++ b/board/freescale/mx6_iwg15m_sm/mx6dls_iwg15m.cfg
@@ -0,0 +1,139 @@
+/*
+ * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd. 
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not write to the Free Software
+ * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
+ * MA 02110-1301 USA
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of spi, sd, sata
+ * the board has no nand and eimnor
+ * spinor: flash_offset: 0x0400
+ * sata:   flash_offset: 0x0400
+ * sd/mmc: flash_offset: 0x0400
+ */
+
+/* the same flash_offset as sd */
+BOOT_FROM      sd
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6qsabresd/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *      Addr-type register length (1,2 or 4 bytes)
+ *      Address   absolute address of the register
+ *      value     value to be stored in the register
+ */
+DATA 4, 0x020e0774, 0x000C0000
+DATA 4, 0x020e0754, 0x00000000
+DATA 4, 0x020e04ac, 0x00000030
+DATA 4, 0x020e04b0, 0x00000030
+DATA 4, 0x020e0464, 0x00000030
+DATA 4, 0x020e0490, 0x00000030
+DATA 4, 0x020e074c, 0x00000030
+DATA 4, 0x020e0494, 0x00000030
+DATA 4, 0x020e04a0, 0x00000000
+DATA 4, 0x020e04b4, 0x00000030
+DATA 4, 0x020e04b8, 0x00000030
+DATA 4, 0x020e076c, 0x00000030
+DATA 4, 0x020e0750, 0x00020000
+DATA 4, 0x020e04bc, 0x00000030
+DATA 4, 0x020e04c0, 0x00000030
+DATA 4, 0x020e04c4, 0x00000030
+DATA 4, 0x020e04c8, 0x00000030
+DATA 4, 0x020e0760, 0x00020000
+DATA 4, 0x020e0764, 0x00000030
+DATA 4, 0x020e0770, 0x00000030
+DATA 4, 0x020e0778, 0x00000030
+DATA 4, 0x020e077c, 0x00000030
+DATA 4, 0x020e0470, 0x00000030
+DATA 4, 0x020e0474, 0x00000030
+DATA 4, 0x020e0478, 0x00000030
+DATA 4, 0x020e047c, 0x00000030
+DATA 4, 0x021b0800, 0xa1390003
+DATA 4, 0x021b080c, 0x0042004C
+DATA 4, 0x021b0810, 0x0035003F
+DATA 4, 0x021b083c, 0x02400244
+DATA 4, 0x021b0840, 0x022C022C
+DATA 4, 0x021b0848, 0x464A4E4C
+DATA 4, 0x021b0850, 0x38343032
+DATA 4, 0x021b081c, 0x33333333
+DATA 4, 0x021b0820, 0x33333333
+DATA 4, 0x021b0824, 0x33333333
+DATA 4, 0x021b0828, 0x33333333
+DATA 4, 0x021b08b8, 0x00000800
+DATA 4, 0x021b0004, 0x0002002D
+DATA 4, 0x021b0008, 0x00333040
+DATA 4, 0x021b000c, 0x3F4352F3
+DATA 4, 0x021b0010, 0xB66D8B63
+DATA 4, 0x021b0014, 0x01FF00DB
+DATA 4, 0x021b0018, 0x00011740
+DATA 4, 0x021b001c, 0x00008000
+DATA 4, 0x021b002c, 0x000026d2
+DATA 4, 0x021b0030, 0x00431023
+DATA 4, 0x021b0040, 0x00000027
+DATA 4, 0x021b0000, 0x83190000
+DATA 4, 0x021b001c, 0x02008032
+DATA 4, 0x021b001c, 0x00008033
+DATA 4, 0x021b001c, 0x00048031
+DATA 4, 0x021b001c, 0x15208030
+DATA 4, 0x021b001c, 0x04008040
+DATA 4, 0x021b0020, 0x00007800
+DATA 4, 0x021b0818, 0x00022227
+DATA 4, 0x021b0004, 0x0002556D
+DATA 4, 0x021b0404, 0x00011006
+DATA 4, 0x021b001c, 0x00000000
+
+/* set the default clock gate to save power */
+DATA 4, 0x020c4068, 0x00C03F3F
+DATA 4, 0x020c406c, 0x0030FC03
+DATA 4, 0x020c4070, 0x0FFFC000
+DATA 4, 0x020c4074, 0x3FF00000
+DATA 4, 0x020c4078, 0x00FFF300
+DATA 4, 0x020c407c, 0x0F0000C3
+DATA 4, 0x020c4080, 0x000003FF
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4, 0x020e0010, 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4, 0x020e0018, 0x007F007F
+DATA 4, 0x020e001c, 0x007F007F
+#endif
diff --git a/board/freescale/mx6_iwg15m_sm/mx6qd_iwg15m.cfg b/board/freescale/mx6_iwg15m_sm/mx6qd_iwg15m.cfg
new file mode 100644
index 00000000000..54cdb1f9300
--- /dev/null
+++ b/board/freescale/mx6_iwg15m_sm/mx6qd_iwg15m.cfg
@@ -0,0 +1,169 @@
+/*
+ * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not write to the Free Software
+ * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
+ * MA 02110-1301 USA
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of spi, sd, sata
+ * the board has no nand and eimnor
+ * spinor: flash_offset: 0x0400
+ * sata:   flash_offset: 0x0400
+ * sd/mmc: flash_offset: 0x0400
+ */
+
+/* the same flash_offset as sd */
+BOOT_FROM      sd
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+#ifdef CONFIG_MX6_IWG15
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6_iwg15m_sm/plugin.bin 0x00907000
+#else
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6qsabresd/plugin.bin 0x00907000
+#endif
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+DATA 4, 0x020e0798, 0x000C0000
+DATA 4, 0x020e0758, 0x00000000
+DATA 4, 0x020e0588, 0x00000030
+DATA 4, 0x020e0594, 0x00000030
+DATA 4, 0x020e056c, 0x00000030
+DATA 4, 0x020e0578, 0x00000030
+DATA 4, 0x020e074c, 0x00000030
+DATA 4, 0x020e057c, 0x00000030
+DATA 4, 0x020e058c, 0x00000000
+DATA 4, 0x020e059c, 0x00000030
+DATA 4, 0x020e05a0, 0x00000030
+DATA 4, 0x020e078c, 0x00000030
+DATA 4, 0x020e0750, 0x00020000
+DATA 4, 0x020e05a8, 0x00000030
+DATA 4, 0x020e05b0, 0x00000030
+DATA 4, 0x020e0524, 0x00000030
+DATA 4, 0x020e051c, 0x00000030
+DATA 4, 0x020e0518, 0x00000030
+DATA 4, 0x020e050c, 0x00000030
+DATA 4, 0x020e05b8, 0x00000030
+DATA 4, 0x020e05c0, 0x00000030
+DATA 4, 0x020e0774, 0x00020000
+DATA 4, 0x020e0784, 0x00000030
+DATA 4, 0x020e0788, 0x00000030
+DATA 4, 0x020e0794, 0x00000030
+DATA 4, 0x020e079c, 0x00000030
+DATA 4, 0x020e07a0, 0x00000030
+DATA 4, 0x020e07a4, 0x00000030
+DATA 4, 0x020e07a8, 0x00000030
+DATA 4, 0x020e0748, 0x00000030
+DATA 4, 0x020e05ac, 0x00000030
+DATA 4, 0x020e05b4, 0x00000030
+DATA 4, 0x020e0528, 0x00000030
+DATA 4, 0x020e0520, 0x00000030
+DATA 4, 0x020e0514, 0x00000030
+DATA 4, 0x020e0510, 0x00000030
+DATA 4, 0x020e05bc, 0x00000030
+DATA 4, 0x020e05c4, 0x00000030
+DATA 4, 0x021b0800, 0xa1390003
+DATA 4, 0x021b080c, 0x00250025
+DATA 4, 0x021b0810, 0x00270022
+DATA 4, 0x021b480c, 0x00100024
+DATA 4, 0x021b4810, 0x000E0024
+DATA 4, 0x021b083c, 0x0330034C
+DATA 4, 0x021b0840, 0x033C0330
+DATA 4, 0x021b483c, 0x03440350
+DATA 4, 0x021b4840, 0x03340300
+DATA 4, 0x021b0848, 0x42383A3E
+DATA 4, 0x021b4848, 0x40383844
+DATA 4, 0x021b0850, 0x34363C36
+DATA 4, 0x021b4850, 0x40304A3C
+DATA 4, 0x021b081c, 0x33333333
+DATA 4, 0x021b0820, 0x33333333
+DATA 4, 0x021b0824, 0x33333333
+DATA 4, 0x021b0828, 0x33333333
+DATA 4, 0x021b481c, 0x33333333
+DATA 4, 0x021b4820, 0x33333333
+DATA 4, 0x021b4824, 0x33333333
+DATA 4, 0x021b4828, 0x33333333
+DATA 4, 0x021b08b8, 0x00000800
+DATA 4, 0x021b48b8, 0x00000800
+DATA 4, 0x021b0004, 0x00020036
+DATA 4, 0x021b0008, 0x09444040
+DATA 4, 0x021b000c, 0x54597955
+DATA 4, 0x021b0010, 0xFF328F64
+DATA 4, 0x021b0014, 0x01FF00DB
+DATA 4, 0x021b0018, 0x00011740
+DATA 4, 0x021b001c, 0x00008000
+DATA 4, 0x021b002c, 0x000026d2
+DATA 4, 0x021b0030, 0x00591023
+DATA 4, 0x021b0040, 0x00000027
+DATA 4, 0x021b0000, 0x831A0000
+DATA 4, 0x021b001c, 0x02088032
+DATA 4, 0x021b001c, 0x00008033
+DATA 4, 0x021b001c, 0x00048031
+DATA 4, 0x021b001c, 0x19408030
+DATA 4, 0x021b001c, 0x04008040
+DATA 4, 0x021b0020, 0x00007800
+DATA 4, 0x021b0818, 0x00022227
+DATA 4, 0x021b4818, 0x00022227
+DATA 4, 0x021b0004, 0x00025576
+DATA 4, 0x021b0404, 0x00011006
+DATA 4, 0x021b001c, 0x00000000
+
+/* set the default clock gate to save power */
+DATA 4, 0x020c4068, 0x00C03F3F
+DATA 4, 0x020c406c, 0x0030FC03
+DATA 4, 0x020c4070, 0x0FFFC000
+DATA 4, 0x020c4074, 0x3FF00000
+DATA 4, 0x020c4078, 0x00FFF300
+DATA 4, 0x020c407c, 0x0F0000F3
+DATA 4, 0x020c4080, 0x000003FF
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4, 0x020e0010, 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4, 0x020e0018, 0x007F007F
+DATA 4, 0x020e001c, 0x007F007F
+#endif
diff --git a/board/freescale/mx6_iwg15m_sm/plugin.S b/board/freescale/mx6_iwg15m_sm/plugin.S
new file mode 100644
index 00000000000..7df66d04cd0
--- /dev/null
+++ b/board/freescale/mx6_iwg15m_sm/plugin.S
@@ -0,0 +1,531 @@
+/*
+ * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2
+ * as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+ 
+/*
+ * @file  plugin.S
+ * 
+ * @brief DDR settings for iwaves iMx6x SM SOMs 
+ *
+ * @ingroup DDR Setting
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6dq_iwg15m_ddr_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000c0000
+	str r1, [r0, #0x798]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x758]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x588]
+	str r1, [r0, #0x594]
+	str r1, [r0, #0x56c]
+	str r1, [r0, #0x578]
+	str r1, [r0, #0x74c]
+	str r1, [r0, #0x57c]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x58c]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x59c]
+	str r1, [r0, #0x5a0]
+	str r1, [r0, #0x78c]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x750]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x5a8]
+	str r1, [r0, #0x5b0]
+	str r1, [r0, #0x524]
+	str r1, [r0, #0x51c]
+	str r1, [r0, #0x518]
+	str r1, [r0, #0x50c]
+	str r1, [r0, #0x5b8]
+	str r1, [r0, #0x5c0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x774]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x784]
+	str r1, [r0, #0x788]
+	str r1, [r0, #0x794]
+	str r1, [r0, #0x79c]
+	str r1, [r0, #0x7a0]
+	str r1, [r0, #0x7a4]
+	str r1, [r0, #0x7a8]
+	str r1, [r0, #0x748]
+	str r1, [r0, #0x5ac]
+	str r1, [r0, #0x5b4]
+	str r1, [r0, #0x528]
+	str r1, [r0, #0x520]
+	str r1, [r0, #0x514]
+	str r1, [r0, #0x510]
+	str r1, [r0, #0x5bc]
+	str r1, [r0, #0x5c4]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r2, =0x00008000
+	str r2, [r0, #0x01c]
+	ldr r2, =0xa1390003
+	str r2, [r0, #0x800]
+
+	ldr r2, =0x00250025
+	str r2, [r0, #0x80c]
+	ldr r2, =0x00270022
+	str r2, [r0, #0x810]
+	ldr r1, =MMDC_P1_BASE_ADDR
+	ldr r2, =0x00100024
+	str r2, [r1, #0x80c]
+	ldr r2, =0x000E0024
+	str r2, [r1, #0x810]
+
+	ldr r2, =0x0330034C
+	str r2, [r0, #0x83c]
+	ldr r2, =0x033C0330
+	str r2, [r0, #0x840]
+
+	ldr r2, =0x03440350
+	str r2, [r1, #0x83c]
+	ldr r2, =0x03340300
+	str r2, [r1, #0x840]
+
+	ldr r2, =0x42383A3E
+	str r2, [r0, #0x848]
+	ldr r2, =0x40383844
+	str r2, [r1, #0x848]
+
+	ldr r2, =0x34363C36
+	str r2, [r0, #0x850]
+	ldr r2, =0x40304A3C
+	str r2, [r1, #0x850]
+
+	ldr r2, =0x33333333
+	str r2, [r0, #0x81c]
+	str r2, [r0, #0x820]
+	str r2, [r0, #0x824]
+	str r2, [r0, #0x828]
+	str r2, [r1, #0x81c]
+	str r2, [r1, #0x820]
+	str r2, [r1, #0x824]
+	str r2, [r1, #0x828]
+
+	ldr r2, =0x00000800
+	str r2, [r0, #0x8b8]
+	str r2, [r1, #0x8b8]
+
+	ldr r2, =0x00020036
+	str r2, [r0, #0x004]
+	ldr r2, =0x09444040
+	str r2, [r0, #0x008]
+
+	ldr r2, =0x54597955
+	str r2, [r0, #0x00c]
+	ldr r2, =0xFF328F64
+	str r2, [r0, #0x010]
+
+	ldr r2, =0x01FF00DB
+	str r2, [r0, #0x014]
+	ldr r2, =0x00011740
+	str r2, [r0, #0x018]
+
+	ldr r2, =0x00008000
+	str r2, [r0, #0x01c]
+	ldr r2, =0x000026d2
+	str r2, [r0, #0x02c]
+	ldr r2, =0x00591023
+	str r2, [r0, #0x030]
+	ldr r2, =0x00000027
+	str r2, [r0, #0x040]
+
+	ldr r2, =0x831A0000
+	str r2, [r0, #0x000]
+
+	ldr r2, =0x02088032
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00008033
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00048031
+	str r2, [r0, #0x01c]
+	ldr r2, =0x19408030
+	str r2, [r0, #0x01c]
+	ldr r2, =0x04008040
+	str r2, [r0, #0x01c]
+
+	ldr r2, =0x00007800
+	str r2, [r0, #0x020]
+	ldr r2, =0x00022227
+	str r2, [r0, #0x818]
+	str r2, [r1, #0x818]
+	ldr r2, =0x00025576
+	str r2, [r0, #0x004]
+	ldr r2, =0x00011006
+	str r2, [r0, #0x404]
+	ldr r2, =0x00000000
+	str r2, [r0, #0x01c]
+.endm
+
+.macro imx6dl_iwg15m_ddr_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000c0000
+	str r1, [r0, #0x774]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x754]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4ac]
+	str r1, [r0, #0x4b0]
+	str r1, [r0, #0x464]
+	str r1, [r0, #0x490]
+	str r1, [r0, #0x74c]
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4a0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4b4]
+	str r1, [r0, #0x4b8]
+	str r1, [r0, #0x76c]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x750]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4bc]
+	str r1, [r0, #0x4c0]
+	str r1, [r0, #0x4c4]
+	str r1, [r0, #0x4c8]
+	str r1, [r0, #0x4cc]
+	str r1, [r0, #0x4d0]
+	str r1, [r0, #0x4d4]
+	str r1, [r0, #0x4d8]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x760]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x764]
+	str r1, [r0, #0x770]
+	str r1, [r0, #0x778]
+	str r1, [r0, #0x77c]
+	str r1, [r0, #0x780]
+	str r1, [r0, #0x784]
+	str r1, [r0, #0x78c]
+	str r1, [r0, #0x748]
+	str r1, [r0, #0x470]
+	str r1, [r0, #0x474]
+	str r1, [r0, #0x478]
+	str r1, [r0, #0x47c]
+	str r1, [r0, #0x480]
+	str r1, [r0, #0x484]
+	str r1, [r0, #0x488]
+	str r1, [r0, #0x48c]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r2, =0x00008000
+	str r2, [r0, #0x01c]
+	ldr r2, =0xa1390003
+	str r2, [r0, #0x800]
+
+	ldr r2, =0x004F0051
+	str r2, [r0, #0x80c]
+	ldr r2, =0x003F0044
+	str r2, [r0, #0x810]
+	ldr r1, =MMDC_P1_BASE_ADDR
+	ldr r2, =0x0027002B
+	str r2, [r1, #0x80c]
+	ldr r2, =0x002D0045
+	str r2, [r1, #0x810]
+
+	ldr r2, =0x02500258
+	str r2, [r0, #0x83c]
+	ldr r2, =0x02400240
+	str r2, [r0, #0x840]
+
+	ldr r2, =0x02340240
+	str r2, [r1, #0x83c]
+	ldr r2, =0x02280230
+	str r2, [r1, #0x840]
+
+	ldr r2, =0x444A4E4A
+	str r2, [r0, #0x848]
+	ldr r2, =0x4C4C4E44
+	str r2, [r1, #0x848]
+
+	ldr r2, =0x34342A2E
+	str r2, [r0, #0x850]
+	ldr r2, =0x3434342C
+	str r2, [r1, #0x850]
+
+	ldr r2, =0x33333333
+	str r2, [r0, #0x81c]
+	str r2, [r0, #0x820]
+	str r2, [r0, #0x824]
+	str r2, [r0, #0x828]
+	str r2, [r1, #0x81c]
+	str r2, [r1, #0x820]
+	str r2, [r1, #0x824]
+	str r2, [r1, #0x828]
+
+	ldr r2, =0x00000800
+	str r2, [r0, #0x8b8]
+	str r2, [r1, #0x8b8]
+
+	ldr r2, =0x0002002D
+	str r2, [r0, #0x004]
+	ldr r2, =0x00333040
+	str r2, [r0, #0x008]
+
+	ldr r2, =0x3F4352F3
+	str r2, [r0, #0x00c]
+	ldr r2, =0xB66D8B63
+	str r2, [r0, #0x010]
+
+	ldr r2, =0x01FF00DB
+	str r2, [r0, #0x014]
+	ldr r2, =0x00011740
+	str r2, [r0, #0x018]
+
+	ldr r2, =0x00008000
+	str r2, [r0, #0x01c]
+	ldr r2, =0x000026d2
+	str r2, [r0, #0x02c]
+	ldr r2, =0x00431023
+	str r2, [r0, #0x030]
+	ldr r2, =0x00000027
+	str r2, [r0, #0x040]
+
+	ldr r2, =0x831A0000
+	str r2, [r0, #0x000]
+
+	ldr r2, =0x02008032
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00008033
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00048031
+	str r2, [r0, #0x01c]
+	ldr r2, =0x15208030
+	str r2, [r0, #0x01c]
+	ldr r2, =0x04008040
+	str r2, [r0, #0x01c]
+
+	ldr r2, =0x00007800
+	str r2, [r0, #0x020]
+	ldr r2, =0x00022227
+	str r2, [r0, #0x818]
+	str r2, [r1, #0x818]
+	ldr r2, =0x0002556D
+	str r2, [r0, #0x004]
+	ldr r2, =0x00011006
+	str r2, [r0, #0x404]
+	ldr r2, =0x00000000
+	str r2, [r0, #0x01c]
+.endm
+
+.macro imx6solo_iwg15m_ddr_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000c0000
+	str r1, [r0, #0x774]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x754]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4ac]
+	str r1, [r0, #0x4b0]
+	str r1, [r0, #0x464]
+	str r1, [r0, #0x490]
+	str r1, [r0, #0x74c]
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4a0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4b4]
+	str r1, [r0, #0x4b8]
+	str r1, [r0, #0x76c]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x750]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4bc]
+	str r1, [r0, #0x4c0]
+	str r1, [r0, #0x4c4]
+	str r1, [r0, #0x4c8]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x760]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x764]
+	str r1, [r0, #0x770]
+	str r1, [r0, #0x778]
+	str r1, [r0, #0x77c]
+	str r1, [r0, #0x470]
+	str r1, [r0, #0x474]
+	str r1, [r0, #0x478]
+	str r1, [r0, #0x47c]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r2, =0x00008000
+	str r2, [r0, #0x01c]
+	ldr r2, =0xa1390003
+	str r2, [r0, #0x800]
+
+	ldr r2, =0x0042004C
+	str r2, [r0, #0x80c]
+	ldr r2, =0x0035003F
+	str r2, [r0, #0x810]
+
+	ldr r2, =0x02400244
+	str r2, [r0, #0x83c]
+	ldr r2, =0x022C022C
+	str r2, [r0, #0x840]
+
+	ldr r2, =0x464A4E4C
+	str r2, [r0, #0x848]
+
+	ldr r2, =0x38343032
+	str r2, [r0, #0x850]
+
+	ldr r2, =0x33333333
+	str r2, [r0, #0x81c]
+	str r2, [r0, #0x820]
+	str r2, [r0, #0x824]
+	str r2, [r0, #0x828]
+
+	ldr r2, =0x00000800
+	str r2, [r0, #0x8b8]
+
+	ldr r2, =0x0002002D
+	str r2, [r0, #0x004]
+	ldr r2, =0x00333040
+	str r2, [r0, #0x008]
+
+	ldr r2, =0x3F4352F3
+	str r2, [r0, #0x00c]
+	ldr r2, =0xB66D8B63
+	str r2, [r0, #0x010]
+
+	ldr r2, =0x01FF00DB
+	str r2, [r0, #0x014]
+	ldr r2, =0x00011740
+	str r2, [r0, #0x018]
+
+	ldr r2, =0x00008000
+	str r2, [r0, #0x01c]
+	ldr r2, =0x000026d2
+	str r2, [r0, #0x02c]
+	ldr r2, =0x00431023
+	str r2, [r0, #0x030]
+	ldr r2, =0x00000027
+	str r2, [r0, #0x040]
+
+	ldr r2, =0x83190000
+	str r2, [r0, #0x000]
+
+	ldr r2, =0x02008032
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00008033
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00048031
+	str r2, [r0, #0x01c]
+	ldr r2, =0x15208030
+	str r2, [r0, #0x01c]
+	ldr r2, =0x04008040
+	str r2, [r0, #0x01c]
+
+	ldr r2, =0x00007800
+	str r2, [r0, #0x020]
+	ldr r2, =0x00022227
+	str r2, [r0, #0x818]
+	ldr r2, =0x0002556D
+	str r2, [r0, #0x004]
+	ldr r2, =0x00011006
+	str r2, [r0, #0x404]
+	ldr r2, =0x00000000
+	str r2, [r0, #0x01c]
+.endm
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0x00C03F3F
+	str r1, [r0, #0x068]
+	ldr r1, =0x0030FC03
+	str r1, [r0, #0x06c]
+	ldr r1, =0x0FFFC000
+	str r1, [r0, #0x070]
+	ldr r1, =0x3FF00000
+	str r1, [r0, #0x074]
+	ldr r1, =0x00FFF300
+	str r1, [r0, #0x078]
+	ldr r1, =0x0F0000F3
+	str r1, [r0, #0x07c]
+	ldr r1, =0x000003FF
+	str r1, [r0, #0x080]
+.endm
+
+.macro imx6_qos_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0xF00000CF
+	str r1, [r0, #0x10]
+
+	ldr r1, =0x007F007F
+	str r1, [r0, #0x18]
+	str r1, [r0, #0x1c]
+.endm
+
+.macro imx6_ddr_setting
+	ldr r0, =ANATOP_BASE_ADDR
+	ldr r1, [r0,#0x260]
+	ldr r3,=0xff0000
+	and r1,r1,r3
+	cmp r1,#0x630000
+	beq quad_cpu
+
+	ldr r0, =OCOTP_BASE_ADDR
+	ldr r1, [r0,#0x430]
+	ldr r3,=0x100000
+	and r1,r1,r3
+	cmp r1,#0x100000
+	beq solo_cpu	
+	cmp r1,#0x0
+	beq duallite_cpu
+
+solo_cpu:
+	imx6solo_iwg15m_ddr_setting
+	b common_ddr
+
+duallite_cpu:
+	imx6dl_iwg15m_ddr_setting
+	b common_ddr
+
+quad_cpu:
+	imx6dq_iwg15m_ddr_setting
+	b common_ddr
+
+common_ddr:
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff --git a/cmd/nvedit.c b/cmd/nvedit.c
index 9ca5cb58a70..d2fa069bb9a 100644
--- a/cmd/nvedit.c
+++ b/cmd/nvedit.c
@@ -53,6 +53,7 @@ DECLARE_GLOBAL_DATA_PTR;
 	!defined(CONFIG_ENV_IS_IN_SPI_FLASH)	&& \
 	!defined(CONFIG_ENV_IS_IN_REMOTE)	&& \
 	!defined(CONFIG_ENV_IS_IN_UBI)		&& \
+	!defined(CONFIG_ENV_IS_IN_DYNAMIC) 	&& \
 	!defined(CONFIG_ENV_IS_NOWHERE)
 # error Define one of CONFIG_ENV_IS_IN_{EEPROM|FLASH|DATAFLASH|ONENAND|\
 SATA|SPI_FLASH|NVRAM|MMC|FAT|EXT4|REMOTE|UBI} or CONFIG_ENV_IS_NOWHERE
diff --git a/cmd/sata.c b/cmd/sata.c
index 667228124d3..e4c31466d30 100644
--- a/cmd/sata.c
+++ b/cmd/sata.c
@@ -15,7 +15,7 @@
 #include <part.h>
 #include <sata.h>
 
-static int sata_curr_device = -1;
+int sata_curr_device = -1;
 
 static int do_sata(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
 {
diff --git a/common/Makefile b/common/Makefile
index a5e92dc7a60..70e3e4ef87a 100644
--- a/common/Makefile
+++ b/common/Makefile
@@ -44,6 +44,8 @@ obj-$(CONFIG_ENV_IS_IN_MMC) += env_mmc.o
 obj-$(CONFIG_ENV_IS_IN_FAT) += env_fat.o
 obj-$(CONFIG_ENV_IS_IN_EXT4) += env_ext4.o
 obj-$(CONFIG_ENV_IS_IN_NAND) += env_nand.o
+obj-$(CONFIG_ENV_IS_IN_DYNAMIC) += env_iwg15.o
+obj-$(CONFIG_ENV_IS_IN_DYNAMIC) += env_embedded.o
 obj-$(CONFIG_ENV_IS_IN_NVRAM) += env_nvram.o
 obj-$(CONFIG_ENV_IS_IN_ONENAND) += env_onenand.o
 obj-$(CONFIG_ENV_IS_IN_SATA) += env_sata.o
diff --git a/common/autoboot.c b/common/autoboot.c
index 80a4f629c3a..d54dc2d9f61 100644
--- a/common/autoboot.c
+++ b/common/autoboot.c
@@ -295,6 +295,7 @@ const char *bootdelay_process(void)
 {
 	char *s;
 	int bootdelay;
+	extern int pmic_enabled;
 #ifdef CONFIG_BOOTCOUNT_LIMIT
 	unsigned long bootcount = 0;
 	unsigned long bootlimit = 0;
@@ -351,8 +352,18 @@ const char *bootdelay_process(void)
 
 #if !defined(CONFIG_FSL_FASTBOOT) && defined(is_boot_from_usb)
 	if (is_boot_from_usb()) {
+#ifdef CONFIG_MX6_IWG15
+                if (pmic_enabled) {
+                        s = getenv("bootcmd_mfg_pmic");
+                        printf("Run bootcmd_mfg_pmic: %s\n", s);
+                } else {
+                        s = getenv("bootcmd_mfg");
+                        printf("Run bootcmd_mfg: %s\n", s);
+                }
+#else
 		s = getenv("bootcmd_mfg");
 		printf("Run bootcmd_mfg: %s\n", s);
+#endif
 	}
 #endif
 
diff --git a/common/env_common.c b/common/env_common.c
index 7fb62e8b457..b6e4590c5fe 100644
--- a/common/env_common.c
+++ b/common/env_common.c
@@ -18,6 +18,11 @@
 
 DECLARE_GLOBAL_DATA_PTR;
 
+#if defined(CONFIG_MX6_IWG15) && !defined(CONFIG_MFG)
+extern int iwg15m_boot_device (void);
+extern int get_mmc_env_devno(void);
+#endif
+
 /************************************************************************
  * Default settings to be used when no valid environment is found
  */
@@ -38,7 +43,23 @@ static uchar env_get_char_init(int index)
 	if (gd->env_valid)
 		return env_get_char_spec(index);
 	else
+#if defined(CONFIG_MX6_IWG15) && !defined(CONFIG_MFG)
+		switch (iwg15m_boot_device()) {
+			case SATA_BOOT_DEV:
+				return default_environment_sata[index];
+			case SD_BOOT_DEV:
+				if (get_mmc_env_devno())
+					return default_environment_msd[index];
+				return default_environment_ssd[index];
+			case SPI_BOOT_DEV:
+			case MMC_BOOT_DEV:
+				return default_environment_emmc[index];
+			default:
+				return default_environment[index];
+		}
+#else
 		return default_environment[index];
+#endif
 }
 
 uchar env_get_char_memory(int index)
@@ -60,7 +81,28 @@ const uchar *env_get_addr(int index)
 	if (gd->env_valid)
 		return (uchar *)(gd->env_addr + index);
 	else
+#if defined(CONFIG_MX6_IWG15) && !defined(CONFIG_MFG)
+		switch (iwg15m_boot_device()) {
+			case SATA_BOOT_DEV:
+				return &default_environment_sata[index];
+				break;
+			case SD_BOOT_DEV:
+				if (get_mmc_env_devno())
+					return &default_environment_msd[index];
+				else
+					return &default_environment_ssd[index];
+				break;
+			case SPI_BOOT_DEV:
+			case MMC_BOOT_DEV:
+				return &default_environment_emmc[index] ;
+				break;
+			default:
+				return &default_environment[index];
+				break;
+		}
+#else
 		return &default_environment[index];
+#endif
 }
 
 /*
@@ -98,11 +140,48 @@ char *getenv_default(const char *name)
 void set_default_env(const char *s)
 {
 	int flags = 0;
-
+#if defined(CONFIG_MX6_IWG15) && !defined(CONFIG_MFG)
+	switch (iwg15m_boot_device()) {
+		case SATA_BOOT_DEV:
+			if (sizeof(default_environment_sata) > ENV_SIZE) {
+				puts ("*** Error - default environment is too large\n\n");
+				return;
+			}
+			break;
+		case SD_BOOT_DEV:
+			if (get_mmc_env_devno()) {
+				if (sizeof(default_environment_msd) > ENV_SIZE) {
+					puts ("*** Error - default environment is too large\n\n");
+					return;
+				}
+			}
+			else {
+				if (sizeof(default_environment_ssd) > ENV_SIZE) {
+					puts ("*** Error - default environment is too large\n\n");
+					return;
+				}
+			}
+			break;
+		case SPI_BOOT_DEV:
+		case MMC_BOOT_DEV:
+			if (sizeof(default_environment_emmc) > ENV_SIZE) {
+				puts ("*** Error - default environment is too large\n\n");
+				return;
+			}
+			break;
+		default:
+			if (sizeof(default_environment) > ENV_SIZE) {
+				puts ("*** Error - default environment is too large\n\n");
+				return;
+			}
+			break;
+	}
+#else
 	if (sizeof(default_environment) > ENV_SIZE) {
 		puts("*** Error - default environment is too large\n\n");
 		return;
 	}
+#endif
 
 	if (s) {
 		if (*s == '!') {
@@ -117,10 +196,48 @@ void set_default_env(const char *s)
 		puts("Using default environment\n\n");
 	}
 
+#if defined(CONFIG_MX6_IWG15) && !defined(CONFIG_MFG)
+        switch (iwg15m_boot_device()) {
+                case SATA_BOOT_DEV:
+                        if (himport_r(&env_htab, (char *)default_environment_sata,
+                                        sizeof(default_environment_sata), '\0', flags,0,
+                                        0, NULL) == 0)
+                                error("Environment import failed: errno = %d\n", errno);
+                        break;
+                case SD_BOOT_DEV:
+                        if (get_mmc_env_devno()) {
+                        if (himport_r(&env_htab, (char *)default_environment_msd,
+                                        sizeof(default_environment_msd), '\0', flags,0,
+                                        0, NULL) == 0)
+                                error("Environment import failed: errno = %d\n", errno);
+                        }
+                        else {
+                        if (himport_r(&env_htab, (char *)default_environment_ssd,
+                                        sizeof(default_environment_ssd), '\0', flags,0,
+                                        0, NULL) == 0)
+                                error("Environment import failed: errno = %d\n", errno);
+                        }
+                        break;
+                case SPI_BOOT_DEV:
+                case MMC_BOOT_DEV:
+                        if (himport_r(&env_htab, (char *)default_environment_emmc,
+                                        sizeof(default_environment_emmc), '\0', flags,0,
+                                        0, NULL) == 0)
+                                error("Environment import failed: errno = %d\n", errno);
+                        break;
+                default:
+                        if (himport_r(&env_htab, (char *)default_environment,
+                                        sizeof(default_environment), '\0', flags,0,
+                                        0, NULL) == 0)
+                                error("Environment import failed: errno = %d\n", errno);
+                        break;
+        }
+#else
 	if (himport_r(&env_htab, (char *)default_environment,
 			sizeof(default_environment), '\0', flags, 0,
 			0, NULL) == 0)
 		error("Environment import failed: errno = %d\n", errno);
+#endif
 
 	gd->flags |= GD_FLG_ENV_READY;
 	gd->flags |= GD_FLG_ENV_DEFAULT;
@@ -134,9 +251,36 @@ int set_default_vars(int nvars, char * const vars[])
 	 * Special use-case: import from default environment
 	 * (and use \0 as a separator)
 	 */
+#if defined(CONFIG_MX6_IWG15) && !defined(CONFIG_MFG)
+        switch (iwg15m_boot_device()) {
+			case SATA_BOOT_DEV:
+				return himport_r(&env_htab, (const char *)default_environment_sata,
+									sizeof(default_environment_sata), '\0',
+									H_NOCLEAR | H_INTERACTIVE, 0, nvars, vars);
+			case SD_BOOT_DEV:
+				if (get_mmc_env_devno()) {
+					return himport_r(&env_htab, (const char *)default_environment_msd,
+										sizeof(default_environment_msd), '\0',
+										H_NOCLEAR | H_INTERACTIVE, 0, nvars, vars);
+				}
+				return himport_r(&env_htab, (const char *)default_environment_ssd,
+									sizeof(default_environment_ssd), '\0',
+									H_NOCLEAR | H_INTERACTIVE, 0, nvars, vars);
+			case SPI_BOOT_DEV:
+			case MMC_BOOT_DEV:
+				return himport_r(&env_htab, (const char *)default_environment_emmc,
+									sizeof(default_environment_emmc), '\0',
+									H_NOCLEAR | H_INTERACTIVE, 0, nvars, vars);
+			default:
+				return himport_r(&env_htab, (const char *)default_environment,
+									sizeof(default_environment), '\0',
+									H_NOCLEAR | H_INTERACTIVE, 0, nvars, vars);
+        }
+#else
 	return himport_r(&env_htab, (const char *)default_environment,
 				sizeof(default_environment), '\0',
 				H_NOCLEAR | H_INTERACTIVE, 0, nvars, vars);
+#endif
 }
 
 #ifdef CONFIG_ENV_AES
diff --git a/common/env_iwg15.c b/common/env_iwg15.c
new file mode 100644
index 00000000000..3e1b7d34890
--- /dev/null
+++ b/common/env_iwg15.c
@@ -0,0 +1,558 @@
+/*
+ * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2
+ * as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+ 
+/*
+ * @file env_iwg15m.c 
+ *
+ * @brief Dynamic Bootarguments Saving Options for Differnet Boot devices
+ *
+ * @ingroup Auto Bootarguments Saving
+ */
+
+/* #define DEBUG */
+
+#include <memalign.h>
+
+#include <asm/io.h>
+#include <asm/arch/sys_proto.h>
+#include <command.h>
+#include <environment.h>
+#include <linux/stddef.h>
+#include <sata.h>
+#include <malloc.h>
+#include <mmc.h>
+#include <spi.h>
+#include <spi_flash.h>
+#include <search.h>
+#include <errno.h>
+
+#ifndef CONFIG_ENV_SPI_BUS
+# define CONFIG_ENV_SPI_BUS	0
+#endif
+#ifndef CONFIG_ENV_SPI_CS
+# define CONFIG_ENV_SPI_CS		0
+#endif
+#ifndef CONFIG_ENV_SPI_MAX_HZ
+# define CONFIG_ENV_SPI_MAX_HZ	1000000
+#endif
+#ifndef CONFIG_ENV_SPI_MODE
+# define CONFIG_ENV_SPI_MODE	SPI_MODE_3
+#endif
+
+#ifdef CONFIG_ENV_OFFSET_REDUND
+static ulong env_offset		= CONFIG_ENV_OFFSET;
+static ulong env_new_offset	= CONFIG_ENV_OFFSET_REDUND;
+
+#define ACTIVE_FLAG	1
+#define OBSOLETE_FLAG	0
+#endif /* CONFIG_ENV_OFFSET_REDUND */
+
+/* references to names in env_common.c */
+extern uchar default_environment_ssd[];
+extern uchar default_environment_msd[];
+extern uchar default_environment_emmc[];
+extern uchar default_environment_sata[];
+extern uchar default_environment_usb[];
+extern int get_mmc_env_devno(void);
+
+char * env_name_spec = "NONE";
+
+#ifdef ENV_IS_EMBEDDED
+env_t *env_ptr = &environment
+#else /* ! ENV_IS_EMBEDDED */
+env_t *env_ptr;
+#endif /* ENV_IS_EMBEDDED */
+
+static int mmc_env_devno;
+extern int sata_curr_device;
+static struct spi_flash *env_flash;
+
+/* local functions */
+#if !defined(ENV_IS_EMBEDDED)
+static void use_default(void);
+#endif
+
+DECLARE_GLOBAL_DATA_PTR;
+
+/* IWG15M: BOOT DEV: Checking the boot device */
+int iwg15m_boot_device (void)
+{
+        uint soc_sbmr = readl(SRC_BASE_ADDR + 0x4);
+        uint bt_mem_ctl = (soc_sbmr & 0x000000FF) >> 4 ;
+	int boot_dev = 3;
+
+        switch (bt_mem_ctl) {
+                case 0x2:
+                        boot_dev = SATA_BOOT_DEV;
+                        break;
+                case 0x3:
+			boot_dev = SPI_BOOT_DEV;
+			break;
+                case 0x4:
+                case 0x5:
+                        boot_dev = SD_BOOT_DEV;
+                        break;
+                case 0x6:
+                case 0x7:
+                        boot_dev = MMC_BOOT_DEV;
+                        break;
+                default:
+                        boot_dev = UNKNOWN_BOOT_DEV;
+                        break;
+        }
+        return boot_dev;
+}
+__weak int mmc_get_env_addr(struct mmc *mmc, u32 *env_addr)
+{
+        *env_addr = CONFIG_ENV_OFFSET;
+	return 0;
+}
+
+__weak int mmc_get_env_devno(void)
+{
+        return CONFIG_SYS_MMC_ENV_DEV;
+}
+
+uchar env_get_char_spec(int index)
+{
+	return *((uchar *)(gd->env_addr + index));
+}
+
+int env_init(void)
+{
+	/* use default */
+	gd->env_valid = 1;
+
+	switch (iwg15m_boot_device()) {
+		case SATA_BOOT_DEV:
+			gd->env_addr = (ulong)&default_environment_sata[0];
+			break;
+		case SPI_BOOT_DEV:
+			gd->env_addr = (ulong)&default_environment_emmc[0];
+			break;
+		case SD_BOOT_DEV:
+			mmc_env_devno = get_mmc_env_devno();
+			if (mmc_env_devno)
+				gd->env_addr = (ulong)&default_environment_msd[0];
+			else
+				gd->env_addr = (ulong)&default_environment_ssd[0];
+			break;
+		case MMC_BOOT_DEV:
+			mmc_env_devno = get_mmc_env_devno();
+			gd->env_addr = (ulong)&default_environment_emmc[0];
+			break;
+		default:
+			gd->env_addr = (ulong)&default_environment[0];
+			break;
+	}
+
+	return 0;
+}
+
+static int init_mmc_for_env(struct mmc *mmc)
+{
+	if (!mmc) {
+		printf("No MMC card found\n");
+		return -1;
+	}
+
+	if (mmc_init(mmc)) {
+		printf("MMC init failed\n");
+		return  -1;
+	}
+
+#ifdef CONFIG_SYS_MMC_ENV_PART
+	if (CONFIG_SYS_MMC_ENV_PART != mmc->block_dev.hwpart ) {
+		int mmc_env_devno = mmc_get_env_devno();
+
+		if (mmc_switch_part(mmc_env_devno,
+				    CONFIG_SYS_MMC_ENV_PART)) {
+			puts("MMC partition switch failed\n");
+			return -1;
+		}
+	}
+#endif
+
+	return 0;
+}
+
+static void fini_mmc_for_env(struct mmc *mmc)
+{
+#ifdef CONFIG_SYS_MMC_ENV_PART
+	int mmc_env_devno = mmc_get_env_devno();
+
+	if (CONFIG_SYS_MMC_ENV_PART != mmc->block_dev.hwpart)
+		mmc_switch_part(mmc_env_devno,
+				mmc->block_dev.hwpart);
+#endif
+}
+
+#ifdef CONFIG_CMD_SAVEENV
+
+static inline int write_env_mmc(struct mmc *mmc, unsigned long size,
+		unsigned long offset, const void *buffer)
+{
+	uint blk_start, blk_cnt, n;
+	int mmc_env_devno = get_mmc_env_devno();
+
+	blk_start = ALIGN(offset, mmc->write_bl_len) / mmc->write_bl_len;
+	blk_cnt   = ALIGN(size, mmc->write_bl_len) / mmc->write_bl_len;
+
+	n = mmc->block_dev.block_write(mmc_env_devno, blk_start,
+			blk_cnt, (u_char *)buffer);
+
+	return (n == blk_cnt) ? 0 : -1;
+}
+
+inline int write_env_sata(struct blk_desc *sata, unsigned long size,
+		unsigned long offset, const void *buffer)
+{
+	uint blk_start, blk_cnt, n;
+
+	blk_start = ALIGN(offset, sata->blksz) / sata->blksz;
+	blk_cnt   = ALIGN(size, sata->blksz) / sata->blksz;
+
+	n = sata->block_write(sata_curr_device, blk_start,
+			blk_cnt, (u_char *)buffer);
+
+	return (n == blk_cnt) ? 0 : -1;
+}
+
+int saveenv_mmc(void)
+{
+
+	ALLOC_CACHE_ALIGN_BUFFER(env_t, env_new, 1);
+	int mmc_env_devno = get_mmc_env_devno();
+	ssize_t	len;
+	char	*res;
+	struct mmc *mmc = find_mmc_device(mmc_env_devno);
+	u32	offset;
+	int	ret;
+
+	if (init_mmc_for_env(mmc))
+		return 1;
+
+	if (mmc_get_env_addr(mmc, &offset)) {
+		ret = 1;
+		goto fini;
+	}
+
+	res = (char *)&env_new->data;
+	len = hexport_r(&env_htab, '\0', 0, &res, ENV_SIZE, 0, NULL);
+	if (len < 0) {
+		error("Cannot export environment: errno = %d\n", errno);
+		ret = 1;
+		goto fini;
+	}
+
+	env_new->crc = crc32(0, &env_new->data[0], ENV_SIZE);
+	printf("Writing to MMC(%d)... ", mmc_env_devno);
+	if (write_env_mmc(mmc, CONFIG_ENV_SIZE, offset, (u_char *)env_new)) {
+		puts("failed\n");
+		ret = 1;
+		goto fini;
+	}
+
+	puts("done\n");
+	ret = 0;
+
+fini:
+	fini_mmc_for_env(mmc);
+	return ret;
+}
+
+int saveenv_sata(void)
+{
+	struct blk_desc *sata = NULL;
+	env_t	env_new;
+	ssize_t	len;
+	char *res;
+
+	if (sata_curr_device == -1) {
+		if (sata_initialize())
+			return 1;
+		sata_curr_device = CONFIG_SATA_ENV_DEV;
+	}
+
+	if (sata_curr_device >= CONFIG_SYS_SATA_MAX_DEVICE) {
+		printf("Unknown SATA(%d) device for environment!\n",
+			sata_curr_device);
+		return 1;
+	}
+
+	sata = sata_get_dev(sata_curr_device);
+
+	res = (char *)&env_new.data;
+	len = hexport_r(&env_htab, '\0', 0, &res, ENV_SIZE, 0, NULL);
+	if (len < 0) {
+		error("Cannot export environment: errno = %d\n", errno);
+		return 1;
+	}
+	env_new.crc = crc32(0, env_new.data, ENV_SIZE);
+
+	printf("Writing to SATA(%d)...", sata_curr_device);
+	if (write_env_sata(sata, CONFIG_ENV_SIZE, CONFIG_ENV_OFFSET, &env_new)) {
+		puts("failed\n");
+		return 1;
+	}
+
+	puts("done\n");
+	return 0;
+}
+
+int saveenv_sf(void)
+{
+	u32	saved_size, saved_offset, sector = 1;
+	char	*res, *saved_buffer = NULL;
+	int	ret = 1;
+	env_t	env_new;
+	ssize_t	len;
+
+	if (!env_flash) {
+		env_flash = spi_flash_probe(CONFIG_ENV_SPI_BUS,
+			CONFIG_ENV_SPI_CS,
+			CONFIG_ENV_SPI_MAX_HZ, CONFIG_ENV_SPI_MODE);
+		if (!env_flash) {
+			set_default_env("!spi_flash_probe() failed");
+			return 1;
+		}
+	}
+
+	/* Is the sector larger than the env (i.e. embedded) */
+	if (CONFIG_ENV_SECT_SIZE > CONFIG_ENV_SIZE) {
+		saved_size = CONFIG_ENV_SECT_SIZE - CONFIG_ENV_SIZE;
+		saved_offset = CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE;
+		saved_buffer = malloc(saved_size);
+		if (!saved_buffer)
+			goto done;
+
+		ret = spi_flash_read(env_flash, saved_offset,
+			saved_size, saved_buffer);
+		if (ret)
+			goto done;
+	}
+
+	if (CONFIG_ENV_SIZE > CONFIG_ENV_SECT_SIZE) {
+		sector = CONFIG_ENV_SIZE / CONFIG_ENV_SECT_SIZE;
+		if (CONFIG_ENV_SIZE % CONFIG_ENV_SECT_SIZE)
+			sector++;
+	}
+
+	res = (char *)&env_new.data;
+	len = hexport_r(&env_htab, '\0', 0, &res, ENV_SIZE, 0, NULL);
+	if (len < 0) {
+		error("Cannot export environment: errno = %d\n", errno);
+		goto done;
+	}
+	env_new.crc = crc32(0, env_new.data, ENV_SIZE);
+
+	puts("Erasing SPI flash...");
+	ret = spi_flash_erase(env_flash, CONFIG_ENV_OFFSET,
+		sector * CONFIG_ENV_SECT_SIZE);
+	if (ret)
+		goto done;
+
+	puts("Writing to SPI flash...");
+	ret = spi_flash_write(env_flash, CONFIG_ENV_OFFSET,
+		CONFIG_ENV_SIZE, &env_new);
+	if (ret)
+		goto done;
+
+	if (CONFIG_ENV_SECT_SIZE > CONFIG_ENV_SIZE) {
+		ret = spi_flash_write(env_flash, saved_offset,
+			saved_size, saved_buffer);
+		if (ret)
+			goto done;
+	}
+
+	ret = 0;
+	puts("done\n");
+
+ done:
+	if (saved_buffer)
+		free(saved_buffer);
+
+	return ret;
+}
+
+int saveenv (void)
+{
+	int ret=0;
+	switch (iwg15m_boot_device()) {
+		case SATA_BOOT_DEV:
+			ret = saveenv_sata ();
+			break;
+		case SPI_BOOT_DEV:
+			ret = saveenv_sf ();
+			break;
+		case SD_BOOT_DEV:
+		case MMC_BOOT_DEV:
+			ret = saveenv_mmc ();
+			break;
+	}
+	return ret;
+}
+#endif /* CONFIG_CMD_SAVEENV */
+
+static inline int read_env_mmc(struct mmc *mmc, unsigned long size,
+		unsigned long offset, const void *buffer)
+{
+	uint blk_start, blk_cnt, n;
+        int mmc_env_devno = get_mmc_env_devno();
+
+	blk_start = ALIGN(offset, mmc->read_bl_len) / mmc->read_bl_len;
+	blk_cnt   = ALIGN(size, mmc->read_bl_len) / mmc->read_bl_len;
+
+	n = mmc->block_dev.block_read(mmc_env_devno, blk_start,
+			blk_cnt, (uchar *)buffer);
+
+	return (n == blk_cnt) ? 0 : -1;
+}
+
+inline int read_env_sata(struct blk_desc *sata, unsigned long size,
+		unsigned long offset, const void *buffer)
+{
+	uint blk_start, blk_cnt, n;
+
+	blk_start = ALIGN(offset, sata->blksz) / sata->blksz;
+	blk_cnt   = ALIGN(size, sata->blksz) / sata->blksz;
+
+	n = sata->block_read(sata_curr_device, blk_start,
+			blk_cnt, (uchar *)buffer);
+
+	return (n == blk_cnt) ? 0 : -1;
+}
+
+void env_relocate_spec_mmc(void)
+{
+#if !defined(ENV_IS_EMBEDDED)
+	ALLOC_CACHE_ALIGN_BUFFER(char, buf, CONFIG_ENV_SIZE);
+	int mmc_env_devno = get_mmc_env_devno();
+	struct mmc *mmc = find_mmc_device(mmc_env_devno);
+	u32 offset;
+	int ret;
+
+	if (init_mmc_for_env(mmc)) {
+		ret = 1;
+		goto err;
+	}
+
+	if (mmc_get_env_addr(mmc, &offset)) {
+		ret = 1;
+		goto fini;
+	}
+
+	if (read_env_mmc(mmc, CONFIG_ENV_SIZE, offset, buf)) {
+		ret = 1;
+		goto fini;
+	}
+
+	env_import(buf, 1);
+	ret = 0;
+
+fini:
+	fini_mmc_for_env(mmc);
+err:
+	if (ret)
+		set_default_env(NULL);
+#endif
+}
+
+void env_relocate_spec_sata(void)
+{
+#if !defined(ENV_IS_EMBEDDED)
+	struct blk_desc *sata = NULL;
+	char buf[CONFIG_ENV_SIZE];
+	int ret;
+
+	if (sata_curr_device == -1) {
+		if (sata_initialize())
+			return;
+		sata_curr_device = CONFIG_SATA_ENV_DEV;
+	}
+
+	if (sata_curr_device >= CONFIG_SYS_SATA_MAX_DEVICE) {
+		printf("Unknown SATA(%d) device for environment!\n",
+			sata_curr_device);
+		return;
+	}
+	sata = sata_get_dev(sata_curr_device);
+
+	if (read_env_sata(sata, CONFIG_ENV_SIZE, CONFIG_ENV_OFFSET, buf))
+		return use_default();
+
+	ret = env_import(buf, 1);
+	if (ret)
+		gd->env_valid = 1;
+
+#endif
+}
+
+void env_relocate_spec_sf(void)
+{
+	char buf[CONFIG_ENV_SIZE];
+	int ret;
+
+	env_flash = spi_flash_probe(CONFIG_ENV_SPI_BUS, CONFIG_ENV_SPI_CS,
+			CONFIG_ENV_SPI_MAX_HZ, CONFIG_ENV_SPI_MODE);
+	if (!env_flash) {
+		set_default_env("!spi_flash_probe() failed");
+		return;
+	}
+
+	ret = spi_flash_read(env_flash,
+		CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE, buf);
+	if (ret) {
+		set_default_env("!spi_flash_read() failed");
+		goto out;
+	}
+
+	ret = env_import(buf, 1);
+	if (ret)
+		gd->env_valid = 1;
+out:
+	spi_flash_free(env_flash);
+	env_flash = NULL;
+}
+
+void env_relocate_spec(void)
+{
+	switch (iwg15m_boot_device()) {
+		case SATA_BOOT_DEV:
+			strcpy (env_name_spec, "SATA");
+			env_relocate_spec_sata ();
+			break;
+		case SPI_BOOT_DEV:
+			strcpy (env_name_spec, "SPI");
+			env_relocate_spec_sf ();
+			break;
+		case SD_BOOT_DEV:
+		case MMC_BOOT_DEV:
+			strcpy (env_name_spec, "MMC");
+			env_relocate_spec_mmc ();
+			break;
+	}
+}
+
+#if !defined(ENV_IS_EMBEDDED)
+static void use_default()
+{
+	puts ("*** Warning - bad CRC or MMC, using default environment\n\n");
+	set_default_env(NULL);
+}
+#endif
+
diff --git a/common/usb.c b/common/usb.c
index 15e1e4c64e4..cd1f53f7814 100644
--- a/common/usb.c
+++ b/common/usb.c
@@ -1188,6 +1188,14 @@ int usb_new_device(struct usb_device *dev)
 	if (err < 0)
 		return err;
 
+#ifdef CONFIG_MX6_IWG15
+        /* IWG15M: USB: Added to boot Kernel from USB */
+        usb_hub_probe(dev, 1);
+        usb_hub_probe(dev, 2);
+        usb_hub_probe(dev, 3);
+        usb_hub_probe(dev, 4);
+#endif
+
 	return 0;
 }
 #endif
diff --git a/configs/mx6_iwg15m_sm_defconfig b/configs/mx6_iwg15m_sm_defconfig
new file mode 100644
index 00000000000..0559e80bb5e
--- /dev/null
+++ b/configs/mx6_iwg15m_sm_defconfig
@@ -0,0 +1,41 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_TARGET_MX6_IWG15M_SM=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6_iwg15m_sm/mx6_iwg15m.cfg"
+# CONFIG_CMD_IMLS is not set
+# CONFIG_CMD_FLASH is not set
+CONFIG_CMD_GPIO=y
+
+CONFIG_BOOTDELAY=1
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_FAT=y
+
+CONFIG_OF_LIBFDT=y
+
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_PING=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_DEFAULT_FDT_FILE="imx6qd-iwg15m-sm_ldobypass.dtb"
+CONFIG_DOS_PARTITION=y
+CONFIG_FEC_MXC=y
+CONFIG_MMC=y
+CONFIG_MXC_GPIO=y
+CONFIG_MXC_UART=y
+
+CONFIG_PHYLIB=y
+
+CONFIG_USB=y
+CONFIG_CMD_USB=y
+CONFIG_USB_STORAGE=y
+
+CONFIG_SYS_I2C_MXC=y
+CONFIG_SYS_TEXT_BASE=0x17800000
+
+# Not MFG:
+CONFIG_USE_IMXIMG_PLUGIN=y
\ No newline at end of file
diff --git a/configs/mx6_iwg15m_sm_dls_mfg_defconfig b/configs/mx6_iwg15m_sm_dls_mfg_defconfig
new file mode 100644
index 00000000000..6395bb014b1
--- /dev/null
+++ b/configs/mx6_iwg15m_sm_dls_mfg_defconfig
@@ -0,0 +1,36 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_TARGET_MX6_IWG15M_SM_MFG=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6_iwg15m_sm/mx6dls_iwg15m.cfg"
+CONFIG_CMD_GPIO=y
+
+CONFIG_BOOTDELAY=1
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_FAT=y
+
+CONFIG_OF_LIBFDT=y
+
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_PING=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_DEFAULT_FDT_FILE="imx6qd-iwg15m-sm_ldobypass.dtb"
+CONFIG_DOS_PARTITION=y
+CONFIG_FEC_MXC=y
+CONFIG_MMC=y
+CONFIG_MXC_GPIO=y
+CONFIG_MXC_UART=y
+
+CONFIG_PHYLIB=y
+
+CONFIG_USB=y
+CONFIG_CMD_USB=y
+CONFIG_USB_STORAGE=y
+
+CONFIG_SYS_I2C_MXC=y
+CONFIG_SYS_TEXT_BASE=0x17800000
\ No newline at end of file
diff --git a/configs/mx6_iwg15m_sm_qd_mfg_defconfig b/configs/mx6_iwg15m_sm_qd_mfg_defconfig
new file mode 100644
index 00000000000..0ba8b2249e1
--- /dev/null
+++ b/configs/mx6_iwg15m_sm_qd_mfg_defconfig
@@ -0,0 +1,36 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_TARGET_MX6_IWG15M_SM_MFG=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6_iwg15m_sm/mx6qd_iwg15m.cfg"
+CONFIG_CMD_GPIO=y
+
+CONFIG_BOOTDELAY=1
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_FAT=y
+
+CONFIG_OF_LIBFDT=y
+
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_PING=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_DEFAULT_FDT_FILE="imx6qd-iwg15m-sm_ldobypass.dtb"
+CONFIG_DOS_PARTITION=y
+CONFIG_FEC_MXC=y
+CONFIG_MMC=y
+CONFIG_MXC_GPIO=y
+CONFIG_MXC_UART=y
+
+CONFIG_PHYLIB=y
+
+CONFIG_USB=y
+CONFIG_CMD_USB=y
+CONFIG_USB_STORAGE=y
+
+CONFIG_SYS_I2C_MXC=y
+CONFIG_SYS_TEXT_BASE=0x17800000
\ No newline at end of file
diff --git a/drivers/net/fec_mxc.c b/drivers/net/fec_mxc.c
index d137c96f196..af9b248f057 100644
--- a/drivers/net/fec_mxc.c
+++ b/drivers/net/fec_mxc.c
@@ -1187,6 +1187,32 @@ int fecmxc_initialize_multi(bd_t *bd, int dev_id, int phy_id, uint32_t addr)
 	bus = fec_get_miibus((ulong)base_mii, dev_id);
 	if (!bus)
 		return -ENOMEM;
+
+#ifdef CONFIG_MX6_IWG15
+        /* IWG15: Discovering Phy address*/
+        unsigned int addrs;
+        for (addrs = 0; addrs < 0x20; addrs++)
+        {
+                int id = 0;
+                int val;
+                val = fec_phy_read(bus, addrs, 0, 0x03);
+                id = val;
+                if (id == 0xFFFF)
+                        continue;
+
+                val = fec_phy_read(bus, addrs, 0, 0x2);
+                if (val == 0xFFFF)
+                        continue;
+
+                id |= val << 16;
+
+                printf("PHY indentify @ 0x%x = 0x%08x\n", addrs, id);
+
+                phy_id = addrs;
+
+        }
+#endif
+
 #ifdef CONFIG_PHYLIB
 	phydev = phy_find_by_mask(bus, 1 << phy_id, PHY_INTERFACE_MODE_RGMII);
 	if (!phydev) {
diff --git a/drivers/thermal/imx_thermal.c b/drivers/thermal/imx_thermal.c
index 123248d4a39..8ee26bea901 100644
--- a/drivers/thermal/imx_thermal.c
+++ b/drivers/thermal/imx_thermal.c
@@ -38,11 +38,15 @@
 #define MISC0_REFTOP_SELBIASOFF		(1 << 3)
 #define TEMPSENSE1_MEASURE_FREQ		0xffff
 
+
 struct thermal_data {
 	unsigned int fuse;
 	int critical;
 	int minc;
 	int maxc;
+#ifdef CONFIG_MX6_IWG15
+	int passive;
+#endif
 };
 
 #if defined(CONFIG_MX6)
@@ -213,6 +217,30 @@ int imx_thermal_get_temp(struct udevice *dev, int *temp)
 
 	cpu_tmp = read_cpu_temperature(dev);
 
+#ifdef CONFIG_MX6_IWG15
+	int passive;
+	/*Added to set the critical and passive tmperature based on temperature grading value*/
+       switch (get_cpu_temp_grade(&priv->minc, &priv->maxc)) {
+        case TEMP_AUTOMOTIVE: /* Automotive (-40 to 125C) */
+                passive = 100;
+                break;
+        case TEMP_INDUSTRIAL: /* Industrial (-40 to 105C) */
+                passive = 85;
+                break;
+        case TEMP_EXTCOMMERCIAL: /* Extended Commercial (-20 to 105C) */
+                passive = 85;
+                break;
+        default: /* Commercial (0 to 95C) */
+                passive = 75;
+                break;
+        }
+ 	/*
+	 * Set the default critical trip point to 10 C higher
+	 * than passive trip point. Can be changed from userspace.
+	 */
+	priv->critical = passive + 10 ;
+#endif
+
 	while (cpu_tmp >= priv->critical) {
 		printf("CPU Temperature (%dC) too close to max (%dC)",
 		       cpu_tmp, priv->maxc);
diff --git a/include/common.h b/include/common.h
index ef97b150aa3..280df6d08f8 100644
--- a/include/common.h
+++ b/include/common.h
@@ -993,4 +993,11 @@ int do_raw_read(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]);
 # include <environment.h>
 #endif
 
+/*Boot Device Defining for Auto BootArguments Saving*/
+#define UNKNOWN_BOOT_DEV       0
+#define SPI_BOOT_DEV           1
+#define MMC_BOOT_DEV           2
+#define SD_BOOT_DEV            3
+#define SATA_BOOT_DEV          4
+
 #endif	/* __COMMON_H_ */
diff --git a/include/configs/mx6_iwg15_common.h b/include/configs/mx6_iwg15_common.h
new file mode 100644
index 00000000000..a3177f78249
--- /dev/null
+++ b/include/configs/mx6_iwg15_common.h
@@ -0,0 +1,331 @@
+/*
+ * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2
+ * as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+/*
+ * @file mx6_iwg15m_common.h
+ *
+ * @brief Common Config File for iMx6x base iwave boards
+ *
+ * @ingroup High level Configuration
+ */
+
+
+#ifndef __MX6_IWG15_COMMON_CONFIG_H
+#define __MX6_IWG15_COMMON_CONFIG_H
+
+#define CONFIG_MX6_IWG15
+#define CONFIG_CMD_IMX_DOWNLOAD_MODE
+
+#define CONFIG_SYS_L2_PL310
+#define CONFIG_SYS_CACHELINE_SIZE       32
+
+/* uncomment for SECURE mode support */
+/* #define CONFIG_SECURE_BOOT */
+
+#ifdef CONFIG_SECURE_BOOT
+#ifndef CONFIG_CSF_SIZE
+#define CONFIG_CSF_SIZE 0x4000
+#endif
+#endif
+
+#define CONFIG_IMX_THERMAL
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN		(16 * SZ_1M)
+
+#ifdef CONFIG_CMD_FUSE
+#define CONFIG_MXC_OCOTP
+#endif
+
+/* MMC Configs */
+#define CONFIG_FSL_ESDHC
+#define CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR      0
+
+#define CONFIG_DYNAMIC_MMC_DEVNO
+#define CONFIG_BOUNCE_BUFFER
+
+#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
+
+#define CONFIG_MII
+#define IMX_FEC_BASE			ENET_BASE_ADDR
+#define CONFIG_FEC_XCV_TYPE		RGMII
+#define CONFIG_ETHPRIME			"FEC"
+#define CONFIG_FEC_MXC_PHYADDR		0xFF
+#define CONFIG_PHY_MICREL
+#define CONFIG_PHY_MICREL_KSZ9021
+#define CONFIG_PHY_MICREL_KSZ9031
+
+/* allow to overwrite serial and ethaddr */
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_CONS_INDEX              1
+#define CONFIG_BAUDRATE                        115200
+
+#define CONFIG_CMD_BMODE
+#undef CONFIG_CMD_SETEXPR
+#undef CONFIG_CMD_IMLS
+
+#define CONFIG_LOADADDR                        0x12000000
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
+
+#ifdef CONFIG_MFG
+#define CONFIG_MFG_ENV_SETTINGS \
+       "mfgtool_args=setenv bootargs console=" CONFIG_CONSOLE_DEV ",115200 " \
+               "rdinit=/linuxrc " \
+               "g_mass_storage.stall=0 g_mass_storage.removable=1 " \
+               "g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\
+               "g_mass_storage.iSerialNumber=\"\" "\
+               "enable_wait_mode=off "\
+                "\0" \
+               "initrd_addr=0x12C00000\0" \
+               "initrd_high=0xffffffff\0" \
+                "bootcmd_mfg=run mfgtool_args;bootz ${loadaddr} ${initrd_addr} ${fdt_addr};\0" \
+                "bootcmd_mfg_pmic=run mfgtool_args;bootz ${loadaddr} ${initrd_addr} ${fdt_addr_pmic};\0" \
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+               CONFIG_MFG_ENV_SETTINGS \
+               "fdt_addr=0x18000000\0" \
+               "fdt_addr_pmic=0x1A000000\0" \
+               "fdt_high=0xffffffff\0" \
+               "uboot_ldo_bypass=1\0" \
+                "ethaddr=00:01:02:03:04:05\0" \
+               "\0" 
+#else
+
+#define COMMON_CONFIG_EXTRA_ENV_SETTINGS \
+        "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+        "uboot_ldo_bypass=1\0" \
+        "fdtforce=0\0" \
+        "fdt_check=if test ${fdtforce} = \"0\"; then dynamicfdt;fi;\0" \
+        "fdt_addr=0x18000000\0" \
+        "fdt_high=0xffffffff\0"   \
+               "ethaddr=00:01:02:03:04:05\0" \
+                "kernel=zImage\0" \
+                "bootargs_base=console="CONFIG_CONSOLE_DEV",115200n8\0" \
+                "bootcmd_net=dhcp;run fdt_check;tftpboot ${loadaddr} ${serverip}:${kernel};tftpboot ${fdt_addr} ${serverip}:${fdt_file};" \
+                        "run bootargs_net;bootz ${loadaddr} - ${fdt_addr}\0" \
+                "bootargs_net=setenv bootargs ${bootargs_base} " \
+                        "root=/dev/nfs ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp ${lcd} ${hdmi}\0" \
+
+#ifdef CONFIG_TARGET_MX6_IWG15M_SM
+#define CONFIG_EXTRA_ENV_SETTINGS \
+                COMMON_CONFIG_EXTRA_ENV_SETTINGS \
+                "bootargs_mmc=setenv bootargs ${bootargs_base} " \
+                        "root=/dev/mmcblk1p2 rootwait rw ${lcd} ${hdmi}\0" \
+                "bootcmd_mmc=run bootargs_mmc;run fdt_check;mmc dev 1;" \
+                        "fatload mmc 1 ${loadaddr} ${kernel};fatload mmc 1 ${fdt_addr} ${fdt_file};bootz ${loadaddr} - ${fdt_addr}\0" \
+               "bootcmd=run bootcmd_mmc\0" \
+        "\0"   
+#else                
+#define CONFIG_EXTRA_ENV_SETTINGS \
+                COMMON_CONFIG_EXTRA_ENV_SETTINGS \
+		"bootargs_mmc=setenv bootargs ${bootargs_base} " \
+                        "root=/dev/mmcblk2p2 rootwait rw ${lcd} ${hdmi}\0" \
+                "bootcmd_mmc=run bootargs_mmc;run fdt_check;mmc dev 2;" \
+                        "fatload mmc 2 ${loadaddr} ${kernel};fatload mmc 2 ${fdt_addr} ${fdt_file};bootz ${loadaddr} - ${fdt_addr}\0" \
+               "bootcmd=run bootcmd_mmc\0" \
+	"\0"
+#endif 
+
+#define CONFIG_EXTRA_ENV_SETTINGS_SATA \
+                COMMON_CONFIG_EXTRA_ENV_SETTINGS \
+                "bootargs_sata=setenv bootargs ${bootargs_base} " \
+                        "root=/dev/sda2 rootwait rw ${lcd} ${hdmi}\0" \
+                "bootcmd_sata=run bootargs_sata;run fdt_check;sata init;" \
+                        "fatload sata 0 ${loadaddr} ${kernel};fatload sata 0 ${fdt_addr} ${fdt_file};bootz ${loadaddr} - ${fdt_addr}\0" \
+                "bootcmd=run bootcmd_sata\0" \
+        "\0" 
+
+#ifdef CONFIG_TARGET_MX6_IWG15M_SM
+#define CONFIG_EXTRA_ENV_SETTINGS_MSD \
+                COMMON_CONFIG_EXTRA_ENV_SETTINGS \
+                "bootargs_msd=setenv bootargs ${bootargs_base} " \
+                        "root=/dev/mmcblk0p2 rootwait rw ${lcd} ${hdmi}\0" \
+                "bootcmd_msd=run bootargs_msd;run fdt_check;mmc dev 0;" \
+                        "fatload mmc 0 ${loadaddr} ${kernel};fatload mmc 0 ${fdt_addr} ${fdt_file};bootz ${loadaddr} - ${fdt_addr}\0" \
+                "bootcmd=run bootcmd_msd\0" \
+        "\0"
+#else
+#define CONFIG_EXTRA_ENV_SETTINGS_MSD \
+                COMMON_CONFIG_EXTRA_ENV_SETTINGS \
+                "bootargs_msd=setenv bootargs ${bootargs_base} " \
+                        "root=/dev/mmcblk1p2 rootwait rw ${lcd} ${hdmi}\0" \
+                "bootcmd_msd=run bootargs_msd;run fdt_check;mmc dev 1;" \
+                        "fatload mmc 1 ${loadaddr} ${kernel};fatload mmc 1 ${fdt_addr} ${fdt_file};bootz ${loadaddr} - ${fdt_addr}\0" \
+                "bootcmd=run bootcmd_msd\0" \
+        "\0"
+#endif
+
+#define CONFIG_EXTRA_ENV_SETTINGS_SSD \
+                COMMON_CONFIG_EXTRA_ENV_SETTINGS \
+                "bootargs_ssd=setenv bootargs ${bootargs_base} " \
+                        "root=/dev/mmcblk0p2 rootwait rw ${lcd} ${hdmi}\0" \
+                "bootcmd_ssd=run bootargs_ssd;run fdt_check;mmc dev 0;" \
+                        "fatload mmc 0 ${loadaddr} ${kernel};fatload mmc 0 ${fdt_addr} ${fdt_file};bootz ${loadaddr} - ${fdt_addr}\0" \
+                "bootcmd=run bootcmd_ssd\0" \
+        "\0" 
+
+#ifdef CONFIG_TARGET_MX6_IWG15M_SM
+#define CONFIG_EXTRA_ENV_SETTINGS_EMMC \
+                COMMON_CONFIG_EXTRA_ENV_SETTINGS \
+                "bootargs_mmc=setenv bootargs ${bootargs_base} " \
+                        "root=/dev/mmcblk1p2 rootwait rw ${lcd} ${hdmi}\0" \
+                "bootcmd_mmc=run bootargs_mmc;run fdt_check;mmc dev 1;" \
+                        "fatload mmc 1 ${loadaddr} ${kernel};fatload mmc 1 ${fdt_addr} ${fdt_file};bootz ${loadaddr} - ${fdt_addr}\0" \
+                "bootcmd=run bootcmd_mmc\0" \
+        "\0"
+
+#else
+#define CONFIG_EXTRA_ENV_SETTINGS_EMMC \
+                COMMON_CONFIG_EXTRA_ENV_SETTINGS \
+                "bootargs_mmc=setenv bootargs ${bootargs_base} " \
+                        "root=/dev/mmcblk2p2 rootwait rw ${lcd} ${hdmi}\0" \
+                "bootcmd_mmc=run bootargs_mmc;run fdt_check;mmc dev 2;" \
+                        "fatload mmc 2 ${loadaddr} ${kernel};fatload mmc 2 ${fdt_addr} ${fdt_file};bootz ${loadaddr} - ${fdt_addr}\0" \
+                "bootcmd=run bootcmd_mmc\0" \
+        "\0"
+
+#endif
+
+#endif
+
+#define CONFIG_ARP_TIMEOUT     200UL
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_LONGHELP
+#define CONFIG_SYS_HUSH_PARSER
+#define CONFIG_SYS_PROMPT_HUSH_PS2     "> "
+
+#define CONFIG_AUTO_COMPLETE
+
+/* Print Buffer Size */
+#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
+#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
+
+#define CONFIG_SYS_MEMTEST_START       0x10000000
+#define CONFIG_SYS_MEMTEST_END         0x10010000
+#define CONFIG_SYS_MEMTEST_SCRATCH     0x10800000
+
+#define CONFIG_SYS_LOAD_ADDR           CONFIG_LOADADDR
+#define CONFIG_SYS_HZ                  1000
+
+#define CONFIG_STACKSIZE               (128 * 1024)
+
+/* Physical Memory Map */
+#define CONFIG_NR_DRAM_BANKS           1
+#define PHYS_SDRAM                     MMDC0_ARB_BASE_ADDR
+
+#define PHYS_SDRAM_SIZE                (1u * 1024 * 1024 * 1024)
+#define PHYS_SDRAM_SIZE_512MB          (512 * 1024 * 1024)
+#define CONFIG_SYS_SDRAM_BASE          PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR       IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE       IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* FLASH and environment organization */
+#define CONFIG_SYS_NO_FLASH
+
+#define CONFIG_FSL_ENV_IN_DYNAMIC
+#define CONFIG_ENV_SIZE			(8 * 1024)
+#define CONFIG_ENV_SECT_SIZE            (64 * 1024)
+#ifndef CONFIG_MFG 
+#if defined(CONFIG_FSL_ENV_IN_DYNAMIC)
+        #define CONFIG_ENV_IS_IN_DYNAMIC        1
+        #define CONFIG_SATA_ENV_DEV             0
+        #define CONFIG_ENV_OFFSET               (768 * 1024)
+        #define CONFIG_ENV_SECT_SIZE            (64 * 1024)
+        #define CONFIG_SYS_USE_SPINOR
+        #define CONFIG_ENV_SPI_BUS              CONFIG_SF_DEFAULT_BUS
+        #define CONFIG_ENV_SPI_CS               CONFIG_SF_DEFAULT_CS
+        #define CONFIG_ENV_SPI_MODE             CONFIG_SF_DEFAULT_MODE
+        #define CONFIG_ENV_SPI_MAX_HZ           CONFIG_SF_DEFAULT_SPEED
+        #define CONFIG_SYS_DCACHE_OFF
+#else
+        #define CONFIG_ENV_IS_NOWHERE   1
+#endif
+#endif
+
+#ifndef CONFIG_SYS_NOSMP
+#define CONFIG_SYS_NOSMP
+#endif
+
+#define CONFIG_CMD_SATA
+
+#ifdef CONFIG_CMD_SATA
+#define CONFIG_DWC_AHSATA
+#define CONFIG_SYS_SATA_MAX_DEVICE	1
+#define CONFIG_DWC_AHSATA_PORT_ID	0
+#define CONFIG_DWC_AHSATA_BASE_ADDR	SATA_ARB_BASE_ADDR
+#define CONFIG_LBA48
+#define CONFIG_LIBATA
+#endif
+
+#ifdef CONFIG_SYS_USE_SPINOR
+#define CONFIG_CMD_SF
+#define CONFIG_SPI_FLASH
+#define CONFIG_SPI_FLASH_SST
+#define CONFIG_MXC_SPI
+#define CONFIG_SF_DEFAULT_BUS  0
+#define CONFIG_SF_DEFAULT_SPEED 20000000
+#define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
+#endif
+
+
+/* I2C Configs */
+#define CONFIG_SYS_I2C
+#define CONFIG_HARD_I2C         1
+#define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus 1 */
+#define CONFIG_SYS_I2C_MXC_I2C2		/* enable I2C bus 2 */
+#define CONFIG_SYS_I2C_MXC_I2C3		/* enable I2C bus 3 */
+#ifdef CONFIG_TARGET_MX6_IWG15M_SM
+#define CONFIG_SYS_I2C_BASE             I2C1_BASE_ADDR
+#else
+#define CONFIG_SYS_I2C_BASE             I2C2_BASE_ADDR
+#endif
+#define CONFIG_SYS_I2C_SPEED		100000
+#define CONFIG_SYS_I2C_SLAVE            0x8
+
+/* PMIC */
+#define CONFIG_POWER
+#define CONFIG_POWER_I2C
+#define CONFIG_POWER_PFUZE100
+#define CONFIG_POWER_PFUZE100_I2C_ADDR	0x08
+
+#ifndef CONFIG_SYS_DCACHE_OFF
+#define CONFIG_CMD_CACHE
+#endif
+
+/* Framebuffer */
+#undef CONFIG_VIDEO
+#undef CONFIG_VIDEO_IPUV3
+#undef CONFIG_CFB_CONSOLE
+#undef CONFIG_VGA_AS_SINGLE_DEVICE
+#undef CONFIG_SYS_CONSOLE_IS_IN_ENV
+#undef CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
+#undef CONFIG_VIDEO_BMP_RLE8
+#undef CONFIG_SPLASH_SCREEN
+#undef CONFIG_SPLASH_SCREEN_ALIGN
+#undef CONFIG_BMP_16BPP
+#undef CONFIG_VIDEO_LOGO
+#undef CONFIG_VIDEO_BMP_LOGO
+#undef CONFIG_IMX_HDMI
+#undef CONFIG_IMX_VIDEO_SKIP
+#endif                         /* __MX6_IWG15M_COMMON_CONFIG_H */
diff --git a/include/configs/mx6_iwg15m_sm.h b/include/configs/mx6_iwg15m_sm.h
new file mode 100644
index 00000000000..033ef58b2ba
--- /dev/null
+++ b/include/configs/mx6_iwg15m_sm.h
@@ -0,0 +1,109 @@
+/*
+ * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 3
+ * as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; If not, see <http://www.gnu.org/licenses/>.
+*/
+
+#ifndef __MX6_IWG15M_SM_CONFIG_H
+#define __MX6_IWG15M_SM_CONFIG_H
+
+#include <asm/arch/imx-regs.h>
+#include <asm/imx-common/gpio.h>
+
+#ifdef CONFIG_SPL
+#define CONFIG_SPL_LIBCOMMON_SUPPORT
+#define CONFIG_SPL_MMC_SUPPORT
+#include "imx6_spl.h"
+#endif
+
+#define CONFIG_MXC_UART_BASE	UART2_BASE
+#define CONFIG_CONSOLE_DEV		"ttymxc1"
+
+#include "mx6_iwg15_common.h"
+#include "mx6_common.h"
+
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#define CONFIG_SYS_MMC_ENV_DEV		1	/* SDHC3 */
+#define CONFIG_SYS_MMC_ENV_PART                0       /* user partition */
+
+#ifdef CONFIG_SYS_PROMPT
+#undef CONFIG_SYS_PROMPT
+#endif
+#define CONFIG_SYS_PROMPT              "iWave-G15 > "
+
+#ifdef CONFIG_SYS_USE_SPINOR
+#define CONFIG_SF_DEFAULT_CS   0
+#endif
+
+/*
+ * imx6 q/dl/solo pcie would be failed to work properly in kernel, if
+ * the pcie module is iniialized/enumerated both in uboot and linux
+ * kernel.
+ * rootcause:imx6 q/dl/solo pcie don't have the reset mechanism.
+ * it is only be RESET by the POR. So, the pcie module only be
+ * initialized/enumerated once in one POR.
+ * Set to use pcie in kernel defaultly, mask the pcie config here.
+ * Remove the mask freely, if the uboot pcie functions, rather than
+ * the kernel's, are required.
+ */
+/* #define CONFIG_CMD_PCI */
+#ifdef CONFIG_CMD_PCI
+#define CONFIG_PCI
+#define CONFIG_PCI_PNP
+#define CONFIG_PCI_SCAN_SHOW
+#define CONFIG_PCIE_IMX
+#define CONFIG_PCIE_IMX_PERST_GPIO	IMX_GPIO_NR(7, 12)
+#define CONFIG_PCIE_IMX_POWER_GPIO	IMX_GPIO_NR(3, 19)
+#endif
+
+#define BSP_VERSION             "iW-PREPZ-SC-01-R3.0-REL1.0-Linux4.1.15"
+
+/* PMIC */
+#define CONFIG_POWER
+#define CONFIG_POWER_I2C
+#define CONFIG_POWER_PFUZE100
+#define CONFIG_POWER_PFUZE100_I2C_ADDR	0x08
+
+/* USB Configs */
+#ifdef CONFIG_CMD_USB
+#define CONFIG_USB_EHCI
+#define CONFIG_USB_EHCI_MX6
+#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
+#define CONFIG_USB_HOST_ETHER
+#define CONFIG_USB_ETHER_ASIX
+#define CONFIG_MXC_USB_PORTSC		(PORT_PTS_UTMI | PORT_PTS_PTW)
+#define CONFIG_MXC_USB_FLAGS		0
+#define CONFIG_USB_MAX_CONTROLLER_COUNT	2 /* Enabled USB controller number */
+#endif
+
+/*#define CONFIG_SPLASH_SCREEN*/
+
+/*
+ * SPLASH SCREEN Configs
+ */
+#if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
+	/*
+	 * Framebuffer and LCD
+	 */
+	#define CONFIG_CMD_BMP
+	#define CONFIG_LCD
+	#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+	#undef LCD_TEST_PATTERN
+	/* #define CONFIG_SPLASH_IS_IN_MMC			1 */
+	#define LCD_BPP					LCD_MONOCHROME
+	/* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
+
+	#define CONFIG_WAVEFORM_BUF_SIZE		0x200000
+#endif /* CONFIG_SPLASH_SCREEN && CONFIG_MXC_EPDC */
+
+#endif                         /* __MX6_IWG15M_SM_CONFIG_H */
diff --git a/include/configs/mx6_iwg15m_sm_mfg.h b/include/configs/mx6_iwg15m_sm_mfg.h
new file mode 100644
index 00000000000..9135f0d5323
--- /dev/null
+++ b/include/configs/mx6_iwg15m_sm_mfg.h
@@ -0,0 +1,90 @@
+/*
+ * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2
+ * as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+ 
+/*
+ * @file mx6_iwg15m_sm_mfg.h 
+ *
+ * @brief MFG Config file for iwaves iMx6x SM SOMs
+ *
+ * @ingroup High level Configration file
+ */
+
+#ifndef __MX6_IWG15M_CONFIG_H
+#define __MX6_IWG15M_CONFIG_H
+
+#define CONFIG_MXC_UART_BASE	UART2_BASE
+#define CONFIG_CONSOLE_DEV		"ttymxc1"
+#define CONFIG_MFG
+
+#include "mx6_iwg15_common.h"
+#include <asm/arch/imx-regs.h>
+#include <asm/imx-common/gpio.h>
+#include "mx6_common.h"
+
+/* USB Configs */
+#define CONFIG_USB_EHCI
+#define CONFIG_USB_EHCI_MX6
+#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
+#define CONFIG_USB_HOST_ETHER
+#define CONFIG_USB_ETHER_ASIX
+#define CONFIG_MXC_USB_PORTSC  (PORT_PTS_UTMI | PORT_PTS_PTW)
+#define CONFIG_MXC_USB_FLAGS   0
+#define CONFIG_USB_MAX_CONTROLLER_COUNT 2 /* Enabled USB controller number */
+
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#define CONFIG_SYS_MMC_ENV_DEV		1	/* SDHC3 */
+#define CONFIG_SYS_MMC_ENV_PART		0	/* user partition */
+
+#ifdef CONFIG_SYS_USE_SPINOR
+#define CONFIG_SF_DEFAULT_CS  		0 
+#endif
+
+#define BSP_VERSION		"iW-PREPZ-SC-01-R3.0-REL1.0-Linux4.1.15-MFG"
+
+/* PMIC */
+#define CONFIG_POWER
+#define CONFIG_POWER_I2C
+#define CONFIG_POWER_PFUZE100
+#define CONFIG_POWER_PFUZE100_I2C_ADDR  0x08
+
+#ifdef CONFIG_ENV_IS_IN_DYNAMIC
+#undef CONFIG_ENV_IS_IN_DYNAMIC
+#endif
+#define CONFIG_ENV_IS_NOWHERE 1
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+#undef CONFIG_USE_IMXIMG_PLUGIN
+#endif
+
+#ifdef CONFIG_BOOTDELAY
+#undef CONFIG_BOOTDELAY
+#endif
+#define CONFIG_BOOTDELAY 0
+
+#ifdef CONFIG_BOOTARGS
+#undef CONFIG_BOOTARGS
+#endif
+#define CONFIG_BOOTARGS "console=ttymxc1,115200 "\
+			"rdinit=/linuxrc "\
+			"enable_wait_mode=off"
+
+#ifdef CONFIG_BOOTCOMMAND
+#undef CONFIG_BOOTCOMMAND
+#endif
+#define CONFIG_BOOTCOMMAND      "bootm 0x12000000 0x12C00000 0x18000000"
+
+#endif                         /* __MX6_IWG15M_CONFIG_H */
diff --git a/include/env_default.h b/include/env_default.h
index ea6704a9729..73de3a9712d 100644
--- a/include/env_default.h
+++ b/include/env_default.h
@@ -10,6 +10,657 @@
 
 #include <env_callback.h>
 
+#if defined(CONFIG_MX6_IWG15) && !defined(CONFIG_MFG)
+#ifdef DEFAULT_ENV_INSTANCE_EMBEDDED
+env_t environment __PPCENV__ = {
+	ENV_CRC,	/* CRC Sum */
+#ifdef CONFIG_SYS_REDUNDAND_ENVIRONMENT
+	1,		/* Flags: valid */
+#endif
+	{
+#ifdef	CONFIG_ENV_CALLBACK_LIST_DEFAULT
+	ENV_CALLBACK_VAR "=" CONFIG_ENV_CALLBACK_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_ENV_FLAGS_LIST_DEFAULT
+	ENV_FLAGS_VAR "=" CONFIG_ENV_FLAGS_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_BOOTARGS
+	"bootargs="	CONFIG_BOOTARGS			"\0"
+#endif
+#ifdef	CONFIG_BOOTCOMMAND
+	"bootcmd="	CONFIG_BOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_RAMBOOTCOMMAND
+	"ramboot="	CONFIG_RAMBOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_NFSBOOTCOMMAND
+	"nfsboot="	CONFIG_NFSBOOTCOMMAND		"\0"
+#endif
+#if defined(CONFIG_BOOTDELAY) && (CONFIG_BOOTDELAY >= 0)
+	"bootdelay="	__stringify(CONFIG_BOOTDELAY)	"\0"
+#endif
+#if defined(CONFIG_BAUDRATE) && (CONFIG_BAUDRATE >= 0)
+	"baudrate="	__stringify(CONFIG_BAUDRATE)	"\0"
+#endif
+#ifdef	CONFIG_LOADS_ECHO
+	"loads_echo="	__stringify(CONFIG_LOADS_ECHO)	"\0"
+#endif
+#ifdef	CONFIG_ETHADDR
+	"ethaddr="	__stringify(CONFIG_ETHADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH1ADDR
+	"eth1addr="	__stringify(CONFIG_ETH1ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH2ADDR
+	"eth2addr="	__stringify(CONFIG_ETH2ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH3ADDR
+	"eth3addr="	__stringify(CONFIG_ETH3ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH4ADDR
+	"eth4addr="	__stringify(CONFIG_ETH4ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH5ADDR
+	"eth5addr="	__stringify(CONFIG_ETH5ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETHPRIME
+	"ethprime="	CONFIG_ETHPRIME			"\0"
+#endif
+#ifdef	CONFIG_IPADDR
+	"ipaddr="	__stringify(CONFIG_IPADDR)	"\0"
+#endif
+#ifdef	CONFIG_SERVERIP
+	"serverip="	__stringify(CONFIG_SERVERIP)	"\0"
+#endif
+#ifdef	CONFIG_SYS_AUTOLOAD
+	"autoload="	CONFIG_SYS_AUTOLOAD		"\0"
+#endif
+#ifdef	CONFIG_PREBOOT
+	"preboot="	CONFIG_PREBOOT			"\0"
+#endif
+#ifdef	CONFIG_ROOTPATH
+	"rootpath="	CONFIG_ROOTPATH			"\0"
+#endif
+#ifdef	CONFIG_GATEWAYIP
+	"gatewayip="	__stringify(CONFIG_GATEWAYIP)	"\0"
+#endif
+#ifdef	CONFIG_NETMASK
+	"netmask="	__stringify(CONFIG_NETMASK)	"\0"
+#endif
+#ifdef	CONFIG_HOSTNAME
+	"hostname="	__stringify(CONFIG_HOSTNAME)	"\0"
+#endif
+#ifdef	CONFIG_BOOTFILE
+	"bootfile="	CONFIG_BOOTFILE			"\0"
+#endif
+#ifdef	CONFIG_LOADADDR
+	"loadaddr="	__stringify(CONFIG_LOADADDR)	"\0"
+#endif
+#ifdef	CONFIG_CLOCKS_IN_MHZ
+	"clocks_in_mhz=1\0"
+#endif
+#if defined(CONFIG_PCI_BOOTDELAY) && (CONFIG_PCI_BOOTDELAY > 0)
+	"pcidelay="	__stringify(CONFIG_PCI_BOOTDELAY)"\0"
+#endif
+#ifdef	CONFIG_ENV_VARS_UBOOT_CONFIG
+	"arch="		CONFIG_SYS_ARCH			"\0"
+	"cpu="		CONFIG_SYS_CPU			"\0"
+	"board="	CONFIG_SYS_BOARD		"\0"
+	"board_name="	CONFIG_SYS_BOARD		"\0"
+#ifdef CONFIG_SYS_VENDOR
+	"vendor="	CONFIG_SYS_VENDOR		"\0"
+#endif
+#ifdef CONFIG_SYS_SOC
+	"soc="		CONFIG_SYS_SOC			"\0"
+#endif
+#endif
+#ifdef	CONFIG_EXTRA_ENV_SETTINGS
+	CONFIG_EXTRA_ENV_SETTINGS
+#endif
+	"\0"
+	}
+};
+
+#else
+
+#if defined(DEFAULT_ENV_INSTANCE_STATIC)
+static char default_environment_sata[] = {
+#else
+const uchar default_environment_sata[] = {
+#endif
+#ifdef	CONFIG_ENV_CALLBACK_LIST_DEFAULT
+	ENV_CALLBACK_VAR "=" CONFIG_ENV_CALLBACK_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_ENV_FLAGS_LIST_DEFAULT
+	ENV_FLAGS_VAR "=" CONFIG_ENV_FLAGS_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_BOOTARGS
+	"bootargs="	CONFIG_BOOTARGS			"\0"
+#endif
+#ifdef	CONFIG_BOOTCOMMAND
+	"bootcmd="	CONFIG_BOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_RAMBOOTCOMMAND
+	"ramboot="	CONFIG_RAMBOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_NFSBOOTCOMMAND
+	"nfsboot="	CONFIG_NFSBOOTCOMMAND		"\0"
+#endif
+#if defined(CONFIG_BOOTDELAY) && (CONFIG_BOOTDELAY >= 0)
+	"bootdelay="	__stringify(CONFIG_BOOTDELAY)	"\0"
+#endif
+#if defined(CONFIG_BAUDRATE) && (CONFIG_BAUDRATE >= 0)
+	"baudrate="	__stringify(CONFIG_BAUDRATE)	"\0"
+#endif
+#ifdef	CONFIG_LOADS_ECHO
+	"loads_echo="	__stringify(CONFIG_LOADS_ECHO)	"\0"
+#endif
+#ifdef	CONFIG_ETHADDR
+	"ethaddr="	__stringify(CONFIG_ETHADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH1ADDR
+	"eth1addr="	__stringify(CONFIG_ETH1ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH2ADDR
+	"eth2addr="	__stringify(CONFIG_ETH2ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH3ADDR
+	"eth3addr="	__stringify(CONFIG_ETH3ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH4ADDR
+	"eth4addr="	__stringify(CONFIG_ETH4ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH5ADDR
+	"eth5addr="	__stringify(CONFIG_ETH5ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETHPRIME
+	"ethprime="	CONFIG_ETHPRIME			"\0"
+#endif
+#ifdef	CONFIG_IPADDR
+	"ipaddr="	__stringify(CONFIG_IPADDR)	"\0"
+#endif
+#ifdef	CONFIG_SERVERIP
+	"serverip="	__stringify(CONFIG_SERVERIP)	"\0"
+#endif
+#ifdef	CONFIG_SYS_AUTOLOAD
+	"autoload="	CONFIG_SYS_AUTOLOAD		"\0"
+#endif
+#ifdef	CONFIG_PREBOOT
+	"preboot="	CONFIG_PREBOOT			"\0"
+#endif
+#ifdef	CONFIG_ROOTPATH
+	"rootpath="	CONFIG_ROOTPATH			"\0"
+#endif
+#ifdef	CONFIG_GATEWAYIP
+	"gatewayip="	__stringify(CONFIG_GATEWAYIP)	"\0"
+#endif
+#ifdef	CONFIG_NETMASK
+	"netmask="	__stringify(CONFIG_NETMASK)	"\0"
+#endif
+#ifdef	CONFIG_HOSTNAME
+	"hostname="	__stringify(CONFIG_HOSTNAME)	"\0"
+#endif
+#ifdef	CONFIG_BOOTFILE
+	"bootfile="	CONFIG_BOOTFILE			"\0"
+#endif
+#ifdef	CONFIG_LOADADDR
+	"loadaddr="	__stringify(CONFIG_LOADADDR)	"\0"
+#endif
+#ifdef	CONFIG_CLOCKS_IN_MHZ
+	"clocks_in_mhz=1\0"
+#endif
+#if defined(CONFIG_PCI_BOOTDELAY) && (CONFIG_PCI_BOOTDELAY > 0)
+	"pcidelay="	__stringify(CONFIG_PCI_BOOTDELAY)"\0"
+#endif
+#ifdef	CONFIG_ENV_VARS_UBOOT_CONFIG
+	"arch="		CONFIG_SYS_ARCH			"\0"
+	"cpu="		CONFIG_SYS_CPU			"\0"
+	"board="	CONFIG_SYS_BOARD		"\0"
+	"board_name="	CONFIG_SYS_BOARD		"\0"
+#ifdef CONFIG_SYS_VENDOR
+	"vendor="	CONFIG_SYS_VENDOR		"\0"
+#endif
+#ifdef CONFIG_SYS_SOC
+	"soc="		CONFIG_SYS_SOC			"\0"
+#endif
+#endif
+#ifdef	CONFIG_EXTRA_ENV_SETTINGS
+	CONFIG_EXTRA_ENV_SETTINGS_SATA
+#endif
+	"\0"
+};
+
+#if defined(DEFAULT_ENV_INSTANCE_STATIC)
+static char default_environment_msd[] = {
+#else
+const uchar default_environment_msd[] = {
+#endif
+#ifdef	CONFIG_ENV_CALLBACK_LIST_DEFAULT
+	ENV_CALLBACK_VAR "=" CONFIG_ENV_CALLBACK_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_ENV_FLAGS_LIST_DEFAULT
+	ENV_FLAGS_VAR "=" CONFIG_ENV_FLAGS_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_BOOTARGS
+	"bootargs="	CONFIG_BOOTARGS			"\0"
+#endif
+#ifdef	CONFIG_BOOTCOMMAND
+	"bootcmd="	CONFIG_BOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_RAMBOOTCOMMAND
+	"ramboot="	CONFIG_RAMBOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_NFSBOOTCOMMAND
+	"nfsboot="	CONFIG_NFSBOOTCOMMAND		"\0"
+#endif
+#if defined(CONFIG_BOOTDELAY) && (CONFIG_BOOTDELAY >= 0)
+	"bootdelay="	__stringify(CONFIG_BOOTDELAY)	"\0"
+#endif
+#if defined(CONFIG_BAUDRATE) && (CONFIG_BAUDRATE >= 0)
+	"baudrate="	__stringify(CONFIG_BAUDRATE)	"\0"
+#endif
+#ifdef	CONFIG_LOADS_ECHO
+	"loads_echo="	__stringify(CONFIG_LOADS_ECHO)	"\0"
+#endif
+#ifdef	CONFIG_ETHADDR
+	"ethaddr="	__stringify(CONFIG_ETHADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH1ADDR
+	"eth1addr="	__stringify(CONFIG_ETH1ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH2ADDR
+	"eth2addr="	__stringify(CONFIG_ETH2ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH3ADDR
+	"eth3addr="	__stringify(CONFIG_ETH3ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH4ADDR
+	"eth4addr="	__stringify(CONFIG_ETH4ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH5ADDR
+	"eth5addr="	__stringify(CONFIG_ETH5ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETHPRIME
+	"ethprime="	CONFIG_ETHPRIME			"\0"
+#endif
+#ifdef	CONFIG_IPADDR
+	"ipaddr="	__stringify(CONFIG_IPADDR)	"\0"
+#endif
+#ifdef	CONFIG_SERVERIP
+	"serverip="	__stringify(CONFIG_SERVERIP)	"\0"
+#endif
+#ifdef	CONFIG_SYS_AUTOLOAD
+	"autoload="	CONFIG_SYS_AUTOLOAD		"\0"
+#endif
+#ifdef	CONFIG_PREBOOT
+	"preboot="	CONFIG_PREBOOT			"\0"
+#endif
+#ifdef	CONFIG_ROOTPATH
+	"rootpath="	CONFIG_ROOTPATH			"\0"
+#endif
+#ifdef	CONFIG_GATEWAYIP
+	"gatewayip="	__stringify(CONFIG_GATEWAYIP)	"\0"
+#endif
+#ifdef	CONFIG_NETMASK
+	"netmask="	__stringify(CONFIG_NETMASK)	"\0"
+#endif
+#ifdef	CONFIG_HOSTNAME
+	"hostname="	__stringify(CONFIG_HOSTNAME)	"\0"
+#endif
+#ifdef	CONFIG_BOOTFILE
+	"bootfile="	CONFIG_BOOTFILE			"\0"
+#endif
+#ifdef	CONFIG_LOADADDR
+	"loadaddr="	__stringify(CONFIG_LOADADDR)	"\0"
+#endif
+#ifdef	CONFIG_CLOCKS_IN_MHZ
+	"clocks_in_mhz=1\0"
+#endif
+#if defined(CONFIG_PCI_BOOTDELAY) && (CONFIG_PCI_BOOTDELAY > 0)
+	"pcidelay="	__stringify(CONFIG_PCI_BOOTDELAY)"\0"
+#endif
+#ifdef	CONFIG_ENV_VARS_UBOOT_CONFIG
+	"arch="		CONFIG_SYS_ARCH			"\0"
+	"cpu="		CONFIG_SYS_CPU			"\0"
+	"board="	CONFIG_SYS_BOARD		"\0"
+	"board_name="	CONFIG_SYS_BOARD		"\0"
+#ifdef CONFIG_SYS_VENDOR
+	"vendor="	CONFIG_SYS_VENDOR		"\0"
+#endif
+#ifdef CONFIG_SYS_SOC
+	"soc="		CONFIG_SYS_SOC			"\0"
+#endif
+#endif
+#ifdef	CONFIG_EXTRA_ENV_SETTINGS
+	CONFIG_EXTRA_ENV_SETTINGS_MSD
+#endif
+	"\0"
+};
+
+#if defined(DEFAULT_ENV_INSTANCE_STATIC)
+static char default_environment_ssd[] = {
+#else
+const uchar default_environment_ssd[] = {
+#endif
+#ifdef	CONFIG_ENV_CALLBACK_LIST_DEFAULT
+	ENV_CALLBACK_VAR "=" CONFIG_ENV_CALLBACK_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_ENV_FLAGS_LIST_DEFAULT
+	ENV_FLAGS_VAR "=" CONFIG_ENV_FLAGS_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_BOOTARGS
+	"bootargs="	CONFIG_BOOTARGS			"\0"
+#endif
+#ifdef	CONFIG_BOOTCOMMAND
+	"bootcmd="	CONFIG_BOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_RAMBOOTCOMMAND
+	"ramboot="	CONFIG_RAMBOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_NFSBOOTCOMMAND
+	"nfsboot="	CONFIG_NFSBOOTCOMMAND		"\0"
+#endif
+#if defined(CONFIG_BOOTDELAY) && (CONFIG_BOOTDELAY >= 0)
+	"bootdelay="	__stringify(CONFIG_BOOTDELAY)	"\0"
+#endif
+#if defined(CONFIG_BAUDRATE) && (CONFIG_BAUDRATE >= 0)
+	"baudrate="	__stringify(CONFIG_BAUDRATE)	"\0"
+#endif
+#ifdef	CONFIG_LOADS_ECHO
+	"loads_echo="	__stringify(CONFIG_LOADS_ECHO)	"\0"
+#endif
+#ifdef	CONFIG_ETHADDR
+	"ethaddr="	__stringify(CONFIG_ETHADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH1ADDR
+	"eth1addr="	__stringify(CONFIG_ETH1ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH2ADDR
+	"eth2addr="	__stringify(CONFIG_ETH2ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH3ADDR
+	"eth3addr="	__stringify(CONFIG_ETH3ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH4ADDR
+	"eth4addr="	__stringify(CONFIG_ETH4ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH5ADDR
+	"eth5addr="	__stringify(CONFIG_ETH5ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETHPRIME
+	"ethprime="	CONFIG_ETHPRIME			"\0"
+#endif
+#ifdef	CONFIG_IPADDR
+	"ipaddr="	__stringify(CONFIG_IPADDR)	"\0"
+#endif
+#ifdef	CONFIG_SERVERIP
+	"serverip="	__stringify(CONFIG_SERVERIP)	"\0"
+#endif
+#ifdef	CONFIG_SYS_AUTOLOAD
+	"autoload="	CONFIG_SYS_AUTOLOAD		"\0"
+#endif
+#ifdef	CONFIG_PREBOOT
+	"preboot="	CONFIG_PREBOOT			"\0"
+#endif
+#ifdef	CONFIG_ROOTPATH
+	"rootpath="	CONFIG_ROOTPATH			"\0"
+#endif
+#ifdef	CONFIG_GATEWAYIP
+	"gatewayip="	__stringify(CONFIG_GATEWAYIP)	"\0"
+#endif
+#ifdef	CONFIG_NETMASK
+	"netmask="	__stringify(CONFIG_NETMASK)	"\0"
+#endif
+#ifdef	CONFIG_HOSTNAME
+	"hostname="	__stringify(CONFIG_HOSTNAME)	"\0"
+#endif
+#ifdef	CONFIG_BOOTFILE
+	"bootfile="	CONFIG_BOOTFILE			"\0"
+#endif
+#ifdef	CONFIG_LOADADDR
+	"loadaddr="	__stringify(CONFIG_LOADADDR)	"\0"
+#endif
+#ifdef	CONFIG_CLOCKS_IN_MHZ
+	"clocks_in_mhz=1\0"
+#endif
+#if defined(CONFIG_PCI_BOOTDELAY) && (CONFIG_PCI_BOOTDELAY > 0)
+	"pcidelay="	__stringify(CONFIG_PCI_BOOTDELAY)"\0"
+#endif
+#ifdef	CONFIG_ENV_VARS_UBOOT_CONFIG
+	"arch="		CONFIG_SYS_ARCH			"\0"
+	"cpu="		CONFIG_SYS_CPU			"\0"
+	"board="	CONFIG_SYS_BOARD		"\0"
+	"board_name="	CONFIG_SYS_BOARD		"\0"
+#ifdef CONFIG_SYS_VENDOR
+	"vendor="	CONFIG_SYS_VENDOR		"\0"
+#endif
+#ifdef CONFIG_SYS_SOC
+	"soc="		CONFIG_SYS_SOC			"\0"
+#endif
+#endif
+#ifdef	CONFIG_EXTRA_ENV_SETTINGS
+	CONFIG_EXTRA_ENV_SETTINGS_SSD
+#endif
+	"\0"
+};
+
+#if defined(DEFAULT_ENV_INSTANCE_STATIC)
+static char default_environment_emmc[] = {
+#else
+const uchar default_environment_emmc[] = {
+#endif
+#ifdef	CONFIG_ENV_CALLBACK_LIST_DEFAULT
+	ENV_CALLBACK_VAR "=" CONFIG_ENV_CALLBACK_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_ENV_FLAGS_LIST_DEFAULT
+	ENV_FLAGS_VAR "=" CONFIG_ENV_FLAGS_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_BOOTARGS
+	"bootargs="	CONFIG_BOOTARGS			"\0"
+#endif
+#ifdef	CONFIG_BOOTCOMMAND
+	"bootcmd="	CONFIG_BOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_RAMBOOTCOMMAND
+	"ramboot="	CONFIG_RAMBOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_NFSBOOTCOMMAND
+	"nfsboot="	CONFIG_NFSBOOTCOMMAND		"\0"
+#endif
+#if defined(CONFIG_BOOTDELAY) && (CONFIG_BOOTDELAY >= 0)
+	"bootdelay="	__stringify(CONFIG_BOOTDELAY)	"\0"
+#endif
+#if defined(CONFIG_BAUDRATE) && (CONFIG_BAUDRATE >= 0)
+	"baudrate="	__stringify(CONFIG_BAUDRATE)	"\0"
+#endif
+#ifdef	CONFIG_LOADS_ECHO
+	"loads_echo="	__stringify(CONFIG_LOADS_ECHO)	"\0"
+#endif
+#ifdef	CONFIG_ETHADDR
+	"ethaddr="	__stringify(CONFIG_ETHADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH1ADDR
+	"eth1addr="	__stringify(CONFIG_ETH1ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH2ADDR
+	"eth2addr="	__stringify(CONFIG_ETH2ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH3ADDR
+	"eth3addr="	__stringify(CONFIG_ETH3ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH4ADDR
+	"eth4addr="	__stringify(CONFIG_ETH4ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH5ADDR
+	"eth5addr="	__stringify(CONFIG_ETH5ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETHPRIME
+	"ethprime="	CONFIG_ETHPRIME			"\0"
+#endif
+#ifdef	CONFIG_IPADDR
+	"ipaddr="	__stringify(CONFIG_IPADDR)	"\0"
+#endif
+#ifdef	CONFIG_SERVERIP
+	"serverip="	__stringify(CONFIG_SERVERIP)	"\0"
+#endif
+#ifdef	CONFIG_SYS_AUTOLOAD
+	"autoload="	CONFIG_SYS_AUTOLOAD		"\0"
+#endif
+#ifdef	CONFIG_PREBOOT
+	"preboot="	CONFIG_PREBOOT			"\0"
+#endif
+#ifdef	CONFIG_ROOTPATH
+	"rootpath="	CONFIG_ROOTPATH			"\0"
+#endif
+#ifdef	CONFIG_GATEWAYIP
+	"gatewayip="	__stringify(CONFIG_GATEWAYIP)	"\0"
+#endif
+#ifdef	CONFIG_NETMASK
+	"netmask="	__stringify(CONFIG_NETMASK)	"\0"
+#endif
+#ifdef	CONFIG_HOSTNAME
+	"hostname="	__stringify(CONFIG_HOSTNAME)	"\0"
+#endif
+#ifdef	CONFIG_BOOTFILE
+	"bootfile="	CONFIG_BOOTFILE			"\0"
+#endif
+#ifdef	CONFIG_LOADADDR
+	"loadaddr="	__stringify(CONFIG_LOADADDR)	"\0"
+#endif
+#ifdef	CONFIG_CLOCKS_IN_MHZ
+	"clocks_in_mhz=1\0"
+#endif
+#if defined(CONFIG_PCI_BOOTDELAY) && (CONFIG_PCI_BOOTDELAY > 0)
+	"pcidelay="	__stringify(CONFIG_PCI_BOOTDELAY)"\0"
+#endif
+#ifdef	CONFIG_ENV_VARS_UBOOT_CONFIG
+	"arch="		CONFIG_SYS_ARCH			"\0"
+	"cpu="		CONFIG_SYS_CPU			"\0"
+	"board="	CONFIG_SYS_BOARD		"\0"
+	"board_name="	CONFIG_SYS_BOARD		"\0"
+#ifdef CONFIG_SYS_VENDOR
+	"vendor="	CONFIG_SYS_VENDOR		"\0"
+#endif
+#ifdef CONFIG_SYS_SOC
+	"soc="		CONFIG_SYS_SOC			"\0"
+#endif
+#endif
+#ifdef	CONFIG_EXTRA_ENV_SETTINGS
+	CONFIG_EXTRA_ENV_SETTINGS_EMMC
+#endif
+	"\0"
+};
+
+#if defined(DEFAULT_ENV_INSTANCE_STATIC)
+static char default_environment[] = {
+#else
+const uchar default_environment[] = {
+#endif
+#ifdef	CONFIG_ENV_CALLBACK_LIST_DEFAULT
+	ENV_CALLBACK_VAR "=" CONFIG_ENV_CALLBACK_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_ENV_FLAGS_LIST_DEFAULT
+	ENV_FLAGS_VAR "=" CONFIG_ENV_FLAGS_LIST_DEFAULT "\0"
+#endif
+#ifdef	CONFIG_BOOTARGS
+	"bootargs="	CONFIG_BOOTARGS			"\0"
+#endif
+#ifdef	CONFIG_BOOTCOMMAND
+	"bootcmd="	CONFIG_BOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_RAMBOOTCOMMAND
+	"ramboot="	CONFIG_RAMBOOTCOMMAND		"\0"
+#endif
+#ifdef	CONFIG_NFSBOOTCOMMAND
+	"nfsboot="	CONFIG_NFSBOOTCOMMAND		"\0"
+#endif
+#if defined(CONFIG_BOOTDELAY) && (CONFIG_BOOTDELAY >= 0)
+	"bootdelay="	__stringify(CONFIG_BOOTDELAY)	"\0"
+#endif
+#if defined(CONFIG_BAUDRATE) && (CONFIG_BAUDRATE >= 0)
+	"baudrate="	__stringify(CONFIG_BAUDRATE)	"\0"
+#endif
+#ifdef	CONFIG_LOADS_ECHO
+	"loads_echo="	__stringify(CONFIG_LOADS_ECHO)	"\0"
+#endif
+#ifdef	CONFIG_ETHADDR
+	"ethaddr="	__stringify(CONFIG_ETHADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH1ADDR
+	"eth1addr="	__stringify(CONFIG_ETH1ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH2ADDR
+	"eth2addr="	__stringify(CONFIG_ETH2ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH3ADDR
+	"eth3addr="	__stringify(CONFIG_ETH3ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH4ADDR
+	"eth4addr="	__stringify(CONFIG_ETH4ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETH5ADDR
+	"eth5addr="	__stringify(CONFIG_ETH5ADDR)	"\0"
+#endif
+#ifdef	CONFIG_ETHPRIME
+	"ethprime="	CONFIG_ETHPRIME			"\0"
+#endif
+#ifdef	CONFIG_IPADDR
+	"ipaddr="	__stringify(CONFIG_IPADDR)	"\0"
+#endif
+#ifdef	CONFIG_SERVERIP
+	"serverip="	__stringify(CONFIG_SERVERIP)	"\0"
+#endif
+#ifdef	CONFIG_SYS_AUTOLOAD
+	"autoload="	CONFIG_SYS_AUTOLOAD		"\0"
+#endif
+#ifdef	CONFIG_PREBOOT
+	"preboot="	CONFIG_PREBOOT			"\0"
+#endif
+#ifdef	CONFIG_ROOTPATH
+	"rootpath="	CONFIG_ROOTPATH			"\0"
+#endif
+#ifdef	CONFIG_GATEWAYIP
+	"gatewayip="	__stringify(CONFIG_GATEWAYIP)	"\0"
+#endif
+#ifdef	CONFIG_NETMASK
+	"netmask="	__stringify(CONFIG_NETMASK)	"\0"
+#endif
+#ifdef	CONFIG_HOSTNAME
+	"hostname="	__stringify(CONFIG_HOSTNAME)	"\0"
+#endif
+#ifdef	CONFIG_BOOTFILE
+	"bootfile="	CONFIG_BOOTFILE			"\0"
+#endif
+#ifdef	CONFIG_LOADADDR
+	"loadaddr="	__stringify(CONFIG_LOADADDR)	"\0"
+#endif
+#ifdef	CONFIG_CLOCKS_IN_MHZ
+	"clocks_in_mhz=1\0"
+#endif
+#if defined(CONFIG_PCI_BOOTDELAY) && (CONFIG_PCI_BOOTDELAY > 0)
+	"pcidelay="	__stringify(CONFIG_PCI_BOOTDELAY)"\0"
+#endif
+#ifdef	CONFIG_ENV_VARS_UBOOT_CONFIG
+	"arch="		CONFIG_SYS_ARCH			"\0"
+	"cpu="		CONFIG_SYS_CPU			"\0"
+	"board="	CONFIG_SYS_BOARD		"\0"
+	"board_name="	CONFIG_SYS_BOARD		"\0"
+#ifdef CONFIG_SYS_VENDOR
+	"vendor="	CONFIG_SYS_VENDOR		"\0"
+#endif
+#ifdef CONFIG_SYS_SOC
+	"soc="		CONFIG_SYS_SOC			"\0"
+#endif
+#endif
+#ifdef	CONFIG_EXTRA_ENV_SETTINGS
+	CONFIG_EXTRA_ENV_SETTINGS
+#endif
+	"\0"
+};
+#endif
+
+#else
+
 #ifdef DEFAULT_ENV_INSTANCE_EMBEDDED
 env_t environment __PPCENV__ = {
 	ENV_CRC,	/* CRC Sum */
@@ -112,3 +763,5 @@ const uchar default_environment[] = {
 	}
 #endif
 };
+
+#endif
diff --git a/include/micrel.h b/include/micrel.h
index 3e6b5312d85..d019234a224 100644
--- a/include/micrel.h
+++ b/include/micrel.h
@@ -15,6 +15,17 @@
 #define MII_KSZ9031_MOD_DATA_POST_INC_RW	0x8000
 #define MII_KSZ9031_MOD_DATA_POST_INC_W		0xC000
 
+#ifdef CONFIG_MX6_IWG15
+#define MII_KSZ9031_EXT_MMD_ADD_MASK            0x1F
+#define MII_KSZ9031_EXT_MMD_ADD1                0x01
+#define MII_KSZ9031_EXT_MMD_ADD2                0x02
+
+#define MII_KSZ9031_EXT_COMMON_CTRL             0x00
+#define MII_KSZ9031_EXT_STRAP_STATUS            0x01
+#define MII_KSZ9031_EXT_OP_STRAP_OVERRIDE       0x02
+#define MII_KSZ9031_EXT_OP_STRAP_STATUS         0x03
+#endif
+
 #define MII_KSZ9031_EXT_RGMII_CTRL_SIG_SKEW	0x4
 #define MII_KSZ9031_EXT_RGMII_RX_DATA_SKEW	0x5
 #define MII_KSZ9031_EXT_RGMII_TX_DATA_SKEW	0x6
diff --git a/include/mmc.h b/include/mmc.h
index 75b8e713f45..09c14bf0fa1 100644
--- a/include/mmc.h
+++ b/include/mmc.h
@@ -743,7 +743,9 @@ struct mmc *mmc_spi_init(uint bus, uint cs, uint speed, uint mode);
 void board_mmc_power_init(void);
 int board_mmc_init(bd_t *bis);
 int cpu_mmc_init(bd_t *bis);
+#ifndef CONFIG_MX6_IWG15
 int mmc_get_env_addr(struct mmc *mmc, int copy, u32 *env_addr);
+#endif
 int mmc_get_env_dev(void);
 int mmc_map_to_kernel_blk(int dev_no);
 
