//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324607
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_20
.address_size 64

	// .globl	_Z10withoutPosPKdS0_S0_PdS1_iiddd

.visible .entry _Z10withoutPosPKdS0_S0_PdS1_iiddd(
	.param .u64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_0,
	.param .u64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_1,
	.param .u64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_2,
	.param .u64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_3,
	.param .u64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_4,
	.param .u32 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_5,
	.param .u32 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_6,
	.param .f64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_7,
	.param .f64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_8,
	.param .f64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_9
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<21>;
	.reg .f64 	%fd<29>;
	.reg .s64 	%rd<22>;


	ld.param.u64 	%rd3, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_0];
	ld.param.u64 	%rd4, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_1];
	ld.param.u64 	%rd5, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_2];
	ld.param.u64 	%rd6, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_3];
	ld.param.u64 	%rd7, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_4];
	ld.param.u32 	%r10, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_5];
	ld.param.u32 	%r11, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_6];
	ld.param.f64 	%fd28, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_7];
	ld.param.f64 	%fd9, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_8];
	ld.param.f64 	%fd10, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_9];
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	setp.ge.s32	%p1, %r1, %r11;
	@%p1 bra 	BB0_8;

	mul.lo.s32 	%r19, %r1, %r10;
	add.s32 	%r15, %r10, -1;
	setp.lt.s32	%p2, %r15, 1;
	@%p2 bra 	BB0_8;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	cvt.rn.f64.s32	%fd11, %r19;
	mul.f64 	%fd12, %fd11, 0d4008000000000000;
	cvt.rzi.s32.f64	%r20, %fd12;
	abs.f64 	%fd1, %fd10;
	mov.f64 	%fd13, 0d3FF0000000000000;
	sub.f64 	%fd2, %fd13, %fd1;
	mov.u32 	%r18, 0;
	cvta.to.global.u64 	%rd12, %rd5;
	mov.f64 	%fd27, %fd28;

BB0_3:
	mov.u32 	%r4, %r18;
	mul.wide.s32 	%rd8, %r20, 8;
	add.s64 	%rd9, %rd2, %rd8;
	ld.global.f64 	%fd14, [%rd9];
	ld.global.f64 	%fd15, [%rd9+8];
	mul.f64 	%fd16, %fd1, %fd15;
	fma.rn.f64 	%fd17, %fd2, %fd14, %fd16;
	add.f64 	%fd18, %fd17, %fd9;
	add.f64 	%fd19, %fd27, %fd18;
	ld.global.f64 	%fd20, [%rd9+16];
	mul.f64 	%fd21, %fd15, %fd10;
	fma.rn.f64 	%fd22, %fd2, %fd20, %fd21;
	sub.f64 	%fd23, %fd22, %fd9;
	add.f64 	%fd24, %fd28, %fd23;
	add.s32 	%r18, %r4, 1;
	mul.wide.s32 	%rd10, %r4, 8;
	add.s64 	%rd11, %rd1, %rd10;
	add.s64 	%rd13, %rd12, %rd10;
	ld.global.f64 	%fd25, [%rd13+8];
	setp.lt.f64	%p3, %fd19, %fd25;
	selp.f64	%fd27, %fd25, %fd19, %p3;
	setp.lt.f64	%p4, %fd24, %fd25;
	selp.f64	%fd28, %fd25, %fd24, %p4;
	ld.global.f64 	%fd7, [%rd11+8];
	setp.gt.f64	%p5, %fd27, %fd7;
	add.s32 	%r19, %r19, 1;
	@%p5 bra 	BB0_7;

	setp.gt.f64	%p6, %fd28, %fd7;
	@%p6 bra 	BB0_6;

	add.s32 	%r20, %r20, 3;
	setp.lt.s32	%p7, %r18, %r15;
	@%p7 bra 	BB0_3;
	bra.uni 	BB0_8;

BB0_7:
	cvta.to.global.u64 	%rd18, %rd6;
	mul.wide.s32 	%rd19, %r19, 8;
	add.s64 	%rd20, %rd18, %rd19;
	mov.u64 	%rd21, 4607182418800017408;
	st.global.u64 	[%rd20], %rd21;
	bra.uni 	BB0_8;

BB0_6:
	cvta.to.global.u64 	%rd14, %rd7;
	mul.wide.s32 	%rd15, %r19, 8;
	add.s64 	%rd16, %rd14, %rd15;
	mov.u64 	%rd17, 4607182418800017408;
	st.global.u64 	[%rd16], %rd17;

BB0_8:
	ret;
}

	// .globl	_Z7withPosPKdS0_S0_PdS1_iidddS1_
.visible .entry _Z7withPosPKdS0_S0_PdS1_iidddS1_(
	.param .u64 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_0,
	.param .u64 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_1,
	.param .u64 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_2,
	.param .u64 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_3,
	.param .u64 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_4,
	.param .u32 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_5,
	.param .u32 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_6,
	.param .f64 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_7,
	.param .f64 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_8,
	.param .f64 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_9,
	.param .u64 _Z7withPosPKdS0_S0_PdS1_iidddS1__param_10
)
{
	.reg .pred 	%p<9>;
	.reg .s32 	%r<18>;
	.reg .f64 	%fd<29>;
	.reg .s64 	%rd<35>;


	ld.param.u64 	%rd14, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_0];
	ld.param.u64 	%rd15, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_1];
	ld.param.u64 	%rd16, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_2];
	ld.param.u64 	%rd17, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_3];
	ld.param.u64 	%rd18, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_4];
	ld.param.u32 	%r6, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_5];
	ld.param.u32 	%r7, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_6];
	ld.param.f64 	%fd28, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_7];
	ld.param.f64 	%fd8, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_8];
	ld.param.f64 	%fd9, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_9];
	ld.param.u64 	%rd19, [_Z7withPosPKdS0_S0_PdS1_iidddS1__param_10];
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r8, %r1, %r2;
	setp.ge.s32	%p1, %r3, %r7;
	@%p1 bra 	BB1_10;

	add.s32 	%r9, %r6, -1;
	setp.lt.s32	%p2, %r9, 1;
	@%p2 bra 	BB1_10;

	cvta.to.global.u64 	%rd20, %rd19;
	cvta.to.global.u64 	%rd34, %rd16;
	cvta.to.global.u64 	%rd33, %rd15;
	cvta.to.global.u64 	%rd21, %rd14;
	mul.lo.s32 	%r11, %r3, %r6;
	cvt.rn.f64.s32	%fd10, %r11;
	mul.f64 	%fd11, %fd10, 0d4008000000000000;
	cvt.rzi.s32.f64	%r12, %fd11;
	abs.f64 	%fd1, %fd9;
	mul.lo.s32 	%r15, %r6, %r3;
	mul.wide.s32 	%rd32, %r15, 8;
	add.s64 	%rd4, %rd20, 8;
	mul.wide.s32 	%rd22, %r12, 8;
	add.s64 	%rd31, %rd21, %rd22;
	mov.u32 	%r17, 0;
	mov.f64 	%fd27, %fd28;

BB1_3:
	mov.f64 	%fd12, 0d3FF0000000000000;
	sub.f64 	%fd13, %fd12, %fd1;
	ld.global.f64 	%fd14, [%rd31];
	ld.global.f64 	%fd15, [%rd31+8];
	mul.f64 	%fd16, %fd1, %fd15;
	fma.rn.f64 	%fd17, %fd13, %fd14, %fd16;
	add.f64 	%fd18, %fd17, %fd8;
	add.f64 	%fd19, %fd27, %fd18;
	ld.global.f64 	%fd20, [%rd31+16];
	mul.f64 	%fd21, %fd15, %fd9;
	fma.rn.f64 	%fd22, %fd13, %fd20, %fd21;
	sub.f64 	%fd23, %fd22, %fd8;
	add.f64 	%fd24, %fd28, %fd23;
	add.s32 	%r17, %r17, 1;
	ld.global.f64 	%fd4, [%rd33+8];
	ld.global.f64 	%fd25, [%rd34+8];
	setp.lt.f64	%p3, %fd19, %fd25;
	selp.f64	%fd27, %fd25, %fd19, %p3;
	setp.lt.f64	%p4, %fd24, %fd25;
	selp.f64	%fd28, %fd25, %fd24, %p4;
	setp.leu.f64	%p5, %fd27, %fd28;
	@%p5 bra 	BB1_5;

	add.s64 	%rd23, %rd4, %rd32;
	mov.u64 	%rd24, 4607182418800017408;
	st.global.u64 	[%rd23], %rd24;

BB1_5:
	setp.gt.f64	%p6, %fd27, %fd4;
	@%p6 bra 	BB1_9;

	setp.gt.f64	%p7, %fd28, %fd4;
	@%p7 bra 	BB1_8;

	add.s64 	%rd34, %rd34, 8;
	add.s64 	%rd33, %rd33, 8;
	add.s64 	%rd32, %rd32, 8;
	add.s64 	%rd31, %rd31, 24;
	setp.lt.s32	%p8, %r17, %r9;
	@%p8 bra 	BB1_3;
	bra.uni 	BB1_10;

BB1_9:
	cvta.to.global.u64 	%rd28, %rd17;
	add.s64 	%rd29, %rd28, %rd32;
	mov.u64 	%rd30, 4607182418800017408;
	st.global.u64 	[%rd29+8], %rd30;
	bra.uni 	BB1_10;

BB1_8:
	cvta.to.global.u64 	%rd25, %rd18;
	add.s64 	%rd26, %rd25, %rd32;
	mov.u64 	%rd27, 4607182418800017408;
	st.global.u64 	[%rd26+8], %rd27;

BB1_10:
	ret;
}


