==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'dut.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'wb_buffer' does not exist in function 'svd_alt'. 
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'svd::svd2x2<float, float, float>' into 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:615).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::x_isneg' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:168) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:347) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::copysignf' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls_math.h:264) automatically.
@I [XFORM-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:121) automatically.
@I [XFORM-602] Inlining function 'hls::rsqrtf' into 'hls::x_rsqrt' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:158) automatically.
@I [XFORM-602] Inlining function 'svd::within_precision<float>' into 'svd::calc_angle<float, float>' (./svd.h:106) automatically.
@I [XFORM-602] Inlining function 'hls::x_isneg' into 'svd::calc_angle<float, float>' (./svd.h:107) automatically.
@I [XFORM-602] Inlining function 'hls::x_copysign' into 'svd::calc_angle<float, float>' (./svd.h:140) automatically.
@I [XFORM-602] Inlining function 'hls::x_rsqrt' into 'svd::calc_angle<float, float>' (./svd.h:140) automatically.
@I [XFORM-602] Inlining function 'svd::vm2x1<float, float, float>' into 'svd::mm2x2<float, float, float>' (./svd.h:73) automatically.
@I [XFORM-602] Inlining function 'svd::vm2x1<float, float, float>' into 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:207->./svd.h:615) automatically.
@I [XFORM-602] Inlining function 'hls::x_isneg' into 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:237->./svd.h:615) automatically.
@I [XFORM-602] Inlining function 'svd::mm2x2<float, float, float>' into 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:647) automatically.
@I [XFORM-602] Inlining function 'hls::x_conj<float>' into 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:792) automatically.
@I [XFORM-102] Partitioning array 'S_block_buffer' (./svd.h:553) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'U_block_buffer' (./svd.h:554) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'V_block_buffer' (./svd.h:555) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'S_r_buffer' (./svd.h:557) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'S_c_buffer' (./svd.h:559) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'U_c_buffer' (./svd.h:560) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'V_c_buffer' (./svd.h:561) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'J2x2' (./svd.h:563) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'K2x2' (./svd.h:564) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'S_block_buffer.0' (./svd.h:553) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'S_block_buffer.1' (./svd.h:553) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'U_block_buffer.0' (./svd.h:554) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'U_block_buffer.1' (./svd.h:554) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'V_block_buffer.0' (./svd.h:555) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'V_block_buffer.1' (./svd.h:555) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'J2x2.0' (./svd.h:563) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'J2x2.1' (./svd.h:563) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'K2x2.0' (./svd.h:564) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'K2x2.1' (./svd.h:564) in dimension 2 automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::x_isneg' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:168) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:347) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::copysignf' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls_math.h:264) automatically.
@I [XFORM-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:121) automatically.
@I [XFORM-602] Inlining function 'hls::rsqrtf' into 'hls::x_rsqrt' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:158) automatically.
@I [XFORM-602] Inlining function 'svd::within_precision<float>' into 'svd::calc_angle<float, float>' (./svd.h:106) automatically.
@I [XFORM-602] Inlining function 'hls::x_isneg' into 'svd::calc_angle<float, float>' (./svd.h:107) automatically.
@I [XFORM-602] Inlining function 'hls::x_copysign' into 'svd::calc_angle<float, float>' (./svd.h:140) automatically.
@I [XFORM-602] Inlining function 'hls::x_rsqrt' into 'svd::calc_angle<float, float>' (./svd.h:140) automatically.
@I [XFORM-602] Inlining function 'svd::vm2x1<float, float, float>' into 'svd::mm2x2<float, float, float>' (./svd.h:73) automatically.
@I [XFORM-602] Inlining function 'svd::init_block_index' into 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:582) automatically.
@I [XFORM-602] Inlining function 'svd::vm2x1<float, float, float>' into 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:207->./svd.h:615) automatically.
@I [XFORM-602] Inlining function 'hls::x_isneg' into 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:237->./svd.h:615) automatically.
@I [XFORM-602] Inlining function 'svd::mm2x2<float, float, float>' into 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:647) automatically.
@I [XFORM-602] Inlining function 'hls::x_conj<float>' into 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:792) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (./svd.h:609:11) to (./svd.h:659:9) in function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>'... converting 5 basic blocks.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (./svd.h:530:16) in function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>'.
@I [XFORM-541] Flattening a loop nest 'Loop-2.2.6' (./svd.h:685:26) in function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>'.
@I [XFORM-541] Flattening a loop nest 'Loop-2.2.7' (./svd.h:701:26) in function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>'.
@I [XFORM-541] Flattening a loop nest 'Loop-2.2.8' (./svd.h:746:26) in function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>'.
@I [XFORM-541] Flattening a loop nest 'Loop-2.2.9' (./svd.h:762:26) in function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>'.
@I [XFORM-541] Flattening a loop nest 'Loop-2.2.10' (./svd.h:774:26) in function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>'.
@I [XFORM-541] Flattening a loop nest 'Loop-2.2.11' (./svd.h:803:26) in function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>'.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-2.2' (./svd.h:551:24) in function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' : 
               more than one sub loop.
@W [XFORM-542] Cannot flatten a loop nest 'sweep_loop' (./svd.h:538:86) in function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' : 
               more than one sub loop.
@W [XFORM-631] Renaming function 'svd::svd_alt<16, 16, MY_CONFIG_SVD, float, float>' (./svd.h:56:13) into svd_alt.
@W [XFORM-631] Renaming function 'svd::calc_angle<float, float>' (./svd.h:44:7) into calc_angle<float, float>.
@I [HLS-111] Elapsed time: 10.77 seconds; current memory usage: 294 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@W [SYN-103] Legalizing function name 'dut_calc_angle<float, float>' to 'dut_calc_angle_float_float_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_calc_angle_float_float_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'dut_calc_angle<float, float>'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 85.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 296 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_calc_angle_float_float_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 296 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_svd_alt' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_rd_buffer'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-61] Pipelining loop 'svd_rd_diag'.
@W [SCHED-69] Unable to schedule 'load' operation ('S_load_2', ./svd.h:594) on array 'S' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 5.
@I [SCHED-61] Pipelining loop 'svd_calc_diag'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 131.
@I [SCHED-61] Pipelining loop 'svd_wb_diag'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (./svd.h:670) of variable 'S_block_buffer_0_1_load', ./svd.h:670 on array 'S' and 'store' operation (./svd.h:666) of variable 'S_block_buffer_0_0_load', ./svd.h:666 on array 'S'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between 'store' operation (./svd.h:674) of variable 'S_block_buffer_1_0_load', ./svd.h:674 on array 'S' and 'store' operation (./svd.h:666) of variable 'S_block_buffer_0_0_load', ./svd.h:666 on array 'S'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between 'store' operation (./svd.h:678) of variable 'S_block_buffer_1_1_load', ./svd.h:678 on array 'S' and 'store' operation (./svd.h:666) of variable 'S_block_buffer_0_0_load', ./svd.h:666 on array 'S'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 7.
@I [SCHED-61] Pipelining loop 'L_svd_rd_off_r'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-61] Pipelining loop 'L_svd_calc_off_r'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
@I [SCHED-61] Pipelining loop 'L_svd_wb_off_r'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'L_svd_rd_off_c'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-61] Pipelining loop 'L_svd_calc_off_c'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
@I [SCHED-61] Pipelining loop 'L_svd_wb_off_c'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.95 seconds; current memory usage: 301 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_svd_alt' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.67 seconds; current memory usage: 306 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.68 seconds; current memory usage: 306 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 307 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_calc_angle_float_float_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fdiv_32ns_32ns_32_16': 2 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 5 instance(s).
@I [RTGEN-100] Generating core module 'dut_frsqrt_32ns_32ns_32_11_full_dsp': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_calc_angle_float_float_s'.
@I [HLS-111] Elapsed time: 0.41 seconds; current memory usage: 308 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_svd_alt' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 20 instance(s).
@I [RTGEN-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 34 instance(s).
@I [RTGEN-100] Generating core module 'dut_sitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_svd_alt'.
@I [HLS-111] Elapsed time: 0.92 seconds; current memory usage: 317 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/strm_in_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/strm_out_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 1.53 seconds; current memory usage: 333 MB.
@I [RTMG-278] Implementing memory 'dut_svd_alt_diag_1_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'dut_svd_alt_S_block_buffer_0_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_svd_alt_S_r_buffer_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_svd_alt_J2x2_0_0_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'dut_XXT_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_S_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dut.
@I [VHDL-304] Generating VHDL RTL for dut.
@I [VLOG-307] Generating Verilog RTL for dut.
@I [COSIM-47] Using XSIM for RTL simulation.
@I [COSIM-14] Instrumenting C test bench ...
@I [COSIM-302] Starting C TB testing ... 
@I [COSIM-333] Generating C post check test bench ...
@I [COSIM-12] Generating RTL test bench ...
@I [COSIM-323] Starting verilog simulation. 
@I [COSIM-15] Starting XSIM ...
@I [COSIM-316] Starting C post checking ...
@I [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [HLS-112] Total elapsed time: 577.123 seconds; peak memory usage: 333 MB.
