Hi there !

ğŸ‘‹ Hi, Iâ€™m a design verification enthusiast.  
ğŸ§  Passionate about Verilog, UVM and keep accmulating DV skills & Implementation
