-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ssrWideStream4kernelOut_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    ssrWideStream4kernelOut_empty_n : IN STD_LOGIC;
    ssrWideStream4kernelOut_read : OUT STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_0_0_0_0_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_0_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_01_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_0_0_0_01_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_01_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_02_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_0_0_0_02_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_02_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_03_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_0_0_0_03_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_03_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_04_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_0_0_0_04_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_04_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_05_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_0_0_0_05_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_05_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_06_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_0_0_0_06_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_06_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_07_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_0_0_0_07_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_0_0_0_07_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_1_0_0_0_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_0_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_016_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_1_0_0_016_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_016_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_017_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_1_0_0_017_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_017_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_018_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_1_0_0_018_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_018_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_019_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_1_0_0_019_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_019_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_020_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_1_0_0_020_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_020_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_021_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_1_0_0_021_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_021_write : OUT STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_022_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamOut_0_0_1_0_0_022_full_n : IN STD_LOGIC;
    p_wideStreamOut_0_0_1_0_0_022_write : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111010";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111010";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011010";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111010";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln113_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal io_acc_block_signal_op188 : STD_LOGIC;
    signal trunc_ln113_reg_1848 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln113_reg_1848_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ssrWideStream4kernelOut_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_wideStreamOut_0_0_0_0_0_0_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_0_0_0_01_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_0_0_0_02_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_0_0_0_03_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_0_0_0_04_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_0_0_0_05_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_0_0_0_06_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_0_0_0_07_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_1_0_0_0_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_1_0_0_016_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_1_0_0_017_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_1_0_0_018_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_1_0_0_019_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_1_0_0_020_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_1_0_0_021_blk_n : STD_LOGIC;
    signal p_wideStreamOut_0_0_1_0_0_022_blk_n : STD_LOGIC;
    signal wideWriteIndex18_reg_267 : STD_LOGIC_VECTOR (2 downto 0);
    signal i17_reg_282 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln113_fu_296_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_fu_300_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln145_reg_1852 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln145_s_reg_1864 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln145_75_reg_1876 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln145_76_reg_1888 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln145_77_reg_1900 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln145_78_reg_1912 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln145_79_reg_1924 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln145_80_reg_1936 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln117_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_19_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_19_reg_1954 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_20_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_20_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_21_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_21_reg_1969 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_398_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1978 : STD_LOGIC_VECTOR (4 downto 0);
    signal wideWriteIndex_fu_404_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal wideWriteIndex_reg_1983 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln113_reg_1988 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_reg_1988_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln117_136_fu_733_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_136_reg_1992 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_0_1_fu_740_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_0_1_reg_1997 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_1_2_fu_914_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_1_2_reg_2002 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_1_2_fu_1060_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_1_2_reg_2007 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_2_3_fu_1212_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_2_3_reg_2012 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_2_3_fu_1336_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_2_3_reg_2017 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_3_4_fu_1466_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_3_4_reg_2022 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_4_4_fu_1487_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_4_4_reg_2027 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_5_4_fu_1508_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_5_4_reg_2032 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_6_4_fu_1529_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_6_4_reg_2037 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_7_4_fu_1550_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_7_4_reg_2042 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_3_4_fu_1568_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_3_4_reg_2047 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_4_4_fu_1589_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_4_4_reg_2052 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_5_4_fu_1610_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_5_4_reg_2057 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_6_4_fu_1631_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_6_4_reg_2062 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_7_4_fu_1652_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_7_4_reg_2067 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_i17_phi_fu_286_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal wideSample_superSample_M_imag_V_7_01_fu_130 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_6_02_fu_134 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_5_03_fu_138 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_4_04_fu_142 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_3_05_fu_146 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_2_06_fu_150 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_1_07_fu_154 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_0_04168_fu_158 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_7_09_fu_162 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_6_010_fu_166 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_5_011_fu_170 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_4_012_fu_174 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_3_013_fu_178 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_2_014_fu_182 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_1_015_fu_186 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_0_041516_fu_190 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln117_fu_464_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_103_fu_470_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_104_fu_477_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln117_22_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln117_105_fu_484_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln117_23_fu_505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln117_106_fu_497_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln117_24_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln117_107_fu_511_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_109_fu_533_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_110_fu_539_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_111_fu_546_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_112_fu_553_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_113_fu_560_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_114_fu_568_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_116_fu_584_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_117_fu_590_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_118_fu_597_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_119_fu_604_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_120_fu_612_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_122_fu_628_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_123_fu_634_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_124_fu_641_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_125_fu_649_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_127_fu_665_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_128_fu_671_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_129_fu_679_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_131_fu_695_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_132_fu_702_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_134_fu_718_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_135_fu_725_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln117_fu_908_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln117_133_fu_710_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_130_fu_687_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_126_fu_657_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_121_fu_620_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_115_fu_576_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln117_108_fu_525_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_1_1_fu_761_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_2_1_fu_782_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_3_1_fu_803_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_4_1_fu_824_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_5_1_fu_845_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_6_1_fu_866_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_7_1_fu_887_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_2_2_fu_935_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln117_7_fu_1206_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal wideSample_superSample_M_real_V_3_2_fu_956_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_4_2_fu_977_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_5_2_fu_998_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_6_2_fu_1019_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_7_2_fu_1040_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_2_2_fu_1081_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_3_2_fu_1102_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_4_2_fu_1123_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_5_2_fu_1144_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_6_2_fu_1165_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_7_2_fu_1186_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_3_3_fu_1233_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln117_8_fu_1460_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal wideSample_superSample_M_real_V_4_3_fu_1254_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_5_3_fu_1275_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_6_3_fu_1296_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_7_3_fu_1317_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_3_3_fu_1357_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_4_3_fu_1378_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_5_3_fu_1399_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_6_3_fu_1420_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_7_3_fu_1441_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_242 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fft2DKernel_mux_83_27_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (26 downto 0);
        din1 : IN STD_LOGIC_VECTOR (26 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        din3 : IN STD_LOGIC_VECTOR (26 downto 0);
        din4 : IN STD_LOGIC_VECTOR (26 downto 0);
        din5 : IN STD_LOGIC_VECTOR (26 downto 0);
        din6 : IN STD_LOGIC_VECTOR (26 downto 0);
        din7 : IN STD_LOGIC_VECTOR (26 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;



begin
    mux_83_27_1_1_U605 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => trunc_ln145_s_reg_1864,
        din1 => wideSample_superSample_M_imag_V_0_04168_fu_158,
        din2 => wideSample_superSample_M_imag_V_0_04168_fu_158,
        din3 => wideSample_superSample_M_imag_V_0_04168_fu_158,
        din4 => wideSample_superSample_M_imag_V_0_04168_fu_158,
        din5 => wideSample_superSample_M_imag_V_0_04168_fu_158,
        din6 => wideSample_superSample_M_imag_V_0_04168_fu_158,
        din7 => wideSample_superSample_M_imag_V_0_04168_fu_158,
        din8 => wideWriteIndex18_reg_267,
        dout => wideSample_superSample_M_imag_V_0_1_fu_740_p10);

    mux_83_27_1_1_U606 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_1_07_fu_154,
        din1 => trunc_ln145_s_reg_1864,
        din2 => wideSample_superSample_M_imag_V_1_07_fu_154,
        din3 => wideSample_superSample_M_imag_V_1_07_fu_154,
        din4 => wideSample_superSample_M_imag_V_1_07_fu_154,
        din5 => wideSample_superSample_M_imag_V_1_07_fu_154,
        din6 => wideSample_superSample_M_imag_V_1_07_fu_154,
        din7 => wideSample_superSample_M_imag_V_1_07_fu_154,
        din8 => wideWriteIndex18_reg_267,
        dout => wideSample_superSample_M_imag_V_1_1_fu_761_p10);

    mux_83_27_1_1_U607 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_2_06_fu_150,
        din1 => wideSample_superSample_M_imag_V_2_06_fu_150,
        din2 => trunc_ln145_s_reg_1864,
        din3 => wideSample_superSample_M_imag_V_2_06_fu_150,
        din4 => wideSample_superSample_M_imag_V_2_06_fu_150,
        din5 => wideSample_superSample_M_imag_V_2_06_fu_150,
        din6 => wideSample_superSample_M_imag_V_2_06_fu_150,
        din7 => wideSample_superSample_M_imag_V_2_06_fu_150,
        din8 => wideWriteIndex18_reg_267,
        dout => wideSample_superSample_M_imag_V_2_1_fu_782_p10);

    mux_83_27_1_1_U608 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_3_05_fu_146,
        din1 => wideSample_superSample_M_imag_V_3_05_fu_146,
        din2 => wideSample_superSample_M_imag_V_3_05_fu_146,
        din3 => trunc_ln145_s_reg_1864,
        din4 => wideSample_superSample_M_imag_V_3_05_fu_146,
        din5 => wideSample_superSample_M_imag_V_3_05_fu_146,
        din6 => wideSample_superSample_M_imag_V_3_05_fu_146,
        din7 => wideSample_superSample_M_imag_V_3_05_fu_146,
        din8 => wideWriteIndex18_reg_267,
        dout => wideSample_superSample_M_imag_V_3_1_fu_803_p10);

    mux_83_27_1_1_U609 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_4_04_fu_142,
        din1 => wideSample_superSample_M_imag_V_4_04_fu_142,
        din2 => wideSample_superSample_M_imag_V_4_04_fu_142,
        din3 => wideSample_superSample_M_imag_V_4_04_fu_142,
        din4 => trunc_ln145_s_reg_1864,
        din5 => wideSample_superSample_M_imag_V_4_04_fu_142,
        din6 => wideSample_superSample_M_imag_V_4_04_fu_142,
        din7 => wideSample_superSample_M_imag_V_4_04_fu_142,
        din8 => wideWriteIndex18_reg_267,
        dout => wideSample_superSample_M_imag_V_4_1_fu_824_p10);

    mux_83_27_1_1_U610 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_5_03_fu_138,
        din1 => wideSample_superSample_M_imag_V_5_03_fu_138,
        din2 => wideSample_superSample_M_imag_V_5_03_fu_138,
        din3 => wideSample_superSample_M_imag_V_5_03_fu_138,
        din4 => wideSample_superSample_M_imag_V_5_03_fu_138,
        din5 => trunc_ln145_s_reg_1864,
        din6 => wideSample_superSample_M_imag_V_5_03_fu_138,
        din7 => wideSample_superSample_M_imag_V_5_03_fu_138,
        din8 => wideWriteIndex18_reg_267,
        dout => wideSample_superSample_M_imag_V_5_1_fu_845_p10);

    mux_83_27_1_1_U611 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_6_02_fu_134,
        din1 => wideSample_superSample_M_imag_V_6_02_fu_134,
        din2 => wideSample_superSample_M_imag_V_6_02_fu_134,
        din3 => wideSample_superSample_M_imag_V_6_02_fu_134,
        din4 => wideSample_superSample_M_imag_V_6_02_fu_134,
        din5 => wideSample_superSample_M_imag_V_6_02_fu_134,
        din6 => trunc_ln145_s_reg_1864,
        din7 => wideSample_superSample_M_imag_V_6_02_fu_134,
        din8 => wideWriteIndex18_reg_267,
        dout => wideSample_superSample_M_imag_V_6_1_fu_866_p10);

    mux_83_27_1_1_U612 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_7_01_fu_130,
        din1 => wideSample_superSample_M_imag_V_7_01_fu_130,
        din2 => wideSample_superSample_M_imag_V_7_01_fu_130,
        din3 => wideSample_superSample_M_imag_V_7_01_fu_130,
        din4 => wideSample_superSample_M_imag_V_7_01_fu_130,
        din5 => wideSample_superSample_M_imag_V_7_01_fu_130,
        din6 => wideSample_superSample_M_imag_V_7_01_fu_130,
        din7 => trunc_ln145_s_reg_1864,
        din8 => wideWriteIndex18_reg_267,
        dout => wideSample_superSample_M_imag_V_7_1_fu_887_p10);

    mux_83_27_1_1_U613 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => select_ln117_135_fu_725_p3,
        din1 => trunc_ln145_75_reg_1876,
        din2 => select_ln117_135_fu_725_p3,
        din3 => select_ln117_135_fu_725_p3,
        din4 => select_ln117_135_fu_725_p3,
        din5 => select_ln117_135_fu_725_p3,
        din6 => select_ln117_135_fu_725_p3,
        din7 => select_ln117_135_fu_725_p3,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_real_V_1_2_fu_914_p10);

    mux_83_27_1_1_U614 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => select_ln117_133_fu_710_p3,
        din1 => select_ln117_133_fu_710_p3,
        din2 => trunc_ln145_75_reg_1876,
        din3 => select_ln117_133_fu_710_p3,
        din4 => select_ln117_133_fu_710_p3,
        din5 => select_ln117_133_fu_710_p3,
        din6 => select_ln117_133_fu_710_p3,
        din7 => select_ln117_133_fu_710_p3,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_real_V_2_2_fu_935_p10);

    mux_83_27_1_1_U615 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => select_ln117_130_fu_687_p3,
        din1 => select_ln117_130_fu_687_p3,
        din2 => select_ln117_130_fu_687_p3,
        din3 => trunc_ln145_75_reg_1876,
        din4 => select_ln117_130_fu_687_p3,
        din5 => select_ln117_130_fu_687_p3,
        din6 => select_ln117_130_fu_687_p3,
        din7 => select_ln117_130_fu_687_p3,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_real_V_3_2_fu_956_p10);

    mux_83_27_1_1_U616 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => select_ln117_126_fu_657_p3,
        din1 => select_ln117_126_fu_657_p3,
        din2 => select_ln117_126_fu_657_p3,
        din3 => select_ln117_126_fu_657_p3,
        din4 => trunc_ln145_75_reg_1876,
        din5 => select_ln117_126_fu_657_p3,
        din6 => select_ln117_126_fu_657_p3,
        din7 => select_ln117_126_fu_657_p3,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_real_V_4_2_fu_977_p10);

    mux_83_27_1_1_U617 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => select_ln117_121_fu_620_p3,
        din1 => select_ln117_121_fu_620_p3,
        din2 => select_ln117_121_fu_620_p3,
        din3 => select_ln117_121_fu_620_p3,
        din4 => select_ln117_121_fu_620_p3,
        din5 => trunc_ln145_75_reg_1876,
        din6 => select_ln117_121_fu_620_p3,
        din7 => select_ln117_121_fu_620_p3,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_real_V_5_2_fu_998_p10);

    mux_83_27_1_1_U618 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => select_ln117_115_fu_576_p3,
        din1 => select_ln117_115_fu_576_p3,
        din2 => select_ln117_115_fu_576_p3,
        din3 => select_ln117_115_fu_576_p3,
        din4 => select_ln117_115_fu_576_p3,
        din5 => select_ln117_115_fu_576_p3,
        din6 => trunc_ln145_75_reg_1876,
        din7 => select_ln117_115_fu_576_p3,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_real_V_6_2_fu_1019_p10);

    mux_83_27_1_1_U619 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => trunc_ln145_75_reg_1876,
        din1 => select_ln117_108_fu_525_p3,
        din2 => select_ln117_108_fu_525_p3,
        din3 => select_ln117_108_fu_525_p3,
        din4 => select_ln117_108_fu_525_p3,
        din5 => select_ln117_108_fu_525_p3,
        din6 => select_ln117_108_fu_525_p3,
        din7 => trunc_ln145_75_reg_1876,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_real_V_7_2_fu_1040_p10);

    mux_83_27_1_1_U620 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_1_1_fu_761_p10,
        din1 => trunc_ln145_76_reg_1888,
        din2 => wideSample_superSample_M_imag_V_1_1_fu_761_p10,
        din3 => wideSample_superSample_M_imag_V_1_1_fu_761_p10,
        din4 => wideSample_superSample_M_imag_V_1_1_fu_761_p10,
        din5 => wideSample_superSample_M_imag_V_1_1_fu_761_p10,
        din6 => wideSample_superSample_M_imag_V_1_1_fu_761_p10,
        din7 => wideSample_superSample_M_imag_V_1_1_fu_761_p10,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_imag_V_1_2_fu_1060_p10);

    mux_83_27_1_1_U621 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_2_1_fu_782_p10,
        din1 => wideSample_superSample_M_imag_V_2_1_fu_782_p10,
        din2 => trunc_ln145_76_reg_1888,
        din3 => wideSample_superSample_M_imag_V_2_1_fu_782_p10,
        din4 => wideSample_superSample_M_imag_V_2_1_fu_782_p10,
        din5 => wideSample_superSample_M_imag_V_2_1_fu_782_p10,
        din6 => wideSample_superSample_M_imag_V_2_1_fu_782_p10,
        din7 => wideSample_superSample_M_imag_V_2_1_fu_782_p10,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_imag_V_2_2_fu_1081_p10);

    mux_83_27_1_1_U622 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_3_1_fu_803_p10,
        din1 => wideSample_superSample_M_imag_V_3_1_fu_803_p10,
        din2 => wideSample_superSample_M_imag_V_3_1_fu_803_p10,
        din3 => trunc_ln145_76_reg_1888,
        din4 => wideSample_superSample_M_imag_V_3_1_fu_803_p10,
        din5 => wideSample_superSample_M_imag_V_3_1_fu_803_p10,
        din6 => wideSample_superSample_M_imag_V_3_1_fu_803_p10,
        din7 => wideSample_superSample_M_imag_V_3_1_fu_803_p10,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_imag_V_3_2_fu_1102_p10);

    mux_83_27_1_1_U623 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_4_1_fu_824_p10,
        din1 => wideSample_superSample_M_imag_V_4_1_fu_824_p10,
        din2 => wideSample_superSample_M_imag_V_4_1_fu_824_p10,
        din3 => wideSample_superSample_M_imag_V_4_1_fu_824_p10,
        din4 => trunc_ln145_76_reg_1888,
        din5 => wideSample_superSample_M_imag_V_4_1_fu_824_p10,
        din6 => wideSample_superSample_M_imag_V_4_1_fu_824_p10,
        din7 => wideSample_superSample_M_imag_V_4_1_fu_824_p10,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_imag_V_4_2_fu_1123_p10);

    mux_83_27_1_1_U624 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_5_1_fu_845_p10,
        din1 => wideSample_superSample_M_imag_V_5_1_fu_845_p10,
        din2 => wideSample_superSample_M_imag_V_5_1_fu_845_p10,
        din3 => wideSample_superSample_M_imag_V_5_1_fu_845_p10,
        din4 => wideSample_superSample_M_imag_V_5_1_fu_845_p10,
        din5 => trunc_ln145_76_reg_1888,
        din6 => wideSample_superSample_M_imag_V_5_1_fu_845_p10,
        din7 => wideSample_superSample_M_imag_V_5_1_fu_845_p10,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_imag_V_5_2_fu_1144_p10);

    mux_83_27_1_1_U625 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_6_1_fu_866_p10,
        din1 => wideSample_superSample_M_imag_V_6_1_fu_866_p10,
        din2 => wideSample_superSample_M_imag_V_6_1_fu_866_p10,
        din3 => wideSample_superSample_M_imag_V_6_1_fu_866_p10,
        din4 => wideSample_superSample_M_imag_V_6_1_fu_866_p10,
        din5 => wideSample_superSample_M_imag_V_6_1_fu_866_p10,
        din6 => trunc_ln145_76_reg_1888,
        din7 => wideSample_superSample_M_imag_V_6_1_fu_866_p10,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_imag_V_6_2_fu_1165_p10);

    mux_83_27_1_1_U626 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => trunc_ln145_76_reg_1888,
        din1 => wideSample_superSample_M_imag_V_7_1_fu_887_p10,
        din2 => wideSample_superSample_M_imag_V_7_1_fu_887_p10,
        din3 => wideSample_superSample_M_imag_V_7_1_fu_887_p10,
        din4 => wideSample_superSample_M_imag_V_7_1_fu_887_p10,
        din5 => wideSample_superSample_M_imag_V_7_1_fu_887_p10,
        din6 => wideSample_superSample_M_imag_V_7_1_fu_887_p10,
        din7 => trunc_ln145_76_reg_1888,
        din8 => add_ln117_fu_908_p2,
        dout => wideSample_superSample_M_imag_V_7_2_fu_1186_p10);

    mux_83_27_1_1_U627 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_real_V_2_2_fu_935_p10,
        din1 => wideSample_superSample_M_real_V_2_2_fu_935_p10,
        din2 => trunc_ln145_77_reg_1900,
        din3 => wideSample_superSample_M_real_V_2_2_fu_935_p10,
        din4 => wideSample_superSample_M_real_V_2_2_fu_935_p10,
        din5 => wideSample_superSample_M_real_V_2_2_fu_935_p10,
        din6 => wideSample_superSample_M_real_V_2_2_fu_935_p10,
        din7 => wideSample_superSample_M_real_V_2_2_fu_935_p10,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_real_V_2_3_fu_1212_p10);

    mux_83_27_1_1_U628 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_real_V_3_2_fu_956_p10,
        din1 => wideSample_superSample_M_real_V_3_2_fu_956_p10,
        din2 => wideSample_superSample_M_real_V_3_2_fu_956_p10,
        din3 => trunc_ln145_77_reg_1900,
        din4 => wideSample_superSample_M_real_V_3_2_fu_956_p10,
        din5 => wideSample_superSample_M_real_V_3_2_fu_956_p10,
        din6 => wideSample_superSample_M_real_V_3_2_fu_956_p10,
        din7 => wideSample_superSample_M_real_V_3_2_fu_956_p10,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_real_V_3_3_fu_1233_p10);

    mux_83_27_1_1_U629 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_real_V_4_2_fu_977_p10,
        din1 => wideSample_superSample_M_real_V_4_2_fu_977_p10,
        din2 => wideSample_superSample_M_real_V_4_2_fu_977_p10,
        din3 => wideSample_superSample_M_real_V_4_2_fu_977_p10,
        din4 => trunc_ln145_77_reg_1900,
        din5 => wideSample_superSample_M_real_V_4_2_fu_977_p10,
        din6 => wideSample_superSample_M_real_V_4_2_fu_977_p10,
        din7 => wideSample_superSample_M_real_V_4_2_fu_977_p10,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_real_V_4_3_fu_1254_p10);

    mux_83_27_1_1_U630 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_real_V_5_2_fu_998_p10,
        din1 => wideSample_superSample_M_real_V_5_2_fu_998_p10,
        din2 => wideSample_superSample_M_real_V_5_2_fu_998_p10,
        din3 => wideSample_superSample_M_real_V_5_2_fu_998_p10,
        din4 => wideSample_superSample_M_real_V_5_2_fu_998_p10,
        din5 => trunc_ln145_77_reg_1900,
        din6 => wideSample_superSample_M_real_V_5_2_fu_998_p10,
        din7 => wideSample_superSample_M_real_V_5_2_fu_998_p10,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_real_V_5_3_fu_1275_p10);

    mux_83_27_1_1_U631 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_real_V_6_2_fu_1019_p10,
        din1 => wideSample_superSample_M_real_V_6_2_fu_1019_p10,
        din2 => wideSample_superSample_M_real_V_6_2_fu_1019_p10,
        din3 => wideSample_superSample_M_real_V_6_2_fu_1019_p10,
        din4 => wideSample_superSample_M_real_V_6_2_fu_1019_p10,
        din5 => wideSample_superSample_M_real_V_6_2_fu_1019_p10,
        din6 => trunc_ln145_77_reg_1900,
        din7 => wideSample_superSample_M_real_V_6_2_fu_1019_p10,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_real_V_6_3_fu_1296_p10);

    mux_83_27_1_1_U632 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => trunc_ln145_77_reg_1900,
        din1 => trunc_ln145_77_reg_1900,
        din2 => wideSample_superSample_M_real_V_7_2_fu_1040_p10,
        din3 => wideSample_superSample_M_real_V_7_2_fu_1040_p10,
        din4 => wideSample_superSample_M_real_V_7_2_fu_1040_p10,
        din5 => wideSample_superSample_M_real_V_7_2_fu_1040_p10,
        din6 => wideSample_superSample_M_real_V_7_2_fu_1040_p10,
        din7 => trunc_ln145_77_reg_1900,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_real_V_7_3_fu_1317_p10);

    mux_83_27_1_1_U633 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_2_2_fu_1081_p10,
        din1 => wideSample_superSample_M_imag_V_2_2_fu_1081_p10,
        din2 => trunc_ln145_78_reg_1912,
        din3 => wideSample_superSample_M_imag_V_2_2_fu_1081_p10,
        din4 => wideSample_superSample_M_imag_V_2_2_fu_1081_p10,
        din5 => wideSample_superSample_M_imag_V_2_2_fu_1081_p10,
        din6 => wideSample_superSample_M_imag_V_2_2_fu_1081_p10,
        din7 => wideSample_superSample_M_imag_V_2_2_fu_1081_p10,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_imag_V_2_3_fu_1336_p10);

    mux_83_27_1_1_U634 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_3_2_fu_1102_p10,
        din1 => wideSample_superSample_M_imag_V_3_2_fu_1102_p10,
        din2 => wideSample_superSample_M_imag_V_3_2_fu_1102_p10,
        din3 => trunc_ln145_78_reg_1912,
        din4 => wideSample_superSample_M_imag_V_3_2_fu_1102_p10,
        din5 => wideSample_superSample_M_imag_V_3_2_fu_1102_p10,
        din6 => wideSample_superSample_M_imag_V_3_2_fu_1102_p10,
        din7 => wideSample_superSample_M_imag_V_3_2_fu_1102_p10,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_imag_V_3_3_fu_1357_p10);

    mux_83_27_1_1_U635 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_4_2_fu_1123_p10,
        din1 => wideSample_superSample_M_imag_V_4_2_fu_1123_p10,
        din2 => wideSample_superSample_M_imag_V_4_2_fu_1123_p10,
        din3 => wideSample_superSample_M_imag_V_4_2_fu_1123_p10,
        din4 => trunc_ln145_78_reg_1912,
        din5 => wideSample_superSample_M_imag_V_4_2_fu_1123_p10,
        din6 => wideSample_superSample_M_imag_V_4_2_fu_1123_p10,
        din7 => wideSample_superSample_M_imag_V_4_2_fu_1123_p10,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_imag_V_4_3_fu_1378_p10);

    mux_83_27_1_1_U636 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_5_2_fu_1144_p10,
        din1 => wideSample_superSample_M_imag_V_5_2_fu_1144_p10,
        din2 => wideSample_superSample_M_imag_V_5_2_fu_1144_p10,
        din3 => wideSample_superSample_M_imag_V_5_2_fu_1144_p10,
        din4 => wideSample_superSample_M_imag_V_5_2_fu_1144_p10,
        din5 => trunc_ln145_78_reg_1912,
        din6 => wideSample_superSample_M_imag_V_5_2_fu_1144_p10,
        din7 => wideSample_superSample_M_imag_V_5_2_fu_1144_p10,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_imag_V_5_3_fu_1399_p10);

    mux_83_27_1_1_U637 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_6_2_fu_1165_p10,
        din1 => wideSample_superSample_M_imag_V_6_2_fu_1165_p10,
        din2 => wideSample_superSample_M_imag_V_6_2_fu_1165_p10,
        din3 => wideSample_superSample_M_imag_V_6_2_fu_1165_p10,
        din4 => wideSample_superSample_M_imag_V_6_2_fu_1165_p10,
        din5 => wideSample_superSample_M_imag_V_6_2_fu_1165_p10,
        din6 => trunc_ln145_78_reg_1912,
        din7 => wideSample_superSample_M_imag_V_6_2_fu_1165_p10,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_imag_V_6_3_fu_1420_p10);

    mux_83_27_1_1_U638 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => trunc_ln145_78_reg_1912,
        din1 => trunc_ln145_78_reg_1912,
        din2 => wideSample_superSample_M_imag_V_7_2_fu_1186_p10,
        din3 => wideSample_superSample_M_imag_V_7_2_fu_1186_p10,
        din4 => wideSample_superSample_M_imag_V_7_2_fu_1186_p10,
        din5 => wideSample_superSample_M_imag_V_7_2_fu_1186_p10,
        din6 => wideSample_superSample_M_imag_V_7_2_fu_1186_p10,
        din7 => trunc_ln145_78_reg_1912,
        din8 => add_ln117_7_fu_1206_p2,
        dout => wideSample_superSample_M_imag_V_7_3_fu_1441_p10);

    mux_83_27_1_1_U639 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_real_V_3_3_fu_1233_p10,
        din1 => wideSample_superSample_M_real_V_3_3_fu_1233_p10,
        din2 => wideSample_superSample_M_real_V_3_3_fu_1233_p10,
        din3 => trunc_ln145_79_reg_1924,
        din4 => wideSample_superSample_M_real_V_3_3_fu_1233_p10,
        din5 => wideSample_superSample_M_real_V_3_3_fu_1233_p10,
        din6 => wideSample_superSample_M_real_V_3_3_fu_1233_p10,
        din7 => wideSample_superSample_M_real_V_3_3_fu_1233_p10,
        din8 => add_ln117_8_fu_1460_p2,
        dout => wideSample_superSample_M_real_V_3_4_fu_1466_p10);

    mux_83_27_1_1_U640 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_real_V_4_3_fu_1254_p10,
        din1 => wideSample_superSample_M_real_V_4_3_fu_1254_p10,
        din2 => wideSample_superSample_M_real_V_4_3_fu_1254_p10,
        din3 => wideSample_superSample_M_real_V_4_3_fu_1254_p10,
        din4 => trunc_ln145_79_reg_1924,
        din5 => wideSample_superSample_M_real_V_4_3_fu_1254_p10,
        din6 => wideSample_superSample_M_real_V_4_3_fu_1254_p10,
        din7 => wideSample_superSample_M_real_V_4_3_fu_1254_p10,
        din8 => add_ln117_8_fu_1460_p2,
        dout => wideSample_superSample_M_real_V_4_4_fu_1487_p10);

    mux_83_27_1_1_U641 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_real_V_5_3_fu_1275_p10,
        din1 => wideSample_superSample_M_real_V_5_3_fu_1275_p10,
        din2 => wideSample_superSample_M_real_V_5_3_fu_1275_p10,
        din3 => wideSample_superSample_M_real_V_5_3_fu_1275_p10,
        din4 => wideSample_superSample_M_real_V_5_3_fu_1275_p10,
        din5 => trunc_ln145_79_reg_1924,
        din6 => wideSample_superSample_M_real_V_5_3_fu_1275_p10,
        din7 => wideSample_superSample_M_real_V_5_3_fu_1275_p10,
        din8 => add_ln117_8_fu_1460_p2,
        dout => wideSample_superSample_M_real_V_5_4_fu_1508_p10);

    mux_83_27_1_1_U642 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_real_V_6_3_fu_1296_p10,
        din1 => wideSample_superSample_M_real_V_6_3_fu_1296_p10,
        din2 => wideSample_superSample_M_real_V_6_3_fu_1296_p10,
        din3 => wideSample_superSample_M_real_V_6_3_fu_1296_p10,
        din4 => wideSample_superSample_M_real_V_6_3_fu_1296_p10,
        din5 => wideSample_superSample_M_real_V_6_3_fu_1296_p10,
        din6 => trunc_ln145_79_reg_1924,
        din7 => wideSample_superSample_M_real_V_6_3_fu_1296_p10,
        din8 => add_ln117_8_fu_1460_p2,
        dout => wideSample_superSample_M_real_V_6_4_fu_1529_p10);

    mux_83_27_1_1_U643 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => trunc_ln145_79_reg_1924,
        din1 => trunc_ln145_79_reg_1924,
        din2 => trunc_ln145_79_reg_1924,
        din3 => wideSample_superSample_M_real_V_7_3_fu_1317_p10,
        din4 => wideSample_superSample_M_real_V_7_3_fu_1317_p10,
        din5 => wideSample_superSample_M_real_V_7_3_fu_1317_p10,
        din6 => wideSample_superSample_M_real_V_7_3_fu_1317_p10,
        din7 => trunc_ln145_79_reg_1924,
        din8 => add_ln117_8_fu_1460_p2,
        dout => wideSample_superSample_M_real_V_7_4_fu_1550_p10);

    mux_83_27_1_1_U644 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_3_3_fu_1357_p10,
        din1 => wideSample_superSample_M_imag_V_3_3_fu_1357_p10,
        din2 => wideSample_superSample_M_imag_V_3_3_fu_1357_p10,
        din3 => trunc_ln145_80_reg_1936,
        din4 => wideSample_superSample_M_imag_V_3_3_fu_1357_p10,
        din5 => wideSample_superSample_M_imag_V_3_3_fu_1357_p10,
        din6 => wideSample_superSample_M_imag_V_3_3_fu_1357_p10,
        din7 => wideSample_superSample_M_imag_V_3_3_fu_1357_p10,
        din8 => add_ln117_8_fu_1460_p2,
        dout => wideSample_superSample_M_imag_V_3_4_fu_1568_p10);

    mux_83_27_1_1_U645 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_4_3_fu_1378_p10,
        din1 => wideSample_superSample_M_imag_V_4_3_fu_1378_p10,
        din2 => wideSample_superSample_M_imag_V_4_3_fu_1378_p10,
        din3 => wideSample_superSample_M_imag_V_4_3_fu_1378_p10,
        din4 => trunc_ln145_80_reg_1936,
        din5 => wideSample_superSample_M_imag_V_4_3_fu_1378_p10,
        din6 => wideSample_superSample_M_imag_V_4_3_fu_1378_p10,
        din7 => wideSample_superSample_M_imag_V_4_3_fu_1378_p10,
        din8 => add_ln117_8_fu_1460_p2,
        dout => wideSample_superSample_M_imag_V_4_4_fu_1589_p10);

    mux_83_27_1_1_U646 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_5_3_fu_1399_p10,
        din1 => wideSample_superSample_M_imag_V_5_3_fu_1399_p10,
        din2 => wideSample_superSample_M_imag_V_5_3_fu_1399_p10,
        din3 => wideSample_superSample_M_imag_V_5_3_fu_1399_p10,
        din4 => wideSample_superSample_M_imag_V_5_3_fu_1399_p10,
        din5 => trunc_ln145_80_reg_1936,
        din6 => wideSample_superSample_M_imag_V_5_3_fu_1399_p10,
        din7 => wideSample_superSample_M_imag_V_5_3_fu_1399_p10,
        din8 => add_ln117_8_fu_1460_p2,
        dout => wideSample_superSample_M_imag_V_5_4_fu_1610_p10);

    mux_83_27_1_1_U647 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_6_3_fu_1420_p10,
        din1 => wideSample_superSample_M_imag_V_6_3_fu_1420_p10,
        din2 => wideSample_superSample_M_imag_V_6_3_fu_1420_p10,
        din3 => wideSample_superSample_M_imag_V_6_3_fu_1420_p10,
        din4 => wideSample_superSample_M_imag_V_6_3_fu_1420_p10,
        din5 => wideSample_superSample_M_imag_V_6_3_fu_1420_p10,
        din6 => trunc_ln145_80_reg_1936,
        din7 => wideSample_superSample_M_imag_V_6_3_fu_1420_p10,
        din8 => add_ln117_8_fu_1460_p2,
        dout => wideSample_superSample_M_imag_V_6_4_fu_1631_p10);

    mux_83_27_1_1_U648 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => trunc_ln145_80_reg_1936,
        din1 => trunc_ln145_80_reg_1936,
        din2 => trunc_ln145_80_reg_1936,
        din3 => wideSample_superSample_M_imag_V_7_3_fu_1441_p10,
        din4 => wideSample_superSample_M_imag_V_7_3_fu_1441_p10,
        din5 => wideSample_superSample_M_imag_V_7_3_fu_1441_p10,
        din6 => wideSample_superSample_M_imag_V_7_3_fu_1441_p10,
        din7 => trunc_ln145_80_reg_1936,
        din8 => add_ln117_8_fu_1460_p2,
        dout => wideSample_superSample_M_imag_V_7_4_fu_1652_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln113_reg_1988_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i17_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln113_reg_1988 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i17_reg_282 <= i_reg_1978;
            elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln113_reg_1988 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                i17_reg_282 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    wideWriteIndex18_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln113_reg_1988 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                wideWriteIndex18_reg_267 <= wideWriteIndex_reg_1983;
            elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln113_reg_1988 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                wideWriteIndex18_reg_267 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_reg_1978 <= i_fu_398_p2;
                wideWriteIndex_reg_1983 <= wideWriteIndex_fu_404_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln113_reg_1988 <= icmp_ln113_fu_410_p2;
                icmp_ln113_reg_1988_pp0_iter1_reg <= icmp_ln113_reg_1988;
                icmp_ln117_19_reg_1954 <= icmp_ln117_19_fu_380_p2;
                icmp_ln117_20_reg_1961 <= icmp_ln117_20_fu_386_p2;
                icmp_ln117_21_reg_1969 <= icmp_ln117_21_fu_392_p2;
                icmp_ln117_reg_1948 <= icmp_ln117_fu_374_p2;
                select_ln117_136_reg_1992 <= select_ln117_136_fu_733_p3;
                trunc_ln113_reg_1848 <= trunc_ln113_fu_296_p1;
                trunc_ln113_reg_1848_pp0_iter1_reg <= trunc_ln113_reg_1848;
                trunc_ln145_75_reg_1876 <= ssrWideStream4kernelOut_dout(90 downto 64);
                trunc_ln145_76_reg_1888 <= ssrWideStream4kernelOut_dout(122 downto 96);
                trunc_ln145_77_reg_1900 <= ssrWideStream4kernelOut_dout(154 downto 128);
                trunc_ln145_78_reg_1912 <= ssrWideStream4kernelOut_dout(186 downto 160);
                trunc_ln145_79_reg_1924 <= ssrWideStream4kernelOut_dout(218 downto 192);
                trunc_ln145_80_reg_1936 <= ssrWideStream4kernelOut_dout(250 downto 224);
                trunc_ln145_reg_1852 <= trunc_ln145_fu_300_p1;
                trunc_ln145_s_reg_1864 <= ssrWideStream4kernelOut_dout(58 downto 32);
                wideSample_superSample_M_imag_V_0_1_reg_1997 <= wideSample_superSample_M_imag_V_0_1_fu_740_p10;
                wideSample_superSample_M_imag_V_1_2_reg_2007 <= wideSample_superSample_M_imag_V_1_2_fu_1060_p10;
                wideSample_superSample_M_imag_V_2_3_reg_2017 <= wideSample_superSample_M_imag_V_2_3_fu_1336_p10;
                wideSample_superSample_M_imag_V_3_4_reg_2047 <= wideSample_superSample_M_imag_V_3_4_fu_1568_p10;
                wideSample_superSample_M_imag_V_4_4_reg_2052 <= wideSample_superSample_M_imag_V_4_4_fu_1589_p10;
                wideSample_superSample_M_imag_V_5_4_reg_2057 <= wideSample_superSample_M_imag_V_5_4_fu_1610_p10;
                wideSample_superSample_M_imag_V_6_4_reg_2062 <= wideSample_superSample_M_imag_V_6_4_fu_1631_p10;
                wideSample_superSample_M_imag_V_7_4_reg_2067 <= wideSample_superSample_M_imag_V_7_4_fu_1652_p10;
                wideSample_superSample_M_real_V_1_2_reg_2002 <= wideSample_superSample_M_real_V_1_2_fu_914_p10;
                wideSample_superSample_M_real_V_2_3_reg_2012 <= wideSample_superSample_M_real_V_2_3_fu_1212_p10;
                wideSample_superSample_M_real_V_3_4_reg_2022 <= wideSample_superSample_M_real_V_3_4_fu_1466_p10;
                wideSample_superSample_M_real_V_4_4_reg_2027 <= wideSample_superSample_M_real_V_4_4_fu_1487_p10;
                wideSample_superSample_M_real_V_5_4_reg_2032 <= wideSample_superSample_M_real_V_5_4_fu_1508_p10;
                wideSample_superSample_M_real_V_6_4_reg_2037 <= wideSample_superSample_M_real_V_6_4_fu_1529_p10;
                wideSample_superSample_M_real_V_7_4_reg_2042 <= wideSample_superSample_M_real_V_7_4_fu_1550_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln113_reg_1988 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                wideSample_superSample_M_imag_V_0_04168_fu_158 <= wideSample_superSample_M_imag_V_0_1_fu_740_p10;
                wideSample_superSample_M_imag_V_1_07_fu_154 <= wideSample_superSample_M_imag_V_1_2_fu_1060_p10;
                wideSample_superSample_M_imag_V_2_06_fu_150 <= wideSample_superSample_M_imag_V_2_3_fu_1336_p10;
                wideSample_superSample_M_imag_V_3_05_fu_146 <= wideSample_superSample_M_imag_V_3_4_fu_1568_p10;
                wideSample_superSample_M_imag_V_4_04_fu_142 <= wideSample_superSample_M_imag_V_4_4_fu_1589_p10;
                wideSample_superSample_M_imag_V_5_03_fu_138 <= wideSample_superSample_M_imag_V_5_4_fu_1610_p10;
                wideSample_superSample_M_imag_V_6_02_fu_134 <= wideSample_superSample_M_imag_V_6_4_fu_1631_p10;
                wideSample_superSample_M_imag_V_7_01_fu_130 <= wideSample_superSample_M_imag_V_7_4_fu_1652_p10;
                wideSample_superSample_M_real_V_0_041516_fu_190 <= select_ln117_136_fu_733_p3;
                wideSample_superSample_M_real_V_1_015_fu_186 <= wideSample_superSample_M_real_V_1_2_fu_914_p10;
                wideSample_superSample_M_real_V_2_014_fu_182 <= wideSample_superSample_M_real_V_2_3_fu_1212_p10;
                wideSample_superSample_M_real_V_3_013_fu_178 <= wideSample_superSample_M_real_V_3_4_fu_1466_p10;
                wideSample_superSample_M_real_V_4_012_fu_174 <= wideSample_superSample_M_real_V_4_4_fu_1487_p10;
                wideSample_superSample_M_real_V_5_011_fu_170 <= wideSample_superSample_M_real_V_5_4_fu_1508_p10;
                wideSample_superSample_M_real_V_6_010_fu_166 <= wideSample_superSample_M_real_V_6_4_fu_1529_p10;
                wideSample_superSample_M_real_V_7_09_fu_162 <= wideSample_superSample_M_real_V_7_4_fu_1550_p10;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln117_7_fu_1206_p2 <= std_logic_vector(unsigned(wideWriteIndex18_reg_267) + unsigned(ap_const_lv3_2));
    add_ln117_8_fu_1460_p2 <= std_logic_vector(unsigned(wideWriteIndex18_reg_267) + unsigned(ap_const_lv3_3));
    add_ln117_fu_908_p2 <= std_logic_vector(unsigned(wideWriteIndex18_reg_267) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ssrWideStream4kernelOut_empty_n, io_acc_block_signal_op188, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ssrWideStream4kernelOut_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1) and (io_acc_block_signal_op188 = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ssrWideStream4kernelOut_empty_n, io_acc_block_signal_op188, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ssrWideStream4kernelOut_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1) and (io_acc_block_signal_op188 = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ssrWideStream4kernelOut_empty_n, io_acc_block_signal_op188, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ssrWideStream4kernelOut_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1) and (io_acc_block_signal_op188 = ap_const_logic_0)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(ssrWideStream4kernelOut_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter0 <= (ssrWideStream4kernelOut_empty_n = ap_const_logic_0);
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter2_assign_proc : process(io_acc_block_signal_op188, trunc_ln113_reg_1848_pp0_iter1_reg)
    begin
                ap_block_state4_pp0_stage0_iter2 <= ((trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1) and (io_acc_block_signal_op188 = ap_const_logic_0));
    end process;


    ap_condition_242_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_242 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln113_reg_1988_pp0_iter1_reg)
    begin
        if (((icmp_ln113_reg_1988_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;
    ap_ext_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (ssrWideStream4kernelOut_blk_n and p_wideStreamOut_0_0_1_0_0_0_blk_n and p_wideStreamOut_0_0_1_0_0_022_blk_n and p_wideStreamOut_0_0_1_0_0_021_blk_n and p_wideStreamOut_0_0_1_0_0_020_blk_n and p_wideStreamOut_0_0_1_0_0_019_blk_n and p_wideStreamOut_0_0_1_0_0_018_blk_n and p_wideStreamOut_0_0_1_0_0_017_blk_n and p_wideStreamOut_0_0_1_0_0_016_blk_n and p_wideStreamOut_0_0_0_0_0_0_blk_n and p_wideStreamOut_0_0_0_0_0_07_blk_n and p_wideStreamOut_0_0_0_0_0_06_blk_n and p_wideStreamOut_0_0_0_0_0_05_blk_n and p_wideStreamOut_0_0_0_0_0_04_blk_n and p_wideStreamOut_0_0_0_0_0_03_blk_n and p_wideStreamOut_0_0_0_0_0_02_blk_n and p_wideStreamOut_0_0_0_0_0_01_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_cur_n and ap_const_logic_1);

    ap_phi_mux_i17_phi_fu_286_p6_assign_proc : process(i17_reg_282, i_reg_1978, icmp_ln113_reg_1988, ap_condition_242)
    begin
        if ((ap_const_boolean_1 = ap_condition_242)) then
            if ((icmp_ln113_reg_1988 = ap_const_lv1_1)) then 
                ap_phi_mux_i17_phi_fu_286_p6 <= ap_const_lv5_0;
            elsif ((icmp_ln113_reg_1988 = ap_const_lv1_0)) then 
                ap_phi_mux_i17_phi_fu_286_p6 <= i_reg_1978;
            else 
                ap_phi_mux_i17_phi_fu_286_p6 <= i17_reg_282;
            end if;
        else 
            ap_phi_mux_i17_phi_fu_286_p6 <= i17_reg_282;
        end if; 
    end process;


    ap_phi_mux_wideWriteIndex18_phi_fu_271_p6_assign_proc : process(wideWriteIndex18_reg_267, wideWriteIndex_reg_1983, icmp_ln113_reg_1988, ap_condition_242)
    begin
        if ((ap_const_boolean_1 = ap_condition_242)) then
            if ((icmp_ln113_reg_1988 = ap_const_lv1_1)) then 
                ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 <= ap_const_lv3_0;
            elsif ((icmp_ln113_reg_1988 = ap_const_lv1_0)) then 
                ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 <= wideWriteIndex_reg_1983;
            else 
                ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 <= wideWriteIndex18_reg_267;
            end if;
        else 
            ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 <= wideWriteIndex18_reg_267;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, icmp_ln113_fu_410_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (icmp_ln113_fu_410_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);
    i_fu_398_p2 <= std_logic_vector(unsigned(ap_phi_mux_i17_phi_fu_286_p6) + unsigned(ap_const_lv5_1));
    icmp_ln113_fu_410_p2 <= "1" when (ap_phi_mux_i17_phi_fu_286_p6 = ap_const_lv5_1F) else "0";
    icmp_ln117_19_fu_380_p2 <= "1" when (ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 = ap_const_lv3_5) else "0";
    icmp_ln117_20_fu_386_p2 <= "1" when (ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 = ap_const_lv3_4) else "0";
    icmp_ln117_21_fu_392_p2 <= "1" when (ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 = ap_const_lv3_3) else "0";
    icmp_ln117_22_fu_491_p2 <= "1" when (wideWriteIndex18_reg_267 = ap_const_lv3_2) else "0";
    icmp_ln117_23_fu_505_p2 <= "1" when (wideWriteIndex18_reg_267 = ap_const_lv3_1) else "0";
    icmp_ln117_24_fu_519_p2 <= "1" when (wideWriteIndex18_reg_267 = ap_const_lv3_0) else "0";
    icmp_ln117_fu_374_p2 <= "1" when (ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 = ap_const_lv3_6) else "0";
    io_acc_block_signal_op188 <= (p_wideStreamOut_0_0_1_0_0_0_full_n and p_wideStreamOut_0_0_1_0_0_022_full_n and p_wideStreamOut_0_0_1_0_0_021_full_n and p_wideStreamOut_0_0_1_0_0_020_full_n and p_wideStreamOut_0_0_1_0_0_019_full_n and p_wideStreamOut_0_0_1_0_0_018_full_n and p_wideStreamOut_0_0_1_0_0_017_full_n and p_wideStreamOut_0_0_1_0_0_016_full_n and p_wideStreamOut_0_0_0_0_0_0_full_n and p_wideStreamOut_0_0_0_0_0_07_full_n and p_wideStreamOut_0_0_0_0_0_06_full_n and p_wideStreamOut_0_0_0_0_0_05_full_n and p_wideStreamOut_0_0_0_0_0_04_full_n and p_wideStreamOut_0_0_0_0_0_03_full_n and p_wideStreamOut_0_0_0_0_0_02_full_n and p_wideStreamOut_0_0_0_0_0_01_full_n);

    p_wideStreamOut_0_0_0_0_0_01_blk_n_assign_proc : process(p_wideStreamOut_0_0_0_0_0_01_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_01_blk_n <= p_wideStreamOut_0_0_0_0_0_01_full_n;
        else 
            p_wideStreamOut_0_0_0_0_0_01_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_0_0_0_01_din <= wideSample_superSample_M_real_V_1_2_reg_2002;

    p_wideStreamOut_0_0_0_0_0_01_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_01_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_0_0_0_01_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_0_0_0_02_blk_n_assign_proc : process(p_wideStreamOut_0_0_0_0_0_02_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_02_blk_n <= p_wideStreamOut_0_0_0_0_0_02_full_n;
        else 
            p_wideStreamOut_0_0_0_0_0_02_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_0_0_0_02_din <= wideSample_superSample_M_real_V_2_3_reg_2012;

    p_wideStreamOut_0_0_0_0_0_02_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_02_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_0_0_0_02_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_0_0_0_03_blk_n_assign_proc : process(p_wideStreamOut_0_0_0_0_0_03_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_03_blk_n <= p_wideStreamOut_0_0_0_0_0_03_full_n;
        else 
            p_wideStreamOut_0_0_0_0_0_03_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_0_0_0_03_din <= wideSample_superSample_M_real_V_3_4_reg_2022;

    p_wideStreamOut_0_0_0_0_0_03_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_03_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_0_0_0_03_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_0_0_0_04_blk_n_assign_proc : process(p_wideStreamOut_0_0_0_0_0_04_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_04_blk_n <= p_wideStreamOut_0_0_0_0_0_04_full_n;
        else 
            p_wideStreamOut_0_0_0_0_0_04_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_0_0_0_04_din <= wideSample_superSample_M_real_V_4_4_reg_2027;

    p_wideStreamOut_0_0_0_0_0_04_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_04_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_0_0_0_04_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_0_0_0_05_blk_n_assign_proc : process(p_wideStreamOut_0_0_0_0_0_05_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_05_blk_n <= p_wideStreamOut_0_0_0_0_0_05_full_n;
        else 
            p_wideStreamOut_0_0_0_0_0_05_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_0_0_0_05_din <= wideSample_superSample_M_real_V_5_4_reg_2032;

    p_wideStreamOut_0_0_0_0_0_05_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_05_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_0_0_0_05_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_0_0_0_06_blk_n_assign_proc : process(p_wideStreamOut_0_0_0_0_0_06_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_06_blk_n <= p_wideStreamOut_0_0_0_0_0_06_full_n;
        else 
            p_wideStreamOut_0_0_0_0_0_06_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_0_0_0_06_din <= wideSample_superSample_M_real_V_6_4_reg_2037;

    p_wideStreamOut_0_0_0_0_0_06_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_06_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_0_0_0_06_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_0_0_0_07_blk_n_assign_proc : process(p_wideStreamOut_0_0_0_0_0_07_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_07_blk_n <= p_wideStreamOut_0_0_0_0_0_07_full_n;
        else 
            p_wideStreamOut_0_0_0_0_0_07_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_0_0_0_07_din <= wideSample_superSample_M_real_V_7_4_reg_2042;

    p_wideStreamOut_0_0_0_0_0_07_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_07_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_0_0_0_07_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_0_0_0_0_blk_n_assign_proc : process(p_wideStreamOut_0_0_0_0_0_0_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_0_blk_n <= p_wideStreamOut_0_0_0_0_0_0_full_n;
        else 
            p_wideStreamOut_0_0_0_0_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_0_0_0_0_din <= select_ln117_136_reg_1992;

    p_wideStreamOut_0_0_0_0_0_0_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_0_0_0_0_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_0_0_0_0_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_1_0_0_016_blk_n_assign_proc : process(p_wideStreamOut_0_0_1_0_0_016_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_016_blk_n <= p_wideStreamOut_0_0_1_0_0_016_full_n;
        else 
            p_wideStreamOut_0_0_1_0_0_016_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_1_0_0_016_din <= wideSample_superSample_M_imag_V_1_2_reg_2007;

    p_wideStreamOut_0_0_1_0_0_016_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_016_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_1_0_0_016_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_1_0_0_017_blk_n_assign_proc : process(p_wideStreamOut_0_0_1_0_0_017_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_017_blk_n <= p_wideStreamOut_0_0_1_0_0_017_full_n;
        else 
            p_wideStreamOut_0_0_1_0_0_017_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_1_0_0_017_din <= wideSample_superSample_M_imag_V_2_3_reg_2017;

    p_wideStreamOut_0_0_1_0_0_017_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_017_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_1_0_0_017_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_1_0_0_018_blk_n_assign_proc : process(p_wideStreamOut_0_0_1_0_0_018_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_018_blk_n <= p_wideStreamOut_0_0_1_0_0_018_full_n;
        else 
            p_wideStreamOut_0_0_1_0_0_018_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_1_0_0_018_din <= wideSample_superSample_M_imag_V_3_4_reg_2047;

    p_wideStreamOut_0_0_1_0_0_018_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_018_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_1_0_0_018_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_1_0_0_019_blk_n_assign_proc : process(p_wideStreamOut_0_0_1_0_0_019_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_019_blk_n <= p_wideStreamOut_0_0_1_0_0_019_full_n;
        else 
            p_wideStreamOut_0_0_1_0_0_019_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_1_0_0_019_din <= wideSample_superSample_M_imag_V_4_4_reg_2052;

    p_wideStreamOut_0_0_1_0_0_019_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_019_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_1_0_0_019_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_1_0_0_020_blk_n_assign_proc : process(p_wideStreamOut_0_0_1_0_0_020_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_020_blk_n <= p_wideStreamOut_0_0_1_0_0_020_full_n;
        else 
            p_wideStreamOut_0_0_1_0_0_020_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_1_0_0_020_din <= wideSample_superSample_M_imag_V_5_4_reg_2057;

    p_wideStreamOut_0_0_1_0_0_020_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_020_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_1_0_0_020_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_1_0_0_021_blk_n_assign_proc : process(p_wideStreamOut_0_0_1_0_0_021_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_021_blk_n <= p_wideStreamOut_0_0_1_0_0_021_full_n;
        else 
            p_wideStreamOut_0_0_1_0_0_021_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_1_0_0_021_din <= wideSample_superSample_M_imag_V_6_4_reg_2062;

    p_wideStreamOut_0_0_1_0_0_021_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_021_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_1_0_0_021_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_1_0_0_022_blk_n_assign_proc : process(p_wideStreamOut_0_0_1_0_0_022_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_022_blk_n <= p_wideStreamOut_0_0_1_0_0_022_full_n;
        else 
            p_wideStreamOut_0_0_1_0_0_022_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_1_0_0_022_din <= wideSample_superSample_M_imag_V_7_4_reg_2067;

    p_wideStreamOut_0_0_1_0_0_022_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_022_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_1_0_0_022_write <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamOut_0_0_1_0_0_0_blk_n_assign_proc : process(p_wideStreamOut_0_0_1_0_0_0_full_n, trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_0_blk_n <= p_wideStreamOut_0_0_1_0_0_0_full_n;
        else 
            p_wideStreamOut_0_0_1_0_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_wideStreamOut_0_0_1_0_0_0_din <= wideSample_superSample_M_imag_V_0_1_reg_1997;

    p_wideStreamOut_0_0_1_0_0_0_write_assign_proc : process(trunc_ln113_reg_1848_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln113_reg_1848_pp0_iter1_reg = ap_const_lv1_1))) then 
            p_wideStreamOut_0_0_1_0_0_0_write <= ap_const_logic_1;
        else 
            p_wideStreamOut_0_0_1_0_0_0_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln117_103_fu_470_p3 <= 
        wideSample_superSample_M_real_V_7_09_fu_162 when (icmp_ln117_19_reg_1954(0) = '1') else 
        select_ln117_fu_464_p3;
    select_ln117_104_fu_477_p3 <= 
        wideSample_superSample_M_real_V_7_09_fu_162 when (icmp_ln117_20_reg_1961(0) = '1') else 
        select_ln117_103_fu_470_p3;
    select_ln117_105_fu_484_p3 <= 
        wideSample_superSample_M_real_V_7_09_fu_162 when (icmp_ln117_21_reg_1969(0) = '1') else 
        select_ln117_104_fu_477_p3;
    select_ln117_106_fu_497_p3 <= 
        wideSample_superSample_M_real_V_7_09_fu_162 when (icmp_ln117_22_fu_491_p2(0) = '1') else 
        select_ln117_105_fu_484_p3;
    select_ln117_107_fu_511_p3 <= 
        wideSample_superSample_M_real_V_7_09_fu_162 when (icmp_ln117_23_fu_505_p2(0) = '1') else 
        select_ln117_106_fu_497_p3;
    select_ln117_108_fu_525_p3 <= 
        wideSample_superSample_M_real_V_7_09_fu_162 when (icmp_ln117_24_fu_519_p2(0) = '1') else 
        select_ln117_107_fu_511_p3;
    select_ln117_109_fu_533_p3 <= 
        trunc_ln145_reg_1852 when (icmp_ln117_reg_1948(0) = '1') else 
        wideSample_superSample_M_real_V_6_010_fu_166;
    select_ln117_110_fu_539_p3 <= 
        wideSample_superSample_M_real_V_6_010_fu_166 when (icmp_ln117_19_reg_1954(0) = '1') else 
        select_ln117_109_fu_533_p3;
    select_ln117_111_fu_546_p3 <= 
        wideSample_superSample_M_real_V_6_010_fu_166 when (icmp_ln117_20_reg_1961(0) = '1') else 
        select_ln117_110_fu_539_p3;
    select_ln117_112_fu_553_p3 <= 
        wideSample_superSample_M_real_V_6_010_fu_166 when (icmp_ln117_21_reg_1969(0) = '1') else 
        select_ln117_111_fu_546_p3;
    select_ln117_113_fu_560_p3 <= 
        wideSample_superSample_M_real_V_6_010_fu_166 when (icmp_ln117_22_fu_491_p2(0) = '1') else 
        select_ln117_112_fu_553_p3;
    select_ln117_114_fu_568_p3 <= 
        wideSample_superSample_M_real_V_6_010_fu_166 when (icmp_ln117_23_fu_505_p2(0) = '1') else 
        select_ln117_113_fu_560_p3;
    select_ln117_115_fu_576_p3 <= 
        wideSample_superSample_M_real_V_6_010_fu_166 when (icmp_ln117_24_fu_519_p2(0) = '1') else 
        select_ln117_114_fu_568_p3;
    select_ln117_116_fu_584_p3 <= 
        trunc_ln145_reg_1852 when (icmp_ln117_19_reg_1954(0) = '1') else 
        wideSample_superSample_M_real_V_5_011_fu_170;
    select_ln117_117_fu_590_p3 <= 
        wideSample_superSample_M_real_V_5_011_fu_170 when (icmp_ln117_20_reg_1961(0) = '1') else 
        select_ln117_116_fu_584_p3;
    select_ln117_118_fu_597_p3 <= 
        wideSample_superSample_M_real_V_5_011_fu_170 when (icmp_ln117_21_reg_1969(0) = '1') else 
        select_ln117_117_fu_590_p3;
    select_ln117_119_fu_604_p3 <= 
        wideSample_superSample_M_real_V_5_011_fu_170 when (icmp_ln117_22_fu_491_p2(0) = '1') else 
        select_ln117_118_fu_597_p3;
    select_ln117_120_fu_612_p3 <= 
        wideSample_superSample_M_real_V_5_011_fu_170 when (icmp_ln117_23_fu_505_p2(0) = '1') else 
        select_ln117_119_fu_604_p3;
    select_ln117_121_fu_620_p3 <= 
        wideSample_superSample_M_real_V_5_011_fu_170 when (icmp_ln117_24_fu_519_p2(0) = '1') else 
        select_ln117_120_fu_612_p3;
    select_ln117_122_fu_628_p3 <= 
        trunc_ln145_reg_1852 when (icmp_ln117_20_reg_1961(0) = '1') else 
        wideSample_superSample_M_real_V_4_012_fu_174;
    select_ln117_123_fu_634_p3 <= 
        wideSample_superSample_M_real_V_4_012_fu_174 when (icmp_ln117_21_reg_1969(0) = '1') else 
        select_ln117_122_fu_628_p3;
    select_ln117_124_fu_641_p3 <= 
        wideSample_superSample_M_real_V_4_012_fu_174 when (icmp_ln117_22_fu_491_p2(0) = '1') else 
        select_ln117_123_fu_634_p3;
    select_ln117_125_fu_649_p3 <= 
        wideSample_superSample_M_real_V_4_012_fu_174 when (icmp_ln117_23_fu_505_p2(0) = '1') else 
        select_ln117_124_fu_641_p3;
    select_ln117_126_fu_657_p3 <= 
        wideSample_superSample_M_real_V_4_012_fu_174 when (icmp_ln117_24_fu_519_p2(0) = '1') else 
        select_ln117_125_fu_649_p3;
    select_ln117_127_fu_665_p3 <= 
        trunc_ln145_reg_1852 when (icmp_ln117_21_reg_1969(0) = '1') else 
        wideSample_superSample_M_real_V_3_013_fu_178;
    select_ln117_128_fu_671_p3 <= 
        wideSample_superSample_M_real_V_3_013_fu_178 when (icmp_ln117_22_fu_491_p2(0) = '1') else 
        select_ln117_127_fu_665_p3;
    select_ln117_129_fu_679_p3 <= 
        wideSample_superSample_M_real_V_3_013_fu_178 when (icmp_ln117_23_fu_505_p2(0) = '1') else 
        select_ln117_128_fu_671_p3;
    select_ln117_130_fu_687_p3 <= 
        wideSample_superSample_M_real_V_3_013_fu_178 when (icmp_ln117_24_fu_519_p2(0) = '1') else 
        select_ln117_129_fu_679_p3;
    select_ln117_131_fu_695_p3 <= 
        trunc_ln145_reg_1852 when (icmp_ln117_22_fu_491_p2(0) = '1') else 
        wideSample_superSample_M_real_V_2_014_fu_182;
    select_ln117_132_fu_702_p3 <= 
        wideSample_superSample_M_real_V_2_014_fu_182 when (icmp_ln117_23_fu_505_p2(0) = '1') else 
        select_ln117_131_fu_695_p3;
    select_ln117_133_fu_710_p3 <= 
        wideSample_superSample_M_real_V_2_014_fu_182 when (icmp_ln117_24_fu_519_p2(0) = '1') else 
        select_ln117_132_fu_702_p3;
    select_ln117_134_fu_718_p3 <= 
        trunc_ln145_reg_1852 when (icmp_ln117_23_fu_505_p2(0) = '1') else 
        wideSample_superSample_M_real_V_1_015_fu_186;
    select_ln117_135_fu_725_p3 <= 
        wideSample_superSample_M_real_V_1_015_fu_186 when (icmp_ln117_24_fu_519_p2(0) = '1') else 
        select_ln117_134_fu_718_p3;
    select_ln117_136_fu_733_p3 <= 
        trunc_ln145_reg_1852 when (icmp_ln117_24_fu_519_p2(0) = '1') else 
        wideSample_superSample_M_real_V_0_041516_fu_190;
    select_ln117_fu_464_p3 <= 
        wideSample_superSample_M_real_V_7_09_fu_162 when (icmp_ln117_reg_1948(0) = '1') else 
        trunc_ln145_reg_1852;

    ssrWideStream4kernelOut_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ssrWideStream4kernelOut_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ssrWideStream4kernelOut_blk_n <= ssrWideStream4kernelOut_empty_n;
        else 
            ssrWideStream4kernelOut_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ssrWideStream4kernelOut_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ssrWideStream4kernelOut_read <= ap_const_logic_1;
        else 
            ssrWideStream4kernelOut_read <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln113_fu_296_p1 <= ap_phi_mux_i17_phi_fu_286_p6(1 - 1 downto 0);
    trunc_ln145_fu_300_p1 <= ssrWideStream4kernelOut_dout(27 - 1 downto 0);
    wideWriteIndex_fu_404_p2 <= (ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 xor ap_const_lv3_4);
end behav;
