

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'
================================================================
* Date:           Fri Nov 17 13:09:39 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.806 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1224|     1512| 12.240 us | 15.120 us |  1224|  1512|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1223|     1511|  34 ~ 42 |          -|          -|    36|    no    |
        | + LineBufferDataIn               |       12|       12|         3|          -|          -|     4|    no    |
        | + KernelShiftWidth               |        2|        2|         1|          1|          1|     2|    yes   |
        | + KernelPushChannel              |        4|        4|         1|          -|          -|     4|    no    |
        | + KernelPushChannel              |        4|        4|         1|          -|          -|     4|    no    |
        | + KernelPushChannel              |        4|        4|         1|          -|          -|     4|    no    |
        | + ReuseLoop                      |        7|        7|         5|          1|          1|     4|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     72|       -|      -|    -|
|Expression       |        -|      -|       0|   2042|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    580|    -|
|Memory           |       32|      -|     512|    256|    -|
|Multiplexer      |        -|      -|       -|   2363|    -|
|Register         |        0|      -|    6484|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|     72|    6996|   5273|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|     32|       6|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |myproject_mux_42_16_1_1_U70  |myproject_mux_42_16_1_1  |        0|      0|  0|  145|    0|
    |myproject_mux_42_16_1_1_U71  |myproject_mux_42_16_1_1  |        0|      0|  0|  145|    0|
    |myproject_mux_42_16_1_1_U72  |myproject_mux_42_16_1_1  |        0|      0|  0|  145|    0|
    |myproject_mux_42_16_1_1_U73  |myproject_mux_42_16_1_1  |        0|      0|  0|  145|    0|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |Total                        |                         |        0|      0|  0|  580|    0|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +---------------------------------------+----------------------------------+-----------+
    |                Instance               |              Module              | Expression|
    +---------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_16s_26_1_1_U74   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U75   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U76   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U77   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U78   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U79   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U80   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U81   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U82   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U83   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U84   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U85   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U86   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U87   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U88   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U89   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U90   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U91   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U92   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U93   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U94   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U95   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U96   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U97   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U98   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U99   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U100  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U101  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U102  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U103  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U104  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U105  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U106  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U107  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U108  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U109  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U110  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U111  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U112  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U113  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U114  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U115  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U116  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U117  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U118  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U119  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U120  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U121  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U122  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U123  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U124  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U125  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U126  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U127  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U128  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U129  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U130  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U131  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U132  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U133  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U134  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U135  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U136  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U137  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U138  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U139  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U140  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U141  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U142  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U143  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U144  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_9s_25_1_1_U145   |myproject_mul_mul_16s_9s_25_1_1   |  i0 * i1  |
    +---------------------------------------+----------------------------------+-----------+

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+------+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits | Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+------+------+-------------+
    |line_buffer_Array_V_1_0_0_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|    16|     1|           96|
    |line_buffer_Array_V_1_0_1_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|    16|     1|           96|
    |line_buffer_Array_V_1_0_2_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|    16|     1|           96|
    |line_buffer_Array_V_1_0_3_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|    16|     1|           96|
    |line_buffer_Array_V_1_1_0_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|    16|     1|           96|
    |line_buffer_Array_V_1_1_1_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|    16|     1|           96|
    |line_buffer_Array_V_1_1_2_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|    16|     1|           96|
    |line_buffer_Array_V_1_1_3_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|    16|     1|           96|
    |w5_V_U                       |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V          |       32|   0|   0|    0|     4|  1145|     1|         4580|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+------+------+-------------+
    |Total                        |                                                                                  |       32| 512| 256|    0|    52|  1273|     9|         5348|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_5965_p2          |     +    |      0|  0|  16|          16|          16|
    |acc_1_V_fu_5975_p2          |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_5985_p2          |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_5995_p2          |     +    |      0|  0|  16|          16|          16|
    |acc_4_V_fu_6005_p2          |     +    |      0|  0|  16|          16|          16|
    |acc_5_V_fu_6015_p2          |     +    |      0|  0|  16|          16|          16|
    |acc_6_V_fu_6025_p2          |     +    |      0|  0|  16|          16|          16|
    |acc_7_V_fu_6035_p2          |     +    |      0|  0|  16|          16|          16|
    |add_ln213_1_fu_2546_p2      |     +    |      0|  0|  12|           3|           1|
    |add_ln213_2_fu_2612_p2      |     +    |      0|  0|  12|           3|           1|
    |add_ln213_fu_2480_p2        |     +    |      0|  0|  12|           3|           1|
    |add_ln321_fu_6092_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_6103_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_6046_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_6057_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln703_100_fu_5773_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_101_fu_5777_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_102_fu_5781_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_103_fu_5786_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_104_fu_5981_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_106_fu_5792_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_107_fu_5796_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_108_fu_5800_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_109_fu_5806_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_110_fu_5810_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_111_fu_5814_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_112_fu_5819_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_113_fu_5991_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_115_fu_5825_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_116_fu_5829_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_117_fu_5833_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_118_fu_5839_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_119_fu_5843_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_120_fu_5847_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_121_fu_5852_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_122_fu_6001_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_124_fu_5858_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_125_fu_5862_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_126_fu_5866_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_127_fu_5872_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_128_fu_5876_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_129_fu_5880_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_130_fu_5885_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_131_fu_6011_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_133_fu_5891_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_134_fu_5895_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_135_fu_5899_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_136_fu_5905_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_137_fu_5909_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_138_fu_5913_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_139_fu_5918_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_140_fu_6021_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_142_fu_5927_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_143_fu_5931_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_144_fu_5935_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_145_fu_5941_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_146_fu_5945_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_147_fu_5950_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_148_fu_5955_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_149_fu_6031_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_80_fu_5697_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_81_fu_5701_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_82_fu_5707_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln703_83_fu_5711_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln703_84_fu_5715_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_85_fu_5720_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_86_fu_5961_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_88_fu_5726_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln703_89_fu_5730_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_90_fu_5734_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_91_fu_5740_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln703_92_fu_5744_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln703_93_fu_5748_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_94_fu_5753_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_95_fu_5971_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_97_fu_5759_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln703_98_fu_5763_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_99_fu_5767_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_5693_p2        |     +    |      0|  0|  23|          16|          16|
    |add_ln79_fu_2028_p2         |     +    |      0|  0|  15|           6|           1|
    |i_ic_fu_2040_p2             |     +    |      0|  0|  12|           3|           1|
    |i_iw_fu_2186_p2             |     +    |      0|  0|  10|           2|           1|
    |w_index_fu_2746_p2          |     +    |      0|  0|  10|           2|           1|
    |and_ln289_1_fu_2730_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_2736_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_2724_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1543           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2240           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_603            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_685            |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op1477  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op43    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln194_fu_2180_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln203_1_fu_2242_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln203_2_fu_2273_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln203_3_fu_2304_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln203_fu_2204_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln213_1_fu_2540_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln213_2_fu_2606_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln213_fu_2474_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln241_fu_2034_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln289_1_fu_2678_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_2_fu_2698_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_3_fu_2718_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_2668_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_6041_p2       |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln317_fu_6087_p2       |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln43_fu_2765_p2        |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln79_fu_6128_p2        |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |or_ln203_1_fu_2267_p2       |    or    |      0|  0|   3|           3|           2|
    |or_ln203_3_fu_2298_p2       |    or    |      0|  0|   3|           3|           2|
    |or_ln203_fu_2236_p2         |    or    |      0|  0|   3|           3|           1|
    |select_ln203_10_fu_2436_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_11_fu_2455_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_1_fu_2229_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_2_fu_2260_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_3_fu_2291_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_4_fu_2322_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_5_fu_2341_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_6_fu_2360_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_7_fu_2379_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_8_fu_2398_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_9_fu_2417_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_fu_2210_p3     |  select  |      0|  0|  16|           1|          16|
    |select_ln323_fu_6108_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_6062_p3     |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp1               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|2042|        1561|        1422|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  56|         13|    1|         13|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_1909_p4   |  15|          3|   32|         96|
    |ap_phi_mux_w_index132_phi_fu_874_p4        |   9|          2|    2|          4|
    |ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1129  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_1_reg_895    |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1142  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1155  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1168  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1181  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1194  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1207  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1220  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1233  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1246  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1259  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_2_reg_908    |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1272  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1285  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1298  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1311  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1324  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1337  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1350  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1363  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1376  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1389  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_3_reg_921    |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1402  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1415  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1428  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1441  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1454  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1467  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1480  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1493  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1506  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1519  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_4_reg_934    |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1532  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1545  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1558  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1571  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1584  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1597  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1610  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1623  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1636  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1649  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_5_reg_947    |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1662  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1675  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1688  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1701  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1714  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1727  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1740  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1753  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1766  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1779  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_6_reg_960    |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1792  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1805  |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_7_reg_973    |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_8_reg_986    |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_9_reg_999    |  27|          5|   16|         80|
    |ap_phi_reg_pp1_iter2_phi_ln56_reg_882      |  27|          5|   16|         80|
    |data_V_data_0_V_blk_n                      |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                      |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                      |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                      |   9|          2|    1|          2|
    |i_ic2_0_i_i_i_i_0_reg_837                  |   9|          2|    3|          6|
    |i_ic2_0_i_i_i_i_1_reg_848                  |   9|          2|    3|          6|
    |i_ic2_0_i_i_i_i_2_reg_859                  |   9|          2|    3|          6|
    |i_ic4_0_i_i_i_reg_789                      |   9|          2|    3|          6|
    |i_iw_0_i_i_i_i_reg_826                     |   9|          2|    2|          4|
    |indvar_flatten133_reg_777                  |   9|          2|    6|         12|
    |pX_2                                       |   9|          2|   32|         64|
    |pY_2                                       |   9|          2|   32|         64|
    |real_start                                 |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                       |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                       |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                       |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                       |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                       |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                       |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                       |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                       |   9|          2|    1|          2|
    |sX_2                                       |   9|          2|   32|         64|
    |shift_buffer_0_0_V_reg_813                 |  21|          4|   16|         64|
    |shift_buffer_1_0_V_reg_800                 |  21|          4|   16|         64|
    |tmp_data_0_V_7130_reg_1818                 |   9|          2|   16|         32|
    |tmp_data_1_V_7128_reg_1829                 |   9|          2|   16|         32|
    |tmp_data_2_V_7126_reg_1840                 |   9|          2|   16|         32|
    |tmp_data_3_V_7124_reg_1851                 |   9|          2|   16|         32|
    |tmp_data_4_V_5122_reg_1862                 |   9|          2|   16|         32|
    |tmp_data_5_V_5120_reg_1873                 |   9|          2|   16|         32|
    |tmp_data_6_V_5118_reg_1884                 |   9|          2|   16|         32|
    |tmp_data_7_V_5116_reg_1895                 |   9|          2|   16|         32|
    |w_index132_reg_870                         |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |2363|        452| 1480|       6523|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |acc_0_V_reg_9170                           |  16|   0|   16|          0|
    |acc_1_V_reg_9176                           |  16|   0|   16|          0|
    |acc_2_V_reg_9182                           |  16|   0|   16|          0|
    |acc_3_V_reg_9188                           |  16|   0|   16|          0|
    |acc_4_V_reg_9194                           |  16|   0|   16|          0|
    |acc_5_V_reg_9200                           |  16|   0|   16|          0|
    |acc_6_V_reg_9206                           |  16|   0|   16|          0|
    |acc_7_V_reg_9212                           |  16|   0|   16|          0|
    |add_ln703_103_reg_9115                     |  16|   0|   16|          0|
    |add_ln703_108_reg_9120                     |  16|   0|   16|          0|
    |add_ln703_112_reg_9125                     |  16|   0|   16|          0|
    |add_ln703_117_reg_9130                     |  16|   0|   16|          0|
    |add_ln703_121_reg_9135                     |  16|   0|   16|          0|
    |add_ln703_126_reg_9140                     |  16|   0|   16|          0|
    |add_ln703_130_reg_9145                     |  16|   0|   16|          0|
    |add_ln703_135_reg_9150                     |  16|   0|   16|          0|
    |add_ln703_139_reg_9155                     |  16|   0|   16|          0|
    |add_ln703_144_reg_9160                     |  16|   0|   16|          0|
    |add_ln703_148_reg_9165                     |  16|   0|   16|          0|
    |add_ln703_81_reg_9090                      |  16|   0|   16|          0|
    |add_ln703_85_reg_9095                      |  16|   0|   16|          0|
    |add_ln703_90_reg_9100                      |  16|   0|   16|          0|
    |add_ln703_94_reg_9105                      |  16|   0|   16|          0|
    |add_ln703_99_reg_9110                      |  16|   0|   16|          0|
    |add_ln79_reg_6710                          |   6|   0|    6|          0|
    |and_ln289_2_reg_6908                       |   1|   0|    1|          0|
    |ap_CS_fsm                                  |  12|   0|   12|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                    |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_10_reg_1012  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_11_reg_1025  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1038  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1051  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1064  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1077  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_16_reg_1090  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_17_reg_1103  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_18_reg_1116  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_19_reg_1129  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_1_reg_895    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_20_reg_1142  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_21_reg_1155  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_22_reg_1168  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_23_reg_1181  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_24_reg_1194  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_25_reg_1207  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_26_reg_1220  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_27_reg_1233  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_28_reg_1246  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_29_reg_1259  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_2_reg_908    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_30_reg_1272  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_31_reg_1285  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_32_reg_1298  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_33_reg_1311  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_34_reg_1324  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_35_reg_1337  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_36_reg_1350  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_37_reg_1363  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_38_reg_1376  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_39_reg_1389  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_3_reg_921    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_40_reg_1402  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_41_reg_1415  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_42_reg_1428  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_43_reg_1441  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_44_reg_1454  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_45_reg_1467  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_46_reg_1480  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_47_reg_1493  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_48_reg_1506  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_49_reg_1519  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_4_reg_934    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_50_reg_1532  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_51_reg_1545  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_52_reg_1558  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_53_reg_1571  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_54_reg_1584  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_55_reg_1597  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_56_reg_1610  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_57_reg_1623  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_58_reg_1636  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_59_reg_1649  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_5_reg_947    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_60_reg_1662  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_61_reg_1675  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_62_reg_1688  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_63_reg_1701  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_64_reg_1714  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_65_reg_1727  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_66_reg_1740  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_67_reg_1753  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_68_reg_1766  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_69_reg_1779  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_6_reg_960    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_70_reg_1792  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_71_reg_1805  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_7_reg_973    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_8_reg_986    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_9_reg_999    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_reg_882      |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1129  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_1_reg_895    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1142  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1155  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1168  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1181  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1194  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1207  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1220  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1233  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1246  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1259  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_2_reg_908    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1272  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1285  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1298  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1311  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1324  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1337  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1350  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1363  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1376  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1389  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_3_reg_921    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1402  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1415  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1428  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1441  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1454  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1467  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1480  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1493  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1506  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1519  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_4_reg_934    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1532  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1545  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1558  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1571  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1584  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1597  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1610  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1623  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1636  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1649  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_5_reg_947    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1662  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1675  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1688  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1701  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1714  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1727  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1740  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1753  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1766  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1779  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_6_reg_960    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1792  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1805  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_7_reg_973    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_8_reg_986    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_9_reg_999    |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_reg_882      |  16|   0|   16|          0|
    |i_ic2_0_i_i_i_i_0_reg_837                  |   3|   0|    3|          0|
    |i_ic2_0_i_i_i_i_1_reg_848                  |   3|   0|    3|          0|
    |i_ic2_0_i_i_i_i_2_reg_859                  |   3|   0|    3|          0|
    |i_ic4_0_i_i_i_reg_789                      |   3|   0|    3|          0|
    |i_ic_reg_6719                              |   3|   0|    3|          0|
    |i_iw_0_i_i_i_i_reg_826                     |   2|   0|    2|          0|
    |icmp_ln289_1_reg_6891                      |   1|   0|    1|          0|
    |icmp_ln289_reg_6881                        |   1|   0|    1|          0|
    |icmp_ln43_reg_6926                         |   1|   0|    1|          0|
    |indvar_flatten133_reg_777                  |   6|   0|    6|          0|
    |kernel_data_V_1_0                          |  16|   0|   16|          0|
    |kernel_data_V_1_1                          |  16|   0|   16|          0|
    |kernel_data_V_1_10                         |  16|   0|   16|          0|
    |kernel_data_V_1_10_load_reg_6758           |  16|   0|   16|          0|
    |kernel_data_V_1_11                         |  16|   0|   16|          0|
    |kernel_data_V_1_11_load_reg_6763           |  16|   0|   16|          0|
    |kernel_data_V_1_12                         |  16|   0|   16|          0|
    |kernel_data_V_1_13                         |  16|   0|   16|          0|
    |kernel_data_V_1_14                         |  16|   0|   16|          0|
    |kernel_data_V_1_15                         |  16|   0|   16|          0|
    |kernel_data_V_1_16                         |  16|   0|   16|          0|
    |kernel_data_V_1_17                         |  16|   0|   16|          0|
    |kernel_data_V_1_18                         |  16|   0|   16|          0|
    |kernel_data_V_1_19                         |  16|   0|   16|          0|
    |kernel_data_V_1_2                          |  16|   0|   16|          0|
    |kernel_data_V_1_20                         |  16|   0|   16|          0|
    |kernel_data_V_1_20_load_reg_6768           |  16|   0|   16|          0|
    |kernel_data_V_1_21                         |  16|   0|   16|          0|
    |kernel_data_V_1_21_load_reg_6773           |  16|   0|   16|          0|
    |kernel_data_V_1_22                         |  16|   0|   16|          0|
    |kernel_data_V_1_22_load_reg_6778           |  16|   0|   16|          0|
    |kernel_data_V_1_23                         |  16|   0|   16|          0|
    |kernel_data_V_1_23_load_reg_6783           |  16|   0|   16|          0|
    |kernel_data_V_1_24                         |  16|   0|   16|          0|
    |kernel_data_V_1_25                         |  16|   0|   16|          0|
    |kernel_data_V_1_26                         |  16|   0|   16|          0|
    |kernel_data_V_1_27                         |  16|   0|   16|          0|
    |kernel_data_V_1_28                         |  16|   0|   16|          0|
    |kernel_data_V_1_29                         |  16|   0|   16|          0|
    |kernel_data_V_1_3                          |  16|   0|   16|          0|
    |kernel_data_V_1_30                         |  16|   0|   16|          0|
    |kernel_data_V_1_31                         |  16|   0|   16|          0|
    |kernel_data_V_1_32                         |  16|   0|   16|          0|
    |kernel_data_V_1_32_load_reg_6788           |  16|   0|   16|          0|
    |kernel_data_V_1_33                         |  16|   0|   16|          0|
    |kernel_data_V_1_33_load_reg_6793           |  16|   0|   16|          0|
    |kernel_data_V_1_34                         |  16|   0|   16|          0|
    |kernel_data_V_1_34_load_reg_6798           |  16|   0|   16|          0|
    |kernel_data_V_1_35                         |  16|   0|   16|          0|
    |kernel_data_V_1_35_load_reg_6803           |  16|   0|   16|          0|
    |kernel_data_V_1_4                          |  16|   0|   16|          0|
    |kernel_data_V_1_5                          |  16|   0|   16|          0|
    |kernel_data_V_1_6                          |  16|   0|   16|          0|
    |kernel_data_V_1_7                          |  16|   0|   16|          0|
    |kernel_data_V_1_8                          |  16|   0|   16|          0|
    |kernel_data_V_1_8_load_reg_6748            |  16|   0|   16|          0|
    |kernel_data_V_1_9                          |  16|   0|   16|          0|
    |kernel_data_V_1_9_load_reg_6753            |  16|   0|   16|          0|
    |or_ln_reg_6922                             |   2|   0|    6|          4|
    |pX_2                                       |  32|   0|   32|          0|
    |pX_2_load_reg_6902                         |  32|   0|   32|          0|
    |pY_2                                       |  32|   0|   32|          0|
    |pY_2_load_reg_6896                         |  32|   0|   32|          0|
    |sX_2                                       |  32|   0|   32|          0|
    |sX_2_load_reg_6876                         |  32|   0|   32|          0|
    |sY_2                                       |  32|   0|   32|          0|
    |sY_2_load_reg_6886                         |  32|   0|   32|          0|
    |shift_buffer_0_0_V_reg_813                 |  16|   0|   16|          0|
    |shift_buffer_0_3_V_1_fu_712                |  16|   0|   16|          0|
    |shift_buffer_0_3_V_2_fu_716                |  16|   0|   16|          0|
    |shift_buffer_0_3_V_3_fu_720                |  16|   0|   16|          0|
    |shift_buffer_0_3_V_fu_708                  |  16|   0|   16|          0|
    |shift_buffer_1_0_V_reg_800                 |  16|   0|   16|          0|
    |shift_buffer_1_3_V_1_fu_696                |  16|   0|   16|          0|
    |shift_buffer_1_3_V_2_fu_700                |  16|   0|   16|          0|
    |shift_buffer_1_3_V_3_fu_704                |  16|   0|   16|          0|
    |shift_buffer_1_3_V_fu_692                  |  16|   0|   16|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |tmp_100_reg_7275                           |  16|   0|   16|          0|
    |tmp_101_reg_7300                           |  16|   0|   16|          0|
    |tmp_102_reg_7325                           |  16|   0|   16|          0|
    |tmp_103_reg_7350                           |  16|   0|   16|          0|
    |tmp_104_reg_7375                           |  16|   0|   16|          0|
    |tmp_105_reg_7400                           |  16|   0|   16|          0|
    |tmp_106_reg_7425                           |  16|   0|   16|          0|
    |tmp_107_reg_7450                           |  16|   0|   16|          0|
    |tmp_108_reg_7475                           |  16|   0|   16|          0|
    |tmp_109_reg_7500                           |  16|   0|   16|          0|
    |tmp_110_reg_7525                           |  16|   0|   16|          0|
    |tmp_111_reg_7550                           |  16|   0|   16|          0|
    |tmp_112_reg_7575                           |  16|   0|   16|          0|
    |tmp_113_reg_7600                           |  16|   0|   16|          0|
    |tmp_114_reg_7625                           |  16|   0|   16|          0|
    |tmp_115_reg_7650                           |  16|   0|   16|          0|
    |tmp_116_reg_7675                           |  16|   0|   16|          0|
    |tmp_117_reg_7700                           |  16|   0|   16|          0|
    |tmp_118_reg_7725                           |  16|   0|   16|          0|
    |tmp_119_reg_7750                           |  16|   0|   16|          0|
    |tmp_120_reg_7775                           |  16|   0|   16|          0|
    |tmp_121_reg_7800                           |  16|   0|   16|          0|
    |tmp_122_reg_7825                           |  16|   0|   16|          0|
    |tmp_123_reg_7850                           |  16|   0|   16|          0|
    |tmp_124_reg_7875                           |  16|   0|   16|          0|
    |tmp_125_reg_7900                           |  16|   0|   16|          0|
    |tmp_126_reg_7925                           |  16|   0|   16|          0|
    |tmp_127_reg_7950                           |  16|   0|   16|          0|
    |tmp_128_reg_7975                           |  16|   0|   16|          0|
    |tmp_129_reg_8000                           |  16|   0|   16|          0|
    |tmp_130_reg_8025                           |  16|   0|   16|          0|
    |tmp_131_reg_8050                           |  16|   0|   16|          0|
    |tmp_132_reg_8075                           |  16|   0|   16|          0|
    |tmp_133_reg_8100                           |  16|   0|   16|          0|
    |tmp_134_reg_8125                           |  16|   0|   16|          0|
    |tmp_135_reg_8150                           |  16|   0|   16|          0|
    |tmp_136_reg_8175                           |  16|   0|   16|          0|
    |tmp_137_reg_8200                           |  16|   0|   16|          0|
    |tmp_138_reg_8225                           |  16|   0|   16|          0|
    |tmp_139_reg_8250                           |  16|   0|   16|          0|
    |tmp_140_reg_8275                           |  16|   0|   16|          0|
    |tmp_141_reg_8300                           |  16|   0|   16|          0|
    |tmp_142_reg_8325                           |  16|   0|   16|          0|
    |tmp_143_reg_8350                           |  16|   0|   16|          0|
    |tmp_144_reg_8375                           |  16|   0|   16|          0|
    |tmp_145_reg_8400                           |  16|   0|   16|          0|
    |tmp_146_reg_8425                           |  16|   0|   16|          0|
    |tmp_147_reg_8450                           |  16|   0|   16|          0|
    |tmp_148_reg_8475                           |  16|   0|   16|          0|
    |tmp_149_reg_8500                           |  16|   0|   16|          0|
    |tmp_150_reg_8525                           |  16|   0|   16|          0|
    |tmp_151_reg_8550                           |  16|   0|   16|          0|
    |tmp_152_reg_8575                           |  16|   0|   16|          0|
    |tmp_153_reg_8600                           |  16|   0|   16|          0|
    |tmp_154_reg_8625                           |  16|   0|   16|          0|
    |tmp_155_reg_8650                           |  16|   0|   16|          0|
    |tmp_156_reg_8675                           |  16|   0|   16|          0|
    |tmp_157_reg_8700                           |  16|   0|   16|          0|
    |tmp_158_reg_8725                           |   9|   0|    9|          0|
    |tmp_88_reg_6975                            |  16|   0|   16|          0|
    |tmp_89_reg_7000                            |  16|   0|   16|          0|
    |tmp_90_reg_7025                            |  16|   0|   16|          0|
    |tmp_91_reg_7050                            |  16|   0|   16|          0|
    |tmp_92_reg_7075                            |  16|   0|   16|          0|
    |tmp_93_reg_7100                            |  16|   0|   16|          0|
    |tmp_94_reg_7125                            |  16|   0|   16|          0|
    |tmp_95_reg_7150                            |  16|   0|   16|          0|
    |tmp_96_reg_7175                            |  16|   0|   16|          0|
    |tmp_97_reg_7200                            |  16|   0|   16|          0|
    |tmp_98_reg_7225                            |  16|   0|   16|          0|
    |tmp_99_reg_7250                            |  16|   0|   16|          0|
    |tmp_data_0_V_7130_reg_1818                 |  16|   0|   16|          0|
    |tmp_data_0_V_reg_6686                      |  16|   0|   16|          0|
    |tmp_data_1_V_7128_reg_1829                 |  16|   0|   16|          0|
    |tmp_data_1_V_reg_6692                      |  16|   0|   16|          0|
    |tmp_data_2_V_7126_reg_1840                 |  16|   0|   16|          0|
    |tmp_data_2_V_reg_6698                      |  16|   0|   16|          0|
    |tmp_data_3_V_7124_reg_1851                 |  16|   0|   16|          0|
    |tmp_data_3_V_reg_6704                      |  16|   0|   16|          0|
    |tmp_data_4_V_5122_reg_1862                 |  16|   0|   16|          0|
    |tmp_data_5_V_5120_reg_1873                 |  16|   0|   16|          0|
    |tmp_data_6_V_5118_reg_1884                 |  16|   0|   16|          0|
    |tmp_data_7_V_5116_reg_1895                 |  16|   0|   16|          0|
    |trunc_ln246_reg_6724                       |   2|   0|    2|          0|
    |trunc_ln2_reg_8730                         |  16|   0|   16|          0|
    |trunc_ln56_reg_6950                        |  16|   0|   16|          0|
    |trunc_ln708_100_reg_8845                   |  16|   0|   16|          0|
    |trunc_ln708_101_reg_8850                   |  16|   0|   16|          0|
    |trunc_ln708_102_reg_8855                   |  16|   0|   16|          0|
    |trunc_ln708_103_reg_8860                   |  16|   0|   16|          0|
    |trunc_ln708_104_reg_8865                   |  16|   0|   16|          0|
    |trunc_ln708_105_reg_8870                   |  16|   0|   16|          0|
    |trunc_ln708_106_reg_8875                   |  16|   0|   16|          0|
    |trunc_ln708_107_reg_8880                   |  16|   0|   16|          0|
    |trunc_ln708_108_reg_8885                   |  16|   0|   16|          0|
    |trunc_ln708_109_reg_8890                   |  16|   0|   16|          0|
    |trunc_ln708_110_reg_8895                   |  16|   0|   16|          0|
    |trunc_ln708_111_reg_8900                   |  16|   0|   16|          0|
    |trunc_ln708_112_reg_8905                   |  16|   0|   16|          0|
    |trunc_ln708_113_reg_8910                   |  16|   0|   16|          0|
    |trunc_ln708_114_reg_8915                   |  16|   0|   16|          0|
    |trunc_ln708_115_reg_8920                   |  16|   0|   16|          0|
    |trunc_ln708_116_reg_8925                   |  16|   0|   16|          0|
    |trunc_ln708_117_reg_8930                   |  16|   0|   16|          0|
    |trunc_ln708_118_reg_8935                   |  16|   0|   16|          0|
    |trunc_ln708_119_reg_8940                   |  16|   0|   16|          0|
    |trunc_ln708_120_reg_8945                   |  16|   0|   16|          0|
    |trunc_ln708_121_reg_8950                   |  16|   0|   16|          0|
    |trunc_ln708_122_reg_8955                   |  16|   0|   16|          0|
    |trunc_ln708_123_reg_8960                   |  16|   0|   16|          0|
    |trunc_ln708_124_reg_8965                   |  16|   0|   16|          0|
    |trunc_ln708_125_reg_8970                   |  16|   0|   16|          0|
    |trunc_ln708_126_reg_8975                   |  16|   0|   16|          0|
    |trunc_ln708_127_reg_8980                   |  16|   0|   16|          0|
    |trunc_ln708_128_reg_8985                   |  16|   0|   16|          0|
    |trunc_ln708_129_reg_8990                   |  16|   0|   16|          0|
    |trunc_ln708_130_reg_8995                   |  16|   0|   16|          0|
    |trunc_ln708_131_reg_9000                   |  16|   0|   16|          0|
    |trunc_ln708_132_reg_9005                   |  16|   0|   16|          0|
    |trunc_ln708_133_reg_9010                   |  16|   0|   16|          0|
    |trunc_ln708_134_reg_9015                   |  16|   0|   16|          0|
    |trunc_ln708_135_reg_9020                   |  16|   0|   16|          0|
    |trunc_ln708_136_reg_9025                   |  16|   0|   16|          0|
    |trunc_ln708_137_reg_9030                   |  16|   0|   16|          0|
    |trunc_ln708_138_reg_9035                   |  16|   0|   16|          0|
    |trunc_ln708_139_reg_9040                   |  16|   0|   16|          0|
    |trunc_ln708_140_reg_9045                   |  16|   0|   16|          0|
    |trunc_ln708_141_reg_9050                   |  16|   0|   16|          0|
    |trunc_ln708_142_reg_9055                   |  16|   0|   16|          0|
    |trunc_ln708_143_reg_9060                   |  16|   0|   16|          0|
    |trunc_ln708_144_reg_9065                   |  16|   0|   16|          0|
    |trunc_ln708_145_reg_9070                   |  16|   0|   16|          0|
    |trunc_ln708_146_reg_9075                   |  16|   0|   16|          0|
    |trunc_ln708_147_reg_9080                   |  16|   0|   16|          0|
    |trunc_ln708_148_reg_9085                   |  15|   0|   15|          0|
    |trunc_ln708_79_reg_8740                    |  16|   0|   16|          0|
    |trunc_ln708_80_reg_8745                    |  16|   0|   16|          0|
    |trunc_ln708_81_reg_8750                    |  16|   0|   16|          0|
    |trunc_ln708_82_reg_8755                    |  16|   0|   16|          0|
    |trunc_ln708_83_reg_8760                    |  16|   0|   16|          0|
    |trunc_ln708_84_reg_8765                    |  16|   0|   16|          0|
    |trunc_ln708_85_reg_8770                    |  16|   0|   16|          0|
    |trunc_ln708_86_reg_8775                    |  16|   0|   16|          0|
    |trunc_ln708_87_reg_8780                    |  16|   0|   16|          0|
    |trunc_ln708_88_reg_8785                    |  16|   0|   16|          0|
    |trunc_ln708_89_reg_8790                    |  16|   0|   16|          0|
    |trunc_ln708_90_reg_8795                    |  16|   0|   16|          0|
    |trunc_ln708_91_reg_8800                    |  16|   0|   16|          0|
    |trunc_ln708_92_reg_8805                    |  16|   0|   16|          0|
    |trunc_ln708_93_reg_8810                    |  16|   0|   16|          0|
    |trunc_ln708_94_reg_8815                    |  16|   0|   16|          0|
    |trunc_ln708_95_reg_8820                    |  16|   0|   16|          0|
    |trunc_ln708_96_reg_8825                    |  16|   0|   16|          0|
    |trunc_ln708_97_reg_8830                    |  16|   0|   16|          0|
    |trunc_ln708_98_reg_8835                    |  16|   0|   16|          0|
    |trunc_ln708_99_reg_8840                    |  16|   0|   16|          0|
    |trunc_ln708_s_reg_8735                     |  16|   0|   16|          0|
    |w_index132_reg_870                         |   2|   0|    2|          0|
    |w_index_reg_6912                           |   2|   0|    2|          0|
    |icmp_ln43_reg_6926                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |6484|  32| 6425|          4|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

