# compile vhdl design source files
vhdl xil_defaultlib  "../../../projeto_aula.srcs/sources_1/new/variaveis_ex.vhd"
vhdl xil_defaultlib  "../../../projeto_aula.srcs/sim_1/new/testbench.vhd"

# Do not sort compile order
nosort
