#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 17 01:16:46 2020
# Process ID: 9933
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_4
# Command line: vivado -log vnu3_204_102.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vnu3_204_102.tcl -notrace
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_4/vnu3_204_102.vdi
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_4/vivado.jou
#-----------------------------------------------------------
source vnu3_204_102.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1533.020 ; gain = 47.625 ; free physical = 3440 ; free virtual = 109038
Command: link_design -top vnu3_204_102 -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.dcp' for cell 'system_clock/clock_domain_i/clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2517.234 ; gain = 0.000 ; free physical = 2442 ; free virtual = 108040
INFO: [Netlist 29-17] Analyzing 4375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_board.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_board.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3087.711 ; gain = 474.938 ; free physical = 1422 ; free virtual = 106874
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3087.711 ; gain = 0.000 ; free physical = 1503 ; free virtual = 106955
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4365 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 80 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4284 instances

13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:27 . Memory (MB): peak = 3087.711 ; gain = 1554.691 ; free physical = 1503 ; free virtual = 106955
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3151.742 ; gain = 64.031 ; free physical = 1525 ; free virtual = 106977

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c4dc10b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3151.742 ; gain = 0.000 ; free physical = 1439 ; free virtual = 106891

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ef4bfd2d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1581 ; free virtual = 106802
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 206 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18c5c7bb3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1581 ; free virtual = 106802
INFO: [Opt 31-389] Phase Constant propagation created 204 cells and removed 408 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a08af3bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1582 ; free virtual = 106803
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1a08af3bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1596 ; free virtual = 106817
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a08af3bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1597 ; free virtual = 106818
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a08af3bc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1597 ; free virtual = 106818
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             206  |                                              1  |
|  Constant propagation         |             204  |             408  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1597 ; free virtual = 106818
Ending Logic Optimization Task | Checksum: 1280658c2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1597 ; free virtual = 106818

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1280658c2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1596 ; free virtual = 106818

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1280658c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1596 ; free virtual = 106818

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1596 ; free virtual = 106818
Ending Netlist Obfuscation Task | Checksum: 1280658c2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1596 ; free virtual = 106818
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3279.539 ; gain = 191.828 ; free physical = 1596 ; free virtual = 106818
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1534 ; free virtual = 106755
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 106747
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_4/vnu3_204_102_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3279.539 ; gain = 0.000 ; free physical = 1513 ; free virtual = 106745
INFO: [runtcl-4] Executing : report_drc -file vnu3_204_102_drc_opted.rpt -pb vnu3_204_102_drc_opted.pb -rpx vnu3_204_102_drc_opted.rpx
Command: report_drc -file vnu3_204_102_drc_opted.rpt -pb vnu3_204_102_drc_opted.pb -rpx vnu3_204_102_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_4/vnu3_204_102_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3411.586 ; gain = 0.000 ; free physical = 1495 ; free virtual = 106726
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bf941310

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3411.586 ; gain = 0.000 ; free physical = 1495 ; free virtual = 106726
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3411.586 ; gain = 0.000 ; free physical = 1495 ; free virtual = 106726

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b7edcdb8

Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 4586.070 ; gain = 1174.484 ; free physical = 1573 ; free virtual = 105636

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fcd2f666

Time (s): cpu = 00:01:31 ; elapsed = 00:01:28 . Memory (MB): peak = 4637.441 ; gain = 1225.855 ; free physical = 1581 ; free virtual = 105469

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fcd2f666

Time (s): cpu = 00:01:31 ; elapsed = 00:01:28 . Memory (MB): peak = 4637.441 ; gain = 1225.855 ; free physical = 1581 ; free virtual = 105468
Phase 1 Placer Initialization | Checksum: fcd2f666

Time (s): cpu = 00:01:31 ; elapsed = 00:01:29 . Memory (MB): peak = 4637.441 ; gain = 1225.855 ; free physical = 1579 ; free virtual = 105466

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ede7b709

Time (s): cpu = 00:01:52 ; elapsed = 00:01:38 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1483 ; free virtual = 105371

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2796 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1377 nets or cells. Created 0 new cell, deleted 1377 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4687.145 ; gain = 0.000 ; free physical = 1482 ; free virtual = 105370

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1377  |                  1377  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1377  |                  1377  |           0  |           3  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 11e7d745e

Time (s): cpu = 00:02:41 ; elapsed = 00:02:04 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1483 ; free virtual = 105370
Phase 2.2 Global Placement Core | Checksum: 18268051a

Time (s): cpu = 00:02:43 ; elapsed = 00:02:04 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1477 ; free virtual = 105364
Phase 2 Global Placement | Checksum: 18268051a

Time (s): cpu = 00:02:43 ; elapsed = 00:02:04 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1487 ; free virtual = 105375

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1983709b9

Time (s): cpu = 00:02:47 ; elapsed = 00:02:06 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1482 ; free virtual = 105370

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a376e13d

Time (s): cpu = 00:02:59 ; elapsed = 00:02:12 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1561 ; free virtual = 105350

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 163d91981

Time (s): cpu = 00:03:00 ; elapsed = 00:02:13 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1528 ; free virtual = 105347

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 16990d9c4

Time (s): cpu = 00:03:02 ; elapsed = 00:02:15 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1453 ; free virtual = 105327

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1736ddbb7

Time (s): cpu = 00:03:03 ; elapsed = 00:02:15 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1449 ; free virtual = 105324

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: d42533b2

Time (s): cpu = 00:03:04 ; elapsed = 00:02:16 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1425 ; free virtual = 105300

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 22a69f034

Time (s): cpu = 00:03:09 ; elapsed = 00:02:18 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1442 ; free virtual = 105316
Phase 3.4 Small Shape DP | Checksum: 22a69f034

Time (s): cpu = 00:03:10 ; elapsed = 00:02:18 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1447 ; free virtual = 105321

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 18b75c45e

Time (s): cpu = 00:03:11 ; elapsed = 00:02:20 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1452 ; free virtual = 105327

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1649a4b35

Time (s): cpu = 00:03:11 ; elapsed = 00:02:20 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1453 ; free virtual = 105328
Phase 3 Detail Placement | Checksum: 1649a4b35

Time (s): cpu = 00:03:11 ; elapsed = 00:02:20 . Memory (MB): peak = 4687.145 ; gain = 1275.559 ; free physical = 1452 ; free virtual = 105326

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9ab60c1d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 9ab60c1d

Time (s): cpu = 00:03:54 ; elapsed = 00:02:37 . Memory (MB): peak = 4709.445 ; gain = 1297.859 ; free physical = 1529 ; free virtual = 105404
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.737. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 6a185745

Time (s): cpu = 00:03:54 ; elapsed = 00:02:37 . Memory (MB): peak = 4709.445 ; gain = 1297.859 ; free physical = 1528 ; free virtual = 105403
Phase 4.1 Post Commit Optimization | Checksum: 6a185745

Time (s): cpu = 00:03:55 ; elapsed = 00:02:37 . Memory (MB): peak = 4709.445 ; gain = 1297.859 ; free physical = 1528 ; free virtual = 105403

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 6a185745

Time (s): cpu = 00:03:55 ; elapsed = 00:02:38 . Memory (MB): peak = 4709.445 ; gain = 1297.859 ; free physical = 1540 ; free virtual = 105415
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4709.445 ; gain = 0.000 ; free physical = 1518 ; free virtual = 105393

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 167d2e97d

Time (s): cpu = 00:04:02 ; elapsed = 00:02:45 . Memory (MB): peak = 4709.445 ; gain = 1297.859 ; free physical = 1519 ; free virtual = 105394

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4709.445 ; gain = 0.000 ; free physical = 1519 ; free virtual = 105394
Phase 4.4 Final Placement Cleanup | Checksum: 1e4bc27ed

Time (s): cpu = 00:04:03 ; elapsed = 00:02:45 . Memory (MB): peak = 4709.445 ; gain = 1297.859 ; free physical = 1519 ; free virtual = 105394
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e4bc27ed

Time (s): cpu = 00:04:03 ; elapsed = 00:02:45 . Memory (MB): peak = 4709.445 ; gain = 1297.859 ; free physical = 1519 ; free virtual = 105394
Ending Placer Task | Checksum: 1bd043c35

Time (s): cpu = 00:04:03 ; elapsed = 00:02:45 . Memory (MB): peak = 4709.445 ; gain = 1297.859 ; free physical = 1519 ; free virtual = 105394
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:09 ; elapsed = 00:02:49 . Memory (MB): peak = 4709.445 ; gain = 1298.762 ; free physical = 1636 ; free virtual = 105510
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4709.445 ; gain = 0.000 ; free physical = 1636 ; free virtual = 105511
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4741.461 ; gain = 0.000 ; free physical = 1552 ; free virtual = 105489
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_4/vnu3_204_102_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4741.461 ; gain = 32.016 ; free physical = 1568 ; free virtual = 105457
INFO: [runtcl-4] Executing : report_io -file vnu3_204_102_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4741.461 ; gain = 0.000 ; free physical = 1553 ; free virtual = 105443
INFO: [runtcl-4] Executing : report_utilization -file vnu3_204_102_utilization_placed.rpt -pb vnu3_204_102_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vnu3_204_102_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4741.461 ; gain = 0.000 ; free physical = 1495 ; free virtual = 105384
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4741.461 ; gain = 0.000 ; free physical = 2221 ; free virtual = 105455
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4741.461 ; gain = 0.000 ; free physical = 2221 ; free virtual = 105455
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4741.461 ; gain = 0.000 ; free physical = 2129 ; free virtual = 105427
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_4/vnu3_204_102_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4741.461 ; gain = 0.000 ; free physical = 2208 ; free virtual = 105457
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3106ccf5 ConstDB: 0 ShapeSum: 8e42dd08 RouteDB: fdba9238

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11f846198

Time (s): cpu = 00:01:54 ; elapsed = 00:01:39 . Memory (MB): peak = 5052.215 ; gain = 260.066 ; free physical = 1818 ; free virtual = 105172
Post Restoration Checksum: NetGraph: 4f74005 NumContArr: 2090b7c9 Constraints: 87c3f2c5 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ad4bea93

Time (s): cpu = 00:01:55 ; elapsed = 00:01:40 . Memory (MB): peak = 5052.215 ; gain = 260.066 ; free physical = 1828 ; free virtual = 105181

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ad4bea93

Time (s): cpu = 00:01:55 ; elapsed = 00:01:40 . Memory (MB): peak = 5076.398 ; gain = 284.250 ; free physical = 1766 ; free virtual = 105120

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ad4bea93

Time (s): cpu = 00:01:56 ; elapsed = 00:01:40 . Memory (MB): peak = 5076.398 ; gain = 284.250 ; free physical = 1766 ; free virtual = 105120
INFO: [Route 35-445] Local routing congestion detected. At least 2142 CLBs have high pin utilization, which can impact runtime and timing closure. Top ten contiguous CLBs with high pin utilization are:
	[CLEM_X36Y286 -> CLEM_X36Y270]
	[CLEM_X41Y232 -> CLEM_X41Y216]
	[CLEM_X31Y262 -> CLEM_X31Y247]
	[CLEM_X28Y283 -> CLEM_X28Y270]
	[CLEM_X28Y311 -> CLEM_X28Y300]
	[CLEM_X23Y266 -> CLEM_X23Y256]
	[CLEM_X24Y262 -> CLEM_X24Y252]
	[CLEM_X26Y310 -> CLEM_X26Y300]
	[CLEM_X22Y291 -> CLEM_X22Y283]
	[CLEM_X22Y278 -> CLEM_X22Y270]

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1251e8fc0

Time (s): cpu = 00:02:00 ; elapsed = 00:01:45 . Memory (MB): peak = 5158.016 ; gain = 365.867 ; free physical = 1745 ; free virtual = 105099

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1bf6a2f1f

Time (s): cpu = 00:02:35 ; elapsed = 00:01:56 . Memory (MB): peak = 5158.016 ; gain = 365.867 ; free physical = 1561 ; free virtual = 105087
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.930  | TNS=0.000  | WHS=-0.045 | THS=-0.728 |

Phase 2 Router Initialization | Checksum: 1fc74ebe1

Time (s): cpu = 00:03:01 ; elapsed = 00:02:04 . Memory (MB): peak = 5158.016 ; gain = 365.867 ; free physical = 1545 ; free virtual = 105071
INFO: [Route 35-445] Local routing congestion detected. At least 2142 CLBs have high pin utilization, which can impact runtime and timing closure. Top ten contiguous CLBs with high pin utilization are:
	[CLEM_X36Y286 -> CLEM_X36Y270]
	[CLEM_X41Y232 -> CLEM_X41Y216]
	[CLEM_X31Y262 -> CLEM_X31Y247]
	[CLEM_X28Y283 -> CLEM_X28Y270]
	[CLEM_X28Y311 -> CLEM_X28Y300]
	[CLEM_X23Y266 -> CLEM_X23Y256]
	[CLEM_X24Y262 -> CLEM_X24Y252]
	[CLEM_X26Y310 -> CLEM_X26Y300]
	[CLEM_X22Y291 -> CLEM_X22Y283]
	[CLEM_X22Y278 -> CLEM_X22Y270]

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00231924 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24436
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24353
  Number of Partially Routed Nets     = 83
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ef29d80e

Time (s): cpu = 00:03:24 ; elapsed = 00:02:13 . Memory (MB): peak = 5158.016 ; gain = 365.867 ; free physical = 1529 ; free virtual = 105055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10274
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_R_X37Y273 CLEL_R_X37Y275 CLEM_X29Y270 CLEL_R_X29Y270 CLEM_X44Y283 CLEL_R_X44Y283 CLEM_X41Y221 CLEL_R_X41Y221 CLEM_X36Y261 CLEM_X32Y294 
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.321  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2ca0226fc

Time (s): cpu = 00:08:55 ; elapsed = 00:05:37 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2269 ; free virtual = 105051

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1d28a07ff

Time (s): cpu = 00:08:55 ; elapsed = 00:05:37 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2268 ; free virtual = 105051
Phase 4 Rip-up And Reroute | Checksum: 1d28a07ff

Time (s): cpu = 00:08:55 ; elapsed = 00:05:37 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2268 ; free virtual = 105051

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10b82367e

Time (s): cpu = 00:08:55 ; elapsed = 00:05:37 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2272 ; free virtual = 105054

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10b82367e

Time (s): cpu = 00:08:56 ; elapsed = 00:05:37 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2272 ; free virtual = 105054
Phase 5 Delay and Skew Optimization | Checksum: 10b82367e

Time (s): cpu = 00:08:56 ; elapsed = 00:05:38 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2272 ; free virtual = 105054

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f76f3530

Time (s): cpu = 00:09:10 ; elapsed = 00:05:42 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2273 ; free virtual = 105056
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.321  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f0f0a063

Time (s): cpu = 00:09:11 ; elapsed = 00:05:43 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2273 ; free virtual = 105056
Phase 6 Post Hold Fix | Checksum: 1f0f0a063

Time (s): cpu = 00:09:11 ; elapsed = 00:05:43 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2273 ; free virtual = 105056

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.58933 %
  Global Horizontal Routing Utilization  = 2.83238 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1702186fa

Time (s): cpu = 00:09:12 ; elapsed = 00:05:44 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2289 ; free virtual = 105072

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1702186fa

Time (s): cpu = 00:09:12 ; elapsed = 00:05:44 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2286 ; free virtual = 105069

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1702186fa

Time (s): cpu = 00:09:14 ; elapsed = 00:05:46 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2286 ; free virtual = 105069

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.321  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1702186fa

Time (s): cpu = 00:09:15 ; elapsed = 00:05:46 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2291 ; free virtual = 105073
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:15 ; elapsed = 00:05:46 . Memory (MB): peak = 5748.016 ; gain = 955.867 ; free physical = 2383 ; free virtual = 105166

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:23 ; elapsed = 00:05:50 . Memory (MB): peak = 5748.016 ; gain = 1006.555 ; free physical = 2383 ; free virtual = 105166
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5748.016 ; gain = 0.000 ; free physical = 2385 ; free virtual = 105167
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 5748.016 ; gain = 0.000 ; free physical = 2283 ; free virtual = 105141
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_4/vnu3_204_102_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 5748.016 ; gain = 0.000 ; free physical = 2372 ; free virtual = 105173
INFO: [runtcl-4] Executing : report_drc -file vnu3_204_102_drc_routed.rpt -pb vnu3_204_102_drc_routed.pb -rpx vnu3_204_102_drc_routed.rpx
Command: report_drc -file vnu3_204_102_drc_routed.rpt -pb vnu3_204_102_drc_routed.pb -rpx vnu3_204_102_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_4/vnu3_204_102_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vnu3_204_102_methodology_drc_routed.rpt -pb vnu3_204_102_methodology_drc_routed.pb -rpx vnu3_204_102_methodology_drc_routed.rpx
Command: report_methodology -file vnu3_204_102_methodology_drc_routed.rpt -pb vnu3_204_102_methodology_drc_routed.pb -rpx vnu3_204_102_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_4/vnu3_204_102_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:42 ; elapsed = 00:00:21 . Memory (MB): peak = 5836.059 ; gain = 0.000 ; free physical = 2311 ; free virtual = 105112
INFO: [runtcl-4] Executing : report_power -file vnu3_204_102_power_routed.rpt -pb vnu3_204_102_power_summary_routed.pb -rpx vnu3_204_102_power_routed.rpx
Command: report_power -file vnu3_204_102_power_routed.rpt -pb vnu3_204_102_power_summary_routed.pb -rpx vnu3_204_102_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5836.059 ; gain = 0.000 ; free physical = 2262 ; free virtual = 105075
INFO: [runtcl-4] Executing : report_route_status -file vnu3_204_102_route_status.rpt -pb vnu3_204_102_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vnu3_204_102_timing_summary_routed.rpt -pb vnu3_204_102_timing_summary_routed.pb -rpx vnu3_204_102_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vnu3_204_102_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vnu3_204_102_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vnu3_204_102_bus_skew_routed.rpt -pb vnu3_204_102_bus_skew_routed.pb -rpx vnu3_204_102_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 01:28:52 2020...
