Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Nov  1 14:17:13 2025
| Host         : fpga-02 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_design_analysis -file ./report/lz4CompressEngineRun_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                 Path #1                                                |
+---------------------------+--------------------------------------------------------------------------------------------------------+
| Requirement               | 15.000                                                                                                 |
| Path Delay                | 9.451                                                                                                  |
| Logic Delay               | 2.424(26%)                                                                                             |
| Net Delay                 | 7.027(74%)                                                                                             |
| Clock Skew                | -0.049                                                                                                 |
| Slack                     | 4.828                                                                                                  |
| Clock Uncertainty         | 0.035                                                                                                  |
| Clock Relationship        | Timed                                                                                                  |
| Clock Delay Group         | Same Clock                                                                                             |
| Logic Levels              | 10                                                                                                     |
| Routes                    | 10                                                                                                     |
| Logical Path              | FDRE/C-(5)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(141)-LUT3-(5)-LUT6-(5)-LUT5-(2)-LUT4-(16)-FDRE/R |
| Start Point Clock         | ap_clk                                                                                                 |
| End Point Clock           | ap_clk                                                                                                 |
| DSP Block                 | None                                                                                                   |
| RAM Registers             | None-None                                                                                              |
| IO Crossings              | 0                                                                                                      |
| Config Crossings          | 0                                                                                                      |
| SLR Crossings             | 0                                                                                                      |
| PBlocks                   | 0                                                                                                      |
| High Fanout               | 141                                                                                                    |
| Dont Touch                | 0                                                                                                      |
| Mark Debug                | 0                                                                                                      |
| Start Point Pin Primitive | FDRE/C                                                                                                 |
| End Point Pin Primitive   | FDRE/R                                                                                                 |
| Start Point Pin           | input_size_3_reg_151_reg[1]/C                                                                          |
| End Point Pin             | match_length_fu_140_reg[6]/R                                                                           |
+---------------------------+--------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+---+----+-----+----+-----+-----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 1 | 2 | 3 |  4 |  5  |  6 |  7  |  8  |  9 | 10 | 11 | 12 | 13 | 14 | 15 |
+-----------------+-------------+---+---+---+----+-----+----+-----+-----+----+----+----+----+----+----+----+
| ap_clk          | 15.000ns    | 5 | 2 | 2 | 50 | 183 | 95 | 157 | 309 | 71 | 73 | 24 | 15 |  6 |  4 |  4 |
+-----------------+-------------+---+---+---+----+-----+----+-----+-----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


