{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638824827606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638824827636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 16:07:07 2021 " "Processing started: Mon Dec 06 16:07:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638824827636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824827636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_xy_demo -c vga_xy_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_xy_demo -c vga_xy_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824827636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638824829174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638824829174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "verilog/controller_tb.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/controller_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/system_uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/system_uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_uart_tb " "Found entity 1: system_uart_tb" {  } { { "verilog/system_uart_tb.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_uart_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_xy_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_xy_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_xy_controller " "Found entity 1: vga_xy_controller" {  } { { "verilog/vga_xy_controller.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/vga_xy_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "verilog/sprite_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "verilog/hexdigit.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/hexdigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "verilog/background_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scoreboard.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scoreboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard " "Found entity 1: scoreboard" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/display_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/display_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_sprite " "Found entity 1: display_sprite" {  } { { "verilog/display_sprite.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/display_sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/displayscoreboard.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/displayscoreboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayscoreboard " "Found entity 1: displayscoreboard" {  } { { "verilog/displayscoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sprite_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sprite_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_manager " "Found entity 1: sprite_manager" {  } { { "verilog/sprite_manager.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/framerate_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/framerate_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 framerate_clock " "Found entity 1: framerate_clock" {  } { { "verilog/framerate_clock.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/framerate_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838710 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 datapath.v(45) " "Verilog HDL Expression warning at datapath.v(45): truncated literal to match 4 bits" {  } { { "verilog/datapath.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1638824838725 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 datapath.v(48) " "Verilog HDL Expression warning at datapath.v(48): truncated literal to match 4 bits" {  } { { "verilog/datapath.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1638824838726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "verilog/datapath.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET controller.v(3) " "Verilog HDL Declaration information at controller.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "verilog/controller.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/controller.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638824838744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "paddle_down PADDLE_DOWN controller.v(25) " "Verilog HDL Declaration information at controller.v(25): object \"paddle_down\" differs only in case from object \"PADDLE_DOWN\" in the same scope" {  } { { "verilog/controller.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/controller.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638824838745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "paddle_up PADDLE_UP controller.v(24) " "Verilog HDL Declaration information at controller.v(24): object \"paddle_up\" differs only in case from object \"PADDLE_UP\" in the same scope" {  } { { "verilog/controller.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/controller.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638824838745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ai_down AI_DOWN controller.v(27) " "Verilog HDL Declaration information at controller.v(27): object \"ai_down\" differs only in case from object \"AI_DOWN\" in the same scope" {  } { { "verilog/controller.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/controller.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638824838745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ai_up AI_UP controller.v(26) " "Verilog HDL Declaration information at controller.v(26): object \"ai_up\" differs only in case from object \"AI_UP\" in the same scope" {  } { { "verilog/controller.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/controller.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638824838745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog/controller.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838747 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "verilog/hlsm_de2.v " "Can't analyze file -- file verilog/hlsm_de2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638824838755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/system.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "verilog/system.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "verilog/datapath_tb.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/system_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/system_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_tb " "Found entity 1: system_tb" {  } { { "verilog/system_tb.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scoreboard_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scoreboard_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard_tb " "Found entity 1: scoreboard_tb" {  } { { "verilog/scoreboard_tb.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/displayscoreboard_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/displayscoreboard_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayscoreboard_tb " "Found entity 1: displayscoreboard_tb" {  } { { "verilog/displayscoreboard_tb.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/display_sprite_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/display_sprite_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_sprite_tb " "Found entity 1: display_sprite_tb" {  } { { "verilog/display_sprite_tb.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/display_sprite_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sprite_manager_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sprite_manager_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_manager_tb " "Found entity 1: sprite_manager_tb" {  } { { "verilog/sprite_manager_tb.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/framerate_clock_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/framerate_clock_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 framerate_clock_tb " "Found entity 1: framerate_clock_tb" {  } { { "verilog/framerate_clock_tb.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/framerate_clock_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/system_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/system_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_de2 " "Found entity 1: system_de2" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824838918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824838918 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(23) " "Verilog HDL Parameter Declaration warning at UART_RX.v(23): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1638824838920 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(24) " "Verilog HDL Parameter Declaration warning at UART_RX.v(24): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1638824838920 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(25) " "Verilog HDL Parameter Declaration warning at UART_RX.v(25): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1638824838920 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(26) " "Verilog HDL Parameter Declaration warning at UART_RX.v(26): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1638824838921 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(27) " "Verilog HDL Parameter Declaration warning at UART_RX.v(27): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1638824838921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_de2 " "Elaborating entity \"system_de2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638824839526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_Inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_Inst\"" {  } { { "verilog/system_de2.v" "UART_RX_Inst" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824839537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(80) " "Verilog HDL assignment warning at UART_RX.v(80): truncated value with size 32 to match size of target (16)" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839541 "|hlsm_de2|UART_RX:UART_RX_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(91) " "Verilog HDL assignment warning at UART_RX.v(91): truncated value with size 32 to match size of target (16)" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839542 "|hlsm_de2|UART_RX:UART_RX_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_RX.v(102) " "Verilog HDL assignment warning at UART_RX.v(102): truncated value with size 32 to match size of target (3)" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839542 "|hlsm_de2|UART_RX:UART_RX_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(120) " "Verilog HDL assignment warning at UART_RX.v(120): truncated value with size 32 to match size of target (16)" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839542 "|hlsm_de2|UART_RX:UART_RX_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:system " "Elaborating entity \"system\" for hierarchy \"system:system\"" {  } { { "verilog/system_de2.v" "system" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824839545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framerate_clock system:system\|framerate_clock:clock " "Elaborating entity \"framerate_clock\" for hierarchy \"system:system\|framerate_clock:clock\"" {  } { { "verilog/system.v" "clock" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824839553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 framerate_clock.v(11) " "Verilog HDL assignment warning at framerate_clock.v(11): truncated value with size 32 to match size of target (27)" {  } { { "verilog/framerate_clock.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/framerate_clock.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839554 "|system_de2|system:system|framerate_clock:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller system:system\|controller:controller " "Elaborating entity \"controller\" for hierarchy \"system:system\|controller:controller\"" {  } { { "verilog/system.v" "controller" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824839749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath system:system\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"system:system\|datapath:datapath\"" {  } { { "verilog/system.v" "datapath" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824839942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 datapath.v(82) " "Verilog HDL assignment warning at datapath.v(82): truncated value with size 8 to match size of target (7)" {  } { { "verilog/datapath.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839948 "|hlsm_de2|system:system|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(113) " "Verilog HDL assignment warning at datapath.v(113): truncated value with size 32 to match size of target (4)" {  } { { "verilog/datapath.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839948 "|hlsm_de2|system:system|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(120) " "Verilog HDL assignment warning at datapath.v(120): truncated value with size 32 to match size of target (4)" {  } { { "verilog/datapath.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839948 "|hlsm_de2|system:system|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_manager sprite_manager:sprite_manager " "Elaborating entity \"sprite_manager\" for hierarchy \"sprite_manager:sprite_manager\"" {  } { { "verilog/system_de2.v" "sprite_manager" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824839952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_sprite sprite_manager:sprite_manager\|display_sprite:ball " "Elaborating entity \"display_sprite\" for hierarchy \"sprite_manager:sprite_manager\|display_sprite:ball\"" {  } { { "verilog/sprite_manager.v" "ball" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824839959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_rom sprite_manager:sprite_manager\|display_sprite:ball\|sprite_rom:sprite " "Elaborating entity \"sprite_rom\" for hierarchy \"sprite_manager:sprite_manager\|display_sprite:ball\|sprite_rom:sprite\"" {  } { { "verilog/display_sprite.v" "sprite" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/display_sprite.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824839969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite_rom.v(10) " "Verilog HDL assignment warning at sprite_rom.v(10): truncated value with size 32 to match size of target (4)" {  } { { "verilog/sprite_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839970 "|system_de2|sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ball.mem(1) " "Verilog HDL assignment warning at ball.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/ball.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/ball.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839975 "|system_de2|sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ball.mem(2) " "Verilog HDL assignment warning at ball.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/ball.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/ball.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839976 "|system_de2|sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ball.mem(3) " "Verilog HDL assignment warning at ball.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/ball.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/ball.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839976 "|system_de2|sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ball.mem(4) " "Verilog HDL assignment warning at ball.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/ball.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/ball.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824839976 "|system_de2|sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 sprite_rom.v(12) " "Net \"mem.data_a\" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/sprite_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840010 "|system_de2|sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 sprite_rom.v(12) " "Net \"mem.waddr_a\" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/sprite_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840010 "|system_de2|sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 sprite_rom.v(12) " "Net \"mem.we_a\" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/sprite_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840010 "|system_de2|sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_sprite sprite_manager:sprite_manager\|display_sprite:paddle " "Elaborating entity \"display_sprite\" for hierarchy \"sprite_manager:sprite_manager\|display_sprite:paddle\"" {  } { { "verilog/sprite_manager.v" "paddle" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824840207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_rom sprite_manager:sprite_manager\|display_sprite:paddle\|sprite_rom:sprite " "Elaborating entity \"sprite_rom\" for hierarchy \"sprite_manager:sprite_manager\|display_sprite:paddle\|sprite_rom:sprite\"" {  } { { "verilog/display_sprite.v" "sprite" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/display_sprite.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824840212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite_rom.v(10) " "Verilog HDL assignment warning at sprite_rom.v(10): truncated value with size 32 to match size of target (4)" {  } { { "verilog/sprite_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840212 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 15 sprite_rom.v(13) " "Verilog HDL warning at sprite_rom.v(13): number of words (32) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "verilog/sprite_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1638824840218 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 paddle.mem(1) " "Verilog HDL assignment warning at paddle.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/paddle.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840218 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 paddle.mem(2) " "Verilog HDL assignment warning at paddle.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/paddle.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840219 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 paddle.mem(3) " "Verilog HDL assignment warning at paddle.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/paddle.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840219 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 paddle.mem(4) " "Verilog HDL assignment warning at paddle.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/paddle.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840219 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 paddle.mem(5) " "Verilog HDL assignment warning at paddle.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/paddle.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840219 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 paddle.mem(6) " "Verilog HDL assignment warning at paddle.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/paddle.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840219 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 paddle.mem(7) " "Verilog HDL assignment warning at paddle.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/paddle.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840219 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 paddle.mem(8) " "Verilog HDL assignment warning at paddle.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/paddle.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840219 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 sprite_rom.v(12) " "Net \"mem.data_a\" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/sprite_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840276 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 sprite_rom.v(12) " "Net \"mem.waddr_a\" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/sprite_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840276 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 sprite_rom.v(12) " "Net \"mem.we_a\" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/sprite_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840277 "|system_de2|sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayscoreboard sprite_manager:sprite_manager\|displayscoreboard:scoreboard " "Elaborating entity \"displayscoreboard\" for hierarchy \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\"" {  } { { "verilog/sprite_manager.v" "scoreboard" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824840464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 displayscoreboard.v(14) " "Verilog HDL assignment warning at displayscoreboard.v(14): truncated value with size 8 to match size of target (7)" {  } { { "verilog/displayscoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840469 "|hlsm_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 displayscoreboard.v(17) " "Verilog HDL assignment warning at displayscoreboard.v(17): truncated value with size 8 to match size of target (7)" {  } { { "verilog/displayscoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840469 "|hlsm_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreboard sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player " "Elaborating entity \"scoreboard\" for hierarchy \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\"" {  } { { "verilog/displayscoreboard.v" "player" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824840473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 scoreboard.v(9) " "Verilog HDL assignment warning at scoreboard.v(9): truncated value with size 32 to match size of target (8)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840474 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 scoreboard.v(34) " "Verilog HDL assignment warning at scoreboard.v(34): truncated value with size 4 to match size of target (3)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840861 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 scoreboard.v(35) " "Verilog HDL assignment warning at scoreboard.v(35): truncated value with size 4 to match size of target (3)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840862 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 scoreboard.v(36) " "Verilog HDL assignment warning at scoreboard.v(36): truncated value with size 4 to match size of target (3)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840862 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 scoreboard.v(37) " "Verilog HDL assignment warning at scoreboard.v(37): truncated value with size 4 to match size of target (3)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840862 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 scoreboard.v(38) " "Verilog HDL assignment warning at scoreboard.v(38): truncated value with size 4 to match size of target (3)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840862 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 scoreboard.v(39) " "Verilog HDL assignment warning at scoreboard.v(39): truncated value with size 4 to match size of target (3)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840862 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 scoreboard.v(40) " "Verilog HDL assignment warning at scoreboard.v(40): truncated value with size 4 to match size of target (3)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840862 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 scoreboard.v(41) " "Verilog HDL assignment warning at scoreboard.v(41): truncated value with size 4 to match size of target (3)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840862 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 scoreboard.v(42) " "Verilog HDL assignment warning at scoreboard.v(42): truncated value with size 4 to match size of target (3)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840863 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 scoreboard.v(43) " "Verilog HDL assignment warning at scoreboard.v(43): truncated value with size 4 to match size of target (3)" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824840863 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem1.data_a 0 scoreboard.v(11) " "Net \"mem1.data_a\" at scoreboard.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem1.waddr_a 0 scoreboard.v(11) " "Net \"mem1.waddr_a\" at scoreboard.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.data_a 0 scoreboard.v(12) " "Net \"mem2.data_a\" at scoreboard.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.waddr_a 0 scoreboard.v(12) " "Net \"mem2.waddr_a\" at scoreboard.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem3.data_a 0 scoreboard.v(13) " "Net \"mem3.data_a\" at scoreboard.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem3.waddr_a 0 scoreboard.v(13) " "Net \"mem3.waddr_a\" at scoreboard.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem4.data_a 0 scoreboard.v(14) " "Net \"mem4.data_a\" at scoreboard.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem4.waddr_a 0 scoreboard.v(14) " "Net \"mem4.waddr_a\" at scoreboard.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem5.data_a 0 scoreboard.v(15) " "Net \"mem5.data_a\" at scoreboard.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem5.waddr_a 0 scoreboard.v(15) " "Net \"mem5.waddr_a\" at scoreboard.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem6.data_a 0 scoreboard.v(16) " "Net \"mem6.data_a\" at scoreboard.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem6.waddr_a 0 scoreboard.v(16) " "Net \"mem6.waddr_a\" at scoreboard.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem7.data_a 0 scoreboard.v(17) " "Net \"mem7.data_a\" at scoreboard.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem7.waddr_a 0 scoreboard.v(17) " "Net \"mem7.waddr_a\" at scoreboard.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem8.data_a 0 scoreboard.v(18) " "Net \"mem8.data_a\" at scoreboard.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem8.waddr_a 0 scoreboard.v(18) " "Net \"mem8.waddr_a\" at scoreboard.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem9.data_a 0 scoreboard.v(19) " "Net \"mem9.data_a\" at scoreboard.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem9.waddr_a 0 scoreboard.v(19) " "Net \"mem9.waddr_a\" at scoreboard.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem0.data_a 0 scoreboard.v(20) " "Net \"mem0.data_a\" at scoreboard.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem0.waddr_a 0 scoreboard.v(20) " "Net \"mem0.waddr_a\" at scoreboard.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem1.we_a 0 scoreboard.v(11) " "Net \"mem1.we_a\" at scoreboard.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.we_a 0 scoreboard.v(12) " "Net \"mem2.we_a\" at scoreboard.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem3.we_a 0 scoreboard.v(13) " "Net \"mem3.we_a\" at scoreboard.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem4.we_a 0 scoreboard.v(14) " "Net \"mem4.we_a\" at scoreboard.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem5.we_a 0 scoreboard.v(15) " "Net \"mem5.we_a\" at scoreboard.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem6.we_a 0 scoreboard.v(16) " "Net \"mem6.we_a\" at scoreboard.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem7.we_a 0 scoreboard.v(17) " "Net \"mem7.we_a\" at scoreboard.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem8.we_a 0 scoreboard.v(18) " "Net \"mem8.we_a\" at scoreboard.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem9.we_a 0 scoreboard.v(19) " "Net \"mem9.we_a\" at scoreboard.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem0.we_a 0 scoreboard.v(20) " "Net \"mem0.we_a\" at scoreboard.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/scoreboard.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824840864 "|system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_rom sprite_manager:sprite_manager\|background_rom:background_rom " "Elaborating entity \"background_rom\" for hierarchy \"sprite_manager:sprite_manager\|background_rom:background_rom\"" {  } { { "verilog/sprite_manager.v" "background_rom" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824841145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 background_rom.v(10) " "Verilog HDL assignment warning at background_rom.v(10): truncated value with size 32 to match size of target (15)" {  } { { "verilog/background_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841160 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(1) " "Verilog HDL assignment warning at blank.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841176 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(2) " "Verilog HDL assignment warning at blank.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841176 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(3) " "Verilog HDL assignment warning at blank.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841176 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(4) " "Verilog HDL assignment warning at blank.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841176 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(5) " "Verilog HDL assignment warning at blank.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841176 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(6) " "Verilog HDL assignment warning at blank.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841176 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(7) " "Verilog HDL assignment warning at blank.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841176 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(8) " "Verilog HDL assignment warning at blank.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(9) " "Verilog HDL assignment warning at blank.mem(9): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(10) " "Verilog HDL assignment warning at blank.mem(10): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(11) " "Verilog HDL assignment warning at blank.mem(11): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(12) " "Verilog HDL assignment warning at blank.mem(12): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(13) " "Verilog HDL assignment warning at blank.mem(13): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(14) " "Verilog HDL assignment warning at blank.mem(14): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(15) " "Verilog HDL assignment warning at blank.mem(15): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(16) " "Verilog HDL assignment warning at blank.mem(16): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(17) " "Verilog HDL assignment warning at blank.mem(17): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(18) " "Verilog HDL assignment warning at blank.mem(18): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(19) " "Verilog HDL assignment warning at blank.mem(19): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(20) " "Verilog HDL assignment warning at blank.mem(20): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(21) " "Verilog HDL assignment warning at blank.mem(21): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(22) " "Verilog HDL assignment warning at blank.mem(22): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(23) " "Verilog HDL assignment warning at blank.mem(23): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(24) " "Verilog HDL assignment warning at blank.mem(24): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(25) " "Verilog HDL assignment warning at blank.mem(25): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(26) " "Verilog HDL assignment warning at blank.mem(26): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(27) " "Verilog HDL assignment warning at blank.mem(27): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(28) " "Verilog HDL assignment warning at blank.mem(28): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(29) " "Verilog HDL assignment warning at blank.mem(29): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(30) " "Verilog HDL assignment warning at blank.mem(30): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(31) " "Verilog HDL assignment warning at blank.mem(31): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(32) " "Verilog HDL assignment warning at blank.mem(32): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(33) " "Verilog HDL assignment warning at blank.mem(33): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(34) " "Verilog HDL assignment warning at blank.mem(34): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(35) " "Verilog HDL assignment warning at blank.mem(35): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(36) " "Verilog HDL assignment warning at blank.mem(36): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(37) " "Verilog HDL assignment warning at blank.mem(37): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(38) " "Verilog HDL assignment warning at blank.mem(38): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(39) " "Verilog HDL assignment warning at blank.mem(39): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(40) " "Verilog HDL assignment warning at blank.mem(40): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(41) " "Verilog HDL assignment warning at blank.mem(41): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(42) " "Verilog HDL assignment warning at blank.mem(42): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(43) " "Verilog HDL assignment warning at blank.mem(43): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(44) " "Verilog HDL assignment warning at blank.mem(44): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(45) " "Verilog HDL assignment warning at blank.mem(45): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(46) " "Verilog HDL assignment warning at blank.mem(46): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(47) " "Verilog HDL assignment warning at blank.mem(47): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(48) " "Verilog HDL assignment warning at blank.mem(48): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(49) " "Verilog HDL assignment warning at blank.mem(49): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(50) " "Verilog HDL assignment warning at blank.mem(50): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(51) " "Verilog HDL assignment warning at blank.mem(51): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(52) " "Verilog HDL assignment warning at blank.mem(52): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(53) " "Verilog HDL assignment warning at blank.mem(53): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(54) " "Verilog HDL assignment warning at blank.mem(54): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(55) " "Verilog HDL assignment warning at blank.mem(55): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(56) " "Verilog HDL assignment warning at blank.mem(56): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(57) " "Verilog HDL assignment warning at blank.mem(57): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(58) " "Verilog HDL assignment warning at blank.mem(58): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(59) " "Verilog HDL assignment warning at blank.mem(59): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(60) " "Verilog HDL assignment warning at blank.mem(60): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(61) " "Verilog HDL assignment warning at blank.mem(61): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(62) " "Verilog HDL assignment warning at blank.mem(62): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(63) " "Verilog HDL assignment warning at blank.mem(63): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841192 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(64) " "Verilog HDL assignment warning at blank.mem(64): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(65) " "Verilog HDL assignment warning at blank.mem(65): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(66) " "Verilog HDL assignment warning at blank.mem(66): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(67) " "Verilog HDL assignment warning at blank.mem(67): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(68) " "Verilog HDL assignment warning at blank.mem(68): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(69) " "Verilog HDL assignment warning at blank.mem(69): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(70) " "Verilog HDL assignment warning at blank.mem(70): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(71) " "Verilog HDL assignment warning at blank.mem(71): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(72) " "Verilog HDL assignment warning at blank.mem(72): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(73) " "Verilog HDL assignment warning at blank.mem(73): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(74) " "Verilog HDL assignment warning at blank.mem(74): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(75) " "Verilog HDL assignment warning at blank.mem(75): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(76) " "Verilog HDL assignment warning at blank.mem(76): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(77) " "Verilog HDL assignment warning at blank.mem(77): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(78) " "Verilog HDL assignment warning at blank.mem(78): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(79) " "Verilog HDL assignment warning at blank.mem(79): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(80) " "Verilog HDL assignment warning at blank.mem(80): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(81) " "Verilog HDL assignment warning at blank.mem(81): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(82) " "Verilog HDL assignment warning at blank.mem(82): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(83) " "Verilog HDL assignment warning at blank.mem(83): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(84) " "Verilog HDL assignment warning at blank.mem(84): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(85) " "Verilog HDL assignment warning at blank.mem(85): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(86) " "Verilog HDL assignment warning at blank.mem(86): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(87) " "Verilog HDL assignment warning at blank.mem(87): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(88) " "Verilog HDL assignment warning at blank.mem(88): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(89) " "Verilog HDL assignment warning at blank.mem(89): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(90) " "Verilog HDL assignment warning at blank.mem(90): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(91) " "Verilog HDL assignment warning at blank.mem(91): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(92) " "Verilog HDL assignment warning at blank.mem(92): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(93) " "Verilog HDL assignment warning at blank.mem(93): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(94) " "Verilog HDL assignment warning at blank.mem(94): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(95) " "Verilog HDL assignment warning at blank.mem(95): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(96) " "Verilog HDL assignment warning at blank.mem(96): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(97) " "Verilog HDL assignment warning at blank.mem(97): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(98) " "Verilog HDL assignment warning at blank.mem(98): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(99) " "Verilog HDL assignment warning at blank.mem(99): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(100) " "Verilog HDL assignment warning at blank.mem(100): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(101) " "Verilog HDL assignment warning at blank.mem(101): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(102) " "Verilog HDL assignment warning at blank.mem(102): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(103) " "Verilog HDL assignment warning at blank.mem(103): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(104) " "Verilog HDL assignment warning at blank.mem(104): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(105) " "Verilog HDL assignment warning at blank.mem(105): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(106) " "Verilog HDL assignment warning at blank.mem(106): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(107) " "Verilog HDL assignment warning at blank.mem(107): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(108) " "Verilog HDL assignment warning at blank.mem(108): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(109) " "Verilog HDL assignment warning at blank.mem(109): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(110) " "Verilog HDL assignment warning at blank.mem(110): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(111) " "Verilog HDL assignment warning at blank.mem(111): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(112) " "Verilog HDL assignment warning at blank.mem(112): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(113) " "Verilog HDL assignment warning at blank.mem(113): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(114) " "Verilog HDL assignment warning at blank.mem(114): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(115) " "Verilog HDL assignment warning at blank.mem(115): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(116) " "Verilog HDL assignment warning at blank.mem(116): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(117) " "Verilog HDL assignment warning at blank.mem(117): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(118) " "Verilog HDL assignment warning at blank.mem(118): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(119) " "Verilog HDL assignment warning at blank.mem(119): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 blank.mem(120) " "Verilog HDL assignment warning at blank.mem(120): truncated value with size 4 to match size of target (3)" {  } { { "verilog/Sprites/blank.mem" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638824841207 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background_rom.v(12) " "Net \"mem.data_a\" at background_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/background_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824841564 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background_rom.v(12) " "Net \"mem.waddr_a\" at background_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/background_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824841564 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background_rom.v(12) " "Net \"mem.we_a\" at background_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/background_rom.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638824841564 "|system_de2|sprite_manager:sprite_manager|background_rom:background_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_xy_controller vga_xy_controller:vga_xy_controller " "Elaborating entity \"vga_xy_controller\" for hierarchy \"vga_xy_controller:vga_xy_controller\"" {  } { { "verilog/system_de2.v" "vga_xy_controller" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824841744 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "23 " "Found 23 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem1 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem1\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem1" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem2 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem2\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem2" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem3 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem3\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem3" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem4 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem4\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem4" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem5 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem5\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem5" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem6 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem6\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem6" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem7 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem7\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem7" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem8 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem8\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem8" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem9 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem9\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem9" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem0 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:ai\|mem0\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem0" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem1 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem1\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem1" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem2 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem2\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem2" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem3 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem3\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem3" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem4 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem4\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem4" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem5 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem5\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem5" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem6 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem6\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem6" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem7 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem7\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem7" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem8 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem8\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem8" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem9 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem9\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem9" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem0 " "RAM logic \"sprite_manager:sprite_manager\|displayscoreboard:scoreboard\|scoreboard:player\|mem0\" is uninferred due to inappropriate RAM size" {  } { { "verilog/scoreboard.v" "mem0" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|display_sprite:ai\|sprite_rom:sprite\|mem " "RAM logic \"sprite_manager:sprite_manager\|display_sprite:ai\|sprite_rom:sprite\|mem\" is uninferred due to inappropriate RAM size" {  } { { "verilog/sprite_rom.v" "mem" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|display_sprite:paddle\|sprite_rom:sprite\|mem " "RAM logic \"sprite_manager:sprite_manager\|display_sprite:paddle\|sprite_rom:sprite\|mem\" is uninferred due to inappropriate RAM size" {  } { { "verilog/sprite_rom.v" "mem" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sprite_manager:sprite_manager\|display_sprite:ball\|sprite_rom:sprite\|mem " "RAM logic \"sprite_manager:sprite_manager\|display_sprite:ball\|sprite_rom:sprite\|mem\" is uninferred due to inappropriate RAM size" {  } { { "verilog/sprite_rom.v" "mem" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638824842738 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638824842738 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram0_scoreboard_74360d24.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram0_scoreboard_74360d24.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638824842738 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram1_scoreboard_74360d24.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram1_scoreboard_74360d24.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638824842738 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram2_scoreboard_74360d24.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram2_scoreboard_74360d24.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638824842738 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram3_scoreboard_74360d24.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram3_scoreboard_74360d24.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638824842754 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram4_scoreboard_74360d24.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram4_scoreboard_74360d24.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638824842754 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram5_scoreboard_74360d24.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram5_scoreboard_74360d24.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638824842754 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram6_scoreboard_74360d24.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram6_scoreboard_74360d24.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638824842754 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram7_scoreboard_74360d24.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram7_scoreboard_74360d24.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638824842754 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram8_scoreboard_74360d24.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram8_scoreboard_74360d24.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638824842754 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram9_scoreboard_74360d24.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram9_scoreboard_74360d24.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638824842754 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sprite_manager:sprite_manager\|background_rom:background_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sprite_manager:sprite_manager\|background_rom:background_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638824842972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638824842972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638824842972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638824842972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638824842972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638824842972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638824842972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638824842972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638824842972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_xy_demo.ram0_background_rom_ea4dfc53.hdl.mif " "Parameter INIT_FILE set to db/vga_xy_demo.ram0_background_rom_ea4dfc53.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638824842972 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638824842972 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638824842972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_manager:sprite_manager\|background_rom:background_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sprite_manager:sprite_manager\|background_rom:background_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824843129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_manager:sprite_manager\|background_rom:background_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sprite_manager:sprite_manager\|background_rom:background_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638824843129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638824843129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638824843129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638824843129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638824843129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638824843129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638824843129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638824843129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638824843129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_xy_demo.ram0_background_rom_ea4dfc53.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_xy_demo.ram0_background_rom_ea4dfc53.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638824843129 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638824843129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s981 " "Found entity 1: altsyncram_s981" {  } { { "db/altsyncram_s981.tdf" "" { Text "G:/My Drive/Logic Design FA21/VGA/db/altsyncram_s981.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824843285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824843285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "G:/My Drive/Logic Design FA21/VGA/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824843472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824843472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "G:/My Drive/Logic Design FA21/VGA/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824843644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824843644 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638824844113 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "verilog/system_de2.v" "" { Text "G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638824844379 "|system_de2|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638824844379 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638824844457 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638824845192 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/Logic Design FA21/VGA/output_files/vga_xy_demo.map.smsg " "Generated suppressed messages file G:/My Drive/Logic Design FA21/VGA/output_files/vga_xy_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824845348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638824846215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824846215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "598 " "Implemented 598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638824846881 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638824846881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "496 " "Implemented 496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638824846881 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638824846881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638824846881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 274 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638824847192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 06 16:07:27 2021 " "Processing ended: Mon Dec 06 16:07:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638824847192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638824847192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638824847192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824847192 ""}
