Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: MCP4726_ctrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MCP4726_ctrl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MCP4726_ctrl"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : MCP4726_ctrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\DAC_control\ipcore_dir\DCMto100k.vhd" into library work
Parsing entity <DCMto100k>.
Parsing architecture <xilinx> of entity <dcmto100k>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" into library work
Parsing entity <MCP4726_ctrl>.
Parsing architecture <control> of entity <mcp4726_ctrl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MCP4726_ctrl> (architecture <control>) from library <work>.
WARNING:HDLCompiler:439 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 46: Formal port clk_out1 of mode out cannot be associated with actual port clk_out1 of mode in
INFO:HDLCompiler:1408 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\ipcore_dir\DCMto100k.vhd" Line 79. clk_out1 is declared here

Elaborating entity <DCMto100k> (architecture <xilinx>) from library <work>.
INFO:HDLCompiler:1408 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\ipcore_dir\DCMto100k.vhd" Line 79. clk_out1 is declared here
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 90: sw_ac should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 93: lv_change should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 116: scl_out should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 121: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 123: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 124: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 126: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 127: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 128: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 129: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 130: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 131: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 132: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 133: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 134: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 135: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 136: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 137: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 138: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 139: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 140: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 141: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 142: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 143: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 144: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 145: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 146: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 147: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 148: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 149: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 150: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 151: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 153: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 154: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 155: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 156: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 157: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 158: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 159: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 160: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 161: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 162: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 163: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 164: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 165: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 166: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 167: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 168: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 169: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 170: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 171: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 172: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 173: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 174: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 175: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 176: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 177: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 178: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 180: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 181: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 182: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 183: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 184: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 185: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 186: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 187: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 188: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 189: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 190: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 191: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 192: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 193: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 194: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 195: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 196: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 197: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 198: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 199: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 200: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 201: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 202: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 203: sda_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 204: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 205: sda_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd" Line 207: sda_bit should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MCP4726_ctrl>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\DAC_control\MCP4726_ctrl.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <sw_ac>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sda_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
	inferred   1 Multiplexer(s).
Unit <MCP4726_ctrl> synthesized.

Synthesizing Unit <DCMto100k>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\DAC_control\ipcore_dir\DCMto100k.vhd".
    Summary:
	no macro.
Unit <DCMto100k> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <sda_out> has a constant value of 1 in block <MCP4726_ctrl>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <sda_out> has a constant value of 1 in block <MCP4726_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sw_ac> of sequential type is unconnected in block <MCP4726_ctrl>.

Optimizing unit <MCP4726_ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MCP4726_ctrl, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MCP4726_ctrl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 3
#      IBUFG                       : 1
#      OBUF                        : 2
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   3  out of    102     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.92 secs
 
--> 

Total memory usage is 4501816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :    0 (   0 filtered)

