/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  reg [4:0] _03_;
  reg [2:0] _04_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [26:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [12:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [22:0] celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire [3:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [29:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = !(celloutsig_0_19z ? celloutsig_0_39z : celloutsig_0_34z[1]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_0z : in_data[120]);
  assign celloutsig_1_15z = !(celloutsig_1_6z[18] ? celloutsig_1_0z : celloutsig_1_11z[2]);
  assign celloutsig_0_14z = !(celloutsig_0_8z[3] ? celloutsig_0_12z[12] : celloutsig_0_11z[3]);
  assign celloutsig_0_35z = ~((celloutsig_0_19z | in_data[80]) & (celloutsig_0_17z | celloutsig_0_10z[1]));
  assign celloutsig_0_39z = ~((celloutsig_0_35z | _00_) & (celloutsig_0_37z | celloutsig_0_20z));
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_1z[11]) & (celloutsig_0_1z[17] | celloutsig_0_2z[3]));
  assign celloutsig_0_55z = ~((celloutsig_0_40z | celloutsig_0_44z[3]) & (celloutsig_0_24z | celloutsig_0_17z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z[4] | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_0z));
  assign celloutsig_0_89z = ~((celloutsig_0_8z[1] | celloutsig_0_17z) & (celloutsig_0_8z[1] | celloutsig_0_79z));
  assign celloutsig_0_19z = ~((celloutsig_0_14z | celloutsig_0_10z[1]) & (_01_ | celloutsig_0_13z));
  reg [12:0] _16_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _16_ <= 13'h0000;
    else _16_ <= { celloutsig_0_12z[11:0], celloutsig_0_7z };
  assign { _02_[12], _00_, _02_[10:5], _01_, _02_[3:0] } = _16_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_12z[14], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_9z[5:3];
  assign celloutsig_0_44z = celloutsig_0_2z & celloutsig_0_29z[6:1];
  assign celloutsig_0_10z = { celloutsig_0_1z[17:16], celloutsig_0_0z } & { in_data[39:38], celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_3z[12:7], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z } & { celloutsig_1_6z[16:9], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_22z = { in_data[17], celloutsig_0_13z, celloutsig_0_5z } & celloutsig_0_9z[5:0];
  assign celloutsig_1_18z = { celloutsig_1_9z[2:1], celloutsig_1_4z, celloutsig_1_8z } / { 1'h1, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_41z = { celloutsig_0_23z[8:4], celloutsig_0_27z } > celloutsig_0_29z[9:1];
  assign celloutsig_1_4z = { in_data[167:151], celloutsig_1_2z, celloutsig_1_0z } > { in_data[118:109], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_1z[26:3], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_13z, _03_, celloutsig_0_4z } > { in_data[38:16], _02_[12], _00_, _02_[10:5], _01_, _02_[3:0] };
  assign celloutsig_0_25z = celloutsig_0_12z[3:0] > { celloutsig_0_9z[4:2], celloutsig_0_6z };
  assign celloutsig_0_37z = celloutsig_0_12z[6:0] <= { celloutsig_0_34z[9:4], celloutsig_0_7z };
  assign celloutsig_0_13z = { in_data[66:59], celloutsig_0_3z } <= in_data[54:46];
  assign celloutsig_0_34z = celloutsig_0_1z[16:6] % { 1'h1, celloutsig_0_22z[3:1], celloutsig_0_22z, celloutsig_0_6z };
  assign celloutsig_0_5z = { celloutsig_0_2z[4:2], celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[15], celloutsig_0_4z, in_data[0] };
  assign celloutsig_1_6z = { in_data[136:129], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, celloutsig_1_5z[6:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_6z[20:18] % { 1'h1, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_14z[3], celloutsig_1_15z, celloutsig_1_0z } % { 1'h1, celloutsig_1_6z[3], in_data[96] };
  assign celloutsig_0_27z = { celloutsig_0_5z[3:1], celloutsig_0_20z } % { 1'h1, celloutsig_0_10z };
  assign celloutsig_0_33z = { celloutsig_0_28z[6:5], celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_0z } * { celloutsig_0_28z[6:5], celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_0_8z = { celloutsig_0_1z[5:3], celloutsig_0_0z } * celloutsig_0_1z[5:2];
  assign celloutsig_0_9z = { celloutsig_0_1z[15:10], celloutsig_0_0z } * { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[75:49] * in_data[52:26];
  assign celloutsig_0_0z = in_data[51:30] != in_data[87:66];
  assign celloutsig_0_31z = { celloutsig_0_12z[10:0], celloutsig_0_20z, _03_, celloutsig_0_20z } != { celloutsig_0_1z[23:17], celloutsig_0_26z, _04_, celloutsig_0_9z };
  assign celloutsig_0_29z = - { celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_3z = - { in_data[136:124], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = - { celloutsig_1_3z[14:10], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_2z = - { in_data[6:2], celloutsig_0_0z };
  assign celloutsig_0_32z = { in_data[10:6], celloutsig_0_26z } !== { celloutsig_0_1z[25], _03_ };
  assign celloutsig_0_4z = { celloutsig_0_1z[22:5], celloutsig_0_3z, celloutsig_0_0z } !== { in_data[47:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_17z = { celloutsig_1_5z[7:6], celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_8z } !== { celloutsig_1_5z[5:0], celloutsig_1_15z };
  assign celloutsig_0_20z = _03_[2:0] !== { _00_, _02_[10:9] };
  assign celloutsig_1_0z = & in_data[109:104];
  assign celloutsig_1_8z = & celloutsig_1_6z[26:22];
  assign celloutsig_0_21z = & celloutsig_0_1z[20:5];
  assign celloutsig_0_71z = ^ { celloutsig_0_60z[8:7], celloutsig_0_6z };
  assign celloutsig_1_7z = ^ in_data[181:177];
  assign celloutsig_0_3z = ^ celloutsig_0_2z[5:2];
  assign celloutsig_1_14z = celloutsig_1_3z[6:0] << celloutsig_1_13z[9:3];
  assign celloutsig_0_23z = { celloutsig_0_12z[13:3], celloutsig_0_11z } << { celloutsig_0_7z, celloutsig_0_8z, _03_, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_30z = celloutsig_0_29z[9:1] <<< { in_data[26:20], celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_52z = { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_31z } <<< { celloutsig_0_23z[1], celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_41z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_60z = { celloutsig_0_30z[7:0], celloutsig_0_22z, celloutsig_0_17z } <<< { celloutsig_0_48z, celloutsig_0_19z, celloutsig_0_32z };
  assign celloutsig_0_88z = { celloutsig_0_52z[19:17], celloutsig_0_55z } <<< celloutsig_0_30z[7:4];
  assign celloutsig_1_1z = { in_data[100:98], celloutsig_1_0z } <<< { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_1z[22:18], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z } <<< celloutsig_0_1z[26:12];
  assign celloutsig_0_28z = { _03_[4:2], celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_10z } <<< celloutsig_0_1z[12:1];
  assign celloutsig_0_48z = { celloutsig_0_44z[5:1], celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_47z } ^ { celloutsig_0_29z[7:1], celloutsig_0_44z };
  assign celloutsig_1_9z = celloutsig_1_3z[14:11] ^ celloutsig_1_5z[5:2];
  assign celloutsig_0_11z = celloutsig_0_2z[5:2] ^ celloutsig_0_9z[6:3];
  assign celloutsig_0_47z = ~((celloutsig_0_11z[3] & celloutsig_0_39z) | celloutsig_0_39z);
  assign celloutsig_0_79z = ~((celloutsig_0_33z[5] & celloutsig_0_12z[4]) | celloutsig_0_71z);
  assign celloutsig_0_24z = ~((_02_[10] & celloutsig_0_8z[3]) | celloutsig_0_2z[1]);
  assign celloutsig_0_26z = ~((celloutsig_0_21z & celloutsig_0_19z) | celloutsig_0_21z);
  assign { _02_[11], _02_[4] } = { _00_, _01_ };
  assign { out_data[131:128], out_data[98:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
