<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/cortexm_common/include/cpu_conf_common.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:24 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('cortexm__common_2include_2cpu__conf__common_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">cpu_conf_common.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cortexm__common.html">ARM Cortex-M common</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Common CPU definitione for Cortex-M family based MCUs.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Common CPU definitione for Cortex-M family based MCUs. </p>
<dl class="section author"><dt>Author</dt><dd>Kaspar Schleiser <a href="#" onclick="location.href='mai'+'lto:'+'kas'+'pa'+'r@s'+'ch'+'lei'+'se'+'r.d'+'e'; return false;">kaspa<span class="obfuscator">.nosp@m.</span>r@sc<span class="obfuscator">.nosp@m.</span>hleis<span class="obfuscator">.nosp@m.</span>er.d<span class="obfuscator">.nosp@m.</span>e</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>
</div>
<p><a href="cortexm__common_2include_2cpu__conf__common_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5821c413a94831dfa3f1b57000f9713e" id="r_a5821c413a94831dfa3f1b57000f9713e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5821c413a94831dfa3f1b57000f9713e">PUF_SRAM_ATTRIBUTES</a>&#160;&#160;&#160;__attribute__((used, section(&quot;.puf&quot;)))</td></tr>
<tr class="memdesc:a5821c413a94831dfa3f1b57000f9713e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attribute for memory sections required by SRAM PUF.  <br /></td></tr>
<tr class="separator:a5821c413a94831dfa3f1b57000f9713e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e53fc2b7ac293e19fe87f0ccb7d965" id="r_ab3e53fc2b7ac293e19fe87f0ccb7d965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3e53fc2b7ac293e19fe87f0ccb7d965">BACKUP_RAM</a>&#160;&#160;&#160;__attribute__((section(&quot;.backup.bss&quot;)))</td></tr>
<tr class="memdesc:ab3e53fc2b7ac293e19fe87f0ccb7d965"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory marked with this attribute is retained during deep sleep and initialized with 0 on cold boot.  <br /></td></tr>
<tr class="separator:ab3e53fc2b7ac293e19fe87f0ccb7d965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f9a86c28cdefe6db17ef616dac69d97" id="r_a7f9a86c28cdefe6db17ef616dac69d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f9a86c28cdefe6db17ef616dac69d97">BACKUP_RAM_DATA</a>&#160;&#160;&#160;__attribute__((section(&quot;.backup.data&quot;)))</td></tr>
<tr class="memdesc:a7f9a86c28cdefe6db17ef616dac69d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory marked with this attribute is retained during deep sleep and initialized with user provided data on cold boot.  <br /></td></tr>
<tr class="separator:a7f9a86c28cdefe6db17ef616dac69d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b53cd12bd56eb7c3da020e23b9803b9" id="r_a0b53cd12bd56eb7c3da020e23b9803b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b53cd12bd56eb7c3da020e23b9803b9">IRQ_API_INLINED</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a0b53cd12bd56eb7c3da020e23b9803b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This arch uses the inlined irq API.  <br /></td></tr>
<tr class="separator:a0b53cd12bd56eb7c3da020e23b9803b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30305c0f413c7da1e7445de2b5ea5a5" id="r_af30305c0f413c7da1e7445de2b5ea5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af30305c0f413c7da1e7445de2b5ea5a5">THREAD_EXTRA_STACKSIZE_PRINTF</a>&#160;&#160;&#160;(512)</td></tr>
<tr class="memdesc:af30305c0f413c7da1e7445de2b5ea5a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of default stack sizes.  <br /></td></tr>
<tr class="separator:af30305c0f413c7da1e7445de2b5ea5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713ebddc00581f4d415095cdbfd8791f" id="r_a713ebddc00581f4d415095cdbfd8791f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a713ebddc00581f4d415095cdbfd8791f">THREAD_STACKSIZE_DEFAULT</a>&#160;&#160;&#160;(1024)</td></tr>
<tr class="separator:a713ebddc00581f4d415095cdbfd8791f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f62f762a057d594ae0ee4522dd14c2" id="r_ac4f62f762a057d594ae0ee4522dd14c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4f62f762a057d594ae0ee4522dd14c2">THREAD_STACKSIZE_IDLE</a>&#160;&#160;&#160;(256)</td></tr>
<tr class="separator:ac4f62f762a057d594ae0ee4522dd14c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a78f0a8d308d2d145cfe671c36ec8e" id="r_aa9a78f0a8d308d2d145cfe671c36ec8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9a78f0a8d308d2d145cfe671c36ec8e">ISR_STACKSIZE</a>&#160;&#160;&#160;(512U)</td></tr>
<tr class="memdesc:aa9a78f0a8d308d2d145cfe671c36ec8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack size used for the exception (ISR) stack.  <br /></td></tr>
<tr class="separator:aa9a78f0a8d308d2d145cfe671c36ec8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f97c4770c05be44bac241993da841c" id="r_ab9f97c4770c05be44bac241993da841c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9f97c4770c05be44bac241993da841c">BITARITHM_LSB_LOOKUP</a></td></tr>
<tr class="memdesc:ab9f97c4770c05be44bac241993da841c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select fastest bitarithm_lsb implementation.  <br /></td></tr>
<tr class="separator:ab9f97c4770c05be44bac241993da841c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ARM Cortex-M interrupt sub-priorities and PendSV priority</h2></td></tr>
<tr class="memitem:afa45d27ca88b9c652e41997de154fc33" id="r_afa45d27ca88b9c652e41997de154fc33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa45d27ca88b9c652e41997de154fc33">CPU_CORTEXM_PRIORITY_GROUPING</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:afa45d27ca88b9c652e41997de154fc33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Cortex-M sub-priorities, with the given number of bits.  <br /></td></tr>
<tr class="separator:afa45d27ca88b9c652e41997de154fc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add41c55ef523263441ae503790710629" id="r_add41c55ef523263441ae503790710629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add41c55ef523263441ae503790710629">CPU_CORTEXM_PENDSV_IRQ_PRIO</a>&#160;&#160;&#160;(UINT8_MAX)</td></tr>
<tr class="memdesc:add41c55ef523263441ae503790710629"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a separate priority for the PendSV interrupt.  <br /></td></tr>
<tr class="separator:add41c55ef523263441ae503790710629"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab3e53fc2b7ac293e19fe87f0ccb7d965" name="ab3e53fc2b7ac293e19fe87f0ccb7d965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e53fc2b7ac293e19fe87f0ccb7d965">&#9670;&#160;</a></span>BACKUP_RAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BACKUP_RAM&#160;&#160;&#160;__attribute__((section(&quot;.backup.bss&quot;)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory marked with this attribute is retained during deep sleep and initialized with 0 on cold boot. </p>

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00159">159</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
<a id="a7f9a86c28cdefe6db17ef616dac69d97" name="a7f9a86c28cdefe6db17ef616dac69d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f9a86c28cdefe6db17ef616dac69d97">&#9670;&#160;</a></span>BACKUP_RAM_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BACKUP_RAM_DATA&#160;&#160;&#160;__attribute__((section(&quot;.backup.data&quot;)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory marked with this attribute is retained during deep sleep and initialized with user provided data on cold boot. </p>

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00165">165</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
<a id="ab9f97c4770c05be44bac241993da841c" name="ab9f97c4770c05be44bac241993da841c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f97c4770c05be44bac241993da841c">&#9670;&#160;</a></span>BITARITHM_LSB_LOOKUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITARITHM_LSB_LOOKUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select fastest bitarithm_lsb implementation. </p>

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00068">68</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
<a id="add41c55ef523263441ae503790710629" name="add41c55ef523263441ae503790710629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add41c55ef523263441ae503790710629">&#9670;&#160;</a></span>CPU_CORTEXM_PENDSV_IRQ_PRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CORTEXM_PENDSV_IRQ_PRIO&#160;&#160;&#160;(UINT8_MAX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define a separate priority for the PendSV interrupt. </p>
<p>According to the ARM Cortex-M documentation, the recommended best practice is to place the PendSV at the lowest interrupt priority. By default, RIOT runs PendSV on the same interrupt priority with all other interrupts.</p>
<p>For efficiency (or other reasons), one may want to run the PendSV as the last one, just before returning to the (next) thread. However, since PendSV triggers the RIOT scheduler <em>without</em> interrupts being disabled, any interrupts that preempt the scheduler, including the timer interrupts, must not call anything that may affect the scheduler, such as mutex or scheduler functions. With the current design of RIOT, writing interrupt handlers in such a manner is not exactly trivial.</p>
<p>An experimental way to to run PendSV as the last thing before returning to the user thread context is to enable Cortex-M sub-priorities with <a class="el" href="#afa45d27ca88b9c652e41997de154fc33">CPU_CORTEXM_PRIORITY_GROUPING</a> and then make the PendSV interrupt sub-priority lower than the default. (Remember, on Cortex-M lower urgency means higher priority number.)</p>
<p>For now, by default, we preserve the traditional RIOT behaviour, but allow specific CPUs, boards, or apps to change this.</p>
<p>See cpu/cortexm_common/cortexm_init.c how these are used.</p>
<p>If you want to set this, define it in your <code>cpu_conf.h</code>. </p>

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00145">145</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
<a id="afa45d27ca88b9c652e41997de154fc33" name="afa45d27ca88b9c652e41997de154fc33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa45d27ca88b9c652e41997de154fc33">&#9670;&#160;</a></span>CPU_CORTEXM_PRIORITY_GROUPING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CORTEXM_PRIORITY_GROUPING&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Cortex-M sub-priorities, with the given number of bits. </p>
<p>Cortex-M CPUs allow interrupt priorities to be arranged in subgroups, meaning that any interrupts on the same subgroup will not preempt each other, but those on a lower sub-priority will run only once all on the higher sub-priorities have been completed.</p>
<p>The usual practice on Cortex-M is to run the PendSV interrupt as the last one, just before returning to the user context, running the scheduler from PendSV. However, in RIOT we don't want the scheduler to be interrupted by any "normal" interrupts, which may change the mutexes or something else that would affect the scheduler. At the same time, we don't want to explicitly disable all interrupts while in the scheduler, as that would increase scheduling latency.</p>
<p>A currently experimental way to make PendSV on Cortex-M to run last is to</p><ul>
<li>make sure CPU_DEFAULT_IRQ_PRIO is even (e.g. <code>6U</code>),</li>
<li>set <a class="el" href="#add41c55ef523263441ae503790710629">CPU_CORTEXM_PENDSV_IRQ_PRIO</a> to one higher, and</li>
<li>set this one</li>
</ul>
<p>For example, as follows: </p><div class="fragment"><div class="line"><span class="preprocessor"># define CPU_CORTEXM_PRIORITY_GROUPING (1U)</span></div>
<div class="line"><span class="preprocessor"># define CPU_CORTEXM_PENDSV_IRQ_PRIO   (CPU_DEFAULT_IRQ_PRIO + 1U)</span></div>
</div><!-- fragment --><p>See cpu/cortexm_common/cortexm_init.c how these are used.</p>
<p>If you want to set this, define it in your <code>cpu_conf.h</code>. </p>

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00111">111</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
<a id="a0b53cd12bd56eb7c3da020e23b9803b9" name="a0b53cd12bd56eb7c3da020e23b9803b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b53cd12bd56eb7c3da020e23b9803b9">&#9670;&#160;</a></span>IRQ_API_INLINED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_API_INLINED&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This arch uses the inlined irq API. </p>

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00171">171</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
<a id="aa9a78f0a8d308d2d145cfe671c36ec8e" name="aa9a78f0a8d308d2d145cfe671c36ec8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a78f0a8d308d2d145cfe671c36ec8e">&#9670;&#160;</a></span>ISR_STACKSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_STACKSIZE&#160;&#160;&#160;(512U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stack size used for the exception (ISR) stack. </p>

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00056">56</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
<a id="a5821c413a94831dfa3f1b57000f9713e" name="a5821c413a94831dfa3f1b57000f9713e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5821c413a94831dfa3f1b57000f9713e">&#9670;&#160;</a></span>PUF_SRAM_ATTRIBUTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUF_SRAM_ATTRIBUTES&#160;&#160;&#160;__attribute__((used, section(&quot;.puf&quot;)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Attribute for memory sections required by SRAM PUF. </p>

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00152">152</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
<a id="af30305c0f413c7da1e7445de2b5ea5a5" name="af30305c0f413c7da1e7445de2b5ea5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af30305c0f413c7da1e7445de2b5ea5a5">&#9670;&#160;</a></span>THREAD_EXTRA_STACKSIZE_PRINTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THREAD_EXTRA_STACKSIZE_PRINTF&#160;&#160;&#160;(512)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration of default stack sizes. </p>
<p>As all members of the Cortex-M family behave identical in terms of stack usage, we define the default stack size values here centrally for all CPU implementations.</p>
<p>If needed, you can overwrite these values the the <code>cpu_conf.h</code> file of the specific CPU implementation.</p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000002">Todo</a></b></dt><dd><p class="startdd">Adjust values for Cortex-M4F with FPU? </p>
<p class="enddd">Configure second set if no newlib nano.specs are available?</p>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00041">41</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
<a id="a713ebddc00581f4d415095cdbfd8791f" name="a713ebddc00581f4d415095cdbfd8791f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713ebddc00581f4d415095cdbfd8791f">&#9670;&#160;</a></span>THREAD_STACKSIZE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THREAD_STACKSIZE_DEFAULT&#160;&#160;&#160;(1024)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00044">44</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
<a id="ac4f62f762a057d594ae0ee4522dd14c2" name="ac4f62f762a057d594ae0ee4522dd14c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4f62f762a057d594ae0ee4522dd14c2">&#9670;&#160;</a></span>THREAD_STACKSIZE_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THREAD_STACKSIZE_IDLE&#160;&#160;&#160;(256)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html#l00047">47</a> of file <a class="el" href="cortexm__common_2include_2cpu__conf__common_8h_source.html">cpu_conf_common.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
