// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_reconstructor (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY,
        m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY,
        m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID,
        m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA,
        m_axi_gmem_out_RLAST,
        m_axi_gmem_out_RID,
        m_axi_gmem_out_RFIFONUM,
        m_axi_gmem_out_RUSER,
        m_axi_gmem_out_RRESP,
        m_axi_gmem_out_BVALID,
        m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP,
        m_axi_gmem_out_BID,
        m_axi_gmem_out_BUSER,
        output_ftmap_dout,
        output_ftmap_num_data_valid,
        output_ftmap_fifo_cap,
        output_ftmap_empty_n,
        output_ftmap_read,
        layer3_output_tile_0_address0,
        layer3_output_tile_0_ce0,
        layer3_output_tile_0_q0,
        pixel_h_loc_dout,
        pixel_h_loc_num_data_valid,
        pixel_h_loc_fifo_cap,
        pixel_h_loc_empty_n,
        pixel_h_loc_read,
        pixel_w_loc_dout,
        pixel_w_loc_num_data_valid,
        pixel_w_loc_fifo_cap,
        pixel_w_loc_empty_n,
        pixel_w_loc_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_out_AWVALID;
input   m_axi_gmem_out_AWREADY;
output  [63:0] m_axi_gmem_out_AWADDR;
output  [0:0] m_axi_gmem_out_AWID;
output  [31:0] m_axi_gmem_out_AWLEN;
output  [2:0] m_axi_gmem_out_AWSIZE;
output  [1:0] m_axi_gmem_out_AWBURST;
output  [1:0] m_axi_gmem_out_AWLOCK;
output  [3:0] m_axi_gmem_out_AWCACHE;
output  [2:0] m_axi_gmem_out_AWPROT;
output  [3:0] m_axi_gmem_out_AWQOS;
output  [3:0] m_axi_gmem_out_AWREGION;
output  [0:0] m_axi_gmem_out_AWUSER;
output   m_axi_gmem_out_WVALID;
input   m_axi_gmem_out_WREADY;
output  [31:0] m_axi_gmem_out_WDATA;
output  [3:0] m_axi_gmem_out_WSTRB;
output   m_axi_gmem_out_WLAST;
output  [0:0] m_axi_gmem_out_WID;
output  [0:0] m_axi_gmem_out_WUSER;
output   m_axi_gmem_out_ARVALID;
input   m_axi_gmem_out_ARREADY;
output  [63:0] m_axi_gmem_out_ARADDR;
output  [0:0] m_axi_gmem_out_ARID;
output  [31:0] m_axi_gmem_out_ARLEN;
output  [2:0] m_axi_gmem_out_ARSIZE;
output  [1:0] m_axi_gmem_out_ARBURST;
output  [1:0] m_axi_gmem_out_ARLOCK;
output  [3:0] m_axi_gmem_out_ARCACHE;
output  [2:0] m_axi_gmem_out_ARPROT;
output  [3:0] m_axi_gmem_out_ARQOS;
output  [3:0] m_axi_gmem_out_ARREGION;
output  [0:0] m_axi_gmem_out_ARUSER;
input   m_axi_gmem_out_RVALID;
output   m_axi_gmem_out_RREADY;
input  [31:0] m_axi_gmem_out_RDATA;
input   m_axi_gmem_out_RLAST;
input  [0:0] m_axi_gmem_out_RID;
input  [8:0] m_axi_gmem_out_RFIFONUM;
input  [0:0] m_axi_gmem_out_RUSER;
input  [1:0] m_axi_gmem_out_RRESP;
input   m_axi_gmem_out_BVALID;
output   m_axi_gmem_out_BREADY;
input  [1:0] m_axi_gmem_out_BRESP;
input  [0:0] m_axi_gmem_out_BID;
input  [0:0] m_axi_gmem_out_BUSER;
input  [63:0] output_ftmap_dout;
input  [3:0] output_ftmap_num_data_valid;
input  [3:0] output_ftmap_fifo_cap;
input   output_ftmap_empty_n;
output   output_ftmap_read;
output  [8:0] layer3_output_tile_0_address0;
output   layer3_output_tile_0_ce0;
input  [31:0] layer3_output_tile_0_q0;
input  [8:0] pixel_h_loc_dout;
input  [2:0] pixel_h_loc_num_data_valid;
input  [2:0] pixel_h_loc_fifo_cap;
input   pixel_h_loc_empty_n;
output   pixel_h_loc_read;
input  [7:0] pixel_w_loc_dout;
input  [2:0] pixel_w_loc_num_data_valid;
input  [2:0] pixel_w_loc_fifo_cap;
input   pixel_w_loc_empty_n;
output   pixel_w_loc_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_out_AWVALID;
reg m_axi_gmem_out_WVALID;
reg m_axi_gmem_out_BREADY;
reg output_ftmap_read;
reg pixel_h_loc_read;
reg pixel_w_loc_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    output_ftmap_blk_n;
reg    pixel_h_loc_blk_n;
reg    pixel_w_loc_blk_n;
reg   [63:0] output_ftmap_1_reg_88;
reg    ap_block_state1;
reg   [8:0] pixel_h_reg_93;
wire   [9:0] tmp_fu_79_p3;
reg   [9:0] tmp_reg_98;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_start;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_done;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_idle;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_ready;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWVALID;
wire   [63:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWADDR;
wire   [0:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWID;
wire   [31:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWLEN;
wire   [2:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWSIZE;
wire   [1:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWBURST;
wire   [1:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWLOCK;
wire   [3:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWCACHE;
wire   [2:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWPROT;
wire   [3:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWQOS;
wire   [3:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWREGION;
wire   [0:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWUSER;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WVALID;
wire   [31:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WDATA;
wire   [3:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WSTRB;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WLAST;
wire   [0:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WID;
wire   [0:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WUSER;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARVALID;
wire   [63:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARADDR;
wire   [0:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARID;
wire   [31:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARLEN;
wire   [2:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARSIZE;
wire   [1:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARBURST;
wire   [1:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARLOCK;
wire   [3:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARCACHE;
wire   [2:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARPROT;
wire   [3:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARQOS;
wire   [3:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARREGION;
wire   [0:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARUSER;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_RREADY;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_BREADY;
wire   [8:0] grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_layer3_output_tile_0_address0;
wire    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_layer3_output_tile_0_ce0;
reg    grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_start_reg;
reg    ap_block_state1_ignore_call8;
wire    ap_CS_fsm_state2;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_start_reg = 1'b0;
end

srcnn_reconstructor_Pipeline_VITIS_LOOP_502_2 grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_start),
    .ap_done(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_done),
    .ap_idle(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_idle),
    .ap_ready(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_ready),
    .m_axi_gmem_out_AWVALID(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWVALID),
    .m_axi_gmem_out_AWREADY(m_axi_gmem_out_AWREADY),
    .m_axi_gmem_out_AWADDR(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWADDR),
    .m_axi_gmem_out_AWID(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWID),
    .m_axi_gmem_out_AWLEN(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWLEN),
    .m_axi_gmem_out_AWSIZE(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWSIZE),
    .m_axi_gmem_out_AWBURST(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWBURST),
    .m_axi_gmem_out_AWLOCK(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWLOCK),
    .m_axi_gmem_out_AWCACHE(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWCACHE),
    .m_axi_gmem_out_AWPROT(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWPROT),
    .m_axi_gmem_out_AWQOS(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWQOS),
    .m_axi_gmem_out_AWREGION(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWREGION),
    .m_axi_gmem_out_AWUSER(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWUSER),
    .m_axi_gmem_out_WVALID(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WVALID),
    .m_axi_gmem_out_WREADY(m_axi_gmem_out_WREADY),
    .m_axi_gmem_out_WDATA(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WDATA),
    .m_axi_gmem_out_WSTRB(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WSTRB),
    .m_axi_gmem_out_WLAST(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WLAST),
    .m_axi_gmem_out_WID(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WID),
    .m_axi_gmem_out_WUSER(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WUSER),
    .m_axi_gmem_out_ARVALID(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARVALID),
    .m_axi_gmem_out_ARREADY(1'b0),
    .m_axi_gmem_out_ARADDR(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARADDR),
    .m_axi_gmem_out_ARID(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARID),
    .m_axi_gmem_out_ARLEN(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARLEN),
    .m_axi_gmem_out_ARSIZE(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARSIZE),
    .m_axi_gmem_out_ARBURST(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARBURST),
    .m_axi_gmem_out_ARLOCK(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARLOCK),
    .m_axi_gmem_out_ARCACHE(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARCACHE),
    .m_axi_gmem_out_ARPROT(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARPROT),
    .m_axi_gmem_out_ARQOS(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARQOS),
    .m_axi_gmem_out_ARREGION(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARREGION),
    .m_axi_gmem_out_ARUSER(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_ARUSER),
    .m_axi_gmem_out_RVALID(1'b0),
    .m_axi_gmem_out_RREADY(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_RREADY),
    .m_axi_gmem_out_RDATA(32'd0),
    .m_axi_gmem_out_RLAST(1'b0),
    .m_axi_gmem_out_RID(1'd0),
    .m_axi_gmem_out_RFIFONUM(9'd0),
    .m_axi_gmem_out_RUSER(1'd0),
    .m_axi_gmem_out_RRESP(2'd0),
    .m_axi_gmem_out_BVALID(m_axi_gmem_out_BVALID),
    .m_axi_gmem_out_BREADY(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_BREADY),
    .m_axi_gmem_out_BRESP(m_axi_gmem_out_BRESP),
    .m_axi_gmem_out_BID(m_axi_gmem_out_BID),
    .m_axi_gmem_out_BUSER(m_axi_gmem_out_BUSER),
    .pixel_h_cast2_i(pixel_h_reg_93),
    .zext_ln501(tmp_reg_98),
    .output_ftmap_1(output_ftmap_1_reg_88),
    .layer3_output_tile_0_address0(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_layer3_output_tile_0_address0),
    .layer3_output_tile_0_ce0(grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_layer3_output_tile_0_ce0),
    .layer3_output_tile_0_q0(layer3_output_tile_0_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if ((~((pixel_h_loc_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1) | (pixel_w_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_ready == 1'b1)) begin
            grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((pixel_h_loc_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1) | (pixel_w_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_ftmap_1_reg_88 <= output_ftmap_dout;
        pixel_h_reg_93 <= pixel_h_loc_dout;
        tmp_reg_98[9 : 2] <= tmp_fu_79_p3[9 : 2];
    end
end

always @ (*) begin
    if (((pixel_h_loc_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1) | (pixel_w_loc_empty_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_out_AWVALID = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWVALID;
    end else begin
        m_axi_gmem_out_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_out_BREADY = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_BREADY;
    end else begin
        m_axi_gmem_out_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_out_WVALID = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WVALID;
    end else begin
        m_axi_gmem_out_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_ftmap_blk_n = output_ftmap_empty_n;
    end else begin
        output_ftmap_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((pixel_h_loc_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1) | (pixel_w_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_ftmap_read = 1'b1;
    end else begin
        output_ftmap_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        pixel_h_loc_blk_n = pixel_h_loc_empty_n;
    end else begin
        pixel_h_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((pixel_h_loc_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1) | (pixel_w_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pixel_h_loc_read = 1'b1;
    end else begin
        pixel_h_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        pixel_w_loc_blk_n = pixel_w_loc_empty_n;
    end else begin
        pixel_w_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((pixel_h_loc_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1) | (pixel_w_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pixel_w_loc_read = 1'b1;
    end else begin
        pixel_w_loc_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((pixel_h_loc_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1) | (pixel_w_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((pixel_h_loc_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1) | (pixel_w_loc_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call8 = ((pixel_h_loc_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1) | (pixel_w_loc_empty_n == 1'b0));
end

assign grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_start = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_start_reg;

assign layer3_output_tile_0_address0 = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_layer3_output_tile_0_address0;

assign layer3_output_tile_0_ce0 = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_layer3_output_tile_0_ce0;

assign m_axi_gmem_out_ARADDR = 64'd0;

assign m_axi_gmem_out_ARBURST = 2'd0;

assign m_axi_gmem_out_ARCACHE = 4'd0;

assign m_axi_gmem_out_ARID = 1'd0;

assign m_axi_gmem_out_ARLEN = 32'd0;

assign m_axi_gmem_out_ARLOCK = 2'd0;

assign m_axi_gmem_out_ARPROT = 3'd0;

assign m_axi_gmem_out_ARQOS = 4'd0;

assign m_axi_gmem_out_ARREGION = 4'd0;

assign m_axi_gmem_out_ARSIZE = 3'd0;

assign m_axi_gmem_out_ARUSER = 1'd0;

assign m_axi_gmem_out_ARVALID = 1'b0;

assign m_axi_gmem_out_AWADDR = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWADDR;

assign m_axi_gmem_out_AWBURST = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWBURST;

assign m_axi_gmem_out_AWCACHE = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWCACHE;

assign m_axi_gmem_out_AWID = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWID;

assign m_axi_gmem_out_AWLEN = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWLEN;

assign m_axi_gmem_out_AWLOCK = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWLOCK;

assign m_axi_gmem_out_AWPROT = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWPROT;

assign m_axi_gmem_out_AWQOS = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWQOS;

assign m_axi_gmem_out_AWREGION = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWREGION;

assign m_axi_gmem_out_AWSIZE = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWSIZE;

assign m_axi_gmem_out_AWUSER = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_AWUSER;

assign m_axi_gmem_out_RREADY = 1'b0;

assign m_axi_gmem_out_WDATA = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WDATA;

assign m_axi_gmem_out_WID = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WID;

assign m_axi_gmem_out_WLAST = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WLAST;

assign m_axi_gmem_out_WSTRB = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WSTRB;

assign m_axi_gmem_out_WUSER = grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_m_axi_gmem_out_WUSER;

assign tmp_fu_79_p3 = {{pixel_w_loc_dout}, {2'd0}};

always @ (posedge ap_clk) begin
    tmp_reg_98[1:0] <= 2'b00;
end

endmodule //srcnn_reconstructor
