<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch 1/5] Cortex-A8: stop using CP15 ops
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-December/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%201/5%5D%20Cortex-A8%3A%20stop%20using%20CP15%20ops&In-Reply-To=%3C200911301853.51321.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="013108.html">
   <LINK REL="Next"  HREF="013111.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch 1/5] Cortex-A8: stop using CP15 ops</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%201/5%5D%20Cortex-A8%3A%20stop%20using%20CP15%20ops&In-Reply-To=%3C200911301853.51321.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch 1/5] Cortex-A8: stop using CP15 ops">david-b at pacbell.net
       </A><BR>
    <I>Tue Dec  1 03:53:51 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="013108.html">[Openocd-development] [patch 0/5] arm11/cortex-a8 coprocessor	cleanup
</A></li>
        <LI>Next message: <A HREF="013111.html">[Openocd-development] [patch 2/5] ARMv7-A: stop using CP15 ops
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13113">[ date ]</a>
              <a href="thread.html#13113">[ thread ]</a>
              <a href="subject.html#13113">[ subject ]</a>
              <a href="author.html#13113">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>There were two chunks of Cortex-A8 code which called the
ARMv7-A CP15 operations; get rid of them, helping prepare
to remove those methods completely:

 - post_debug_entry() can use the mrc() method to read
   its two registers.

 - write_memory() can use dpm-&gt;instr_write_data_r0() to
   flush the ICache and DCache ... doing it this way is
   actually faster since it reduces per-write overhead.

Note that the mrc() method parameters are re-ordered with
respect to the ARM instruction documentation, so that part
can be confusing.

Cleaned up the layout and comments in those areas a bit.
---
 src/target/cortex_a8.c |   69 ++++++++++++++++++++++++++++++++++++-----------
 1 file changed, 53 insertions(+), 16 deletions(-)

--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -933,19 +933,26 @@ static void cortex_a8_post_debug_entry(s
 {
 	struct cortex_a8_common *cortex_a8 = target_to_cortex_a8(target);
 	struct armv7a_common *armv7a = &amp;cortex_a8-&gt;armv7a_common;
+	int retval;
 
-//	cortex_a8_read_cp(target, &amp;cp15_control_register, 15, 0, 1, 0, 0);
-	/* examine cp15 control reg */
-	armv7a-&gt;read_cp15(target, 0, 0, 1, 0, &amp;cortex_a8-&gt;cp15_control_reg);
-	jtag_execute_queue();
+	/* MRC p15,0,&lt;Rt&gt;,c1,c0,0 ; Read CP15 System Control Register */
+	retval = target-&gt;type-&gt;mrc(target, 15,
+			0, 0,	/* op1, op2 */
+			1, 0,	/* CRn, CRm */
+			&amp;cortex_a8-&gt;cp15_control_reg);
 	LOG_DEBUG(&quot;cp15_control_reg: %8.8&quot; PRIx32, cortex_a8-&gt;cp15_control_reg);
 
 	if (armv7a-&gt;armv4_5_mmu.armv4_5_cache.ctype == -1)
 	{
 		uint32_t cache_type_reg;
-		/* identify caches */
-		armv7a-&gt;read_cp15(target, 0, 1, 0, 0, &amp;cache_type_reg);
-		jtag_execute_queue();
+
+		/* MRC p15,0,&lt;Rt&gt;,c0,c0,1 ; Read CP15 Cache Type Register */
+		retval = target-&gt;type-&gt;mrc(target, 15,
+				0, 1,	/* op1, op2 */
+				0, 0,	/* CRn, CRm */
+				&amp;cache_type_reg);
+		LOG_DEBUG(&quot;cp15 cache type: %8.8x&quot;, (unsigned) cache_type_reg);
+
 		/* FIXME the armv4_4 cache info DOES NOT APPLY to Cortex-A8 */
 		armv4_5_identify_cache(cache_type_reg,
 				&amp;armv7a-&gt;armv4_5_mmu.armv4_5_cache);
@@ -1350,25 +1357,55 @@ static int cortex_a8_write_memory(struct
 		}
 	}
 
+	/* REVISIT this op is generic ARMv7-A/R stuff */
 	if (retval == ERROR_OK &amp;&amp; target-&gt;state == TARGET_HALTED)
 	{
-		/* The Cache handling will NOT work with MMU active, the wrong addresses will be invalidated */
+		struct arm_dpm *dpm = armv7a-&gt;armv4_5_common.dpm;
+
+		retval = dpm-&gt;prepare(dpm);
+		if (retval != ERROR_OK)
+			return retval;
+
+		/* The Cache handling will NOT work with MMU active, the
+		 * wrong addresses will be invalidated!
+		 *
+		 * For both ICache and DCache, walk all cache lines in the
+		 * address range. Cortex-A8 has fixed 64 byte line length.
+		 */
+
 		/* invalidate I-Cache */
 		if (armv7a-&gt;armv4_5_mmu.armv4_5_cache.i_cache_enabled)
 		{
-			/* Invalidate ICache single entry with MVA, repeat this for all cache
-			   lines in the address range, Cortex-A8 has fixed 64 byte line length */
-			/* Invalidate Cache single entry with MVA to PoU */
-			for (uint32_t cacheline=address; cacheline&lt;address+size*count; cacheline+=64)
-				armv7a-&gt;write_cp15(target, 0, 1, 7, 5, cacheline); /* I-Cache to PoU */
+			/* ICIMVAU - Invalidate Cache single entry
+			 * with MVA to PoU
+			 *	MCR p15, 0, r0, c7, c5, 1
+			 */
+			for (uint32_t cacheline = address;
+					cacheline &lt; address + size * count;
+					cacheline += 64) {
+				retval = dpm-&gt;instr_write_data_r0(dpm,
+					ARMV4_5_MCR(15, 0, 0, 7, 5, 1),
+					cacheline);
+			}
 		}
+
 		/* invalidate D-Cache */
 		if (armv7a-&gt;armv4_5_mmu.armv4_5_cache.d_u_cache_enabled)
 		{
-			/* Invalidate Cache single entry with MVA to PoC */
-			for (uint32_t cacheline=address; cacheline&lt;address+size*count; cacheline+=64)
-				armv7a-&gt;write_cp15(target, 0, 1, 7, 6, cacheline); /* U/D cache to PoC */
+			/* DCIMVAC - Invalidate data Cache line
+			 * with MVA to PoC
+			 *	MCR p15, 0, r0, c7, c6, 1
+			 */
+			for (uint32_t cacheline = address;
+					cacheline &lt; address + size * count;
+					cacheline += 64) {
+				retval = dpm-&gt;instr_write_data_r0(dpm,
+					ARMV4_5_MCR(15, 0, 0, 7, 6, 1),
+					cacheline);
+			}
 		}
+
+		/* (void) */ dpm-&gt;finish(dpm);
 	}
 
 	return retval;

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="013108.html">[Openocd-development] [patch 0/5] arm11/cortex-a8 coprocessor	cleanup
</A></li>
	<LI>Next message: <A HREF="013111.html">[Openocd-development] [patch 2/5] ARMv7-A: stop using CP15 ops
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13113">[ date ]</a>
              <a href="thread.html#13113">[ thread ]</a>
              <a href="subject.html#13113">[ subject ]</a>
              <a href="author.html#13113">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
