{"Source Block": ["hdl/library/common/ad_gt_channel_1.v@287:299@HdlStmProcess", "\n  always @(posedge rx_clk) begin\n    rx_rst_done <= rx_rst_done_s;\n  end\n\n  always @(posedge tx_clk) begin\n    tx_rst_done <= tx_rst_done_s;\n  end\n\n  // drp control\n\n  always @(posedge up_clk) begin\n    if (up_drp_lanesel == DRP_ID) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[292, "  always @(posedge tx_clk) begin\n"], [293, "    tx_rst_done <= tx_rst_done_s;\n"], [294, "  end\n"]], "Add": []}}