[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ScalarParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 102
LIB: work
FILE: ${SURELOG_DIR}/tests/ScalarParam/dut.sv
n<> u<101> t<Top_level_rule> c<1> l<1:1> el<19:1>
  n<> u<1> t<Null_rule> p<101> s<100> l<1:1>
  n<> u<100> t<Source_text> p<101> c<8> l<1:1> el<18:10>
    n<> u<8> t<Description> p<100> c<7> s<69> l<1:1> el<2:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<2:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:16>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:13> el<1:15>
        n<> u<6> t<ENDMODULE> p<7> l<2:1> el<2:10>
    n<> u<69> t<Description> p<100> c<68> s<72> l<4:1> el<10:10>
      n<> u<68> t<Module_declaration> p<69> c<37> l<4:1> el<10:10>
        n<> u<37> t<Module_nonansi_header> p<68> c<9> s<66> l<4:1> el<6:6>
          n<module> u<9> t<Module_keyword> p<37> s<10> l<4:1> el<4:7>
          n<param_test> u<10> t<StringConst> p<37> s<35> l<4:8> el<4:18>
          n<> u<35> t<Parameter_port_list> p<37> c<34> s<36> l<4:19> el<6:2>
            n<> u<34> t<Parameter_port_declaration> p<35> c<33> l<5:1> el<5:41>
              n<> u<33> t<Parameter_declaration> p<34> c<23> l<5:1> el<5:41>
                n<> u<23> t<Data_type_or_implicit> p<33> c<22> s<32> l<5:11> el<5:20>
                  n<> u<22> t<Data_type> p<23> c<11> l<5:11> el<5:20>
                    n<> u<11> t<IntVec_TypeBit> p<22> s<21> l<5:11> el<5:14>
                    n<> u<21> t<Packed_dimension> p<22> c<20> l<5:15> el<5:20>
                      n<> u<20> t<Constant_range> p<21> c<15> l<5:16> el<5:19>
                        n<> u<15> t<Constant_expression> p<20> c<14> s<19> l<5:16> el<5:17>
                          n<> u<14> t<Constant_primary> p<15> c<13> l<5:16> el<5:17>
                            n<> u<13> t<Primary_literal> p<14> c<12> l<5:16> el<5:17>
                              n<3> u<12> t<IntConst> p<13> l<5:16> el<5:17>
                        n<> u<19> t<Constant_expression> p<20> c<18> l<5:18> el<5:19>
                          n<> u<18> t<Constant_primary> p<19> c<17> l<5:18> el<5:19>
                            n<> u<17> t<Primary_literal> p<18> c<16> l<5:18> el<5:19>
                              n<0> u<16> t<IntConst> p<17> l<5:18> el<5:19>
                n<> u<32> t<List_of_param_assignments> p<33> c<31> l<5:25> el<5:41>
                  n<> u<31> t<Param_assignment> p<32> c<24> l<5:25> el<5:41>
                    n<DRspDepth> u<24> t<StringConst> p<31> s<30> l<5:25> el<5:34>
                    n<> u<30> t<Constant_param_expression> p<31> c<29> l<5:37> el<5:41>
                      n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<5:37> el<5:41>
                        n<> u<28> t<Constant_expression> p<29> c<27> l<5:37> el<5:41>
                          n<> u<27> t<Constant_primary> p<28> c<26> l<5:37> el<5:41>
                            n<> u<26> t<Primary_literal> p<27> c<25> l<5:37> el<5:41>
                              n<4'h2> u<25> t<IntConst> p<26> l<5:37> el<5:41>
          n<> u<36> t<List_of_ports> p<37> l<6:3> el<6:5>
        n<> u<66> t<Module_item> p<68> c<65> s<67> l<7:4> el<9:7>
          n<> u<65> t<Non_port_module_item> p<66> c<64> l<7:4> el<9:7>
            n<> u<64> t<Module_or_generate_item> p<65> c<63> l<7:4> el<9:7>
              n<> u<63> t<Module_common_item> p<64> c<62> l<7:4> el<9:7>
                n<> u<62> t<Conditional_generate_construct> p<63> c<61> l<7:4> el<9:7>
                  n<> u<61> t<If_generate_construct> p<62> c<60> l<7:4> el<9:7>
                    n<> u<60> t<IF> p<61> s<47> l<7:4> el<7:6>
                    n<> u<47> t<Constant_expression> p<61> c<41> s<59> l<7:8> el<7:22>
                      n<> u<41> t<Constant_expression> p<47> c<40> s<46> l<7:8> el<7:17>
                        n<> u<40> t<Constant_primary> p<41> c<39> l<7:8> el<7:17>
                          n<> u<39> t<Primary_literal> p<40> c<38> l<7:8> el<7:17>
                            n<DRspDepth> u<38> t<StringConst> p<39> l<7:8> el<7:17>
                      n<> u<46> t<BinOp_Equiv> p<47> s<45> l<7:18> el<7:20>
                      n<> u<45> t<Constant_expression> p<47> c<44> l<7:21> el<7:22>
                        n<> u<44> t<Constant_primary> p<45> c<43> l<7:21> el<7:22>
                          n<> u<43> t<Primary_literal> p<44> c<42> l<7:21> el<7:22>
                            n<0> u<42> t<IntConst> p<43> l<7:21> el<7:22>
                    n<> u<59> t<Generate_item> p<61> c<58> l<7:24> el<9:7>
                      n<> u<58> t<Generate_begin_end_block> p<59> c<56> l<7:24> el<9:7>
                        n<> u<56> t<Generate_item> p<58> c<55> s<57> l<8:6> el<8:18>
                          n<> u<55> t<Module_or_generate_item> p<56> c<54> l<8:6> el<8:18>
                            n<> u<54> t<Module_instantiation> p<55> c<48> l<8:6> el<8:18>
                              n<GOOD> u<48> t<StringConst> p<54> s<53> l<8:6> el<8:10>
                              n<> u<53> t<Hierarchical_instance> p<54> c<50> l<8:11> el<8:17>
                                n<> u<50> t<Name_of_instance> p<53> c<49> s<52> l<8:11> el<8:15>
                                  n<good> u<49> t<StringConst> p<50> l<8:11> el<8:15>
                                n<> u<52> t<List_of_port_connections> p<53> c<51> l<8:16> el<8:16>
                                  n<> u<51> t<Ordered_port_connection> p<52> l<8:16> el<8:16>
                        n<> u<57> t<END> p<58> l<9:4> el<9:7>
        n<> u<67> t<ENDMODULE> p<68> l<10:1> el<10:10>
    n<> u<72> t<Description> p<100> c<71> s<99> l<10:10> el<10:11>
      n<> u<71> t<Package_item> p<72> c<70> l<10:10> el<10:11>
        n<> u<70> t<Package_or_generate_item_declaration> p<71> l<10:10> el<10:11>
    n<> u<99> t<Description> p<100> c<98> l<12:1> el<18:10>
      n<> u<98> t<Module_declaration> p<99> c<76> l<12:1> el<18:10>
        n<> u<76> t<Module_nonansi_header> p<98> c<73> s<96> l<12:1> el<12:15>
          n<module> u<73> t<Module_keyword> p<76> s<74> l<12:1> el<12:7>
          n<dut> u<74> t<StringConst> p<76> s<75> l<12:8> el<12:11>
          n<> u<75> t<List_of_ports> p<76> l<12:12> el<12:14>
        n<> u<96> t<Module_item> p<98> c<95> s<97> l<14:3> el<16:11>
          n<> u<95> t<Non_port_module_item> p<96> c<94> l<14:3> el<16:11>
            n<> u<94> t<Module_or_generate_item> p<95> c<93> l<14:3> el<16:11>
              n<> u<93> t<Module_instantiation> p<94> c<77> l<14:3> el<16:11>
                n<param_test> u<77> t<StringConst> p<93> s<87> l<14:3> el<14:13>
                n<> u<87> t<Parameter_value_assignment> p<93> c<86> s<92> l<14:14> el<16:4>
                  n<> u<86> t<List_of_parameter_assignments> p<87> c<85> l<15:4> el<15:21>
                    n<> u<85> t<Named_parameter_assignment> p<86> c<78> l<15:4> el<15:21>
                      n<DRspDepth> u<78> t<StringConst> p<85> s<84> l<15:5> el<15:14>
                      n<> u<84> t<Param_expression> p<85> c<83> l<15:16> el<15:20>
                        n<> u<83> t<Mintypmax_expression> p<84> c<82> l<15:16> el<15:20>
                          n<> u<82> t<Expression> p<83> c<81> l<15:16> el<15:20>
                            n<> u<81> t<Primary> p<82> c<80> l<15:16> el<15:20>
                              n<> u<80> t<Primary_literal> p<81> c<79> l<15:16> el<15:20>
                                n<4'h0> u<79> t<IntConst> p<80> l<15:16> el<15:20>
                n<> u<92> t<Hierarchical_instance> p<93> c<89> l<16:5> el<16:10>
                  n<> u<89> t<Name_of_instance> p<92> c<88> s<91> l<16:5> el<16:7>
                    n<t1> u<88> t<StringConst> p<89> l<16:5> el<16:7>
                  n<> u<91> t<List_of_port_connections> p<92> c<90> l<16:9> el<16:9>
                    n<> u<90> t<Ordered_port_connection> p<91> l<16:9> el<16:9>
        n<> u<97> t<ENDMODULE> p<98> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ScalarParam/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/ScalarParam/dut.sv:4:1: No timescale set for "param_test".
[WRN:PA0205] ${SURELOG_DIR}/tests/ScalarParam/dut.sv:12:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ScalarParam/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/ScalarParam/dut.sv:12:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/ScalarParam/dut.sv:4:1: Compile module "work@param_test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
BitTypespec                                            1
Constant                                               4
Design                                                 1
GenIf                                                  1
Module                                                 3
ModuleTypespec                                         2
Operation                                              1
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefModule                                              2
RefObj                                                 1
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ScalarParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:12:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_ModuleTypespec: (param_test), line:14:3, endln:14:13
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:12:1, endln:18:10
    |vpiName:param_test
  |vpiImportTypespec:
  \_ModuleTypespec: (param_test), line:14:3, endln:14:13
  |vpiDefName:work@dut
  |vpiRefModule:
  \_RefModule: work@param_test (t1), line:14:3, endln:14:13
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:12:1, endln:18:10
    |vpiName:t1
    |vpiDefName:work@param_test
    |vpiActual:
    \_Module: work@param_test (work@param_test), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:4:1, endln:10:10
|vpiAllModules:
\_Module: work@param_test (work@param_test), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:4:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@param_test
  |vpiParameter:
  \_Parameter: (work@param_test.DRspDepth), line:5:25, endln:5:41
    |vpiParent:
    \_Module: work@param_test (work@param_test), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:4:1, endln:10:10
    |HEX:2
    |vpiTypespec:
    \_RefTypespec: (work@param_test.DRspDepth), line:5:11, endln:5:20
      |vpiParent:
      \_Parameter: (work@param_test.DRspDepth), line:5:25, endln:5:41
      |vpiFullName:work@param_test.DRspDepth
      |vpiActual:
      \_BitTypespec: , line:5:11, endln:5:20
    |vpiName:DRspDepth
    |vpiFullName:work@param_test.DRspDepth
  |vpiParamAssign:
  \_ParamAssign: , line:5:25, endln:5:41
    |vpiParent:
    \_Module: work@param_test (work@param_test), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:4:1, endln:10:10
    |vpiRhs:
    \_Constant: , line:5:37, endln:5:41
      |vpiParent:
      \_ParamAssign: , line:5:25, endln:5:41
      |vpiDecompile:4'h2
      |vpiSize:4
      |HEX:2
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@param_test.DRspDepth), line:5:25, endln:5:41
  |vpiInternalScope:
  \_Begin: (work@param_test), line:7:24, endln:9:7
    |vpiParent:
    \_Module: work@param_test (work@param_test), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:4:1, endln:10:10
    |vpiFullName:work@param_test
    |vpiTypedef:
    \_ModuleTypespec: (GOOD), line:8:6, endln:8:10
      |vpiParent:
      \_Begin: (work@param_test), line:7:24, endln:9:7
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD), line:8:6, endln:8:10
    |vpiStmt:
    \_RefModule: work@GOOD (good), line:8:6, endln:8:10
      |vpiParent:
      \_Begin: (work@param_test), line:7:24, endln:9:7
      |vpiName:good
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:1:1, endln:2:10
  |vpiTypedef:
  \_BitTypespec: , line:5:11, endln:5:20
    |vpiParent:
    \_Module: work@param_test (work@param_test), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:4:1, endln:10:10
    |vpiRange:
    \_Range: , line:5:15, endln:5:20
      |vpiParent:
      \_BitTypespec: , line:5:11, endln:5:20
      |vpiLeftRange:
      \_Constant: , line:5:16, endln:5:17
        |vpiParent:
        \_Range: , line:5:15, endln:5:20
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:18, endln:5:19
        |vpiParent:
        \_Range: , line:5:15, endln:5:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_BitTypespec: , line:5:11, endln:5:20
  |vpiDefName:work@param_test
  |vpiGenStmt:
  \_GenIf: , line:7:4, endln:9:7
    |vpiParent:
    \_Module: work@param_test (work@param_test), file:${SURELOG_DIR}/tests/ScalarParam/dut.sv, line:4:1, endln:10:10
    |vpiCondition:
    \_Operation: , line:7:8, endln:7:22
      |vpiParent:
      \_GenIf: , line:7:4, endln:9:7
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@param_test.DRspDepth), line:7:8, endln:7:17
        |vpiParent:
        \_Operation: , line:7:8, endln:7:22
        |vpiName:DRspDepth
        |vpiFullName:work@param_test.DRspDepth
        |vpiActual:
        \_Parameter: (work@param_test.DRspDepth), line:5:25, endln:5:41
      |vpiOperand:
      \_Constant: , line:7:21, endln:7:22
        |vpiParent:
        \_Operation: , line:7:8, endln:7:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@param_test), line:7:24, endln:9:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
