
brake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b40c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  0800b4c8  0800b4c8  0001b4c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bae4  0800bae4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bae4  0800bae4  0001bae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800baec  0800baec  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800baec  0800baec  0001baec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800baf0  0800baf0  0001baf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800baf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000370  200001e0  0800bcd4  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  0800bcd4  00020550  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002bf8b  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005397  00000000  00000000  0004c193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00020d97  00000000  00000000  0005152a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001258  00000000  00000000  000722c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003828  00000000  00000000  00073520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c359  00000000  00000000  00076d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002e0b2  00000000  00000000  000930a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a3815  00000000  00000000  000c1153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00164968  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f0c  00000000  00000000  001649b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001e0 	.word	0x200001e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800b4b0 	.word	0x0800b4b0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e4 	.word	0x200001e4
 8000100:	0800b4b0 	.word	0x0800b4b0

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 fca7 	bl	8001d8c <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fbf7 	bl	8001c3c <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fc99 	bl	8001d8c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 fc8f 	bl	8001d8c <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 fc1f 	bl	8001cc0 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fc15 	bl	8001cc0 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fb99 	bl	8000be4 <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fb25 	bl	8000b0c <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fb8b 	bl	8000be4 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fb81 	bl	8000be4 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fb31 	bl	8000b58 <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			; (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fb27 	bl	8000b58 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			; (mov r8, r8)

08000518 <__aeabi_uldivmod>:
 8000518:	2b00      	cmp	r3, #0
 800051a:	d111      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 800051c:	2a00      	cmp	r2, #0
 800051e:	d10f      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 8000520:	2900      	cmp	r1, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_uldivmod+0xe>
 8000524:	2800      	cmp	r0, #0
 8000526:	d002      	beq.n	800052e <__aeabi_uldivmod+0x16>
 8000528:	2100      	movs	r1, #0
 800052a:	43c9      	mvns	r1, r1
 800052c:	0008      	movs	r0, r1
 800052e:	b407      	push	{r0, r1, r2}
 8000530:	4802      	ldr	r0, [pc, #8]	; (800053c <__aeabi_uldivmod+0x24>)
 8000532:	a102      	add	r1, pc, #8	; (adr r1, 800053c <__aeabi_uldivmod+0x24>)
 8000534:	1840      	adds	r0, r0, r1
 8000536:	9002      	str	r0, [sp, #8]
 8000538:	bd03      	pop	{r0, r1, pc}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	fffffee9 	.word	0xfffffee9
 8000540:	b403      	push	{r0, r1}
 8000542:	4668      	mov	r0, sp
 8000544:	b501      	push	{r0, lr}
 8000546:	9802      	ldr	r0, [sp, #8]
 8000548:	f000 f876 	bl	8000638 <__udivmoddi4>
 800054c:	9b01      	ldr	r3, [sp, #4]
 800054e:	469e      	mov	lr, r3
 8000550:	b002      	add	sp, #8
 8000552:	bc0c      	pop	{r2, r3}
 8000554:	4770      	bx	lr
 8000556:	46c0      	nop			; (mov r8, r8)

08000558 <__aeabi_d2uiz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	2200      	movs	r2, #0
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <__aeabi_d2uiz+0x38>)
 800055e:	0004      	movs	r4, r0
 8000560:	000d      	movs	r5, r1
 8000562:	f7ff ff95 	bl	8000490 <__aeabi_dcmpge>
 8000566:	2800      	cmp	r0, #0
 8000568:	d104      	bne.n	8000574 <__aeabi_d2uiz+0x1c>
 800056a:	0020      	movs	r0, r4
 800056c:	0029      	movs	r1, r5
 800056e:	f002 fa8d 	bl	8002a8c <__aeabi_d2iz>
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <__aeabi_d2uiz+0x38>)
 8000576:	2200      	movs	r2, #0
 8000578:	0020      	movs	r0, r4
 800057a:	0029      	movs	r1, r5
 800057c:	f001 fed6 	bl	800232c <__aeabi_dsub>
 8000580:	f002 fa84 	bl	8002a8c <__aeabi_d2iz>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	061b      	lsls	r3, r3, #24
 8000588:	469c      	mov	ip, r3
 800058a:	4460      	add	r0, ip
 800058c:	e7f1      	b.n	8000572 <__aeabi_d2uiz+0x1a>
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	41e00000 	.word	0x41e00000

08000594 <__aeabi_d2lz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	0005      	movs	r5, r0
 8000598:	000c      	movs	r4, r1
 800059a:	2200      	movs	r2, #0
 800059c:	2300      	movs	r3, #0
 800059e:	0028      	movs	r0, r5
 80005a0:	0021      	movs	r1, r4
 80005a2:	f7ff ff57 	bl	8000454 <__aeabi_dcmplt>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d108      	bne.n	80005bc <__aeabi_d2lz+0x28>
 80005aa:	0028      	movs	r0, r5
 80005ac:	0021      	movs	r1, r4
 80005ae:	f000 f80f 	bl	80005d0 <__aeabi_d2ulz>
 80005b2:	0002      	movs	r2, r0
 80005b4:	000b      	movs	r3, r1
 80005b6:	0010      	movs	r0, r2
 80005b8:	0019      	movs	r1, r3
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	061b      	lsls	r3, r3, #24
 80005c0:	18e1      	adds	r1, r4, r3
 80005c2:	0028      	movs	r0, r5
 80005c4:	f000 f804 	bl	80005d0 <__aeabi_d2ulz>
 80005c8:	2300      	movs	r3, #0
 80005ca:	4242      	negs	r2, r0
 80005cc:	418b      	sbcs	r3, r1
 80005ce:	e7f2      	b.n	80005b6 <__aeabi_d2lz+0x22>

080005d0 <__aeabi_d2ulz>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	2200      	movs	r2, #0
 80005d4:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <__aeabi_d2ulz+0x34>)
 80005d6:	000d      	movs	r5, r1
 80005d8:	0004      	movs	r4, r0
 80005da:	f001 fc3b 	bl	8001e54 <__aeabi_dmul>
 80005de:	f7ff ffbb 	bl	8000558 <__aeabi_d2uiz>
 80005e2:	0006      	movs	r6, r0
 80005e4:	f002 fab8 	bl	8002b58 <__aeabi_ui2d>
 80005e8:	2200      	movs	r2, #0
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <__aeabi_d2ulz+0x38>)
 80005ec:	f001 fc32 	bl	8001e54 <__aeabi_dmul>
 80005f0:	0002      	movs	r2, r0
 80005f2:	000b      	movs	r3, r1
 80005f4:	0020      	movs	r0, r4
 80005f6:	0029      	movs	r1, r5
 80005f8:	f001 fe98 	bl	800232c <__aeabi_dsub>
 80005fc:	f7ff ffac 	bl	8000558 <__aeabi_d2uiz>
 8000600:	0031      	movs	r1, r6
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	3df00000 	.word	0x3df00000
 8000608:	41f00000 	.word	0x41f00000

0800060c <__aeabi_l2d>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	0006      	movs	r6, r0
 8000610:	0008      	movs	r0, r1
 8000612:	f002 fa71 	bl	8002af8 <__aeabi_i2d>
 8000616:	2200      	movs	r2, #0
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <__aeabi_l2d+0x28>)
 800061a:	f001 fc1b 	bl	8001e54 <__aeabi_dmul>
 800061e:	000d      	movs	r5, r1
 8000620:	0004      	movs	r4, r0
 8000622:	0030      	movs	r0, r6
 8000624:	f002 fa98 	bl	8002b58 <__aeabi_ui2d>
 8000628:	002b      	movs	r3, r5
 800062a:	0022      	movs	r2, r4
 800062c:	f000 fcd4 	bl	8000fd8 <__aeabi_dadd>
 8000630:	bd70      	pop	{r4, r5, r6, pc}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	41f00000 	.word	0x41f00000

08000638 <__udivmoddi4>:
 8000638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800063a:	4657      	mov	r7, sl
 800063c:	464e      	mov	r6, r9
 800063e:	4645      	mov	r5, r8
 8000640:	46de      	mov	lr, fp
 8000642:	b5e0      	push	{r5, r6, r7, lr}
 8000644:	0004      	movs	r4, r0
 8000646:	000d      	movs	r5, r1
 8000648:	4692      	mov	sl, r2
 800064a:	4699      	mov	r9, r3
 800064c:	b083      	sub	sp, #12
 800064e:	428b      	cmp	r3, r1
 8000650:	d830      	bhi.n	80006b4 <__udivmoddi4+0x7c>
 8000652:	d02d      	beq.n	80006b0 <__udivmoddi4+0x78>
 8000654:	4649      	mov	r1, r9
 8000656:	4650      	mov	r0, sl
 8000658:	f002 fb4a 	bl	8002cf0 <__clzdi2>
 800065c:	0029      	movs	r1, r5
 800065e:	0006      	movs	r6, r0
 8000660:	0020      	movs	r0, r4
 8000662:	f002 fb45 	bl	8002cf0 <__clzdi2>
 8000666:	1a33      	subs	r3, r6, r0
 8000668:	4698      	mov	r8, r3
 800066a:	3b20      	subs	r3, #32
 800066c:	469b      	mov	fp, r3
 800066e:	d433      	bmi.n	80006d8 <__udivmoddi4+0xa0>
 8000670:	465a      	mov	r2, fp
 8000672:	4653      	mov	r3, sl
 8000674:	4093      	lsls	r3, r2
 8000676:	4642      	mov	r2, r8
 8000678:	001f      	movs	r7, r3
 800067a:	4653      	mov	r3, sl
 800067c:	4093      	lsls	r3, r2
 800067e:	001e      	movs	r6, r3
 8000680:	42af      	cmp	r7, r5
 8000682:	d83a      	bhi.n	80006fa <__udivmoddi4+0xc2>
 8000684:	42af      	cmp	r7, r5
 8000686:	d100      	bne.n	800068a <__udivmoddi4+0x52>
 8000688:	e078      	b.n	800077c <__udivmoddi4+0x144>
 800068a:	465b      	mov	r3, fp
 800068c:	1ba4      	subs	r4, r4, r6
 800068e:	41bd      	sbcs	r5, r7
 8000690:	2b00      	cmp	r3, #0
 8000692:	da00      	bge.n	8000696 <__udivmoddi4+0x5e>
 8000694:	e075      	b.n	8000782 <__udivmoddi4+0x14a>
 8000696:	2200      	movs	r2, #0
 8000698:	2300      	movs	r3, #0
 800069a:	9200      	str	r2, [sp, #0]
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	2301      	movs	r3, #1
 80006a0:	465a      	mov	r2, fp
 80006a2:	4093      	lsls	r3, r2
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	2301      	movs	r3, #1
 80006a8:	4642      	mov	r2, r8
 80006aa:	4093      	lsls	r3, r2
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	e028      	b.n	8000702 <__udivmoddi4+0xca>
 80006b0:	4282      	cmp	r2, r0
 80006b2:	d9cf      	bls.n	8000654 <__udivmoddi4+0x1c>
 80006b4:	2200      	movs	r2, #0
 80006b6:	2300      	movs	r3, #0
 80006b8:	9200      	str	r2, [sp, #0]
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <__udivmoddi4+0x8e>
 80006c2:	601c      	str	r4, [r3, #0]
 80006c4:	605d      	str	r5, [r3, #4]
 80006c6:	9800      	ldr	r0, [sp, #0]
 80006c8:	9901      	ldr	r1, [sp, #4]
 80006ca:	b003      	add	sp, #12
 80006cc:	bcf0      	pop	{r4, r5, r6, r7}
 80006ce:	46bb      	mov	fp, r7
 80006d0:	46b2      	mov	sl, r6
 80006d2:	46a9      	mov	r9, r5
 80006d4:	46a0      	mov	r8, r4
 80006d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d8:	4642      	mov	r2, r8
 80006da:	2320      	movs	r3, #32
 80006dc:	1a9b      	subs	r3, r3, r2
 80006de:	4652      	mov	r2, sl
 80006e0:	40da      	lsrs	r2, r3
 80006e2:	4641      	mov	r1, r8
 80006e4:	0013      	movs	r3, r2
 80006e6:	464a      	mov	r2, r9
 80006e8:	408a      	lsls	r2, r1
 80006ea:	0017      	movs	r7, r2
 80006ec:	4642      	mov	r2, r8
 80006ee:	431f      	orrs	r7, r3
 80006f0:	4653      	mov	r3, sl
 80006f2:	4093      	lsls	r3, r2
 80006f4:	001e      	movs	r6, r3
 80006f6:	42af      	cmp	r7, r5
 80006f8:	d9c4      	bls.n	8000684 <__udivmoddi4+0x4c>
 80006fa:	2200      	movs	r2, #0
 80006fc:	2300      	movs	r3, #0
 80006fe:	9200      	str	r2, [sp, #0]
 8000700:	9301      	str	r3, [sp, #4]
 8000702:	4643      	mov	r3, r8
 8000704:	2b00      	cmp	r3, #0
 8000706:	d0d9      	beq.n	80006bc <__udivmoddi4+0x84>
 8000708:	07fb      	lsls	r3, r7, #31
 800070a:	0872      	lsrs	r2, r6, #1
 800070c:	431a      	orrs	r2, r3
 800070e:	4646      	mov	r6, r8
 8000710:	087b      	lsrs	r3, r7, #1
 8000712:	e00e      	b.n	8000732 <__udivmoddi4+0xfa>
 8000714:	42ab      	cmp	r3, r5
 8000716:	d101      	bne.n	800071c <__udivmoddi4+0xe4>
 8000718:	42a2      	cmp	r2, r4
 800071a:	d80c      	bhi.n	8000736 <__udivmoddi4+0xfe>
 800071c:	1aa4      	subs	r4, r4, r2
 800071e:	419d      	sbcs	r5, r3
 8000720:	2001      	movs	r0, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2100      	movs	r1, #0
 8000728:	3e01      	subs	r6, #1
 800072a:	1824      	adds	r4, r4, r0
 800072c:	414d      	adcs	r5, r1
 800072e:	2e00      	cmp	r6, #0
 8000730:	d006      	beq.n	8000740 <__udivmoddi4+0x108>
 8000732:	42ab      	cmp	r3, r5
 8000734:	d9ee      	bls.n	8000714 <__udivmoddi4+0xdc>
 8000736:	3e01      	subs	r6, #1
 8000738:	1924      	adds	r4, r4, r4
 800073a:	416d      	adcs	r5, r5
 800073c:	2e00      	cmp	r6, #0
 800073e:	d1f8      	bne.n	8000732 <__udivmoddi4+0xfa>
 8000740:	9800      	ldr	r0, [sp, #0]
 8000742:	9901      	ldr	r1, [sp, #4]
 8000744:	465b      	mov	r3, fp
 8000746:	1900      	adds	r0, r0, r4
 8000748:	4169      	adcs	r1, r5
 800074a:	2b00      	cmp	r3, #0
 800074c:	db24      	blt.n	8000798 <__udivmoddi4+0x160>
 800074e:	002b      	movs	r3, r5
 8000750:	465a      	mov	r2, fp
 8000752:	4644      	mov	r4, r8
 8000754:	40d3      	lsrs	r3, r2
 8000756:	002a      	movs	r2, r5
 8000758:	40e2      	lsrs	r2, r4
 800075a:	001c      	movs	r4, r3
 800075c:	465b      	mov	r3, fp
 800075e:	0015      	movs	r5, r2
 8000760:	2b00      	cmp	r3, #0
 8000762:	db2a      	blt.n	80007ba <__udivmoddi4+0x182>
 8000764:	0026      	movs	r6, r4
 8000766:	409e      	lsls	r6, r3
 8000768:	0033      	movs	r3, r6
 800076a:	0026      	movs	r6, r4
 800076c:	4647      	mov	r7, r8
 800076e:	40be      	lsls	r6, r7
 8000770:	0032      	movs	r2, r6
 8000772:	1a80      	subs	r0, r0, r2
 8000774:	4199      	sbcs	r1, r3
 8000776:	9000      	str	r0, [sp, #0]
 8000778:	9101      	str	r1, [sp, #4]
 800077a:	e79f      	b.n	80006bc <__udivmoddi4+0x84>
 800077c:	42a3      	cmp	r3, r4
 800077e:	d8bc      	bhi.n	80006fa <__udivmoddi4+0xc2>
 8000780:	e783      	b.n	800068a <__udivmoddi4+0x52>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	2100      	movs	r1, #0
 8000788:	1a9b      	subs	r3, r3, r2
 800078a:	2200      	movs	r2, #0
 800078c:	9100      	str	r1, [sp, #0]
 800078e:	9201      	str	r2, [sp, #4]
 8000790:	2201      	movs	r2, #1
 8000792:	40da      	lsrs	r2, r3
 8000794:	9201      	str	r2, [sp, #4]
 8000796:	e786      	b.n	80006a6 <__udivmoddi4+0x6e>
 8000798:	4642      	mov	r2, r8
 800079a:	2320      	movs	r3, #32
 800079c:	1a9b      	subs	r3, r3, r2
 800079e:	002a      	movs	r2, r5
 80007a0:	4646      	mov	r6, r8
 80007a2:	409a      	lsls	r2, r3
 80007a4:	0023      	movs	r3, r4
 80007a6:	40f3      	lsrs	r3, r6
 80007a8:	4644      	mov	r4, r8
 80007aa:	4313      	orrs	r3, r2
 80007ac:	002a      	movs	r2, r5
 80007ae:	40e2      	lsrs	r2, r4
 80007b0:	001c      	movs	r4, r3
 80007b2:	465b      	mov	r3, fp
 80007b4:	0015      	movs	r5, r2
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	dad4      	bge.n	8000764 <__udivmoddi4+0x12c>
 80007ba:	4642      	mov	r2, r8
 80007bc:	002f      	movs	r7, r5
 80007be:	2320      	movs	r3, #32
 80007c0:	0026      	movs	r6, r4
 80007c2:	4097      	lsls	r7, r2
 80007c4:	1a9b      	subs	r3, r3, r2
 80007c6:	40de      	lsrs	r6, r3
 80007c8:	003b      	movs	r3, r7
 80007ca:	4333      	orrs	r3, r6
 80007cc:	e7cd      	b.n	800076a <__udivmoddi4+0x132>
 80007ce:	46c0      	nop			; (mov r8, r8)

080007d0 <__aeabi_fadd>:
 80007d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007d2:	46c6      	mov	lr, r8
 80007d4:	0243      	lsls	r3, r0, #9
 80007d6:	0a5b      	lsrs	r3, r3, #9
 80007d8:	024e      	lsls	r6, r1, #9
 80007da:	0045      	lsls	r5, r0, #1
 80007dc:	004f      	lsls	r7, r1, #1
 80007de:	00da      	lsls	r2, r3, #3
 80007e0:	0fc4      	lsrs	r4, r0, #31
 80007e2:	469c      	mov	ip, r3
 80007e4:	0a70      	lsrs	r0, r6, #9
 80007e6:	4690      	mov	r8, r2
 80007e8:	b500      	push	{lr}
 80007ea:	0e2d      	lsrs	r5, r5, #24
 80007ec:	0e3f      	lsrs	r7, r7, #24
 80007ee:	0fc9      	lsrs	r1, r1, #31
 80007f0:	09b6      	lsrs	r6, r6, #6
 80007f2:	428c      	cmp	r4, r1
 80007f4:	d04b      	beq.n	800088e <__aeabi_fadd+0xbe>
 80007f6:	1bea      	subs	r2, r5, r7
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	dd36      	ble.n	800086a <__aeabi_fadd+0x9a>
 80007fc:	2f00      	cmp	r7, #0
 80007fe:	d061      	beq.n	80008c4 <__aeabi_fadd+0xf4>
 8000800:	2dff      	cmp	r5, #255	; 0xff
 8000802:	d100      	bne.n	8000806 <__aeabi_fadd+0x36>
 8000804:	e0ad      	b.n	8000962 <__aeabi_fadd+0x192>
 8000806:	2380      	movs	r3, #128	; 0x80
 8000808:	04db      	lsls	r3, r3, #19
 800080a:	431e      	orrs	r6, r3
 800080c:	2a1b      	cmp	r2, #27
 800080e:	dc00      	bgt.n	8000812 <__aeabi_fadd+0x42>
 8000810:	e0d3      	b.n	80009ba <__aeabi_fadd+0x1ea>
 8000812:	2001      	movs	r0, #1
 8000814:	4643      	mov	r3, r8
 8000816:	1a18      	subs	r0, r3, r0
 8000818:	0143      	lsls	r3, r0, #5
 800081a:	d400      	bmi.n	800081e <__aeabi_fadd+0x4e>
 800081c:	e08c      	b.n	8000938 <__aeabi_fadd+0x168>
 800081e:	0180      	lsls	r0, r0, #6
 8000820:	0987      	lsrs	r7, r0, #6
 8000822:	0038      	movs	r0, r7
 8000824:	f002 fa46 	bl	8002cb4 <__clzsi2>
 8000828:	3805      	subs	r0, #5
 800082a:	4087      	lsls	r7, r0
 800082c:	4285      	cmp	r5, r0
 800082e:	dc00      	bgt.n	8000832 <__aeabi_fadd+0x62>
 8000830:	e0b6      	b.n	80009a0 <__aeabi_fadd+0x1d0>
 8000832:	1a2d      	subs	r5, r5, r0
 8000834:	48b3      	ldr	r0, [pc, #716]	; (8000b04 <__aeabi_fadd+0x334>)
 8000836:	4038      	ands	r0, r7
 8000838:	0743      	lsls	r3, r0, #29
 800083a:	d004      	beq.n	8000846 <__aeabi_fadd+0x76>
 800083c:	230f      	movs	r3, #15
 800083e:	4003      	ands	r3, r0
 8000840:	2b04      	cmp	r3, #4
 8000842:	d000      	beq.n	8000846 <__aeabi_fadd+0x76>
 8000844:	3004      	adds	r0, #4
 8000846:	0143      	lsls	r3, r0, #5
 8000848:	d400      	bmi.n	800084c <__aeabi_fadd+0x7c>
 800084a:	e078      	b.n	800093e <__aeabi_fadd+0x16e>
 800084c:	1c6a      	adds	r2, r5, #1
 800084e:	2dfe      	cmp	r5, #254	; 0xfe
 8000850:	d065      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000852:	0180      	lsls	r0, r0, #6
 8000854:	0a43      	lsrs	r3, r0, #9
 8000856:	469c      	mov	ip, r3
 8000858:	b2d2      	uxtb	r2, r2
 800085a:	4663      	mov	r3, ip
 800085c:	05d0      	lsls	r0, r2, #23
 800085e:	4318      	orrs	r0, r3
 8000860:	07e4      	lsls	r4, r4, #31
 8000862:	4320      	orrs	r0, r4
 8000864:	bc80      	pop	{r7}
 8000866:	46b8      	mov	r8, r7
 8000868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800086a:	2a00      	cmp	r2, #0
 800086c:	d035      	beq.n	80008da <__aeabi_fadd+0x10a>
 800086e:	1b7a      	subs	r2, r7, r5
 8000870:	2d00      	cmp	r5, #0
 8000872:	d000      	beq.n	8000876 <__aeabi_fadd+0xa6>
 8000874:	e0af      	b.n	80009d6 <__aeabi_fadd+0x206>
 8000876:	4643      	mov	r3, r8
 8000878:	2b00      	cmp	r3, #0
 800087a:	d100      	bne.n	800087e <__aeabi_fadd+0xae>
 800087c:	e0a7      	b.n	80009ce <__aeabi_fadd+0x1fe>
 800087e:	1e53      	subs	r3, r2, #1
 8000880:	2a01      	cmp	r2, #1
 8000882:	d100      	bne.n	8000886 <__aeabi_fadd+0xb6>
 8000884:	e12f      	b.n	8000ae6 <__aeabi_fadd+0x316>
 8000886:	2aff      	cmp	r2, #255	; 0xff
 8000888:	d069      	beq.n	800095e <__aeabi_fadd+0x18e>
 800088a:	001a      	movs	r2, r3
 800088c:	e0aa      	b.n	80009e4 <__aeabi_fadd+0x214>
 800088e:	1be9      	subs	r1, r5, r7
 8000890:	2900      	cmp	r1, #0
 8000892:	dd70      	ble.n	8000976 <__aeabi_fadd+0x1a6>
 8000894:	2f00      	cmp	r7, #0
 8000896:	d037      	beq.n	8000908 <__aeabi_fadd+0x138>
 8000898:	2dff      	cmp	r5, #255	; 0xff
 800089a:	d062      	beq.n	8000962 <__aeabi_fadd+0x192>
 800089c:	2380      	movs	r3, #128	; 0x80
 800089e:	04db      	lsls	r3, r3, #19
 80008a0:	431e      	orrs	r6, r3
 80008a2:	291b      	cmp	r1, #27
 80008a4:	dc00      	bgt.n	80008a8 <__aeabi_fadd+0xd8>
 80008a6:	e0b0      	b.n	8000a0a <__aeabi_fadd+0x23a>
 80008a8:	2001      	movs	r0, #1
 80008aa:	4440      	add	r0, r8
 80008ac:	0143      	lsls	r3, r0, #5
 80008ae:	d543      	bpl.n	8000938 <__aeabi_fadd+0x168>
 80008b0:	3501      	adds	r5, #1
 80008b2:	2dff      	cmp	r5, #255	; 0xff
 80008b4:	d033      	beq.n	800091e <__aeabi_fadd+0x14e>
 80008b6:	2301      	movs	r3, #1
 80008b8:	4a93      	ldr	r2, [pc, #588]	; (8000b08 <__aeabi_fadd+0x338>)
 80008ba:	4003      	ands	r3, r0
 80008bc:	0840      	lsrs	r0, r0, #1
 80008be:	4010      	ands	r0, r2
 80008c0:	4318      	orrs	r0, r3
 80008c2:	e7b9      	b.n	8000838 <__aeabi_fadd+0x68>
 80008c4:	2e00      	cmp	r6, #0
 80008c6:	d100      	bne.n	80008ca <__aeabi_fadd+0xfa>
 80008c8:	e083      	b.n	80009d2 <__aeabi_fadd+0x202>
 80008ca:	1e51      	subs	r1, r2, #1
 80008cc:	2a01      	cmp	r2, #1
 80008ce:	d100      	bne.n	80008d2 <__aeabi_fadd+0x102>
 80008d0:	e0d8      	b.n	8000a84 <__aeabi_fadd+0x2b4>
 80008d2:	2aff      	cmp	r2, #255	; 0xff
 80008d4:	d045      	beq.n	8000962 <__aeabi_fadd+0x192>
 80008d6:	000a      	movs	r2, r1
 80008d8:	e798      	b.n	800080c <__aeabi_fadd+0x3c>
 80008da:	27fe      	movs	r7, #254	; 0xfe
 80008dc:	1c6a      	adds	r2, r5, #1
 80008de:	4217      	tst	r7, r2
 80008e0:	d000      	beq.n	80008e4 <__aeabi_fadd+0x114>
 80008e2:	e086      	b.n	80009f2 <__aeabi_fadd+0x222>
 80008e4:	2d00      	cmp	r5, #0
 80008e6:	d000      	beq.n	80008ea <__aeabi_fadd+0x11a>
 80008e8:	e0b7      	b.n	8000a5a <__aeabi_fadd+0x28a>
 80008ea:	4643      	mov	r3, r8
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d100      	bne.n	80008f2 <__aeabi_fadd+0x122>
 80008f0:	e0f3      	b.n	8000ada <__aeabi_fadd+0x30a>
 80008f2:	2200      	movs	r2, #0
 80008f4:	2e00      	cmp	r6, #0
 80008f6:	d0b0      	beq.n	800085a <__aeabi_fadd+0x8a>
 80008f8:	1b98      	subs	r0, r3, r6
 80008fa:	0143      	lsls	r3, r0, #5
 80008fc:	d400      	bmi.n	8000900 <__aeabi_fadd+0x130>
 80008fe:	e0fa      	b.n	8000af6 <__aeabi_fadd+0x326>
 8000900:	4643      	mov	r3, r8
 8000902:	000c      	movs	r4, r1
 8000904:	1af0      	subs	r0, r6, r3
 8000906:	e797      	b.n	8000838 <__aeabi_fadd+0x68>
 8000908:	2e00      	cmp	r6, #0
 800090a:	d100      	bne.n	800090e <__aeabi_fadd+0x13e>
 800090c:	e0c8      	b.n	8000aa0 <__aeabi_fadd+0x2d0>
 800090e:	1e4a      	subs	r2, r1, #1
 8000910:	2901      	cmp	r1, #1
 8000912:	d100      	bne.n	8000916 <__aeabi_fadd+0x146>
 8000914:	e0ae      	b.n	8000a74 <__aeabi_fadd+0x2a4>
 8000916:	29ff      	cmp	r1, #255	; 0xff
 8000918:	d023      	beq.n	8000962 <__aeabi_fadd+0x192>
 800091a:	0011      	movs	r1, r2
 800091c:	e7c1      	b.n	80008a2 <__aeabi_fadd+0xd2>
 800091e:	2300      	movs	r3, #0
 8000920:	22ff      	movs	r2, #255	; 0xff
 8000922:	469c      	mov	ip, r3
 8000924:	e799      	b.n	800085a <__aeabi_fadd+0x8a>
 8000926:	21fe      	movs	r1, #254	; 0xfe
 8000928:	1c6a      	adds	r2, r5, #1
 800092a:	4211      	tst	r1, r2
 800092c:	d077      	beq.n	8000a1e <__aeabi_fadd+0x24e>
 800092e:	2aff      	cmp	r2, #255	; 0xff
 8000930:	d0f5      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000932:	0015      	movs	r5, r2
 8000934:	4446      	add	r6, r8
 8000936:	0870      	lsrs	r0, r6, #1
 8000938:	0743      	lsls	r3, r0, #29
 800093a:	d000      	beq.n	800093e <__aeabi_fadd+0x16e>
 800093c:	e77e      	b.n	800083c <__aeabi_fadd+0x6c>
 800093e:	08c3      	lsrs	r3, r0, #3
 8000940:	2dff      	cmp	r5, #255	; 0xff
 8000942:	d00e      	beq.n	8000962 <__aeabi_fadd+0x192>
 8000944:	025b      	lsls	r3, r3, #9
 8000946:	0a5b      	lsrs	r3, r3, #9
 8000948:	469c      	mov	ip, r3
 800094a:	b2ea      	uxtb	r2, r5
 800094c:	e785      	b.n	800085a <__aeabi_fadd+0x8a>
 800094e:	2e00      	cmp	r6, #0
 8000950:	d007      	beq.n	8000962 <__aeabi_fadd+0x192>
 8000952:	2280      	movs	r2, #128	; 0x80
 8000954:	03d2      	lsls	r2, r2, #15
 8000956:	4213      	tst	r3, r2
 8000958:	d003      	beq.n	8000962 <__aeabi_fadd+0x192>
 800095a:	4210      	tst	r0, r2
 800095c:	d101      	bne.n	8000962 <__aeabi_fadd+0x192>
 800095e:	000c      	movs	r4, r1
 8000960:	0003      	movs	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d0db      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000966:	2080      	movs	r0, #128	; 0x80
 8000968:	03c0      	lsls	r0, r0, #15
 800096a:	4318      	orrs	r0, r3
 800096c:	0240      	lsls	r0, r0, #9
 800096e:	0a43      	lsrs	r3, r0, #9
 8000970:	469c      	mov	ip, r3
 8000972:	22ff      	movs	r2, #255	; 0xff
 8000974:	e771      	b.n	800085a <__aeabi_fadd+0x8a>
 8000976:	2900      	cmp	r1, #0
 8000978:	d0d5      	beq.n	8000926 <__aeabi_fadd+0x156>
 800097a:	1b7a      	subs	r2, r7, r5
 800097c:	2d00      	cmp	r5, #0
 800097e:	d160      	bne.n	8000a42 <__aeabi_fadd+0x272>
 8000980:	4643      	mov	r3, r8
 8000982:	2b00      	cmp	r3, #0
 8000984:	d024      	beq.n	80009d0 <__aeabi_fadd+0x200>
 8000986:	1e53      	subs	r3, r2, #1
 8000988:	2a01      	cmp	r2, #1
 800098a:	d073      	beq.n	8000a74 <__aeabi_fadd+0x2a4>
 800098c:	2aff      	cmp	r2, #255	; 0xff
 800098e:	d0e7      	beq.n	8000960 <__aeabi_fadd+0x190>
 8000990:	001a      	movs	r2, r3
 8000992:	2a1b      	cmp	r2, #27
 8000994:	dc00      	bgt.n	8000998 <__aeabi_fadd+0x1c8>
 8000996:	e085      	b.n	8000aa4 <__aeabi_fadd+0x2d4>
 8000998:	2001      	movs	r0, #1
 800099a:	003d      	movs	r5, r7
 800099c:	1980      	adds	r0, r0, r6
 800099e:	e785      	b.n	80008ac <__aeabi_fadd+0xdc>
 80009a0:	2320      	movs	r3, #32
 80009a2:	003a      	movs	r2, r7
 80009a4:	1b45      	subs	r5, r0, r5
 80009a6:	0038      	movs	r0, r7
 80009a8:	3501      	adds	r5, #1
 80009aa:	40ea      	lsrs	r2, r5
 80009ac:	1b5d      	subs	r5, r3, r5
 80009ae:	40a8      	lsls	r0, r5
 80009b0:	1e43      	subs	r3, r0, #1
 80009b2:	4198      	sbcs	r0, r3
 80009b4:	2500      	movs	r5, #0
 80009b6:	4310      	orrs	r0, r2
 80009b8:	e73e      	b.n	8000838 <__aeabi_fadd+0x68>
 80009ba:	2320      	movs	r3, #32
 80009bc:	0030      	movs	r0, r6
 80009be:	1a9b      	subs	r3, r3, r2
 80009c0:	0031      	movs	r1, r6
 80009c2:	4098      	lsls	r0, r3
 80009c4:	40d1      	lsrs	r1, r2
 80009c6:	1e43      	subs	r3, r0, #1
 80009c8:	4198      	sbcs	r0, r3
 80009ca:	4308      	orrs	r0, r1
 80009cc:	e722      	b.n	8000814 <__aeabi_fadd+0x44>
 80009ce:	000c      	movs	r4, r1
 80009d0:	0003      	movs	r3, r0
 80009d2:	0015      	movs	r5, r2
 80009d4:	e7b4      	b.n	8000940 <__aeabi_fadd+0x170>
 80009d6:	2fff      	cmp	r7, #255	; 0xff
 80009d8:	d0c1      	beq.n	800095e <__aeabi_fadd+0x18e>
 80009da:	2380      	movs	r3, #128	; 0x80
 80009dc:	4640      	mov	r0, r8
 80009de:	04db      	lsls	r3, r3, #19
 80009e0:	4318      	orrs	r0, r3
 80009e2:	4680      	mov	r8, r0
 80009e4:	2a1b      	cmp	r2, #27
 80009e6:	dd51      	ble.n	8000a8c <__aeabi_fadd+0x2bc>
 80009e8:	2001      	movs	r0, #1
 80009ea:	000c      	movs	r4, r1
 80009ec:	003d      	movs	r5, r7
 80009ee:	1a30      	subs	r0, r6, r0
 80009f0:	e712      	b.n	8000818 <__aeabi_fadd+0x48>
 80009f2:	4643      	mov	r3, r8
 80009f4:	1b9f      	subs	r7, r3, r6
 80009f6:	017b      	lsls	r3, r7, #5
 80009f8:	d42b      	bmi.n	8000a52 <__aeabi_fadd+0x282>
 80009fa:	2f00      	cmp	r7, #0
 80009fc:	d000      	beq.n	8000a00 <__aeabi_fadd+0x230>
 80009fe:	e710      	b.n	8000822 <__aeabi_fadd+0x52>
 8000a00:	2300      	movs	r3, #0
 8000a02:	2400      	movs	r4, #0
 8000a04:	2200      	movs	r2, #0
 8000a06:	469c      	mov	ip, r3
 8000a08:	e727      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a0a:	2320      	movs	r3, #32
 8000a0c:	0032      	movs	r2, r6
 8000a0e:	0030      	movs	r0, r6
 8000a10:	40ca      	lsrs	r2, r1
 8000a12:	1a59      	subs	r1, r3, r1
 8000a14:	4088      	lsls	r0, r1
 8000a16:	1e43      	subs	r3, r0, #1
 8000a18:	4198      	sbcs	r0, r3
 8000a1a:	4310      	orrs	r0, r2
 8000a1c:	e745      	b.n	80008aa <__aeabi_fadd+0xda>
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d14a      	bne.n	8000ab8 <__aeabi_fadd+0x2e8>
 8000a22:	4643      	mov	r3, r8
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d063      	beq.n	8000af0 <__aeabi_fadd+0x320>
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2e00      	cmp	r6, #0
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_fadd+0x260>
 8000a2e:	e714      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a30:	0030      	movs	r0, r6
 8000a32:	4440      	add	r0, r8
 8000a34:	0143      	lsls	r3, r0, #5
 8000a36:	d400      	bmi.n	8000a3a <__aeabi_fadd+0x26a>
 8000a38:	e77e      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a3a:	4b32      	ldr	r3, [pc, #200]	; (8000b04 <__aeabi_fadd+0x334>)
 8000a3c:	3501      	adds	r5, #1
 8000a3e:	4018      	ands	r0, r3
 8000a40:	e77a      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a42:	2fff      	cmp	r7, #255	; 0xff
 8000a44:	d08c      	beq.n	8000960 <__aeabi_fadd+0x190>
 8000a46:	2380      	movs	r3, #128	; 0x80
 8000a48:	4641      	mov	r1, r8
 8000a4a:	04db      	lsls	r3, r3, #19
 8000a4c:	4319      	orrs	r1, r3
 8000a4e:	4688      	mov	r8, r1
 8000a50:	e79f      	b.n	8000992 <__aeabi_fadd+0x1c2>
 8000a52:	4643      	mov	r3, r8
 8000a54:	000c      	movs	r4, r1
 8000a56:	1af7      	subs	r7, r6, r3
 8000a58:	e6e3      	b.n	8000822 <__aeabi_fadd+0x52>
 8000a5a:	4642      	mov	r2, r8
 8000a5c:	2a00      	cmp	r2, #0
 8000a5e:	d000      	beq.n	8000a62 <__aeabi_fadd+0x292>
 8000a60:	e775      	b.n	800094e <__aeabi_fadd+0x17e>
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	d000      	beq.n	8000a68 <__aeabi_fadd+0x298>
 8000a66:	e77a      	b.n	800095e <__aeabi_fadd+0x18e>
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	03db      	lsls	r3, r3, #15
 8000a6c:	2400      	movs	r4, #0
 8000a6e:	469c      	mov	ip, r3
 8000a70:	22ff      	movs	r2, #255	; 0xff
 8000a72:	e6f2      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a74:	0030      	movs	r0, r6
 8000a76:	4440      	add	r0, r8
 8000a78:	2501      	movs	r5, #1
 8000a7a:	0143      	lsls	r3, r0, #5
 8000a7c:	d400      	bmi.n	8000a80 <__aeabi_fadd+0x2b0>
 8000a7e:	e75b      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a80:	2502      	movs	r5, #2
 8000a82:	e718      	b.n	80008b6 <__aeabi_fadd+0xe6>
 8000a84:	4643      	mov	r3, r8
 8000a86:	2501      	movs	r5, #1
 8000a88:	1b98      	subs	r0, r3, r6
 8000a8a:	e6c5      	b.n	8000818 <__aeabi_fadd+0x48>
 8000a8c:	2320      	movs	r3, #32
 8000a8e:	4644      	mov	r4, r8
 8000a90:	4640      	mov	r0, r8
 8000a92:	40d4      	lsrs	r4, r2
 8000a94:	1a9a      	subs	r2, r3, r2
 8000a96:	4090      	lsls	r0, r2
 8000a98:	1e43      	subs	r3, r0, #1
 8000a9a:	4198      	sbcs	r0, r3
 8000a9c:	4320      	orrs	r0, r4
 8000a9e:	e7a4      	b.n	80009ea <__aeabi_fadd+0x21a>
 8000aa0:	000d      	movs	r5, r1
 8000aa2:	e74d      	b.n	8000940 <__aeabi_fadd+0x170>
 8000aa4:	2320      	movs	r3, #32
 8000aa6:	4641      	mov	r1, r8
 8000aa8:	4640      	mov	r0, r8
 8000aaa:	40d1      	lsrs	r1, r2
 8000aac:	1a9a      	subs	r2, r3, r2
 8000aae:	4090      	lsls	r0, r2
 8000ab0:	1e43      	subs	r3, r0, #1
 8000ab2:	4198      	sbcs	r0, r3
 8000ab4:	4308      	orrs	r0, r1
 8000ab6:	e770      	b.n	800099a <__aeabi_fadd+0x1ca>
 8000ab8:	4642      	mov	r2, r8
 8000aba:	2a00      	cmp	r2, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fadd+0x2f0>
 8000abe:	e74f      	b.n	8000960 <__aeabi_fadd+0x190>
 8000ac0:	2e00      	cmp	r6, #0
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_fadd+0x2f6>
 8000ac4:	e74d      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ac6:	2280      	movs	r2, #128	; 0x80
 8000ac8:	03d2      	lsls	r2, r2, #15
 8000aca:	4213      	tst	r3, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x300>
 8000ace:	e748      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ad0:	4210      	tst	r0, r2
 8000ad2:	d000      	beq.n	8000ad6 <__aeabi_fadd+0x306>
 8000ad4:	e745      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ad6:	0003      	movs	r3, r0
 8000ad8:	e743      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ada:	2e00      	cmp	r6, #0
 8000adc:	d090      	beq.n	8000a00 <__aeabi_fadd+0x230>
 8000ade:	000c      	movs	r4, r1
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	e6b9      	b.n	800085a <__aeabi_fadd+0x8a>
 8000ae6:	4643      	mov	r3, r8
 8000ae8:	000c      	movs	r4, r1
 8000aea:	1af0      	subs	r0, r6, r3
 8000aec:	3501      	adds	r5, #1
 8000aee:	e693      	b.n	8000818 <__aeabi_fadd+0x48>
 8000af0:	4684      	mov	ip, r0
 8000af2:	2200      	movs	r2, #0
 8000af4:	e6b1      	b.n	800085a <__aeabi_fadd+0x8a>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	d000      	beq.n	8000afc <__aeabi_fadd+0x32c>
 8000afa:	e71d      	b.n	8000938 <__aeabi_fadd+0x168>
 8000afc:	2300      	movs	r3, #0
 8000afe:	2400      	movs	r4, #0
 8000b00:	469c      	mov	ip, r3
 8000b02:	e6aa      	b.n	800085a <__aeabi_fadd+0x8a>
 8000b04:	fbffffff 	.word	0xfbffffff
 8000b08:	7dffffff 	.word	0x7dffffff

08000b0c <__eqsf2>:
 8000b0c:	b570      	push	{r4, r5, r6, lr}
 8000b0e:	0042      	lsls	r2, r0, #1
 8000b10:	0245      	lsls	r5, r0, #9
 8000b12:	024e      	lsls	r6, r1, #9
 8000b14:	004c      	lsls	r4, r1, #1
 8000b16:	0fc3      	lsrs	r3, r0, #31
 8000b18:	0a6d      	lsrs	r5, r5, #9
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	0e12      	lsrs	r2, r2, #24
 8000b1e:	0a76      	lsrs	r6, r6, #9
 8000b20:	0e24      	lsrs	r4, r4, #24
 8000b22:	0fc9      	lsrs	r1, r1, #31
 8000b24:	2aff      	cmp	r2, #255	; 0xff
 8000b26:	d006      	beq.n	8000b36 <__eqsf2+0x2a>
 8000b28:	2cff      	cmp	r4, #255	; 0xff
 8000b2a:	d003      	beq.n	8000b34 <__eqsf2+0x28>
 8000b2c:	42a2      	cmp	r2, r4
 8000b2e:	d101      	bne.n	8000b34 <__eqsf2+0x28>
 8000b30:	42b5      	cmp	r5, r6
 8000b32:	d006      	beq.n	8000b42 <__eqsf2+0x36>
 8000b34:	bd70      	pop	{r4, r5, r6, pc}
 8000b36:	2d00      	cmp	r5, #0
 8000b38:	d1fc      	bne.n	8000b34 <__eqsf2+0x28>
 8000b3a:	2cff      	cmp	r4, #255	; 0xff
 8000b3c:	d1fa      	bne.n	8000b34 <__eqsf2+0x28>
 8000b3e:	2e00      	cmp	r6, #0
 8000b40:	d1f8      	bne.n	8000b34 <__eqsf2+0x28>
 8000b42:	428b      	cmp	r3, r1
 8000b44:	d006      	beq.n	8000b54 <__eqsf2+0x48>
 8000b46:	2001      	movs	r0, #1
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	d1f3      	bne.n	8000b34 <__eqsf2+0x28>
 8000b4c:	0028      	movs	r0, r5
 8000b4e:	1e43      	subs	r3, r0, #1
 8000b50:	4198      	sbcs	r0, r3
 8000b52:	e7ef      	b.n	8000b34 <__eqsf2+0x28>
 8000b54:	2000      	movs	r0, #0
 8000b56:	e7ed      	b.n	8000b34 <__eqsf2+0x28>

08000b58 <__gesf2>:
 8000b58:	b570      	push	{r4, r5, r6, lr}
 8000b5a:	0042      	lsls	r2, r0, #1
 8000b5c:	0245      	lsls	r5, r0, #9
 8000b5e:	024e      	lsls	r6, r1, #9
 8000b60:	004c      	lsls	r4, r1, #1
 8000b62:	0fc3      	lsrs	r3, r0, #31
 8000b64:	0a6d      	lsrs	r5, r5, #9
 8000b66:	0e12      	lsrs	r2, r2, #24
 8000b68:	0a76      	lsrs	r6, r6, #9
 8000b6a:	0e24      	lsrs	r4, r4, #24
 8000b6c:	0fc8      	lsrs	r0, r1, #31
 8000b6e:	2aff      	cmp	r2, #255	; 0xff
 8000b70:	d01b      	beq.n	8000baa <__gesf2+0x52>
 8000b72:	2cff      	cmp	r4, #255	; 0xff
 8000b74:	d00e      	beq.n	8000b94 <__gesf2+0x3c>
 8000b76:	2a00      	cmp	r2, #0
 8000b78:	d11b      	bne.n	8000bb2 <__gesf2+0x5a>
 8000b7a:	2c00      	cmp	r4, #0
 8000b7c:	d101      	bne.n	8000b82 <__gesf2+0x2a>
 8000b7e:	2e00      	cmp	r6, #0
 8000b80:	d01c      	beq.n	8000bbc <__gesf2+0x64>
 8000b82:	2d00      	cmp	r5, #0
 8000b84:	d00c      	beq.n	8000ba0 <__gesf2+0x48>
 8000b86:	4283      	cmp	r3, r0
 8000b88:	d01c      	beq.n	8000bc4 <__gesf2+0x6c>
 8000b8a:	2102      	movs	r1, #2
 8000b8c:	1e58      	subs	r0, r3, #1
 8000b8e:	4008      	ands	r0, r1
 8000b90:	3801      	subs	r0, #1
 8000b92:	bd70      	pop	{r4, r5, r6, pc}
 8000b94:	2e00      	cmp	r6, #0
 8000b96:	d122      	bne.n	8000bde <__gesf2+0x86>
 8000b98:	2a00      	cmp	r2, #0
 8000b9a:	d1f4      	bne.n	8000b86 <__gesf2+0x2e>
 8000b9c:	2d00      	cmp	r5, #0
 8000b9e:	d1f2      	bne.n	8000b86 <__gesf2+0x2e>
 8000ba0:	2800      	cmp	r0, #0
 8000ba2:	d1f6      	bne.n	8000b92 <__gesf2+0x3a>
 8000ba4:	2001      	movs	r0, #1
 8000ba6:	4240      	negs	r0, r0
 8000ba8:	e7f3      	b.n	8000b92 <__gesf2+0x3a>
 8000baa:	2d00      	cmp	r5, #0
 8000bac:	d117      	bne.n	8000bde <__gesf2+0x86>
 8000bae:	2cff      	cmp	r4, #255	; 0xff
 8000bb0:	d0f0      	beq.n	8000b94 <__gesf2+0x3c>
 8000bb2:	2c00      	cmp	r4, #0
 8000bb4:	d1e7      	bne.n	8000b86 <__gesf2+0x2e>
 8000bb6:	2e00      	cmp	r6, #0
 8000bb8:	d1e5      	bne.n	8000b86 <__gesf2+0x2e>
 8000bba:	e7e6      	b.n	8000b8a <__gesf2+0x32>
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	2d00      	cmp	r5, #0
 8000bc0:	d0e7      	beq.n	8000b92 <__gesf2+0x3a>
 8000bc2:	e7e2      	b.n	8000b8a <__gesf2+0x32>
 8000bc4:	42a2      	cmp	r2, r4
 8000bc6:	dc05      	bgt.n	8000bd4 <__gesf2+0x7c>
 8000bc8:	dbea      	blt.n	8000ba0 <__gesf2+0x48>
 8000bca:	42b5      	cmp	r5, r6
 8000bcc:	d802      	bhi.n	8000bd4 <__gesf2+0x7c>
 8000bce:	d3e7      	bcc.n	8000ba0 <__gesf2+0x48>
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	e7de      	b.n	8000b92 <__gesf2+0x3a>
 8000bd4:	4243      	negs	r3, r0
 8000bd6:	4158      	adcs	r0, r3
 8000bd8:	0040      	lsls	r0, r0, #1
 8000bda:	3801      	subs	r0, #1
 8000bdc:	e7d9      	b.n	8000b92 <__gesf2+0x3a>
 8000bde:	2002      	movs	r0, #2
 8000be0:	4240      	negs	r0, r0
 8000be2:	e7d6      	b.n	8000b92 <__gesf2+0x3a>

08000be4 <__lesf2>:
 8000be4:	b570      	push	{r4, r5, r6, lr}
 8000be6:	0042      	lsls	r2, r0, #1
 8000be8:	0245      	lsls	r5, r0, #9
 8000bea:	024e      	lsls	r6, r1, #9
 8000bec:	004c      	lsls	r4, r1, #1
 8000bee:	0fc3      	lsrs	r3, r0, #31
 8000bf0:	0a6d      	lsrs	r5, r5, #9
 8000bf2:	0e12      	lsrs	r2, r2, #24
 8000bf4:	0a76      	lsrs	r6, r6, #9
 8000bf6:	0e24      	lsrs	r4, r4, #24
 8000bf8:	0fc8      	lsrs	r0, r1, #31
 8000bfa:	2aff      	cmp	r2, #255	; 0xff
 8000bfc:	d00b      	beq.n	8000c16 <__lesf2+0x32>
 8000bfe:	2cff      	cmp	r4, #255	; 0xff
 8000c00:	d00d      	beq.n	8000c1e <__lesf2+0x3a>
 8000c02:	2a00      	cmp	r2, #0
 8000c04:	d11f      	bne.n	8000c46 <__lesf2+0x62>
 8000c06:	2c00      	cmp	r4, #0
 8000c08:	d116      	bne.n	8000c38 <__lesf2+0x54>
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d114      	bne.n	8000c38 <__lesf2+0x54>
 8000c0e:	2000      	movs	r0, #0
 8000c10:	2d00      	cmp	r5, #0
 8000c12:	d010      	beq.n	8000c36 <__lesf2+0x52>
 8000c14:	e009      	b.n	8000c2a <__lesf2+0x46>
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d10c      	bne.n	8000c34 <__lesf2+0x50>
 8000c1a:	2cff      	cmp	r4, #255	; 0xff
 8000c1c:	d113      	bne.n	8000c46 <__lesf2+0x62>
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d108      	bne.n	8000c34 <__lesf2+0x50>
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	d008      	beq.n	8000c38 <__lesf2+0x54>
 8000c26:	4283      	cmp	r3, r0
 8000c28:	d012      	beq.n	8000c50 <__lesf2+0x6c>
 8000c2a:	2102      	movs	r1, #2
 8000c2c:	1e58      	subs	r0, r3, #1
 8000c2e:	4008      	ands	r0, r1
 8000c30:	3801      	subs	r0, #1
 8000c32:	e000      	b.n	8000c36 <__lesf2+0x52>
 8000c34:	2002      	movs	r0, #2
 8000c36:	bd70      	pop	{r4, r5, r6, pc}
 8000c38:	2d00      	cmp	r5, #0
 8000c3a:	d1f4      	bne.n	8000c26 <__lesf2+0x42>
 8000c3c:	2800      	cmp	r0, #0
 8000c3e:	d1fa      	bne.n	8000c36 <__lesf2+0x52>
 8000c40:	2001      	movs	r0, #1
 8000c42:	4240      	negs	r0, r0
 8000c44:	e7f7      	b.n	8000c36 <__lesf2+0x52>
 8000c46:	2c00      	cmp	r4, #0
 8000c48:	d1ed      	bne.n	8000c26 <__lesf2+0x42>
 8000c4a:	2e00      	cmp	r6, #0
 8000c4c:	d1eb      	bne.n	8000c26 <__lesf2+0x42>
 8000c4e:	e7ec      	b.n	8000c2a <__lesf2+0x46>
 8000c50:	42a2      	cmp	r2, r4
 8000c52:	dc05      	bgt.n	8000c60 <__lesf2+0x7c>
 8000c54:	dbf2      	blt.n	8000c3c <__lesf2+0x58>
 8000c56:	42b5      	cmp	r5, r6
 8000c58:	d802      	bhi.n	8000c60 <__lesf2+0x7c>
 8000c5a:	d3ef      	bcc.n	8000c3c <__lesf2+0x58>
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	e7ea      	b.n	8000c36 <__lesf2+0x52>
 8000c60:	4243      	negs	r3, r0
 8000c62:	4158      	adcs	r0, r3
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	3801      	subs	r0, #1
 8000c68:	e7e5      	b.n	8000c36 <__lesf2+0x52>
 8000c6a:	46c0      	nop			; (mov r8, r8)

08000c6c <__aeabi_fmul>:
 8000c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c6e:	464f      	mov	r7, r9
 8000c70:	4646      	mov	r6, r8
 8000c72:	46d6      	mov	lr, sl
 8000c74:	0244      	lsls	r4, r0, #9
 8000c76:	0045      	lsls	r5, r0, #1
 8000c78:	b5c0      	push	{r6, r7, lr}
 8000c7a:	0a64      	lsrs	r4, r4, #9
 8000c7c:	1c0f      	adds	r7, r1, #0
 8000c7e:	0e2d      	lsrs	r5, r5, #24
 8000c80:	0fc6      	lsrs	r6, r0, #31
 8000c82:	2d00      	cmp	r5, #0
 8000c84:	d100      	bne.n	8000c88 <__aeabi_fmul+0x1c>
 8000c86:	e08d      	b.n	8000da4 <__aeabi_fmul+0x138>
 8000c88:	2dff      	cmp	r5, #255	; 0xff
 8000c8a:	d100      	bne.n	8000c8e <__aeabi_fmul+0x22>
 8000c8c:	e092      	b.n	8000db4 <__aeabi_fmul+0x148>
 8000c8e:	2300      	movs	r3, #0
 8000c90:	2080      	movs	r0, #128	; 0x80
 8000c92:	4699      	mov	r9, r3
 8000c94:	469a      	mov	sl, r3
 8000c96:	00e4      	lsls	r4, r4, #3
 8000c98:	04c0      	lsls	r0, r0, #19
 8000c9a:	4304      	orrs	r4, r0
 8000c9c:	3d7f      	subs	r5, #127	; 0x7f
 8000c9e:	0278      	lsls	r0, r7, #9
 8000ca0:	0a43      	lsrs	r3, r0, #9
 8000ca2:	4698      	mov	r8, r3
 8000ca4:	007b      	lsls	r3, r7, #1
 8000ca6:	0e1b      	lsrs	r3, r3, #24
 8000ca8:	0fff      	lsrs	r7, r7, #31
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_fmul+0x44>
 8000cae:	e070      	b.n	8000d92 <__aeabi_fmul+0x126>
 8000cb0:	2bff      	cmp	r3, #255	; 0xff
 8000cb2:	d100      	bne.n	8000cb6 <__aeabi_fmul+0x4a>
 8000cb4:	e086      	b.n	8000dc4 <__aeabi_fmul+0x158>
 8000cb6:	4642      	mov	r2, r8
 8000cb8:	00d0      	lsls	r0, r2, #3
 8000cba:	2280      	movs	r2, #128	; 0x80
 8000cbc:	3b7f      	subs	r3, #127	; 0x7f
 8000cbe:	18ed      	adds	r5, r5, r3
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	04d2      	lsls	r2, r2, #19
 8000cc4:	4302      	orrs	r2, r0
 8000cc6:	4690      	mov	r8, r2
 8000cc8:	469c      	mov	ip, r3
 8000cca:	0031      	movs	r1, r6
 8000ccc:	464b      	mov	r3, r9
 8000cce:	4079      	eors	r1, r7
 8000cd0:	1c68      	adds	r0, r5, #1
 8000cd2:	2b0f      	cmp	r3, #15
 8000cd4:	d81c      	bhi.n	8000d10 <__aeabi_fmul+0xa4>
 8000cd6:	4a76      	ldr	r2, [pc, #472]	; (8000eb0 <__aeabi_fmul+0x244>)
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	58d3      	ldr	r3, [r2, r3]
 8000cdc:	469f      	mov	pc, r3
 8000cde:	0039      	movs	r1, r7
 8000ce0:	4644      	mov	r4, r8
 8000ce2:	46e2      	mov	sl, ip
 8000ce4:	4653      	mov	r3, sl
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d00f      	beq.n	8000d0a <__aeabi_fmul+0x9e>
 8000cea:	2b03      	cmp	r3, #3
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_fmul+0x84>
 8000cee:	e0d7      	b.n	8000ea0 <__aeabi_fmul+0x234>
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d137      	bne.n	8000d64 <__aeabi_fmul+0xf8>
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	2400      	movs	r4, #0
 8000cf8:	05c0      	lsls	r0, r0, #23
 8000cfa:	4320      	orrs	r0, r4
 8000cfc:	07c9      	lsls	r1, r1, #31
 8000cfe:	4308      	orrs	r0, r1
 8000d00:	bce0      	pop	{r5, r6, r7}
 8000d02:	46ba      	mov	sl, r7
 8000d04:	46b1      	mov	r9, r6
 8000d06:	46a8      	mov	r8, r5
 8000d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d0a:	20ff      	movs	r0, #255	; 0xff
 8000d0c:	2400      	movs	r4, #0
 8000d0e:	e7f3      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000d10:	0c26      	lsrs	r6, r4, #16
 8000d12:	0424      	lsls	r4, r4, #16
 8000d14:	0c22      	lsrs	r2, r4, #16
 8000d16:	4644      	mov	r4, r8
 8000d18:	0424      	lsls	r4, r4, #16
 8000d1a:	0c24      	lsrs	r4, r4, #16
 8000d1c:	4643      	mov	r3, r8
 8000d1e:	0027      	movs	r7, r4
 8000d20:	0c1b      	lsrs	r3, r3, #16
 8000d22:	4357      	muls	r7, r2
 8000d24:	4374      	muls	r4, r6
 8000d26:	435a      	muls	r2, r3
 8000d28:	435e      	muls	r6, r3
 8000d2a:	1912      	adds	r2, r2, r4
 8000d2c:	0c3b      	lsrs	r3, r7, #16
 8000d2e:	189b      	adds	r3, r3, r2
 8000d30:	429c      	cmp	r4, r3
 8000d32:	d903      	bls.n	8000d3c <__aeabi_fmul+0xd0>
 8000d34:	2280      	movs	r2, #128	; 0x80
 8000d36:	0252      	lsls	r2, r2, #9
 8000d38:	4694      	mov	ip, r2
 8000d3a:	4466      	add	r6, ip
 8000d3c:	043f      	lsls	r7, r7, #16
 8000d3e:	041a      	lsls	r2, r3, #16
 8000d40:	0c3f      	lsrs	r7, r7, #16
 8000d42:	19d2      	adds	r2, r2, r7
 8000d44:	0194      	lsls	r4, r2, #6
 8000d46:	1e67      	subs	r7, r4, #1
 8000d48:	41bc      	sbcs	r4, r7
 8000d4a:	0c1b      	lsrs	r3, r3, #16
 8000d4c:	0e92      	lsrs	r2, r2, #26
 8000d4e:	199b      	adds	r3, r3, r6
 8000d50:	4314      	orrs	r4, r2
 8000d52:	019b      	lsls	r3, r3, #6
 8000d54:	431c      	orrs	r4, r3
 8000d56:	011b      	lsls	r3, r3, #4
 8000d58:	d400      	bmi.n	8000d5c <__aeabi_fmul+0xf0>
 8000d5a:	e09b      	b.n	8000e94 <__aeabi_fmul+0x228>
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	0862      	lsrs	r2, r4, #1
 8000d60:	401c      	ands	r4, r3
 8000d62:	4314      	orrs	r4, r2
 8000d64:	0002      	movs	r2, r0
 8000d66:	327f      	adds	r2, #127	; 0x7f
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	dd64      	ble.n	8000e36 <__aeabi_fmul+0x1ca>
 8000d6c:	0763      	lsls	r3, r4, #29
 8000d6e:	d004      	beq.n	8000d7a <__aeabi_fmul+0x10e>
 8000d70:	230f      	movs	r3, #15
 8000d72:	4023      	ands	r3, r4
 8000d74:	2b04      	cmp	r3, #4
 8000d76:	d000      	beq.n	8000d7a <__aeabi_fmul+0x10e>
 8000d78:	3404      	adds	r4, #4
 8000d7a:	0123      	lsls	r3, r4, #4
 8000d7c:	d503      	bpl.n	8000d86 <__aeabi_fmul+0x11a>
 8000d7e:	0002      	movs	r2, r0
 8000d80:	4b4c      	ldr	r3, [pc, #304]	; (8000eb4 <__aeabi_fmul+0x248>)
 8000d82:	3280      	adds	r2, #128	; 0x80
 8000d84:	401c      	ands	r4, r3
 8000d86:	2afe      	cmp	r2, #254	; 0xfe
 8000d88:	dcbf      	bgt.n	8000d0a <__aeabi_fmul+0x9e>
 8000d8a:	01a4      	lsls	r4, r4, #6
 8000d8c:	0a64      	lsrs	r4, r4, #9
 8000d8e:	b2d0      	uxtb	r0, r2
 8000d90:	e7b2      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000d92:	4643      	mov	r3, r8
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d13d      	bne.n	8000e14 <__aeabi_fmul+0x1a8>
 8000d98:	464a      	mov	r2, r9
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	431a      	orrs	r2, r3
 8000d9e:	4691      	mov	r9, r2
 8000da0:	469c      	mov	ip, r3
 8000da2:	e792      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000da4:	2c00      	cmp	r4, #0
 8000da6:	d129      	bne.n	8000dfc <__aeabi_fmul+0x190>
 8000da8:	2304      	movs	r3, #4
 8000daa:	4699      	mov	r9, r3
 8000dac:	3b03      	subs	r3, #3
 8000dae:	2500      	movs	r5, #0
 8000db0:	469a      	mov	sl, r3
 8000db2:	e774      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000db4:	2c00      	cmp	r4, #0
 8000db6:	d11b      	bne.n	8000df0 <__aeabi_fmul+0x184>
 8000db8:	2308      	movs	r3, #8
 8000dba:	4699      	mov	r9, r3
 8000dbc:	3b06      	subs	r3, #6
 8000dbe:	25ff      	movs	r5, #255	; 0xff
 8000dc0:	469a      	mov	sl, r3
 8000dc2:	e76c      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000dc4:	4643      	mov	r3, r8
 8000dc6:	35ff      	adds	r5, #255	; 0xff
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d10b      	bne.n	8000de4 <__aeabi_fmul+0x178>
 8000dcc:	2302      	movs	r3, #2
 8000dce:	464a      	mov	r2, r9
 8000dd0:	431a      	orrs	r2, r3
 8000dd2:	4691      	mov	r9, r2
 8000dd4:	469c      	mov	ip, r3
 8000dd6:	e778      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000dd8:	4653      	mov	r3, sl
 8000dda:	0031      	movs	r1, r6
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d000      	beq.n	8000de2 <__aeabi_fmul+0x176>
 8000de0:	e783      	b.n	8000cea <__aeabi_fmul+0x7e>
 8000de2:	e792      	b.n	8000d0a <__aeabi_fmul+0x9e>
 8000de4:	2303      	movs	r3, #3
 8000de6:	464a      	mov	r2, r9
 8000de8:	431a      	orrs	r2, r3
 8000dea:	4691      	mov	r9, r2
 8000dec:	469c      	mov	ip, r3
 8000dee:	e76c      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000df0:	230c      	movs	r3, #12
 8000df2:	4699      	mov	r9, r3
 8000df4:	3b09      	subs	r3, #9
 8000df6:	25ff      	movs	r5, #255	; 0xff
 8000df8:	469a      	mov	sl, r3
 8000dfa:	e750      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000dfc:	0020      	movs	r0, r4
 8000dfe:	f001 ff59 	bl	8002cb4 <__clzsi2>
 8000e02:	2576      	movs	r5, #118	; 0x76
 8000e04:	1f43      	subs	r3, r0, #5
 8000e06:	409c      	lsls	r4, r3
 8000e08:	2300      	movs	r3, #0
 8000e0a:	426d      	negs	r5, r5
 8000e0c:	4699      	mov	r9, r3
 8000e0e:	469a      	mov	sl, r3
 8000e10:	1a2d      	subs	r5, r5, r0
 8000e12:	e744      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000e14:	4640      	mov	r0, r8
 8000e16:	f001 ff4d 	bl	8002cb4 <__clzsi2>
 8000e1a:	4642      	mov	r2, r8
 8000e1c:	1f43      	subs	r3, r0, #5
 8000e1e:	409a      	lsls	r2, r3
 8000e20:	2300      	movs	r3, #0
 8000e22:	1a2d      	subs	r5, r5, r0
 8000e24:	4690      	mov	r8, r2
 8000e26:	469c      	mov	ip, r3
 8000e28:	3d76      	subs	r5, #118	; 0x76
 8000e2a:	e74e      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000e2c:	2480      	movs	r4, #128	; 0x80
 8000e2e:	2100      	movs	r1, #0
 8000e30:	20ff      	movs	r0, #255	; 0xff
 8000e32:	03e4      	lsls	r4, r4, #15
 8000e34:	e760      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e36:	2301      	movs	r3, #1
 8000e38:	1a9b      	subs	r3, r3, r2
 8000e3a:	2b1b      	cmp	r3, #27
 8000e3c:	dd00      	ble.n	8000e40 <__aeabi_fmul+0x1d4>
 8000e3e:	e759      	b.n	8000cf4 <__aeabi_fmul+0x88>
 8000e40:	0022      	movs	r2, r4
 8000e42:	309e      	adds	r0, #158	; 0x9e
 8000e44:	40da      	lsrs	r2, r3
 8000e46:	4084      	lsls	r4, r0
 8000e48:	0013      	movs	r3, r2
 8000e4a:	1e62      	subs	r2, r4, #1
 8000e4c:	4194      	sbcs	r4, r2
 8000e4e:	431c      	orrs	r4, r3
 8000e50:	0763      	lsls	r3, r4, #29
 8000e52:	d004      	beq.n	8000e5e <__aeabi_fmul+0x1f2>
 8000e54:	230f      	movs	r3, #15
 8000e56:	4023      	ands	r3, r4
 8000e58:	2b04      	cmp	r3, #4
 8000e5a:	d000      	beq.n	8000e5e <__aeabi_fmul+0x1f2>
 8000e5c:	3404      	adds	r4, #4
 8000e5e:	0163      	lsls	r3, r4, #5
 8000e60:	d51a      	bpl.n	8000e98 <__aeabi_fmul+0x22c>
 8000e62:	2001      	movs	r0, #1
 8000e64:	2400      	movs	r4, #0
 8000e66:	e747      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e68:	2080      	movs	r0, #128	; 0x80
 8000e6a:	03c0      	lsls	r0, r0, #15
 8000e6c:	4204      	tst	r4, r0
 8000e6e:	d009      	beq.n	8000e84 <__aeabi_fmul+0x218>
 8000e70:	4643      	mov	r3, r8
 8000e72:	4203      	tst	r3, r0
 8000e74:	d106      	bne.n	8000e84 <__aeabi_fmul+0x218>
 8000e76:	4644      	mov	r4, r8
 8000e78:	4304      	orrs	r4, r0
 8000e7a:	0264      	lsls	r4, r4, #9
 8000e7c:	0039      	movs	r1, r7
 8000e7e:	20ff      	movs	r0, #255	; 0xff
 8000e80:	0a64      	lsrs	r4, r4, #9
 8000e82:	e739      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e84:	2080      	movs	r0, #128	; 0x80
 8000e86:	03c0      	lsls	r0, r0, #15
 8000e88:	4304      	orrs	r4, r0
 8000e8a:	0264      	lsls	r4, r4, #9
 8000e8c:	0031      	movs	r1, r6
 8000e8e:	20ff      	movs	r0, #255	; 0xff
 8000e90:	0a64      	lsrs	r4, r4, #9
 8000e92:	e731      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e94:	0028      	movs	r0, r5
 8000e96:	e765      	b.n	8000d64 <__aeabi_fmul+0xf8>
 8000e98:	01a4      	lsls	r4, r4, #6
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	0a64      	lsrs	r4, r4, #9
 8000e9e:	e72b      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000ea0:	2080      	movs	r0, #128	; 0x80
 8000ea2:	03c0      	lsls	r0, r0, #15
 8000ea4:	4304      	orrs	r4, r0
 8000ea6:	0264      	lsls	r4, r4, #9
 8000ea8:	20ff      	movs	r0, #255	; 0xff
 8000eaa:	0a64      	lsrs	r4, r4, #9
 8000eac:	e724      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	0800b4c8 	.word	0x0800b4c8
 8000eb4:	f7ffffff 	.word	0xf7ffffff

08000eb8 <__aeabi_i2f>:
 8000eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eba:	2800      	cmp	r0, #0
 8000ebc:	d013      	beq.n	8000ee6 <__aeabi_i2f+0x2e>
 8000ebe:	17c3      	asrs	r3, r0, #31
 8000ec0:	18c6      	adds	r6, r0, r3
 8000ec2:	405e      	eors	r6, r3
 8000ec4:	0fc4      	lsrs	r4, r0, #31
 8000ec6:	0030      	movs	r0, r6
 8000ec8:	f001 fef4 	bl	8002cb4 <__clzsi2>
 8000ecc:	239e      	movs	r3, #158	; 0x9e
 8000ece:	0005      	movs	r5, r0
 8000ed0:	1a1b      	subs	r3, r3, r0
 8000ed2:	2b96      	cmp	r3, #150	; 0x96
 8000ed4:	dc0f      	bgt.n	8000ef6 <__aeabi_i2f+0x3e>
 8000ed6:	2808      	cmp	r0, #8
 8000ed8:	dd01      	ble.n	8000ede <__aeabi_i2f+0x26>
 8000eda:	3d08      	subs	r5, #8
 8000edc:	40ae      	lsls	r6, r5
 8000ede:	0276      	lsls	r6, r6, #9
 8000ee0:	0a76      	lsrs	r6, r6, #9
 8000ee2:	b2d8      	uxtb	r0, r3
 8000ee4:	e002      	b.n	8000eec <__aeabi_i2f+0x34>
 8000ee6:	2400      	movs	r4, #0
 8000ee8:	2000      	movs	r0, #0
 8000eea:	2600      	movs	r6, #0
 8000eec:	05c0      	lsls	r0, r0, #23
 8000eee:	4330      	orrs	r0, r6
 8000ef0:	07e4      	lsls	r4, r4, #31
 8000ef2:	4320      	orrs	r0, r4
 8000ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ef6:	2b99      	cmp	r3, #153	; 0x99
 8000ef8:	dd0c      	ble.n	8000f14 <__aeabi_i2f+0x5c>
 8000efa:	2205      	movs	r2, #5
 8000efc:	0031      	movs	r1, r6
 8000efe:	1a12      	subs	r2, r2, r0
 8000f00:	40d1      	lsrs	r1, r2
 8000f02:	000a      	movs	r2, r1
 8000f04:	0001      	movs	r1, r0
 8000f06:	0030      	movs	r0, r6
 8000f08:	311b      	adds	r1, #27
 8000f0a:	4088      	lsls	r0, r1
 8000f0c:	1e41      	subs	r1, r0, #1
 8000f0e:	4188      	sbcs	r0, r1
 8000f10:	4302      	orrs	r2, r0
 8000f12:	0016      	movs	r6, r2
 8000f14:	2d05      	cmp	r5, #5
 8000f16:	dc12      	bgt.n	8000f3e <__aeabi_i2f+0x86>
 8000f18:	0031      	movs	r1, r6
 8000f1a:	4f0d      	ldr	r7, [pc, #52]	; (8000f50 <__aeabi_i2f+0x98>)
 8000f1c:	4039      	ands	r1, r7
 8000f1e:	0772      	lsls	r2, r6, #29
 8000f20:	d009      	beq.n	8000f36 <__aeabi_i2f+0x7e>
 8000f22:	200f      	movs	r0, #15
 8000f24:	4030      	ands	r0, r6
 8000f26:	2804      	cmp	r0, #4
 8000f28:	d005      	beq.n	8000f36 <__aeabi_i2f+0x7e>
 8000f2a:	3104      	adds	r1, #4
 8000f2c:	014a      	lsls	r2, r1, #5
 8000f2e:	d502      	bpl.n	8000f36 <__aeabi_i2f+0x7e>
 8000f30:	239f      	movs	r3, #159	; 0x9f
 8000f32:	4039      	ands	r1, r7
 8000f34:	1b5b      	subs	r3, r3, r5
 8000f36:	0189      	lsls	r1, r1, #6
 8000f38:	0a4e      	lsrs	r6, r1, #9
 8000f3a:	b2d8      	uxtb	r0, r3
 8000f3c:	e7d6      	b.n	8000eec <__aeabi_i2f+0x34>
 8000f3e:	1f6a      	subs	r2, r5, #5
 8000f40:	4096      	lsls	r6, r2
 8000f42:	0031      	movs	r1, r6
 8000f44:	4f02      	ldr	r7, [pc, #8]	; (8000f50 <__aeabi_i2f+0x98>)
 8000f46:	4039      	ands	r1, r7
 8000f48:	0772      	lsls	r2, r6, #29
 8000f4a:	d0f4      	beq.n	8000f36 <__aeabi_i2f+0x7e>
 8000f4c:	e7e9      	b.n	8000f22 <__aeabi_i2f+0x6a>
 8000f4e:	46c0      	nop			; (mov r8, r8)
 8000f50:	fbffffff 	.word	0xfbffffff

08000f54 <__aeabi_ui2f>:
 8000f54:	b570      	push	{r4, r5, r6, lr}
 8000f56:	1e05      	subs	r5, r0, #0
 8000f58:	d00e      	beq.n	8000f78 <__aeabi_ui2f+0x24>
 8000f5a:	f001 feab 	bl	8002cb4 <__clzsi2>
 8000f5e:	239e      	movs	r3, #158	; 0x9e
 8000f60:	0004      	movs	r4, r0
 8000f62:	1a1b      	subs	r3, r3, r0
 8000f64:	2b96      	cmp	r3, #150	; 0x96
 8000f66:	dc0c      	bgt.n	8000f82 <__aeabi_ui2f+0x2e>
 8000f68:	2808      	cmp	r0, #8
 8000f6a:	dd01      	ble.n	8000f70 <__aeabi_ui2f+0x1c>
 8000f6c:	3c08      	subs	r4, #8
 8000f6e:	40a5      	lsls	r5, r4
 8000f70:	026d      	lsls	r5, r5, #9
 8000f72:	0a6d      	lsrs	r5, r5, #9
 8000f74:	b2d8      	uxtb	r0, r3
 8000f76:	e001      	b.n	8000f7c <__aeabi_ui2f+0x28>
 8000f78:	2000      	movs	r0, #0
 8000f7a:	2500      	movs	r5, #0
 8000f7c:	05c0      	lsls	r0, r0, #23
 8000f7e:	4328      	orrs	r0, r5
 8000f80:	bd70      	pop	{r4, r5, r6, pc}
 8000f82:	2b99      	cmp	r3, #153	; 0x99
 8000f84:	dd09      	ble.n	8000f9a <__aeabi_ui2f+0x46>
 8000f86:	0002      	movs	r2, r0
 8000f88:	0029      	movs	r1, r5
 8000f8a:	321b      	adds	r2, #27
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	1e4a      	subs	r2, r1, #1
 8000f90:	4191      	sbcs	r1, r2
 8000f92:	2205      	movs	r2, #5
 8000f94:	1a12      	subs	r2, r2, r0
 8000f96:	40d5      	lsrs	r5, r2
 8000f98:	430d      	orrs	r5, r1
 8000f9a:	2c05      	cmp	r4, #5
 8000f9c:	dc12      	bgt.n	8000fc4 <__aeabi_ui2f+0x70>
 8000f9e:	0029      	movs	r1, r5
 8000fa0:	4e0c      	ldr	r6, [pc, #48]	; (8000fd4 <__aeabi_ui2f+0x80>)
 8000fa2:	4031      	ands	r1, r6
 8000fa4:	076a      	lsls	r2, r5, #29
 8000fa6:	d009      	beq.n	8000fbc <__aeabi_ui2f+0x68>
 8000fa8:	200f      	movs	r0, #15
 8000faa:	4028      	ands	r0, r5
 8000fac:	2804      	cmp	r0, #4
 8000fae:	d005      	beq.n	8000fbc <__aeabi_ui2f+0x68>
 8000fb0:	3104      	adds	r1, #4
 8000fb2:	014a      	lsls	r2, r1, #5
 8000fb4:	d502      	bpl.n	8000fbc <__aeabi_ui2f+0x68>
 8000fb6:	239f      	movs	r3, #159	; 0x9f
 8000fb8:	4031      	ands	r1, r6
 8000fba:	1b1b      	subs	r3, r3, r4
 8000fbc:	0189      	lsls	r1, r1, #6
 8000fbe:	0a4d      	lsrs	r5, r1, #9
 8000fc0:	b2d8      	uxtb	r0, r3
 8000fc2:	e7db      	b.n	8000f7c <__aeabi_ui2f+0x28>
 8000fc4:	1f62      	subs	r2, r4, #5
 8000fc6:	4095      	lsls	r5, r2
 8000fc8:	0029      	movs	r1, r5
 8000fca:	4e02      	ldr	r6, [pc, #8]	; (8000fd4 <__aeabi_ui2f+0x80>)
 8000fcc:	4031      	ands	r1, r6
 8000fce:	076a      	lsls	r2, r5, #29
 8000fd0:	d0f4      	beq.n	8000fbc <__aeabi_ui2f+0x68>
 8000fd2:	e7e9      	b.n	8000fa8 <__aeabi_ui2f+0x54>
 8000fd4:	fbffffff 	.word	0xfbffffff

08000fd8 <__aeabi_dadd>:
 8000fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fda:	464f      	mov	r7, r9
 8000fdc:	4646      	mov	r6, r8
 8000fde:	46d6      	mov	lr, sl
 8000fe0:	000d      	movs	r5, r1
 8000fe2:	0004      	movs	r4, r0
 8000fe4:	b5c0      	push	{r6, r7, lr}
 8000fe6:	001f      	movs	r7, r3
 8000fe8:	0011      	movs	r1, r2
 8000fea:	0328      	lsls	r0, r5, #12
 8000fec:	0f62      	lsrs	r2, r4, #29
 8000fee:	0a40      	lsrs	r0, r0, #9
 8000ff0:	4310      	orrs	r0, r2
 8000ff2:	007a      	lsls	r2, r7, #1
 8000ff4:	0d52      	lsrs	r2, r2, #21
 8000ff6:	00e3      	lsls	r3, r4, #3
 8000ff8:	033c      	lsls	r4, r7, #12
 8000ffa:	4691      	mov	r9, r2
 8000ffc:	0a64      	lsrs	r4, r4, #9
 8000ffe:	0ffa      	lsrs	r2, r7, #31
 8001000:	0f4f      	lsrs	r7, r1, #29
 8001002:	006e      	lsls	r6, r5, #1
 8001004:	4327      	orrs	r7, r4
 8001006:	4692      	mov	sl, r2
 8001008:	46b8      	mov	r8, r7
 800100a:	0d76      	lsrs	r6, r6, #21
 800100c:	0fed      	lsrs	r5, r5, #31
 800100e:	00c9      	lsls	r1, r1, #3
 8001010:	4295      	cmp	r5, r2
 8001012:	d100      	bne.n	8001016 <__aeabi_dadd+0x3e>
 8001014:	e099      	b.n	800114a <__aeabi_dadd+0x172>
 8001016:	464c      	mov	r4, r9
 8001018:	1b34      	subs	r4, r6, r4
 800101a:	46a4      	mov	ip, r4
 800101c:	2c00      	cmp	r4, #0
 800101e:	dc00      	bgt.n	8001022 <__aeabi_dadd+0x4a>
 8001020:	e07c      	b.n	800111c <__aeabi_dadd+0x144>
 8001022:	464a      	mov	r2, r9
 8001024:	2a00      	cmp	r2, #0
 8001026:	d100      	bne.n	800102a <__aeabi_dadd+0x52>
 8001028:	e0b8      	b.n	800119c <__aeabi_dadd+0x1c4>
 800102a:	4ac5      	ldr	r2, [pc, #788]	; (8001340 <__aeabi_dadd+0x368>)
 800102c:	4296      	cmp	r6, r2
 800102e:	d100      	bne.n	8001032 <__aeabi_dadd+0x5a>
 8001030:	e11c      	b.n	800126c <__aeabi_dadd+0x294>
 8001032:	2280      	movs	r2, #128	; 0x80
 8001034:	003c      	movs	r4, r7
 8001036:	0412      	lsls	r2, r2, #16
 8001038:	4314      	orrs	r4, r2
 800103a:	46a0      	mov	r8, r4
 800103c:	4662      	mov	r2, ip
 800103e:	2a38      	cmp	r2, #56	; 0x38
 8001040:	dd00      	ble.n	8001044 <__aeabi_dadd+0x6c>
 8001042:	e161      	b.n	8001308 <__aeabi_dadd+0x330>
 8001044:	2a1f      	cmp	r2, #31
 8001046:	dd00      	ble.n	800104a <__aeabi_dadd+0x72>
 8001048:	e1cc      	b.n	80013e4 <__aeabi_dadd+0x40c>
 800104a:	4664      	mov	r4, ip
 800104c:	2220      	movs	r2, #32
 800104e:	1b12      	subs	r2, r2, r4
 8001050:	4644      	mov	r4, r8
 8001052:	4094      	lsls	r4, r2
 8001054:	000f      	movs	r7, r1
 8001056:	46a1      	mov	r9, r4
 8001058:	4664      	mov	r4, ip
 800105a:	4091      	lsls	r1, r2
 800105c:	40e7      	lsrs	r7, r4
 800105e:	464c      	mov	r4, r9
 8001060:	1e4a      	subs	r2, r1, #1
 8001062:	4191      	sbcs	r1, r2
 8001064:	433c      	orrs	r4, r7
 8001066:	4642      	mov	r2, r8
 8001068:	4321      	orrs	r1, r4
 800106a:	4664      	mov	r4, ip
 800106c:	40e2      	lsrs	r2, r4
 800106e:	1a80      	subs	r0, r0, r2
 8001070:	1a5c      	subs	r4, r3, r1
 8001072:	42a3      	cmp	r3, r4
 8001074:	419b      	sbcs	r3, r3
 8001076:	425f      	negs	r7, r3
 8001078:	1bc7      	subs	r7, r0, r7
 800107a:	023b      	lsls	r3, r7, #8
 800107c:	d400      	bmi.n	8001080 <__aeabi_dadd+0xa8>
 800107e:	e0d0      	b.n	8001222 <__aeabi_dadd+0x24a>
 8001080:	027f      	lsls	r7, r7, #9
 8001082:	0a7f      	lsrs	r7, r7, #9
 8001084:	2f00      	cmp	r7, #0
 8001086:	d100      	bne.n	800108a <__aeabi_dadd+0xb2>
 8001088:	e0ff      	b.n	800128a <__aeabi_dadd+0x2b2>
 800108a:	0038      	movs	r0, r7
 800108c:	f001 fe12 	bl	8002cb4 <__clzsi2>
 8001090:	0001      	movs	r1, r0
 8001092:	3908      	subs	r1, #8
 8001094:	2320      	movs	r3, #32
 8001096:	0022      	movs	r2, r4
 8001098:	1a5b      	subs	r3, r3, r1
 800109a:	408f      	lsls	r7, r1
 800109c:	40da      	lsrs	r2, r3
 800109e:	408c      	lsls	r4, r1
 80010a0:	4317      	orrs	r7, r2
 80010a2:	42b1      	cmp	r1, r6
 80010a4:	da00      	bge.n	80010a8 <__aeabi_dadd+0xd0>
 80010a6:	e0ff      	b.n	80012a8 <__aeabi_dadd+0x2d0>
 80010a8:	1b89      	subs	r1, r1, r6
 80010aa:	1c4b      	adds	r3, r1, #1
 80010ac:	2b1f      	cmp	r3, #31
 80010ae:	dd00      	ble.n	80010b2 <__aeabi_dadd+0xda>
 80010b0:	e0a8      	b.n	8001204 <__aeabi_dadd+0x22c>
 80010b2:	2220      	movs	r2, #32
 80010b4:	0039      	movs	r1, r7
 80010b6:	1ad2      	subs	r2, r2, r3
 80010b8:	0020      	movs	r0, r4
 80010ba:	4094      	lsls	r4, r2
 80010bc:	4091      	lsls	r1, r2
 80010be:	40d8      	lsrs	r0, r3
 80010c0:	1e62      	subs	r2, r4, #1
 80010c2:	4194      	sbcs	r4, r2
 80010c4:	40df      	lsrs	r7, r3
 80010c6:	2600      	movs	r6, #0
 80010c8:	4301      	orrs	r1, r0
 80010ca:	430c      	orrs	r4, r1
 80010cc:	0763      	lsls	r3, r4, #29
 80010ce:	d009      	beq.n	80010e4 <__aeabi_dadd+0x10c>
 80010d0:	230f      	movs	r3, #15
 80010d2:	4023      	ands	r3, r4
 80010d4:	2b04      	cmp	r3, #4
 80010d6:	d005      	beq.n	80010e4 <__aeabi_dadd+0x10c>
 80010d8:	1d23      	adds	r3, r4, #4
 80010da:	42a3      	cmp	r3, r4
 80010dc:	41a4      	sbcs	r4, r4
 80010de:	4264      	negs	r4, r4
 80010e0:	193f      	adds	r7, r7, r4
 80010e2:	001c      	movs	r4, r3
 80010e4:	023b      	lsls	r3, r7, #8
 80010e6:	d400      	bmi.n	80010ea <__aeabi_dadd+0x112>
 80010e8:	e09e      	b.n	8001228 <__aeabi_dadd+0x250>
 80010ea:	4b95      	ldr	r3, [pc, #596]	; (8001340 <__aeabi_dadd+0x368>)
 80010ec:	3601      	adds	r6, #1
 80010ee:	429e      	cmp	r6, r3
 80010f0:	d100      	bne.n	80010f4 <__aeabi_dadd+0x11c>
 80010f2:	e0b7      	b.n	8001264 <__aeabi_dadd+0x28c>
 80010f4:	4a93      	ldr	r2, [pc, #588]	; (8001344 <__aeabi_dadd+0x36c>)
 80010f6:	08e4      	lsrs	r4, r4, #3
 80010f8:	4017      	ands	r7, r2
 80010fa:	077b      	lsls	r3, r7, #29
 80010fc:	0571      	lsls	r1, r6, #21
 80010fe:	027f      	lsls	r7, r7, #9
 8001100:	4323      	orrs	r3, r4
 8001102:	0b3f      	lsrs	r7, r7, #12
 8001104:	0d4a      	lsrs	r2, r1, #21
 8001106:	0512      	lsls	r2, r2, #20
 8001108:	433a      	orrs	r2, r7
 800110a:	07ed      	lsls	r5, r5, #31
 800110c:	432a      	orrs	r2, r5
 800110e:	0018      	movs	r0, r3
 8001110:	0011      	movs	r1, r2
 8001112:	bce0      	pop	{r5, r6, r7}
 8001114:	46ba      	mov	sl, r7
 8001116:	46b1      	mov	r9, r6
 8001118:	46a8      	mov	r8, r5
 800111a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800111c:	2c00      	cmp	r4, #0
 800111e:	d04b      	beq.n	80011b8 <__aeabi_dadd+0x1e0>
 8001120:	464c      	mov	r4, r9
 8001122:	1ba4      	subs	r4, r4, r6
 8001124:	46a4      	mov	ip, r4
 8001126:	2e00      	cmp	r6, #0
 8001128:	d000      	beq.n	800112c <__aeabi_dadd+0x154>
 800112a:	e123      	b.n	8001374 <__aeabi_dadd+0x39c>
 800112c:	0004      	movs	r4, r0
 800112e:	431c      	orrs	r4, r3
 8001130:	d100      	bne.n	8001134 <__aeabi_dadd+0x15c>
 8001132:	e1af      	b.n	8001494 <__aeabi_dadd+0x4bc>
 8001134:	4662      	mov	r2, ip
 8001136:	1e54      	subs	r4, r2, #1
 8001138:	2a01      	cmp	r2, #1
 800113a:	d100      	bne.n	800113e <__aeabi_dadd+0x166>
 800113c:	e215      	b.n	800156a <__aeabi_dadd+0x592>
 800113e:	4d80      	ldr	r5, [pc, #512]	; (8001340 <__aeabi_dadd+0x368>)
 8001140:	45ac      	cmp	ip, r5
 8001142:	d100      	bne.n	8001146 <__aeabi_dadd+0x16e>
 8001144:	e1c8      	b.n	80014d8 <__aeabi_dadd+0x500>
 8001146:	46a4      	mov	ip, r4
 8001148:	e11b      	b.n	8001382 <__aeabi_dadd+0x3aa>
 800114a:	464a      	mov	r2, r9
 800114c:	1ab2      	subs	r2, r6, r2
 800114e:	4694      	mov	ip, r2
 8001150:	2a00      	cmp	r2, #0
 8001152:	dc00      	bgt.n	8001156 <__aeabi_dadd+0x17e>
 8001154:	e0ac      	b.n	80012b0 <__aeabi_dadd+0x2d8>
 8001156:	464a      	mov	r2, r9
 8001158:	2a00      	cmp	r2, #0
 800115a:	d043      	beq.n	80011e4 <__aeabi_dadd+0x20c>
 800115c:	4a78      	ldr	r2, [pc, #480]	; (8001340 <__aeabi_dadd+0x368>)
 800115e:	4296      	cmp	r6, r2
 8001160:	d100      	bne.n	8001164 <__aeabi_dadd+0x18c>
 8001162:	e1af      	b.n	80014c4 <__aeabi_dadd+0x4ec>
 8001164:	2280      	movs	r2, #128	; 0x80
 8001166:	003c      	movs	r4, r7
 8001168:	0412      	lsls	r2, r2, #16
 800116a:	4314      	orrs	r4, r2
 800116c:	46a0      	mov	r8, r4
 800116e:	4662      	mov	r2, ip
 8001170:	2a38      	cmp	r2, #56	; 0x38
 8001172:	dc67      	bgt.n	8001244 <__aeabi_dadd+0x26c>
 8001174:	2a1f      	cmp	r2, #31
 8001176:	dc00      	bgt.n	800117a <__aeabi_dadd+0x1a2>
 8001178:	e15f      	b.n	800143a <__aeabi_dadd+0x462>
 800117a:	4647      	mov	r7, r8
 800117c:	3a20      	subs	r2, #32
 800117e:	40d7      	lsrs	r7, r2
 8001180:	4662      	mov	r2, ip
 8001182:	2a20      	cmp	r2, #32
 8001184:	d005      	beq.n	8001192 <__aeabi_dadd+0x1ba>
 8001186:	4664      	mov	r4, ip
 8001188:	2240      	movs	r2, #64	; 0x40
 800118a:	1b12      	subs	r2, r2, r4
 800118c:	4644      	mov	r4, r8
 800118e:	4094      	lsls	r4, r2
 8001190:	4321      	orrs	r1, r4
 8001192:	1e4a      	subs	r2, r1, #1
 8001194:	4191      	sbcs	r1, r2
 8001196:	000c      	movs	r4, r1
 8001198:	433c      	orrs	r4, r7
 800119a:	e057      	b.n	800124c <__aeabi_dadd+0x274>
 800119c:	003a      	movs	r2, r7
 800119e:	430a      	orrs	r2, r1
 80011a0:	d100      	bne.n	80011a4 <__aeabi_dadd+0x1cc>
 80011a2:	e105      	b.n	80013b0 <__aeabi_dadd+0x3d8>
 80011a4:	0022      	movs	r2, r4
 80011a6:	3a01      	subs	r2, #1
 80011a8:	2c01      	cmp	r4, #1
 80011aa:	d100      	bne.n	80011ae <__aeabi_dadd+0x1d6>
 80011ac:	e182      	b.n	80014b4 <__aeabi_dadd+0x4dc>
 80011ae:	4c64      	ldr	r4, [pc, #400]	; (8001340 <__aeabi_dadd+0x368>)
 80011b0:	45a4      	cmp	ip, r4
 80011b2:	d05b      	beq.n	800126c <__aeabi_dadd+0x294>
 80011b4:	4694      	mov	ip, r2
 80011b6:	e741      	b.n	800103c <__aeabi_dadd+0x64>
 80011b8:	4c63      	ldr	r4, [pc, #396]	; (8001348 <__aeabi_dadd+0x370>)
 80011ba:	1c77      	adds	r7, r6, #1
 80011bc:	4227      	tst	r7, r4
 80011be:	d000      	beq.n	80011c2 <__aeabi_dadd+0x1ea>
 80011c0:	e0c4      	b.n	800134c <__aeabi_dadd+0x374>
 80011c2:	0004      	movs	r4, r0
 80011c4:	431c      	orrs	r4, r3
 80011c6:	2e00      	cmp	r6, #0
 80011c8:	d000      	beq.n	80011cc <__aeabi_dadd+0x1f4>
 80011ca:	e169      	b.n	80014a0 <__aeabi_dadd+0x4c8>
 80011cc:	2c00      	cmp	r4, #0
 80011ce:	d100      	bne.n	80011d2 <__aeabi_dadd+0x1fa>
 80011d0:	e1bf      	b.n	8001552 <__aeabi_dadd+0x57a>
 80011d2:	4644      	mov	r4, r8
 80011d4:	430c      	orrs	r4, r1
 80011d6:	d000      	beq.n	80011da <__aeabi_dadd+0x202>
 80011d8:	e1d0      	b.n	800157c <__aeabi_dadd+0x5a4>
 80011da:	0742      	lsls	r2, r0, #29
 80011dc:	08db      	lsrs	r3, r3, #3
 80011de:	4313      	orrs	r3, r2
 80011e0:	08c0      	lsrs	r0, r0, #3
 80011e2:	e029      	b.n	8001238 <__aeabi_dadd+0x260>
 80011e4:	003a      	movs	r2, r7
 80011e6:	430a      	orrs	r2, r1
 80011e8:	d100      	bne.n	80011ec <__aeabi_dadd+0x214>
 80011ea:	e170      	b.n	80014ce <__aeabi_dadd+0x4f6>
 80011ec:	4662      	mov	r2, ip
 80011ee:	4664      	mov	r4, ip
 80011f0:	3a01      	subs	r2, #1
 80011f2:	2c01      	cmp	r4, #1
 80011f4:	d100      	bne.n	80011f8 <__aeabi_dadd+0x220>
 80011f6:	e0e0      	b.n	80013ba <__aeabi_dadd+0x3e2>
 80011f8:	4c51      	ldr	r4, [pc, #324]	; (8001340 <__aeabi_dadd+0x368>)
 80011fa:	45a4      	cmp	ip, r4
 80011fc:	d100      	bne.n	8001200 <__aeabi_dadd+0x228>
 80011fe:	e161      	b.n	80014c4 <__aeabi_dadd+0x4ec>
 8001200:	4694      	mov	ip, r2
 8001202:	e7b4      	b.n	800116e <__aeabi_dadd+0x196>
 8001204:	003a      	movs	r2, r7
 8001206:	391f      	subs	r1, #31
 8001208:	40ca      	lsrs	r2, r1
 800120a:	0011      	movs	r1, r2
 800120c:	2b20      	cmp	r3, #32
 800120e:	d003      	beq.n	8001218 <__aeabi_dadd+0x240>
 8001210:	2240      	movs	r2, #64	; 0x40
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	409f      	lsls	r7, r3
 8001216:	433c      	orrs	r4, r7
 8001218:	1e63      	subs	r3, r4, #1
 800121a:	419c      	sbcs	r4, r3
 800121c:	2700      	movs	r7, #0
 800121e:	2600      	movs	r6, #0
 8001220:	430c      	orrs	r4, r1
 8001222:	0763      	lsls	r3, r4, #29
 8001224:	d000      	beq.n	8001228 <__aeabi_dadd+0x250>
 8001226:	e753      	b.n	80010d0 <__aeabi_dadd+0xf8>
 8001228:	46b4      	mov	ip, r6
 800122a:	08e4      	lsrs	r4, r4, #3
 800122c:	077b      	lsls	r3, r7, #29
 800122e:	4323      	orrs	r3, r4
 8001230:	08f8      	lsrs	r0, r7, #3
 8001232:	4a43      	ldr	r2, [pc, #268]	; (8001340 <__aeabi_dadd+0x368>)
 8001234:	4594      	cmp	ip, r2
 8001236:	d01d      	beq.n	8001274 <__aeabi_dadd+0x29c>
 8001238:	4662      	mov	r2, ip
 800123a:	0307      	lsls	r7, r0, #12
 800123c:	0552      	lsls	r2, r2, #21
 800123e:	0b3f      	lsrs	r7, r7, #12
 8001240:	0d52      	lsrs	r2, r2, #21
 8001242:	e760      	b.n	8001106 <__aeabi_dadd+0x12e>
 8001244:	4644      	mov	r4, r8
 8001246:	430c      	orrs	r4, r1
 8001248:	1e62      	subs	r2, r4, #1
 800124a:	4194      	sbcs	r4, r2
 800124c:	18e4      	adds	r4, r4, r3
 800124e:	429c      	cmp	r4, r3
 8001250:	419b      	sbcs	r3, r3
 8001252:	425f      	negs	r7, r3
 8001254:	183f      	adds	r7, r7, r0
 8001256:	023b      	lsls	r3, r7, #8
 8001258:	d5e3      	bpl.n	8001222 <__aeabi_dadd+0x24a>
 800125a:	4b39      	ldr	r3, [pc, #228]	; (8001340 <__aeabi_dadd+0x368>)
 800125c:	3601      	adds	r6, #1
 800125e:	429e      	cmp	r6, r3
 8001260:	d000      	beq.n	8001264 <__aeabi_dadd+0x28c>
 8001262:	e0b5      	b.n	80013d0 <__aeabi_dadd+0x3f8>
 8001264:	0032      	movs	r2, r6
 8001266:	2700      	movs	r7, #0
 8001268:	2300      	movs	r3, #0
 800126a:	e74c      	b.n	8001106 <__aeabi_dadd+0x12e>
 800126c:	0742      	lsls	r2, r0, #29
 800126e:	08db      	lsrs	r3, r3, #3
 8001270:	4313      	orrs	r3, r2
 8001272:	08c0      	lsrs	r0, r0, #3
 8001274:	001a      	movs	r2, r3
 8001276:	4302      	orrs	r2, r0
 8001278:	d100      	bne.n	800127c <__aeabi_dadd+0x2a4>
 800127a:	e1e1      	b.n	8001640 <__aeabi_dadd+0x668>
 800127c:	2780      	movs	r7, #128	; 0x80
 800127e:	033f      	lsls	r7, r7, #12
 8001280:	4307      	orrs	r7, r0
 8001282:	033f      	lsls	r7, r7, #12
 8001284:	4a2e      	ldr	r2, [pc, #184]	; (8001340 <__aeabi_dadd+0x368>)
 8001286:	0b3f      	lsrs	r7, r7, #12
 8001288:	e73d      	b.n	8001106 <__aeabi_dadd+0x12e>
 800128a:	0020      	movs	r0, r4
 800128c:	f001 fd12 	bl	8002cb4 <__clzsi2>
 8001290:	0001      	movs	r1, r0
 8001292:	3118      	adds	r1, #24
 8001294:	291f      	cmp	r1, #31
 8001296:	dc00      	bgt.n	800129a <__aeabi_dadd+0x2c2>
 8001298:	e6fc      	b.n	8001094 <__aeabi_dadd+0xbc>
 800129a:	3808      	subs	r0, #8
 800129c:	4084      	lsls	r4, r0
 800129e:	0027      	movs	r7, r4
 80012a0:	2400      	movs	r4, #0
 80012a2:	42b1      	cmp	r1, r6
 80012a4:	db00      	blt.n	80012a8 <__aeabi_dadd+0x2d0>
 80012a6:	e6ff      	b.n	80010a8 <__aeabi_dadd+0xd0>
 80012a8:	4a26      	ldr	r2, [pc, #152]	; (8001344 <__aeabi_dadd+0x36c>)
 80012aa:	1a76      	subs	r6, r6, r1
 80012ac:	4017      	ands	r7, r2
 80012ae:	e70d      	b.n	80010cc <__aeabi_dadd+0xf4>
 80012b0:	2a00      	cmp	r2, #0
 80012b2:	d02f      	beq.n	8001314 <__aeabi_dadd+0x33c>
 80012b4:	464a      	mov	r2, r9
 80012b6:	1b92      	subs	r2, r2, r6
 80012b8:	4694      	mov	ip, r2
 80012ba:	2e00      	cmp	r6, #0
 80012bc:	d100      	bne.n	80012c0 <__aeabi_dadd+0x2e8>
 80012be:	e0ad      	b.n	800141c <__aeabi_dadd+0x444>
 80012c0:	4a1f      	ldr	r2, [pc, #124]	; (8001340 <__aeabi_dadd+0x368>)
 80012c2:	4591      	cmp	r9, r2
 80012c4:	d100      	bne.n	80012c8 <__aeabi_dadd+0x2f0>
 80012c6:	e10f      	b.n	80014e8 <__aeabi_dadd+0x510>
 80012c8:	2280      	movs	r2, #128	; 0x80
 80012ca:	0412      	lsls	r2, r2, #16
 80012cc:	4310      	orrs	r0, r2
 80012ce:	4662      	mov	r2, ip
 80012d0:	2a38      	cmp	r2, #56	; 0x38
 80012d2:	dd00      	ble.n	80012d6 <__aeabi_dadd+0x2fe>
 80012d4:	e10f      	b.n	80014f6 <__aeabi_dadd+0x51e>
 80012d6:	2a1f      	cmp	r2, #31
 80012d8:	dd00      	ble.n	80012dc <__aeabi_dadd+0x304>
 80012da:	e180      	b.n	80015de <__aeabi_dadd+0x606>
 80012dc:	4664      	mov	r4, ip
 80012de:	2220      	movs	r2, #32
 80012e0:	001e      	movs	r6, r3
 80012e2:	1b12      	subs	r2, r2, r4
 80012e4:	4667      	mov	r7, ip
 80012e6:	0004      	movs	r4, r0
 80012e8:	4093      	lsls	r3, r2
 80012ea:	4094      	lsls	r4, r2
 80012ec:	40fe      	lsrs	r6, r7
 80012ee:	1e5a      	subs	r2, r3, #1
 80012f0:	4193      	sbcs	r3, r2
 80012f2:	40f8      	lsrs	r0, r7
 80012f4:	4334      	orrs	r4, r6
 80012f6:	431c      	orrs	r4, r3
 80012f8:	4480      	add	r8, r0
 80012fa:	1864      	adds	r4, r4, r1
 80012fc:	428c      	cmp	r4, r1
 80012fe:	41bf      	sbcs	r7, r7
 8001300:	427f      	negs	r7, r7
 8001302:	464e      	mov	r6, r9
 8001304:	4447      	add	r7, r8
 8001306:	e7a6      	b.n	8001256 <__aeabi_dadd+0x27e>
 8001308:	4642      	mov	r2, r8
 800130a:	430a      	orrs	r2, r1
 800130c:	0011      	movs	r1, r2
 800130e:	1e4a      	subs	r2, r1, #1
 8001310:	4191      	sbcs	r1, r2
 8001312:	e6ad      	b.n	8001070 <__aeabi_dadd+0x98>
 8001314:	4c0c      	ldr	r4, [pc, #48]	; (8001348 <__aeabi_dadd+0x370>)
 8001316:	1c72      	adds	r2, r6, #1
 8001318:	4222      	tst	r2, r4
 800131a:	d000      	beq.n	800131e <__aeabi_dadd+0x346>
 800131c:	e0a1      	b.n	8001462 <__aeabi_dadd+0x48a>
 800131e:	0002      	movs	r2, r0
 8001320:	431a      	orrs	r2, r3
 8001322:	2e00      	cmp	r6, #0
 8001324:	d000      	beq.n	8001328 <__aeabi_dadd+0x350>
 8001326:	e0fa      	b.n	800151e <__aeabi_dadd+0x546>
 8001328:	2a00      	cmp	r2, #0
 800132a:	d100      	bne.n	800132e <__aeabi_dadd+0x356>
 800132c:	e145      	b.n	80015ba <__aeabi_dadd+0x5e2>
 800132e:	003a      	movs	r2, r7
 8001330:	430a      	orrs	r2, r1
 8001332:	d000      	beq.n	8001336 <__aeabi_dadd+0x35e>
 8001334:	e146      	b.n	80015c4 <__aeabi_dadd+0x5ec>
 8001336:	0742      	lsls	r2, r0, #29
 8001338:	08db      	lsrs	r3, r3, #3
 800133a:	4313      	orrs	r3, r2
 800133c:	08c0      	lsrs	r0, r0, #3
 800133e:	e77b      	b.n	8001238 <__aeabi_dadd+0x260>
 8001340:	000007ff 	.word	0x000007ff
 8001344:	ff7fffff 	.word	0xff7fffff
 8001348:	000007fe 	.word	0x000007fe
 800134c:	4647      	mov	r7, r8
 800134e:	1a5c      	subs	r4, r3, r1
 8001350:	1bc2      	subs	r2, r0, r7
 8001352:	42a3      	cmp	r3, r4
 8001354:	41bf      	sbcs	r7, r7
 8001356:	427f      	negs	r7, r7
 8001358:	46b9      	mov	r9, r7
 800135a:	0017      	movs	r7, r2
 800135c:	464a      	mov	r2, r9
 800135e:	1abf      	subs	r7, r7, r2
 8001360:	023a      	lsls	r2, r7, #8
 8001362:	d500      	bpl.n	8001366 <__aeabi_dadd+0x38e>
 8001364:	e08d      	b.n	8001482 <__aeabi_dadd+0x4aa>
 8001366:	0023      	movs	r3, r4
 8001368:	433b      	orrs	r3, r7
 800136a:	d000      	beq.n	800136e <__aeabi_dadd+0x396>
 800136c:	e68a      	b.n	8001084 <__aeabi_dadd+0xac>
 800136e:	2000      	movs	r0, #0
 8001370:	2500      	movs	r5, #0
 8001372:	e761      	b.n	8001238 <__aeabi_dadd+0x260>
 8001374:	4cb4      	ldr	r4, [pc, #720]	; (8001648 <__aeabi_dadd+0x670>)
 8001376:	45a1      	cmp	r9, r4
 8001378:	d100      	bne.n	800137c <__aeabi_dadd+0x3a4>
 800137a:	e0ad      	b.n	80014d8 <__aeabi_dadd+0x500>
 800137c:	2480      	movs	r4, #128	; 0x80
 800137e:	0424      	lsls	r4, r4, #16
 8001380:	4320      	orrs	r0, r4
 8001382:	4664      	mov	r4, ip
 8001384:	2c38      	cmp	r4, #56	; 0x38
 8001386:	dc3d      	bgt.n	8001404 <__aeabi_dadd+0x42c>
 8001388:	4662      	mov	r2, ip
 800138a:	2c1f      	cmp	r4, #31
 800138c:	dd00      	ble.n	8001390 <__aeabi_dadd+0x3b8>
 800138e:	e0b7      	b.n	8001500 <__aeabi_dadd+0x528>
 8001390:	2520      	movs	r5, #32
 8001392:	001e      	movs	r6, r3
 8001394:	1b2d      	subs	r5, r5, r4
 8001396:	0004      	movs	r4, r0
 8001398:	40ab      	lsls	r3, r5
 800139a:	40ac      	lsls	r4, r5
 800139c:	40d6      	lsrs	r6, r2
 800139e:	40d0      	lsrs	r0, r2
 80013a0:	4642      	mov	r2, r8
 80013a2:	1e5d      	subs	r5, r3, #1
 80013a4:	41ab      	sbcs	r3, r5
 80013a6:	4334      	orrs	r4, r6
 80013a8:	1a12      	subs	r2, r2, r0
 80013aa:	4690      	mov	r8, r2
 80013ac:	4323      	orrs	r3, r4
 80013ae:	e02c      	b.n	800140a <__aeabi_dadd+0x432>
 80013b0:	0742      	lsls	r2, r0, #29
 80013b2:	08db      	lsrs	r3, r3, #3
 80013b4:	4313      	orrs	r3, r2
 80013b6:	08c0      	lsrs	r0, r0, #3
 80013b8:	e73b      	b.n	8001232 <__aeabi_dadd+0x25a>
 80013ba:	185c      	adds	r4, r3, r1
 80013bc:	429c      	cmp	r4, r3
 80013be:	419b      	sbcs	r3, r3
 80013c0:	4440      	add	r0, r8
 80013c2:	425b      	negs	r3, r3
 80013c4:	18c7      	adds	r7, r0, r3
 80013c6:	2601      	movs	r6, #1
 80013c8:	023b      	lsls	r3, r7, #8
 80013ca:	d400      	bmi.n	80013ce <__aeabi_dadd+0x3f6>
 80013cc:	e729      	b.n	8001222 <__aeabi_dadd+0x24a>
 80013ce:	2602      	movs	r6, #2
 80013d0:	4a9e      	ldr	r2, [pc, #632]	; (800164c <__aeabi_dadd+0x674>)
 80013d2:	0863      	lsrs	r3, r4, #1
 80013d4:	4017      	ands	r7, r2
 80013d6:	2201      	movs	r2, #1
 80013d8:	4014      	ands	r4, r2
 80013da:	431c      	orrs	r4, r3
 80013dc:	07fb      	lsls	r3, r7, #31
 80013de:	431c      	orrs	r4, r3
 80013e0:	087f      	lsrs	r7, r7, #1
 80013e2:	e673      	b.n	80010cc <__aeabi_dadd+0xf4>
 80013e4:	4644      	mov	r4, r8
 80013e6:	3a20      	subs	r2, #32
 80013e8:	40d4      	lsrs	r4, r2
 80013ea:	4662      	mov	r2, ip
 80013ec:	2a20      	cmp	r2, #32
 80013ee:	d005      	beq.n	80013fc <__aeabi_dadd+0x424>
 80013f0:	4667      	mov	r7, ip
 80013f2:	2240      	movs	r2, #64	; 0x40
 80013f4:	1bd2      	subs	r2, r2, r7
 80013f6:	4647      	mov	r7, r8
 80013f8:	4097      	lsls	r7, r2
 80013fa:	4339      	orrs	r1, r7
 80013fc:	1e4a      	subs	r2, r1, #1
 80013fe:	4191      	sbcs	r1, r2
 8001400:	4321      	orrs	r1, r4
 8001402:	e635      	b.n	8001070 <__aeabi_dadd+0x98>
 8001404:	4303      	orrs	r3, r0
 8001406:	1e58      	subs	r0, r3, #1
 8001408:	4183      	sbcs	r3, r0
 800140a:	1acc      	subs	r4, r1, r3
 800140c:	42a1      	cmp	r1, r4
 800140e:	41bf      	sbcs	r7, r7
 8001410:	4643      	mov	r3, r8
 8001412:	427f      	negs	r7, r7
 8001414:	4655      	mov	r5, sl
 8001416:	464e      	mov	r6, r9
 8001418:	1bdf      	subs	r7, r3, r7
 800141a:	e62e      	b.n	800107a <__aeabi_dadd+0xa2>
 800141c:	0002      	movs	r2, r0
 800141e:	431a      	orrs	r2, r3
 8001420:	d100      	bne.n	8001424 <__aeabi_dadd+0x44c>
 8001422:	e0bd      	b.n	80015a0 <__aeabi_dadd+0x5c8>
 8001424:	4662      	mov	r2, ip
 8001426:	4664      	mov	r4, ip
 8001428:	3a01      	subs	r2, #1
 800142a:	2c01      	cmp	r4, #1
 800142c:	d100      	bne.n	8001430 <__aeabi_dadd+0x458>
 800142e:	e0e5      	b.n	80015fc <__aeabi_dadd+0x624>
 8001430:	4c85      	ldr	r4, [pc, #532]	; (8001648 <__aeabi_dadd+0x670>)
 8001432:	45a4      	cmp	ip, r4
 8001434:	d058      	beq.n	80014e8 <__aeabi_dadd+0x510>
 8001436:	4694      	mov	ip, r2
 8001438:	e749      	b.n	80012ce <__aeabi_dadd+0x2f6>
 800143a:	4664      	mov	r4, ip
 800143c:	2220      	movs	r2, #32
 800143e:	1b12      	subs	r2, r2, r4
 8001440:	4644      	mov	r4, r8
 8001442:	4094      	lsls	r4, r2
 8001444:	000f      	movs	r7, r1
 8001446:	46a1      	mov	r9, r4
 8001448:	4664      	mov	r4, ip
 800144a:	4091      	lsls	r1, r2
 800144c:	40e7      	lsrs	r7, r4
 800144e:	464c      	mov	r4, r9
 8001450:	1e4a      	subs	r2, r1, #1
 8001452:	4191      	sbcs	r1, r2
 8001454:	433c      	orrs	r4, r7
 8001456:	4642      	mov	r2, r8
 8001458:	430c      	orrs	r4, r1
 800145a:	4661      	mov	r1, ip
 800145c:	40ca      	lsrs	r2, r1
 800145e:	1880      	adds	r0, r0, r2
 8001460:	e6f4      	b.n	800124c <__aeabi_dadd+0x274>
 8001462:	4c79      	ldr	r4, [pc, #484]	; (8001648 <__aeabi_dadd+0x670>)
 8001464:	42a2      	cmp	r2, r4
 8001466:	d100      	bne.n	800146a <__aeabi_dadd+0x492>
 8001468:	e6fd      	b.n	8001266 <__aeabi_dadd+0x28e>
 800146a:	1859      	adds	r1, r3, r1
 800146c:	4299      	cmp	r1, r3
 800146e:	419b      	sbcs	r3, r3
 8001470:	4440      	add	r0, r8
 8001472:	425f      	negs	r7, r3
 8001474:	19c7      	adds	r7, r0, r7
 8001476:	07fc      	lsls	r4, r7, #31
 8001478:	0849      	lsrs	r1, r1, #1
 800147a:	0016      	movs	r6, r2
 800147c:	430c      	orrs	r4, r1
 800147e:	087f      	lsrs	r7, r7, #1
 8001480:	e6cf      	b.n	8001222 <__aeabi_dadd+0x24a>
 8001482:	1acc      	subs	r4, r1, r3
 8001484:	42a1      	cmp	r1, r4
 8001486:	41bf      	sbcs	r7, r7
 8001488:	4643      	mov	r3, r8
 800148a:	427f      	negs	r7, r7
 800148c:	1a18      	subs	r0, r3, r0
 800148e:	4655      	mov	r5, sl
 8001490:	1bc7      	subs	r7, r0, r7
 8001492:	e5f7      	b.n	8001084 <__aeabi_dadd+0xac>
 8001494:	08c9      	lsrs	r1, r1, #3
 8001496:	077b      	lsls	r3, r7, #29
 8001498:	4655      	mov	r5, sl
 800149a:	430b      	orrs	r3, r1
 800149c:	08f8      	lsrs	r0, r7, #3
 800149e:	e6c8      	b.n	8001232 <__aeabi_dadd+0x25a>
 80014a0:	2c00      	cmp	r4, #0
 80014a2:	d000      	beq.n	80014a6 <__aeabi_dadd+0x4ce>
 80014a4:	e081      	b.n	80015aa <__aeabi_dadd+0x5d2>
 80014a6:	4643      	mov	r3, r8
 80014a8:	430b      	orrs	r3, r1
 80014aa:	d115      	bne.n	80014d8 <__aeabi_dadd+0x500>
 80014ac:	2080      	movs	r0, #128	; 0x80
 80014ae:	2500      	movs	r5, #0
 80014b0:	0300      	lsls	r0, r0, #12
 80014b2:	e6e3      	b.n	800127c <__aeabi_dadd+0x2a4>
 80014b4:	1a5c      	subs	r4, r3, r1
 80014b6:	42a3      	cmp	r3, r4
 80014b8:	419b      	sbcs	r3, r3
 80014ba:	1bc7      	subs	r7, r0, r7
 80014bc:	425b      	negs	r3, r3
 80014be:	2601      	movs	r6, #1
 80014c0:	1aff      	subs	r7, r7, r3
 80014c2:	e5da      	b.n	800107a <__aeabi_dadd+0xa2>
 80014c4:	0742      	lsls	r2, r0, #29
 80014c6:	08db      	lsrs	r3, r3, #3
 80014c8:	4313      	orrs	r3, r2
 80014ca:	08c0      	lsrs	r0, r0, #3
 80014cc:	e6d2      	b.n	8001274 <__aeabi_dadd+0x29c>
 80014ce:	0742      	lsls	r2, r0, #29
 80014d0:	08db      	lsrs	r3, r3, #3
 80014d2:	4313      	orrs	r3, r2
 80014d4:	08c0      	lsrs	r0, r0, #3
 80014d6:	e6ac      	b.n	8001232 <__aeabi_dadd+0x25a>
 80014d8:	4643      	mov	r3, r8
 80014da:	4642      	mov	r2, r8
 80014dc:	08c9      	lsrs	r1, r1, #3
 80014de:	075b      	lsls	r3, r3, #29
 80014e0:	4655      	mov	r5, sl
 80014e2:	430b      	orrs	r3, r1
 80014e4:	08d0      	lsrs	r0, r2, #3
 80014e6:	e6c5      	b.n	8001274 <__aeabi_dadd+0x29c>
 80014e8:	4643      	mov	r3, r8
 80014ea:	4642      	mov	r2, r8
 80014ec:	075b      	lsls	r3, r3, #29
 80014ee:	08c9      	lsrs	r1, r1, #3
 80014f0:	430b      	orrs	r3, r1
 80014f2:	08d0      	lsrs	r0, r2, #3
 80014f4:	e6be      	b.n	8001274 <__aeabi_dadd+0x29c>
 80014f6:	4303      	orrs	r3, r0
 80014f8:	001c      	movs	r4, r3
 80014fa:	1e63      	subs	r3, r4, #1
 80014fc:	419c      	sbcs	r4, r3
 80014fe:	e6fc      	b.n	80012fa <__aeabi_dadd+0x322>
 8001500:	0002      	movs	r2, r0
 8001502:	3c20      	subs	r4, #32
 8001504:	40e2      	lsrs	r2, r4
 8001506:	0014      	movs	r4, r2
 8001508:	4662      	mov	r2, ip
 800150a:	2a20      	cmp	r2, #32
 800150c:	d003      	beq.n	8001516 <__aeabi_dadd+0x53e>
 800150e:	2540      	movs	r5, #64	; 0x40
 8001510:	1aad      	subs	r5, r5, r2
 8001512:	40a8      	lsls	r0, r5
 8001514:	4303      	orrs	r3, r0
 8001516:	1e58      	subs	r0, r3, #1
 8001518:	4183      	sbcs	r3, r0
 800151a:	4323      	orrs	r3, r4
 800151c:	e775      	b.n	800140a <__aeabi_dadd+0x432>
 800151e:	2a00      	cmp	r2, #0
 8001520:	d0e2      	beq.n	80014e8 <__aeabi_dadd+0x510>
 8001522:	003a      	movs	r2, r7
 8001524:	430a      	orrs	r2, r1
 8001526:	d0cd      	beq.n	80014c4 <__aeabi_dadd+0x4ec>
 8001528:	0742      	lsls	r2, r0, #29
 800152a:	08db      	lsrs	r3, r3, #3
 800152c:	4313      	orrs	r3, r2
 800152e:	2280      	movs	r2, #128	; 0x80
 8001530:	08c0      	lsrs	r0, r0, #3
 8001532:	0312      	lsls	r2, r2, #12
 8001534:	4210      	tst	r0, r2
 8001536:	d006      	beq.n	8001546 <__aeabi_dadd+0x56e>
 8001538:	08fc      	lsrs	r4, r7, #3
 800153a:	4214      	tst	r4, r2
 800153c:	d103      	bne.n	8001546 <__aeabi_dadd+0x56e>
 800153e:	0020      	movs	r0, r4
 8001540:	08cb      	lsrs	r3, r1, #3
 8001542:	077a      	lsls	r2, r7, #29
 8001544:	4313      	orrs	r3, r2
 8001546:	0f5a      	lsrs	r2, r3, #29
 8001548:	00db      	lsls	r3, r3, #3
 800154a:	0752      	lsls	r2, r2, #29
 800154c:	08db      	lsrs	r3, r3, #3
 800154e:	4313      	orrs	r3, r2
 8001550:	e690      	b.n	8001274 <__aeabi_dadd+0x29c>
 8001552:	4643      	mov	r3, r8
 8001554:	430b      	orrs	r3, r1
 8001556:	d100      	bne.n	800155a <__aeabi_dadd+0x582>
 8001558:	e709      	b.n	800136e <__aeabi_dadd+0x396>
 800155a:	4643      	mov	r3, r8
 800155c:	4642      	mov	r2, r8
 800155e:	08c9      	lsrs	r1, r1, #3
 8001560:	075b      	lsls	r3, r3, #29
 8001562:	4655      	mov	r5, sl
 8001564:	430b      	orrs	r3, r1
 8001566:	08d0      	lsrs	r0, r2, #3
 8001568:	e666      	b.n	8001238 <__aeabi_dadd+0x260>
 800156a:	1acc      	subs	r4, r1, r3
 800156c:	42a1      	cmp	r1, r4
 800156e:	4189      	sbcs	r1, r1
 8001570:	1a3f      	subs	r7, r7, r0
 8001572:	4249      	negs	r1, r1
 8001574:	4655      	mov	r5, sl
 8001576:	2601      	movs	r6, #1
 8001578:	1a7f      	subs	r7, r7, r1
 800157a:	e57e      	b.n	800107a <__aeabi_dadd+0xa2>
 800157c:	4642      	mov	r2, r8
 800157e:	1a5c      	subs	r4, r3, r1
 8001580:	1a87      	subs	r7, r0, r2
 8001582:	42a3      	cmp	r3, r4
 8001584:	4192      	sbcs	r2, r2
 8001586:	4252      	negs	r2, r2
 8001588:	1abf      	subs	r7, r7, r2
 800158a:	023a      	lsls	r2, r7, #8
 800158c:	d53d      	bpl.n	800160a <__aeabi_dadd+0x632>
 800158e:	1acc      	subs	r4, r1, r3
 8001590:	42a1      	cmp	r1, r4
 8001592:	4189      	sbcs	r1, r1
 8001594:	4643      	mov	r3, r8
 8001596:	4249      	negs	r1, r1
 8001598:	1a1f      	subs	r7, r3, r0
 800159a:	4655      	mov	r5, sl
 800159c:	1a7f      	subs	r7, r7, r1
 800159e:	e595      	b.n	80010cc <__aeabi_dadd+0xf4>
 80015a0:	077b      	lsls	r3, r7, #29
 80015a2:	08c9      	lsrs	r1, r1, #3
 80015a4:	430b      	orrs	r3, r1
 80015a6:	08f8      	lsrs	r0, r7, #3
 80015a8:	e643      	b.n	8001232 <__aeabi_dadd+0x25a>
 80015aa:	4644      	mov	r4, r8
 80015ac:	08db      	lsrs	r3, r3, #3
 80015ae:	430c      	orrs	r4, r1
 80015b0:	d130      	bne.n	8001614 <__aeabi_dadd+0x63c>
 80015b2:	0742      	lsls	r2, r0, #29
 80015b4:	4313      	orrs	r3, r2
 80015b6:	08c0      	lsrs	r0, r0, #3
 80015b8:	e65c      	b.n	8001274 <__aeabi_dadd+0x29c>
 80015ba:	077b      	lsls	r3, r7, #29
 80015bc:	08c9      	lsrs	r1, r1, #3
 80015be:	430b      	orrs	r3, r1
 80015c0:	08f8      	lsrs	r0, r7, #3
 80015c2:	e639      	b.n	8001238 <__aeabi_dadd+0x260>
 80015c4:	185c      	adds	r4, r3, r1
 80015c6:	429c      	cmp	r4, r3
 80015c8:	419b      	sbcs	r3, r3
 80015ca:	4440      	add	r0, r8
 80015cc:	425b      	negs	r3, r3
 80015ce:	18c7      	adds	r7, r0, r3
 80015d0:	023b      	lsls	r3, r7, #8
 80015d2:	d400      	bmi.n	80015d6 <__aeabi_dadd+0x5fe>
 80015d4:	e625      	b.n	8001222 <__aeabi_dadd+0x24a>
 80015d6:	4b1d      	ldr	r3, [pc, #116]	; (800164c <__aeabi_dadd+0x674>)
 80015d8:	2601      	movs	r6, #1
 80015da:	401f      	ands	r7, r3
 80015dc:	e621      	b.n	8001222 <__aeabi_dadd+0x24a>
 80015de:	0004      	movs	r4, r0
 80015e0:	3a20      	subs	r2, #32
 80015e2:	40d4      	lsrs	r4, r2
 80015e4:	4662      	mov	r2, ip
 80015e6:	2a20      	cmp	r2, #32
 80015e8:	d004      	beq.n	80015f4 <__aeabi_dadd+0x61c>
 80015ea:	2240      	movs	r2, #64	; 0x40
 80015ec:	4666      	mov	r6, ip
 80015ee:	1b92      	subs	r2, r2, r6
 80015f0:	4090      	lsls	r0, r2
 80015f2:	4303      	orrs	r3, r0
 80015f4:	1e5a      	subs	r2, r3, #1
 80015f6:	4193      	sbcs	r3, r2
 80015f8:	431c      	orrs	r4, r3
 80015fa:	e67e      	b.n	80012fa <__aeabi_dadd+0x322>
 80015fc:	185c      	adds	r4, r3, r1
 80015fe:	428c      	cmp	r4, r1
 8001600:	4189      	sbcs	r1, r1
 8001602:	4440      	add	r0, r8
 8001604:	4249      	negs	r1, r1
 8001606:	1847      	adds	r7, r0, r1
 8001608:	e6dd      	b.n	80013c6 <__aeabi_dadd+0x3ee>
 800160a:	0023      	movs	r3, r4
 800160c:	433b      	orrs	r3, r7
 800160e:	d100      	bne.n	8001612 <__aeabi_dadd+0x63a>
 8001610:	e6ad      	b.n	800136e <__aeabi_dadd+0x396>
 8001612:	e606      	b.n	8001222 <__aeabi_dadd+0x24a>
 8001614:	0744      	lsls	r4, r0, #29
 8001616:	4323      	orrs	r3, r4
 8001618:	2480      	movs	r4, #128	; 0x80
 800161a:	08c0      	lsrs	r0, r0, #3
 800161c:	0324      	lsls	r4, r4, #12
 800161e:	4220      	tst	r0, r4
 8001620:	d008      	beq.n	8001634 <__aeabi_dadd+0x65c>
 8001622:	4642      	mov	r2, r8
 8001624:	08d6      	lsrs	r6, r2, #3
 8001626:	4226      	tst	r6, r4
 8001628:	d104      	bne.n	8001634 <__aeabi_dadd+0x65c>
 800162a:	4655      	mov	r5, sl
 800162c:	0030      	movs	r0, r6
 800162e:	08cb      	lsrs	r3, r1, #3
 8001630:	0751      	lsls	r1, r2, #29
 8001632:	430b      	orrs	r3, r1
 8001634:	0f5a      	lsrs	r2, r3, #29
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	08db      	lsrs	r3, r3, #3
 800163a:	0752      	lsls	r2, r2, #29
 800163c:	4313      	orrs	r3, r2
 800163e:	e619      	b.n	8001274 <__aeabi_dadd+0x29c>
 8001640:	2300      	movs	r3, #0
 8001642:	4a01      	ldr	r2, [pc, #4]	; (8001648 <__aeabi_dadd+0x670>)
 8001644:	001f      	movs	r7, r3
 8001646:	e55e      	b.n	8001106 <__aeabi_dadd+0x12e>
 8001648:	000007ff 	.word	0x000007ff
 800164c:	ff7fffff 	.word	0xff7fffff

08001650 <__aeabi_ddiv>:
 8001650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001652:	4657      	mov	r7, sl
 8001654:	464e      	mov	r6, r9
 8001656:	4645      	mov	r5, r8
 8001658:	46de      	mov	lr, fp
 800165a:	b5e0      	push	{r5, r6, r7, lr}
 800165c:	4681      	mov	r9, r0
 800165e:	0005      	movs	r5, r0
 8001660:	030c      	lsls	r4, r1, #12
 8001662:	0048      	lsls	r0, r1, #1
 8001664:	4692      	mov	sl, r2
 8001666:	001f      	movs	r7, r3
 8001668:	b085      	sub	sp, #20
 800166a:	0b24      	lsrs	r4, r4, #12
 800166c:	0d40      	lsrs	r0, r0, #21
 800166e:	0fce      	lsrs	r6, r1, #31
 8001670:	2800      	cmp	r0, #0
 8001672:	d100      	bne.n	8001676 <__aeabi_ddiv+0x26>
 8001674:	e156      	b.n	8001924 <__aeabi_ddiv+0x2d4>
 8001676:	4bd4      	ldr	r3, [pc, #848]	; (80019c8 <__aeabi_ddiv+0x378>)
 8001678:	4298      	cmp	r0, r3
 800167a:	d100      	bne.n	800167e <__aeabi_ddiv+0x2e>
 800167c:	e172      	b.n	8001964 <__aeabi_ddiv+0x314>
 800167e:	0f6b      	lsrs	r3, r5, #29
 8001680:	00e4      	lsls	r4, r4, #3
 8001682:	431c      	orrs	r4, r3
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	041b      	lsls	r3, r3, #16
 8001688:	4323      	orrs	r3, r4
 800168a:	4698      	mov	r8, r3
 800168c:	4bcf      	ldr	r3, [pc, #828]	; (80019cc <__aeabi_ddiv+0x37c>)
 800168e:	00ed      	lsls	r5, r5, #3
 8001690:	469b      	mov	fp, r3
 8001692:	2300      	movs	r3, #0
 8001694:	4699      	mov	r9, r3
 8001696:	4483      	add	fp, r0
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	033c      	lsls	r4, r7, #12
 800169c:	007b      	lsls	r3, r7, #1
 800169e:	4650      	mov	r0, sl
 80016a0:	0b24      	lsrs	r4, r4, #12
 80016a2:	0d5b      	lsrs	r3, r3, #21
 80016a4:	0fff      	lsrs	r7, r7, #31
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d100      	bne.n	80016ac <__aeabi_ddiv+0x5c>
 80016aa:	e11f      	b.n	80018ec <__aeabi_ddiv+0x29c>
 80016ac:	4ac6      	ldr	r2, [pc, #792]	; (80019c8 <__aeabi_ddiv+0x378>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d100      	bne.n	80016b4 <__aeabi_ddiv+0x64>
 80016b2:	e162      	b.n	800197a <__aeabi_ddiv+0x32a>
 80016b4:	49c5      	ldr	r1, [pc, #788]	; (80019cc <__aeabi_ddiv+0x37c>)
 80016b6:	0f42      	lsrs	r2, r0, #29
 80016b8:	468c      	mov	ip, r1
 80016ba:	00e4      	lsls	r4, r4, #3
 80016bc:	4659      	mov	r1, fp
 80016be:	4314      	orrs	r4, r2
 80016c0:	2280      	movs	r2, #128	; 0x80
 80016c2:	4463      	add	r3, ip
 80016c4:	0412      	lsls	r2, r2, #16
 80016c6:	1acb      	subs	r3, r1, r3
 80016c8:	4314      	orrs	r4, r2
 80016ca:	469b      	mov	fp, r3
 80016cc:	00c2      	lsls	r2, r0, #3
 80016ce:	2000      	movs	r0, #0
 80016d0:	0033      	movs	r3, r6
 80016d2:	407b      	eors	r3, r7
 80016d4:	469a      	mov	sl, r3
 80016d6:	464b      	mov	r3, r9
 80016d8:	2b0f      	cmp	r3, #15
 80016da:	d827      	bhi.n	800172c <__aeabi_ddiv+0xdc>
 80016dc:	49bc      	ldr	r1, [pc, #752]	; (80019d0 <__aeabi_ddiv+0x380>)
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	58cb      	ldr	r3, [r1, r3]
 80016e2:	469f      	mov	pc, r3
 80016e4:	46b2      	mov	sl, r6
 80016e6:	9b00      	ldr	r3, [sp, #0]
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d016      	beq.n	800171a <__aeabi_ddiv+0xca>
 80016ec:	2b03      	cmp	r3, #3
 80016ee:	d100      	bne.n	80016f2 <__aeabi_ddiv+0xa2>
 80016f0:	e28e      	b.n	8001c10 <__aeabi_ddiv+0x5c0>
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d000      	beq.n	80016f8 <__aeabi_ddiv+0xa8>
 80016f6:	e0d9      	b.n	80018ac <__aeabi_ddiv+0x25c>
 80016f8:	2300      	movs	r3, #0
 80016fa:	2400      	movs	r4, #0
 80016fc:	2500      	movs	r5, #0
 80016fe:	4652      	mov	r2, sl
 8001700:	051b      	lsls	r3, r3, #20
 8001702:	4323      	orrs	r3, r4
 8001704:	07d2      	lsls	r2, r2, #31
 8001706:	4313      	orrs	r3, r2
 8001708:	0028      	movs	r0, r5
 800170a:	0019      	movs	r1, r3
 800170c:	b005      	add	sp, #20
 800170e:	bcf0      	pop	{r4, r5, r6, r7}
 8001710:	46bb      	mov	fp, r7
 8001712:	46b2      	mov	sl, r6
 8001714:	46a9      	mov	r9, r5
 8001716:	46a0      	mov	r8, r4
 8001718:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800171a:	2400      	movs	r4, #0
 800171c:	2500      	movs	r5, #0
 800171e:	4baa      	ldr	r3, [pc, #680]	; (80019c8 <__aeabi_ddiv+0x378>)
 8001720:	e7ed      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001722:	46ba      	mov	sl, r7
 8001724:	46a0      	mov	r8, r4
 8001726:	0015      	movs	r5, r2
 8001728:	9000      	str	r0, [sp, #0]
 800172a:	e7dc      	b.n	80016e6 <__aeabi_ddiv+0x96>
 800172c:	4544      	cmp	r4, r8
 800172e:	d200      	bcs.n	8001732 <__aeabi_ddiv+0xe2>
 8001730:	e1c7      	b.n	8001ac2 <__aeabi_ddiv+0x472>
 8001732:	d100      	bne.n	8001736 <__aeabi_ddiv+0xe6>
 8001734:	e1c2      	b.n	8001abc <__aeabi_ddiv+0x46c>
 8001736:	2301      	movs	r3, #1
 8001738:	425b      	negs	r3, r3
 800173a:	469c      	mov	ip, r3
 800173c:	002e      	movs	r6, r5
 800173e:	4640      	mov	r0, r8
 8001740:	2500      	movs	r5, #0
 8001742:	44e3      	add	fp, ip
 8001744:	0223      	lsls	r3, r4, #8
 8001746:	0e14      	lsrs	r4, r2, #24
 8001748:	431c      	orrs	r4, r3
 800174a:	0c1b      	lsrs	r3, r3, #16
 800174c:	4699      	mov	r9, r3
 800174e:	0423      	lsls	r3, r4, #16
 8001750:	0c1f      	lsrs	r7, r3, #16
 8001752:	0212      	lsls	r2, r2, #8
 8001754:	4649      	mov	r1, r9
 8001756:	9200      	str	r2, [sp, #0]
 8001758:	9701      	str	r7, [sp, #4]
 800175a:	f7fe fd75 	bl	8000248 <__aeabi_uidivmod>
 800175e:	0002      	movs	r2, r0
 8001760:	437a      	muls	r2, r7
 8001762:	040b      	lsls	r3, r1, #16
 8001764:	0c31      	lsrs	r1, r6, #16
 8001766:	4680      	mov	r8, r0
 8001768:	4319      	orrs	r1, r3
 800176a:	428a      	cmp	r2, r1
 800176c:	d907      	bls.n	800177e <__aeabi_ddiv+0x12e>
 800176e:	2301      	movs	r3, #1
 8001770:	425b      	negs	r3, r3
 8001772:	469c      	mov	ip, r3
 8001774:	1909      	adds	r1, r1, r4
 8001776:	44e0      	add	r8, ip
 8001778:	428c      	cmp	r4, r1
 800177a:	d800      	bhi.n	800177e <__aeabi_ddiv+0x12e>
 800177c:	e207      	b.n	8001b8e <__aeabi_ddiv+0x53e>
 800177e:	1a88      	subs	r0, r1, r2
 8001780:	4649      	mov	r1, r9
 8001782:	f7fe fd61 	bl	8000248 <__aeabi_uidivmod>
 8001786:	0409      	lsls	r1, r1, #16
 8001788:	468c      	mov	ip, r1
 800178a:	0431      	lsls	r1, r6, #16
 800178c:	4666      	mov	r6, ip
 800178e:	9a01      	ldr	r2, [sp, #4]
 8001790:	0c09      	lsrs	r1, r1, #16
 8001792:	4342      	muls	r2, r0
 8001794:	0003      	movs	r3, r0
 8001796:	4331      	orrs	r1, r6
 8001798:	428a      	cmp	r2, r1
 800179a:	d904      	bls.n	80017a6 <__aeabi_ddiv+0x156>
 800179c:	1909      	adds	r1, r1, r4
 800179e:	3b01      	subs	r3, #1
 80017a0:	428c      	cmp	r4, r1
 80017a2:	d800      	bhi.n	80017a6 <__aeabi_ddiv+0x156>
 80017a4:	e1ed      	b.n	8001b82 <__aeabi_ddiv+0x532>
 80017a6:	1a88      	subs	r0, r1, r2
 80017a8:	4642      	mov	r2, r8
 80017aa:	0412      	lsls	r2, r2, #16
 80017ac:	431a      	orrs	r2, r3
 80017ae:	4690      	mov	r8, r2
 80017b0:	4641      	mov	r1, r8
 80017b2:	9b00      	ldr	r3, [sp, #0]
 80017b4:	040e      	lsls	r6, r1, #16
 80017b6:	0c1b      	lsrs	r3, r3, #16
 80017b8:	001f      	movs	r7, r3
 80017ba:	9302      	str	r3, [sp, #8]
 80017bc:	9b00      	ldr	r3, [sp, #0]
 80017be:	0c36      	lsrs	r6, r6, #16
 80017c0:	041b      	lsls	r3, r3, #16
 80017c2:	0c19      	lsrs	r1, r3, #16
 80017c4:	000b      	movs	r3, r1
 80017c6:	4373      	muls	r3, r6
 80017c8:	0c12      	lsrs	r2, r2, #16
 80017ca:	437e      	muls	r6, r7
 80017cc:	9103      	str	r1, [sp, #12]
 80017ce:	4351      	muls	r1, r2
 80017d0:	437a      	muls	r2, r7
 80017d2:	0c1f      	lsrs	r7, r3, #16
 80017d4:	46bc      	mov	ip, r7
 80017d6:	1876      	adds	r6, r6, r1
 80017d8:	4466      	add	r6, ip
 80017da:	42b1      	cmp	r1, r6
 80017dc:	d903      	bls.n	80017e6 <__aeabi_ddiv+0x196>
 80017de:	2180      	movs	r1, #128	; 0x80
 80017e0:	0249      	lsls	r1, r1, #9
 80017e2:	468c      	mov	ip, r1
 80017e4:	4462      	add	r2, ip
 80017e6:	0c31      	lsrs	r1, r6, #16
 80017e8:	188a      	adds	r2, r1, r2
 80017ea:	0431      	lsls	r1, r6, #16
 80017ec:	041e      	lsls	r6, r3, #16
 80017ee:	0c36      	lsrs	r6, r6, #16
 80017f0:	198e      	adds	r6, r1, r6
 80017f2:	4290      	cmp	r0, r2
 80017f4:	d302      	bcc.n	80017fc <__aeabi_ddiv+0x1ac>
 80017f6:	d112      	bne.n	800181e <__aeabi_ddiv+0x1ce>
 80017f8:	42b5      	cmp	r5, r6
 80017fa:	d210      	bcs.n	800181e <__aeabi_ddiv+0x1ce>
 80017fc:	4643      	mov	r3, r8
 80017fe:	1e59      	subs	r1, r3, #1
 8001800:	9b00      	ldr	r3, [sp, #0]
 8001802:	469c      	mov	ip, r3
 8001804:	4465      	add	r5, ip
 8001806:	001f      	movs	r7, r3
 8001808:	429d      	cmp	r5, r3
 800180a:	419b      	sbcs	r3, r3
 800180c:	425b      	negs	r3, r3
 800180e:	191b      	adds	r3, r3, r4
 8001810:	18c0      	adds	r0, r0, r3
 8001812:	4284      	cmp	r4, r0
 8001814:	d200      	bcs.n	8001818 <__aeabi_ddiv+0x1c8>
 8001816:	e1a0      	b.n	8001b5a <__aeabi_ddiv+0x50a>
 8001818:	d100      	bne.n	800181c <__aeabi_ddiv+0x1cc>
 800181a:	e19b      	b.n	8001b54 <__aeabi_ddiv+0x504>
 800181c:	4688      	mov	r8, r1
 800181e:	1bae      	subs	r6, r5, r6
 8001820:	42b5      	cmp	r5, r6
 8001822:	41ad      	sbcs	r5, r5
 8001824:	1a80      	subs	r0, r0, r2
 8001826:	426d      	negs	r5, r5
 8001828:	1b40      	subs	r0, r0, r5
 800182a:	4284      	cmp	r4, r0
 800182c:	d100      	bne.n	8001830 <__aeabi_ddiv+0x1e0>
 800182e:	e1d5      	b.n	8001bdc <__aeabi_ddiv+0x58c>
 8001830:	4649      	mov	r1, r9
 8001832:	f7fe fd09 	bl	8000248 <__aeabi_uidivmod>
 8001836:	9a01      	ldr	r2, [sp, #4]
 8001838:	040b      	lsls	r3, r1, #16
 800183a:	4342      	muls	r2, r0
 800183c:	0c31      	lsrs	r1, r6, #16
 800183e:	0005      	movs	r5, r0
 8001840:	4319      	orrs	r1, r3
 8001842:	428a      	cmp	r2, r1
 8001844:	d900      	bls.n	8001848 <__aeabi_ddiv+0x1f8>
 8001846:	e16c      	b.n	8001b22 <__aeabi_ddiv+0x4d2>
 8001848:	1a88      	subs	r0, r1, r2
 800184a:	4649      	mov	r1, r9
 800184c:	f7fe fcfc 	bl	8000248 <__aeabi_uidivmod>
 8001850:	9a01      	ldr	r2, [sp, #4]
 8001852:	0436      	lsls	r6, r6, #16
 8001854:	4342      	muls	r2, r0
 8001856:	0409      	lsls	r1, r1, #16
 8001858:	0c36      	lsrs	r6, r6, #16
 800185a:	0003      	movs	r3, r0
 800185c:	430e      	orrs	r6, r1
 800185e:	42b2      	cmp	r2, r6
 8001860:	d900      	bls.n	8001864 <__aeabi_ddiv+0x214>
 8001862:	e153      	b.n	8001b0c <__aeabi_ddiv+0x4bc>
 8001864:	9803      	ldr	r0, [sp, #12]
 8001866:	1ab6      	subs	r6, r6, r2
 8001868:	0002      	movs	r2, r0
 800186a:	042d      	lsls	r5, r5, #16
 800186c:	431d      	orrs	r5, r3
 800186e:	9f02      	ldr	r7, [sp, #8]
 8001870:	042b      	lsls	r3, r5, #16
 8001872:	0c1b      	lsrs	r3, r3, #16
 8001874:	435a      	muls	r2, r3
 8001876:	437b      	muls	r3, r7
 8001878:	469c      	mov	ip, r3
 800187a:	0c29      	lsrs	r1, r5, #16
 800187c:	4348      	muls	r0, r1
 800187e:	0c13      	lsrs	r3, r2, #16
 8001880:	4484      	add	ip, r0
 8001882:	4463      	add	r3, ip
 8001884:	4379      	muls	r1, r7
 8001886:	4298      	cmp	r0, r3
 8001888:	d903      	bls.n	8001892 <__aeabi_ddiv+0x242>
 800188a:	2080      	movs	r0, #128	; 0x80
 800188c:	0240      	lsls	r0, r0, #9
 800188e:	4684      	mov	ip, r0
 8001890:	4461      	add	r1, ip
 8001892:	0c18      	lsrs	r0, r3, #16
 8001894:	0412      	lsls	r2, r2, #16
 8001896:	041b      	lsls	r3, r3, #16
 8001898:	0c12      	lsrs	r2, r2, #16
 800189a:	1841      	adds	r1, r0, r1
 800189c:	189b      	adds	r3, r3, r2
 800189e:	428e      	cmp	r6, r1
 80018a0:	d200      	bcs.n	80018a4 <__aeabi_ddiv+0x254>
 80018a2:	e0ff      	b.n	8001aa4 <__aeabi_ddiv+0x454>
 80018a4:	d100      	bne.n	80018a8 <__aeabi_ddiv+0x258>
 80018a6:	e0fa      	b.n	8001a9e <__aeabi_ddiv+0x44e>
 80018a8:	2301      	movs	r3, #1
 80018aa:	431d      	orrs	r5, r3
 80018ac:	4a49      	ldr	r2, [pc, #292]	; (80019d4 <__aeabi_ddiv+0x384>)
 80018ae:	445a      	add	r2, fp
 80018b0:	2a00      	cmp	r2, #0
 80018b2:	dc00      	bgt.n	80018b6 <__aeabi_ddiv+0x266>
 80018b4:	e0aa      	b.n	8001a0c <__aeabi_ddiv+0x3bc>
 80018b6:	076b      	lsls	r3, r5, #29
 80018b8:	d000      	beq.n	80018bc <__aeabi_ddiv+0x26c>
 80018ba:	e13d      	b.n	8001b38 <__aeabi_ddiv+0x4e8>
 80018bc:	08ed      	lsrs	r5, r5, #3
 80018be:	4643      	mov	r3, r8
 80018c0:	01db      	lsls	r3, r3, #7
 80018c2:	d506      	bpl.n	80018d2 <__aeabi_ddiv+0x282>
 80018c4:	4642      	mov	r2, r8
 80018c6:	4b44      	ldr	r3, [pc, #272]	; (80019d8 <__aeabi_ddiv+0x388>)
 80018c8:	401a      	ands	r2, r3
 80018ca:	4690      	mov	r8, r2
 80018cc:	2280      	movs	r2, #128	; 0x80
 80018ce:	00d2      	lsls	r2, r2, #3
 80018d0:	445a      	add	r2, fp
 80018d2:	4b42      	ldr	r3, [pc, #264]	; (80019dc <__aeabi_ddiv+0x38c>)
 80018d4:	429a      	cmp	r2, r3
 80018d6:	dd00      	ble.n	80018da <__aeabi_ddiv+0x28a>
 80018d8:	e71f      	b.n	800171a <__aeabi_ddiv+0xca>
 80018da:	4643      	mov	r3, r8
 80018dc:	075b      	lsls	r3, r3, #29
 80018de:	431d      	orrs	r5, r3
 80018e0:	4643      	mov	r3, r8
 80018e2:	0552      	lsls	r2, r2, #21
 80018e4:	025c      	lsls	r4, r3, #9
 80018e6:	0b24      	lsrs	r4, r4, #12
 80018e8:	0d53      	lsrs	r3, r2, #21
 80018ea:	e708      	b.n	80016fe <__aeabi_ddiv+0xae>
 80018ec:	4652      	mov	r2, sl
 80018ee:	4322      	orrs	r2, r4
 80018f0:	d100      	bne.n	80018f4 <__aeabi_ddiv+0x2a4>
 80018f2:	e07b      	b.n	80019ec <__aeabi_ddiv+0x39c>
 80018f4:	2c00      	cmp	r4, #0
 80018f6:	d100      	bne.n	80018fa <__aeabi_ddiv+0x2aa>
 80018f8:	e0fa      	b.n	8001af0 <__aeabi_ddiv+0x4a0>
 80018fa:	0020      	movs	r0, r4
 80018fc:	f001 f9da 	bl	8002cb4 <__clzsi2>
 8001900:	0002      	movs	r2, r0
 8001902:	3a0b      	subs	r2, #11
 8001904:	231d      	movs	r3, #29
 8001906:	0001      	movs	r1, r0
 8001908:	1a9b      	subs	r3, r3, r2
 800190a:	4652      	mov	r2, sl
 800190c:	3908      	subs	r1, #8
 800190e:	40da      	lsrs	r2, r3
 8001910:	408c      	lsls	r4, r1
 8001912:	4314      	orrs	r4, r2
 8001914:	4652      	mov	r2, sl
 8001916:	408a      	lsls	r2, r1
 8001918:	4b31      	ldr	r3, [pc, #196]	; (80019e0 <__aeabi_ddiv+0x390>)
 800191a:	4458      	add	r0, fp
 800191c:	469b      	mov	fp, r3
 800191e:	4483      	add	fp, r0
 8001920:	2000      	movs	r0, #0
 8001922:	e6d5      	b.n	80016d0 <__aeabi_ddiv+0x80>
 8001924:	464b      	mov	r3, r9
 8001926:	4323      	orrs	r3, r4
 8001928:	4698      	mov	r8, r3
 800192a:	d044      	beq.n	80019b6 <__aeabi_ddiv+0x366>
 800192c:	2c00      	cmp	r4, #0
 800192e:	d100      	bne.n	8001932 <__aeabi_ddiv+0x2e2>
 8001930:	e0ce      	b.n	8001ad0 <__aeabi_ddiv+0x480>
 8001932:	0020      	movs	r0, r4
 8001934:	f001 f9be 	bl	8002cb4 <__clzsi2>
 8001938:	0001      	movs	r1, r0
 800193a:	0002      	movs	r2, r0
 800193c:	390b      	subs	r1, #11
 800193e:	231d      	movs	r3, #29
 8001940:	1a5b      	subs	r3, r3, r1
 8001942:	4649      	mov	r1, r9
 8001944:	0010      	movs	r0, r2
 8001946:	40d9      	lsrs	r1, r3
 8001948:	3808      	subs	r0, #8
 800194a:	4084      	lsls	r4, r0
 800194c:	000b      	movs	r3, r1
 800194e:	464d      	mov	r5, r9
 8001950:	4323      	orrs	r3, r4
 8001952:	4698      	mov	r8, r3
 8001954:	4085      	lsls	r5, r0
 8001956:	4823      	ldr	r0, [pc, #140]	; (80019e4 <__aeabi_ddiv+0x394>)
 8001958:	1a83      	subs	r3, r0, r2
 800195a:	469b      	mov	fp, r3
 800195c:	2300      	movs	r3, #0
 800195e:	4699      	mov	r9, r3
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	e69a      	b.n	800169a <__aeabi_ddiv+0x4a>
 8001964:	464b      	mov	r3, r9
 8001966:	4323      	orrs	r3, r4
 8001968:	4698      	mov	r8, r3
 800196a:	d11d      	bne.n	80019a8 <__aeabi_ddiv+0x358>
 800196c:	2308      	movs	r3, #8
 800196e:	4699      	mov	r9, r3
 8001970:	3b06      	subs	r3, #6
 8001972:	2500      	movs	r5, #0
 8001974:	4683      	mov	fp, r0
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	e68f      	b.n	800169a <__aeabi_ddiv+0x4a>
 800197a:	4652      	mov	r2, sl
 800197c:	4322      	orrs	r2, r4
 800197e:	d109      	bne.n	8001994 <__aeabi_ddiv+0x344>
 8001980:	2302      	movs	r3, #2
 8001982:	4649      	mov	r1, r9
 8001984:	4319      	orrs	r1, r3
 8001986:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <__aeabi_ddiv+0x398>)
 8001988:	4689      	mov	r9, r1
 800198a:	469c      	mov	ip, r3
 800198c:	2400      	movs	r4, #0
 800198e:	2002      	movs	r0, #2
 8001990:	44e3      	add	fp, ip
 8001992:	e69d      	b.n	80016d0 <__aeabi_ddiv+0x80>
 8001994:	2303      	movs	r3, #3
 8001996:	464a      	mov	r2, r9
 8001998:	431a      	orrs	r2, r3
 800199a:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <__aeabi_ddiv+0x398>)
 800199c:	4691      	mov	r9, r2
 800199e:	469c      	mov	ip, r3
 80019a0:	4652      	mov	r2, sl
 80019a2:	2003      	movs	r0, #3
 80019a4:	44e3      	add	fp, ip
 80019a6:	e693      	b.n	80016d0 <__aeabi_ddiv+0x80>
 80019a8:	230c      	movs	r3, #12
 80019aa:	4699      	mov	r9, r3
 80019ac:	3b09      	subs	r3, #9
 80019ae:	46a0      	mov	r8, r4
 80019b0:	4683      	mov	fp, r0
 80019b2:	9300      	str	r3, [sp, #0]
 80019b4:	e671      	b.n	800169a <__aeabi_ddiv+0x4a>
 80019b6:	2304      	movs	r3, #4
 80019b8:	4699      	mov	r9, r3
 80019ba:	2300      	movs	r3, #0
 80019bc:	469b      	mov	fp, r3
 80019be:	3301      	adds	r3, #1
 80019c0:	2500      	movs	r5, #0
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	e669      	b.n	800169a <__aeabi_ddiv+0x4a>
 80019c6:	46c0      	nop			; (mov r8, r8)
 80019c8:	000007ff 	.word	0x000007ff
 80019cc:	fffffc01 	.word	0xfffffc01
 80019d0:	0800b508 	.word	0x0800b508
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	000003f3 	.word	0x000003f3
 80019e4:	fffffc0d 	.word	0xfffffc0d
 80019e8:	fffff801 	.word	0xfffff801
 80019ec:	4649      	mov	r1, r9
 80019ee:	2301      	movs	r3, #1
 80019f0:	4319      	orrs	r1, r3
 80019f2:	4689      	mov	r9, r1
 80019f4:	2400      	movs	r4, #0
 80019f6:	2001      	movs	r0, #1
 80019f8:	e66a      	b.n	80016d0 <__aeabi_ddiv+0x80>
 80019fa:	2300      	movs	r3, #0
 80019fc:	2480      	movs	r4, #128	; 0x80
 80019fe:	469a      	mov	sl, r3
 8001a00:	2500      	movs	r5, #0
 8001a02:	4b8a      	ldr	r3, [pc, #552]	; (8001c2c <__aeabi_ddiv+0x5dc>)
 8001a04:	0324      	lsls	r4, r4, #12
 8001a06:	e67a      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001a08:	2501      	movs	r5, #1
 8001a0a:	426d      	negs	r5, r5
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	1a9b      	subs	r3, r3, r2
 8001a10:	2b38      	cmp	r3, #56	; 0x38
 8001a12:	dd00      	ble.n	8001a16 <__aeabi_ddiv+0x3c6>
 8001a14:	e670      	b.n	80016f8 <__aeabi_ddiv+0xa8>
 8001a16:	2b1f      	cmp	r3, #31
 8001a18:	dc00      	bgt.n	8001a1c <__aeabi_ddiv+0x3cc>
 8001a1a:	e0bf      	b.n	8001b9c <__aeabi_ddiv+0x54c>
 8001a1c:	211f      	movs	r1, #31
 8001a1e:	4249      	negs	r1, r1
 8001a20:	1a8a      	subs	r2, r1, r2
 8001a22:	4641      	mov	r1, r8
 8001a24:	40d1      	lsrs	r1, r2
 8001a26:	000a      	movs	r2, r1
 8001a28:	2b20      	cmp	r3, #32
 8001a2a:	d004      	beq.n	8001a36 <__aeabi_ddiv+0x3e6>
 8001a2c:	4641      	mov	r1, r8
 8001a2e:	4b80      	ldr	r3, [pc, #512]	; (8001c30 <__aeabi_ddiv+0x5e0>)
 8001a30:	445b      	add	r3, fp
 8001a32:	4099      	lsls	r1, r3
 8001a34:	430d      	orrs	r5, r1
 8001a36:	1e6b      	subs	r3, r5, #1
 8001a38:	419d      	sbcs	r5, r3
 8001a3a:	2307      	movs	r3, #7
 8001a3c:	432a      	orrs	r2, r5
 8001a3e:	001d      	movs	r5, r3
 8001a40:	2400      	movs	r4, #0
 8001a42:	4015      	ands	r5, r2
 8001a44:	4213      	tst	r3, r2
 8001a46:	d100      	bne.n	8001a4a <__aeabi_ddiv+0x3fa>
 8001a48:	e0d4      	b.n	8001bf4 <__aeabi_ddiv+0x5a4>
 8001a4a:	210f      	movs	r1, #15
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	4011      	ands	r1, r2
 8001a50:	2904      	cmp	r1, #4
 8001a52:	d100      	bne.n	8001a56 <__aeabi_ddiv+0x406>
 8001a54:	e0cb      	b.n	8001bee <__aeabi_ddiv+0x59e>
 8001a56:	1d11      	adds	r1, r2, #4
 8001a58:	4291      	cmp	r1, r2
 8001a5a:	4192      	sbcs	r2, r2
 8001a5c:	4252      	negs	r2, r2
 8001a5e:	189b      	adds	r3, r3, r2
 8001a60:	000a      	movs	r2, r1
 8001a62:	0219      	lsls	r1, r3, #8
 8001a64:	d400      	bmi.n	8001a68 <__aeabi_ddiv+0x418>
 8001a66:	e0c2      	b.n	8001bee <__aeabi_ddiv+0x59e>
 8001a68:	2301      	movs	r3, #1
 8001a6a:	2400      	movs	r4, #0
 8001a6c:	2500      	movs	r5, #0
 8001a6e:	e646      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001a70:	2380      	movs	r3, #128	; 0x80
 8001a72:	4641      	mov	r1, r8
 8001a74:	031b      	lsls	r3, r3, #12
 8001a76:	4219      	tst	r1, r3
 8001a78:	d008      	beq.n	8001a8c <__aeabi_ddiv+0x43c>
 8001a7a:	421c      	tst	r4, r3
 8001a7c:	d106      	bne.n	8001a8c <__aeabi_ddiv+0x43c>
 8001a7e:	431c      	orrs	r4, r3
 8001a80:	0324      	lsls	r4, r4, #12
 8001a82:	46ba      	mov	sl, r7
 8001a84:	0015      	movs	r5, r2
 8001a86:	4b69      	ldr	r3, [pc, #420]	; (8001c2c <__aeabi_ddiv+0x5dc>)
 8001a88:	0b24      	lsrs	r4, r4, #12
 8001a8a:	e638      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001a8c:	2480      	movs	r4, #128	; 0x80
 8001a8e:	4643      	mov	r3, r8
 8001a90:	0324      	lsls	r4, r4, #12
 8001a92:	431c      	orrs	r4, r3
 8001a94:	0324      	lsls	r4, r4, #12
 8001a96:	46b2      	mov	sl, r6
 8001a98:	4b64      	ldr	r3, [pc, #400]	; (8001c2c <__aeabi_ddiv+0x5dc>)
 8001a9a:	0b24      	lsrs	r4, r4, #12
 8001a9c:	e62f      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d100      	bne.n	8001aa4 <__aeabi_ddiv+0x454>
 8001aa2:	e703      	b.n	80018ac <__aeabi_ddiv+0x25c>
 8001aa4:	19a6      	adds	r6, r4, r6
 8001aa6:	1e68      	subs	r0, r5, #1
 8001aa8:	42a6      	cmp	r6, r4
 8001aaa:	d200      	bcs.n	8001aae <__aeabi_ddiv+0x45e>
 8001aac:	e08d      	b.n	8001bca <__aeabi_ddiv+0x57a>
 8001aae:	428e      	cmp	r6, r1
 8001ab0:	d200      	bcs.n	8001ab4 <__aeabi_ddiv+0x464>
 8001ab2:	e0a3      	b.n	8001bfc <__aeabi_ddiv+0x5ac>
 8001ab4:	d100      	bne.n	8001ab8 <__aeabi_ddiv+0x468>
 8001ab6:	e0b3      	b.n	8001c20 <__aeabi_ddiv+0x5d0>
 8001ab8:	0005      	movs	r5, r0
 8001aba:	e6f5      	b.n	80018a8 <__aeabi_ddiv+0x258>
 8001abc:	42aa      	cmp	r2, r5
 8001abe:	d900      	bls.n	8001ac2 <__aeabi_ddiv+0x472>
 8001ac0:	e639      	b.n	8001736 <__aeabi_ddiv+0xe6>
 8001ac2:	4643      	mov	r3, r8
 8001ac4:	07de      	lsls	r6, r3, #31
 8001ac6:	0858      	lsrs	r0, r3, #1
 8001ac8:	086b      	lsrs	r3, r5, #1
 8001aca:	431e      	orrs	r6, r3
 8001acc:	07ed      	lsls	r5, r5, #31
 8001ace:	e639      	b.n	8001744 <__aeabi_ddiv+0xf4>
 8001ad0:	4648      	mov	r0, r9
 8001ad2:	f001 f8ef 	bl	8002cb4 <__clzsi2>
 8001ad6:	0001      	movs	r1, r0
 8001ad8:	0002      	movs	r2, r0
 8001ada:	3115      	adds	r1, #21
 8001adc:	3220      	adds	r2, #32
 8001ade:	291c      	cmp	r1, #28
 8001ae0:	dc00      	bgt.n	8001ae4 <__aeabi_ddiv+0x494>
 8001ae2:	e72c      	b.n	800193e <__aeabi_ddiv+0x2ee>
 8001ae4:	464b      	mov	r3, r9
 8001ae6:	3808      	subs	r0, #8
 8001ae8:	4083      	lsls	r3, r0
 8001aea:	2500      	movs	r5, #0
 8001aec:	4698      	mov	r8, r3
 8001aee:	e732      	b.n	8001956 <__aeabi_ddiv+0x306>
 8001af0:	f001 f8e0 	bl	8002cb4 <__clzsi2>
 8001af4:	0003      	movs	r3, r0
 8001af6:	001a      	movs	r2, r3
 8001af8:	3215      	adds	r2, #21
 8001afa:	3020      	adds	r0, #32
 8001afc:	2a1c      	cmp	r2, #28
 8001afe:	dc00      	bgt.n	8001b02 <__aeabi_ddiv+0x4b2>
 8001b00:	e700      	b.n	8001904 <__aeabi_ddiv+0x2b4>
 8001b02:	4654      	mov	r4, sl
 8001b04:	3b08      	subs	r3, #8
 8001b06:	2200      	movs	r2, #0
 8001b08:	409c      	lsls	r4, r3
 8001b0a:	e705      	b.n	8001918 <__aeabi_ddiv+0x2c8>
 8001b0c:	1936      	adds	r6, r6, r4
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	42b4      	cmp	r4, r6
 8001b12:	d900      	bls.n	8001b16 <__aeabi_ddiv+0x4c6>
 8001b14:	e6a6      	b.n	8001864 <__aeabi_ddiv+0x214>
 8001b16:	42b2      	cmp	r2, r6
 8001b18:	d800      	bhi.n	8001b1c <__aeabi_ddiv+0x4cc>
 8001b1a:	e6a3      	b.n	8001864 <__aeabi_ddiv+0x214>
 8001b1c:	1e83      	subs	r3, r0, #2
 8001b1e:	1936      	adds	r6, r6, r4
 8001b20:	e6a0      	b.n	8001864 <__aeabi_ddiv+0x214>
 8001b22:	1909      	adds	r1, r1, r4
 8001b24:	3d01      	subs	r5, #1
 8001b26:	428c      	cmp	r4, r1
 8001b28:	d900      	bls.n	8001b2c <__aeabi_ddiv+0x4dc>
 8001b2a:	e68d      	b.n	8001848 <__aeabi_ddiv+0x1f8>
 8001b2c:	428a      	cmp	r2, r1
 8001b2e:	d800      	bhi.n	8001b32 <__aeabi_ddiv+0x4e2>
 8001b30:	e68a      	b.n	8001848 <__aeabi_ddiv+0x1f8>
 8001b32:	1e85      	subs	r5, r0, #2
 8001b34:	1909      	adds	r1, r1, r4
 8001b36:	e687      	b.n	8001848 <__aeabi_ddiv+0x1f8>
 8001b38:	230f      	movs	r3, #15
 8001b3a:	402b      	ands	r3, r5
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d100      	bne.n	8001b42 <__aeabi_ddiv+0x4f2>
 8001b40:	e6bc      	b.n	80018bc <__aeabi_ddiv+0x26c>
 8001b42:	2305      	movs	r3, #5
 8001b44:	425b      	negs	r3, r3
 8001b46:	42ab      	cmp	r3, r5
 8001b48:	419b      	sbcs	r3, r3
 8001b4a:	3504      	adds	r5, #4
 8001b4c:	425b      	negs	r3, r3
 8001b4e:	08ed      	lsrs	r5, r5, #3
 8001b50:	4498      	add	r8, r3
 8001b52:	e6b4      	b.n	80018be <__aeabi_ddiv+0x26e>
 8001b54:	42af      	cmp	r7, r5
 8001b56:	d900      	bls.n	8001b5a <__aeabi_ddiv+0x50a>
 8001b58:	e660      	b.n	800181c <__aeabi_ddiv+0x1cc>
 8001b5a:	4282      	cmp	r2, r0
 8001b5c:	d804      	bhi.n	8001b68 <__aeabi_ddiv+0x518>
 8001b5e:	d000      	beq.n	8001b62 <__aeabi_ddiv+0x512>
 8001b60:	e65c      	b.n	800181c <__aeabi_ddiv+0x1cc>
 8001b62:	42ae      	cmp	r6, r5
 8001b64:	d800      	bhi.n	8001b68 <__aeabi_ddiv+0x518>
 8001b66:	e659      	b.n	800181c <__aeabi_ddiv+0x1cc>
 8001b68:	2302      	movs	r3, #2
 8001b6a:	425b      	negs	r3, r3
 8001b6c:	469c      	mov	ip, r3
 8001b6e:	9b00      	ldr	r3, [sp, #0]
 8001b70:	44e0      	add	r8, ip
 8001b72:	469c      	mov	ip, r3
 8001b74:	4465      	add	r5, ip
 8001b76:	429d      	cmp	r5, r3
 8001b78:	419b      	sbcs	r3, r3
 8001b7a:	425b      	negs	r3, r3
 8001b7c:	191b      	adds	r3, r3, r4
 8001b7e:	18c0      	adds	r0, r0, r3
 8001b80:	e64d      	b.n	800181e <__aeabi_ddiv+0x1ce>
 8001b82:	428a      	cmp	r2, r1
 8001b84:	d800      	bhi.n	8001b88 <__aeabi_ddiv+0x538>
 8001b86:	e60e      	b.n	80017a6 <__aeabi_ddiv+0x156>
 8001b88:	1e83      	subs	r3, r0, #2
 8001b8a:	1909      	adds	r1, r1, r4
 8001b8c:	e60b      	b.n	80017a6 <__aeabi_ddiv+0x156>
 8001b8e:	428a      	cmp	r2, r1
 8001b90:	d800      	bhi.n	8001b94 <__aeabi_ddiv+0x544>
 8001b92:	e5f4      	b.n	800177e <__aeabi_ddiv+0x12e>
 8001b94:	1e83      	subs	r3, r0, #2
 8001b96:	4698      	mov	r8, r3
 8001b98:	1909      	adds	r1, r1, r4
 8001b9a:	e5f0      	b.n	800177e <__aeabi_ddiv+0x12e>
 8001b9c:	4925      	ldr	r1, [pc, #148]	; (8001c34 <__aeabi_ddiv+0x5e4>)
 8001b9e:	0028      	movs	r0, r5
 8001ba0:	4459      	add	r1, fp
 8001ba2:	408d      	lsls	r5, r1
 8001ba4:	4642      	mov	r2, r8
 8001ba6:	408a      	lsls	r2, r1
 8001ba8:	1e69      	subs	r1, r5, #1
 8001baa:	418d      	sbcs	r5, r1
 8001bac:	4641      	mov	r1, r8
 8001bae:	40d8      	lsrs	r0, r3
 8001bb0:	40d9      	lsrs	r1, r3
 8001bb2:	4302      	orrs	r2, r0
 8001bb4:	432a      	orrs	r2, r5
 8001bb6:	000b      	movs	r3, r1
 8001bb8:	0751      	lsls	r1, r2, #29
 8001bba:	d100      	bne.n	8001bbe <__aeabi_ddiv+0x56e>
 8001bbc:	e751      	b.n	8001a62 <__aeabi_ddiv+0x412>
 8001bbe:	210f      	movs	r1, #15
 8001bc0:	4011      	ands	r1, r2
 8001bc2:	2904      	cmp	r1, #4
 8001bc4:	d000      	beq.n	8001bc8 <__aeabi_ddiv+0x578>
 8001bc6:	e746      	b.n	8001a56 <__aeabi_ddiv+0x406>
 8001bc8:	e74b      	b.n	8001a62 <__aeabi_ddiv+0x412>
 8001bca:	0005      	movs	r5, r0
 8001bcc:	428e      	cmp	r6, r1
 8001bce:	d000      	beq.n	8001bd2 <__aeabi_ddiv+0x582>
 8001bd0:	e66a      	b.n	80018a8 <__aeabi_ddiv+0x258>
 8001bd2:	9a00      	ldr	r2, [sp, #0]
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d000      	beq.n	8001bda <__aeabi_ddiv+0x58a>
 8001bd8:	e666      	b.n	80018a8 <__aeabi_ddiv+0x258>
 8001bda:	e667      	b.n	80018ac <__aeabi_ddiv+0x25c>
 8001bdc:	4a16      	ldr	r2, [pc, #88]	; (8001c38 <__aeabi_ddiv+0x5e8>)
 8001bde:	445a      	add	r2, fp
 8001be0:	2a00      	cmp	r2, #0
 8001be2:	dc00      	bgt.n	8001be6 <__aeabi_ddiv+0x596>
 8001be4:	e710      	b.n	8001a08 <__aeabi_ddiv+0x3b8>
 8001be6:	2301      	movs	r3, #1
 8001be8:	2500      	movs	r5, #0
 8001bea:	4498      	add	r8, r3
 8001bec:	e667      	b.n	80018be <__aeabi_ddiv+0x26e>
 8001bee:	075d      	lsls	r5, r3, #29
 8001bf0:	025b      	lsls	r3, r3, #9
 8001bf2:	0b1c      	lsrs	r4, r3, #12
 8001bf4:	08d2      	lsrs	r2, r2, #3
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	4315      	orrs	r5, r2
 8001bfa:	e580      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001bfc:	9800      	ldr	r0, [sp, #0]
 8001bfe:	3d02      	subs	r5, #2
 8001c00:	0042      	lsls	r2, r0, #1
 8001c02:	4282      	cmp	r2, r0
 8001c04:	41bf      	sbcs	r7, r7
 8001c06:	427f      	negs	r7, r7
 8001c08:	193c      	adds	r4, r7, r4
 8001c0a:	1936      	adds	r6, r6, r4
 8001c0c:	9200      	str	r2, [sp, #0]
 8001c0e:	e7dd      	b.n	8001bcc <__aeabi_ddiv+0x57c>
 8001c10:	2480      	movs	r4, #128	; 0x80
 8001c12:	4643      	mov	r3, r8
 8001c14:	0324      	lsls	r4, r4, #12
 8001c16:	431c      	orrs	r4, r3
 8001c18:	0324      	lsls	r4, r4, #12
 8001c1a:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <__aeabi_ddiv+0x5dc>)
 8001c1c:	0b24      	lsrs	r4, r4, #12
 8001c1e:	e56e      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001c20:	9a00      	ldr	r2, [sp, #0]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d3ea      	bcc.n	8001bfc <__aeabi_ddiv+0x5ac>
 8001c26:	0005      	movs	r5, r0
 8001c28:	e7d3      	b.n	8001bd2 <__aeabi_ddiv+0x582>
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	000007ff 	.word	0x000007ff
 8001c30:	0000043e 	.word	0x0000043e
 8001c34:	0000041e 	.word	0x0000041e
 8001c38:	000003ff 	.word	0x000003ff

08001c3c <__eqdf2>:
 8001c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c3e:	464e      	mov	r6, r9
 8001c40:	4645      	mov	r5, r8
 8001c42:	46de      	mov	lr, fp
 8001c44:	4657      	mov	r7, sl
 8001c46:	4690      	mov	r8, r2
 8001c48:	b5e0      	push	{r5, r6, r7, lr}
 8001c4a:	0017      	movs	r7, r2
 8001c4c:	031a      	lsls	r2, r3, #12
 8001c4e:	0b12      	lsrs	r2, r2, #12
 8001c50:	0005      	movs	r5, r0
 8001c52:	4684      	mov	ip, r0
 8001c54:	4819      	ldr	r0, [pc, #100]	; (8001cbc <__eqdf2+0x80>)
 8001c56:	030e      	lsls	r6, r1, #12
 8001c58:	004c      	lsls	r4, r1, #1
 8001c5a:	4691      	mov	r9, r2
 8001c5c:	005a      	lsls	r2, r3, #1
 8001c5e:	0fdb      	lsrs	r3, r3, #31
 8001c60:	469b      	mov	fp, r3
 8001c62:	0b36      	lsrs	r6, r6, #12
 8001c64:	0d64      	lsrs	r4, r4, #21
 8001c66:	0fc9      	lsrs	r1, r1, #31
 8001c68:	0d52      	lsrs	r2, r2, #21
 8001c6a:	4284      	cmp	r4, r0
 8001c6c:	d019      	beq.n	8001ca2 <__eqdf2+0x66>
 8001c6e:	4282      	cmp	r2, r0
 8001c70:	d010      	beq.n	8001c94 <__eqdf2+0x58>
 8001c72:	2001      	movs	r0, #1
 8001c74:	4294      	cmp	r4, r2
 8001c76:	d10e      	bne.n	8001c96 <__eqdf2+0x5a>
 8001c78:	454e      	cmp	r6, r9
 8001c7a:	d10c      	bne.n	8001c96 <__eqdf2+0x5a>
 8001c7c:	2001      	movs	r0, #1
 8001c7e:	45c4      	cmp	ip, r8
 8001c80:	d109      	bne.n	8001c96 <__eqdf2+0x5a>
 8001c82:	4559      	cmp	r1, fp
 8001c84:	d017      	beq.n	8001cb6 <__eqdf2+0x7a>
 8001c86:	2c00      	cmp	r4, #0
 8001c88:	d105      	bne.n	8001c96 <__eqdf2+0x5a>
 8001c8a:	0030      	movs	r0, r6
 8001c8c:	4328      	orrs	r0, r5
 8001c8e:	1e43      	subs	r3, r0, #1
 8001c90:	4198      	sbcs	r0, r3
 8001c92:	e000      	b.n	8001c96 <__eqdf2+0x5a>
 8001c94:	2001      	movs	r0, #1
 8001c96:	bcf0      	pop	{r4, r5, r6, r7}
 8001c98:	46bb      	mov	fp, r7
 8001c9a:	46b2      	mov	sl, r6
 8001c9c:	46a9      	mov	r9, r5
 8001c9e:	46a0      	mov	r8, r4
 8001ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ca2:	0033      	movs	r3, r6
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	432b      	orrs	r3, r5
 8001ca8:	d1f5      	bne.n	8001c96 <__eqdf2+0x5a>
 8001caa:	42a2      	cmp	r2, r4
 8001cac:	d1f3      	bne.n	8001c96 <__eqdf2+0x5a>
 8001cae:	464b      	mov	r3, r9
 8001cb0:	433b      	orrs	r3, r7
 8001cb2:	d1f0      	bne.n	8001c96 <__eqdf2+0x5a>
 8001cb4:	e7e2      	b.n	8001c7c <__eqdf2+0x40>
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	e7ed      	b.n	8001c96 <__eqdf2+0x5a>
 8001cba:	46c0      	nop			; (mov r8, r8)
 8001cbc:	000007ff 	.word	0x000007ff

08001cc0 <__gedf2>:
 8001cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cc2:	4647      	mov	r7, r8
 8001cc4:	46ce      	mov	lr, r9
 8001cc6:	0004      	movs	r4, r0
 8001cc8:	0018      	movs	r0, r3
 8001cca:	0016      	movs	r6, r2
 8001ccc:	031b      	lsls	r3, r3, #12
 8001cce:	0b1b      	lsrs	r3, r3, #12
 8001cd0:	4d2d      	ldr	r5, [pc, #180]	; (8001d88 <__gedf2+0xc8>)
 8001cd2:	004a      	lsls	r2, r1, #1
 8001cd4:	4699      	mov	r9, r3
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	0043      	lsls	r3, r0, #1
 8001cda:	030f      	lsls	r7, r1, #12
 8001cdc:	46a4      	mov	ip, r4
 8001cde:	46b0      	mov	r8, r6
 8001ce0:	0b3f      	lsrs	r7, r7, #12
 8001ce2:	0d52      	lsrs	r2, r2, #21
 8001ce4:	0fc9      	lsrs	r1, r1, #31
 8001ce6:	0d5b      	lsrs	r3, r3, #21
 8001ce8:	0fc0      	lsrs	r0, r0, #31
 8001cea:	42aa      	cmp	r2, r5
 8001cec:	d021      	beq.n	8001d32 <__gedf2+0x72>
 8001cee:	42ab      	cmp	r3, r5
 8001cf0:	d013      	beq.n	8001d1a <__gedf2+0x5a>
 8001cf2:	2a00      	cmp	r2, #0
 8001cf4:	d122      	bne.n	8001d3c <__gedf2+0x7c>
 8001cf6:	433c      	orrs	r4, r7
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d102      	bne.n	8001d02 <__gedf2+0x42>
 8001cfc:	464d      	mov	r5, r9
 8001cfe:	432e      	orrs	r6, r5
 8001d00:	d022      	beq.n	8001d48 <__gedf2+0x88>
 8001d02:	2c00      	cmp	r4, #0
 8001d04:	d010      	beq.n	8001d28 <__gedf2+0x68>
 8001d06:	4281      	cmp	r1, r0
 8001d08:	d022      	beq.n	8001d50 <__gedf2+0x90>
 8001d0a:	2002      	movs	r0, #2
 8001d0c:	3901      	subs	r1, #1
 8001d0e:	4008      	ands	r0, r1
 8001d10:	3801      	subs	r0, #1
 8001d12:	bcc0      	pop	{r6, r7}
 8001d14:	46b9      	mov	r9, r7
 8001d16:	46b0      	mov	r8, r6
 8001d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d1a:	464d      	mov	r5, r9
 8001d1c:	432e      	orrs	r6, r5
 8001d1e:	d129      	bne.n	8001d74 <__gedf2+0xb4>
 8001d20:	2a00      	cmp	r2, #0
 8001d22:	d1f0      	bne.n	8001d06 <__gedf2+0x46>
 8001d24:	433c      	orrs	r4, r7
 8001d26:	d1ee      	bne.n	8001d06 <__gedf2+0x46>
 8001d28:	2800      	cmp	r0, #0
 8001d2a:	d1f2      	bne.n	8001d12 <__gedf2+0x52>
 8001d2c:	2001      	movs	r0, #1
 8001d2e:	4240      	negs	r0, r0
 8001d30:	e7ef      	b.n	8001d12 <__gedf2+0x52>
 8001d32:	003d      	movs	r5, r7
 8001d34:	4325      	orrs	r5, r4
 8001d36:	d11d      	bne.n	8001d74 <__gedf2+0xb4>
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d0ee      	beq.n	8001d1a <__gedf2+0x5a>
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1e2      	bne.n	8001d06 <__gedf2+0x46>
 8001d40:	464c      	mov	r4, r9
 8001d42:	4326      	orrs	r6, r4
 8001d44:	d1df      	bne.n	8001d06 <__gedf2+0x46>
 8001d46:	e7e0      	b.n	8001d0a <__gedf2+0x4a>
 8001d48:	2000      	movs	r0, #0
 8001d4a:	2c00      	cmp	r4, #0
 8001d4c:	d0e1      	beq.n	8001d12 <__gedf2+0x52>
 8001d4e:	e7dc      	b.n	8001d0a <__gedf2+0x4a>
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dc0a      	bgt.n	8001d6a <__gedf2+0xaa>
 8001d54:	dbe8      	blt.n	8001d28 <__gedf2+0x68>
 8001d56:	454f      	cmp	r7, r9
 8001d58:	d8d7      	bhi.n	8001d0a <__gedf2+0x4a>
 8001d5a:	d00e      	beq.n	8001d7a <__gedf2+0xba>
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	454f      	cmp	r7, r9
 8001d60:	d2d7      	bcs.n	8001d12 <__gedf2+0x52>
 8001d62:	2900      	cmp	r1, #0
 8001d64:	d0e2      	beq.n	8001d2c <__gedf2+0x6c>
 8001d66:	0008      	movs	r0, r1
 8001d68:	e7d3      	b.n	8001d12 <__gedf2+0x52>
 8001d6a:	4243      	negs	r3, r0
 8001d6c:	4158      	adcs	r0, r3
 8001d6e:	0040      	lsls	r0, r0, #1
 8001d70:	3801      	subs	r0, #1
 8001d72:	e7ce      	b.n	8001d12 <__gedf2+0x52>
 8001d74:	2002      	movs	r0, #2
 8001d76:	4240      	negs	r0, r0
 8001d78:	e7cb      	b.n	8001d12 <__gedf2+0x52>
 8001d7a:	45c4      	cmp	ip, r8
 8001d7c:	d8c5      	bhi.n	8001d0a <__gedf2+0x4a>
 8001d7e:	2000      	movs	r0, #0
 8001d80:	45c4      	cmp	ip, r8
 8001d82:	d2c6      	bcs.n	8001d12 <__gedf2+0x52>
 8001d84:	e7ed      	b.n	8001d62 <__gedf2+0xa2>
 8001d86:	46c0      	nop			; (mov r8, r8)
 8001d88:	000007ff 	.word	0x000007ff

08001d8c <__ledf2>:
 8001d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d8e:	4647      	mov	r7, r8
 8001d90:	46ce      	mov	lr, r9
 8001d92:	0004      	movs	r4, r0
 8001d94:	0018      	movs	r0, r3
 8001d96:	0016      	movs	r6, r2
 8001d98:	031b      	lsls	r3, r3, #12
 8001d9a:	0b1b      	lsrs	r3, r3, #12
 8001d9c:	4d2c      	ldr	r5, [pc, #176]	; (8001e50 <__ledf2+0xc4>)
 8001d9e:	004a      	lsls	r2, r1, #1
 8001da0:	4699      	mov	r9, r3
 8001da2:	b580      	push	{r7, lr}
 8001da4:	0043      	lsls	r3, r0, #1
 8001da6:	030f      	lsls	r7, r1, #12
 8001da8:	46a4      	mov	ip, r4
 8001daa:	46b0      	mov	r8, r6
 8001dac:	0b3f      	lsrs	r7, r7, #12
 8001dae:	0d52      	lsrs	r2, r2, #21
 8001db0:	0fc9      	lsrs	r1, r1, #31
 8001db2:	0d5b      	lsrs	r3, r3, #21
 8001db4:	0fc0      	lsrs	r0, r0, #31
 8001db6:	42aa      	cmp	r2, r5
 8001db8:	d00d      	beq.n	8001dd6 <__ledf2+0x4a>
 8001dba:	42ab      	cmp	r3, r5
 8001dbc:	d010      	beq.n	8001de0 <__ledf2+0x54>
 8001dbe:	2a00      	cmp	r2, #0
 8001dc0:	d127      	bne.n	8001e12 <__ledf2+0x86>
 8001dc2:	433c      	orrs	r4, r7
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d111      	bne.n	8001dec <__ledf2+0x60>
 8001dc8:	464d      	mov	r5, r9
 8001dca:	432e      	orrs	r6, r5
 8001dcc:	d10e      	bne.n	8001dec <__ledf2+0x60>
 8001dce:	2000      	movs	r0, #0
 8001dd0:	2c00      	cmp	r4, #0
 8001dd2:	d015      	beq.n	8001e00 <__ledf2+0x74>
 8001dd4:	e00e      	b.n	8001df4 <__ledf2+0x68>
 8001dd6:	003d      	movs	r5, r7
 8001dd8:	4325      	orrs	r5, r4
 8001dda:	d110      	bne.n	8001dfe <__ledf2+0x72>
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d118      	bne.n	8001e12 <__ledf2+0x86>
 8001de0:	464d      	mov	r5, r9
 8001de2:	432e      	orrs	r6, r5
 8001de4:	d10b      	bne.n	8001dfe <__ledf2+0x72>
 8001de6:	2a00      	cmp	r2, #0
 8001de8:	d102      	bne.n	8001df0 <__ledf2+0x64>
 8001dea:	433c      	orrs	r4, r7
 8001dec:	2c00      	cmp	r4, #0
 8001dee:	d00b      	beq.n	8001e08 <__ledf2+0x7c>
 8001df0:	4281      	cmp	r1, r0
 8001df2:	d014      	beq.n	8001e1e <__ledf2+0x92>
 8001df4:	2002      	movs	r0, #2
 8001df6:	3901      	subs	r1, #1
 8001df8:	4008      	ands	r0, r1
 8001dfa:	3801      	subs	r0, #1
 8001dfc:	e000      	b.n	8001e00 <__ledf2+0x74>
 8001dfe:	2002      	movs	r0, #2
 8001e00:	bcc0      	pop	{r6, r7}
 8001e02:	46b9      	mov	r9, r7
 8001e04:	46b0      	mov	r8, r6
 8001e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e08:	2800      	cmp	r0, #0
 8001e0a:	d1f9      	bne.n	8001e00 <__ledf2+0x74>
 8001e0c:	2001      	movs	r0, #1
 8001e0e:	4240      	negs	r0, r0
 8001e10:	e7f6      	b.n	8001e00 <__ledf2+0x74>
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1ec      	bne.n	8001df0 <__ledf2+0x64>
 8001e16:	464c      	mov	r4, r9
 8001e18:	4326      	orrs	r6, r4
 8001e1a:	d1e9      	bne.n	8001df0 <__ledf2+0x64>
 8001e1c:	e7ea      	b.n	8001df4 <__ledf2+0x68>
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	dd04      	ble.n	8001e2c <__ledf2+0xa0>
 8001e22:	4243      	negs	r3, r0
 8001e24:	4158      	adcs	r0, r3
 8001e26:	0040      	lsls	r0, r0, #1
 8001e28:	3801      	subs	r0, #1
 8001e2a:	e7e9      	b.n	8001e00 <__ledf2+0x74>
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	dbeb      	blt.n	8001e08 <__ledf2+0x7c>
 8001e30:	454f      	cmp	r7, r9
 8001e32:	d8df      	bhi.n	8001df4 <__ledf2+0x68>
 8001e34:	d006      	beq.n	8001e44 <__ledf2+0xb8>
 8001e36:	2000      	movs	r0, #0
 8001e38:	454f      	cmp	r7, r9
 8001e3a:	d2e1      	bcs.n	8001e00 <__ledf2+0x74>
 8001e3c:	2900      	cmp	r1, #0
 8001e3e:	d0e5      	beq.n	8001e0c <__ledf2+0x80>
 8001e40:	0008      	movs	r0, r1
 8001e42:	e7dd      	b.n	8001e00 <__ledf2+0x74>
 8001e44:	45c4      	cmp	ip, r8
 8001e46:	d8d5      	bhi.n	8001df4 <__ledf2+0x68>
 8001e48:	2000      	movs	r0, #0
 8001e4a:	45c4      	cmp	ip, r8
 8001e4c:	d2d8      	bcs.n	8001e00 <__ledf2+0x74>
 8001e4e:	e7f5      	b.n	8001e3c <__ledf2+0xb0>
 8001e50:	000007ff 	.word	0x000007ff

08001e54 <__aeabi_dmul>:
 8001e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e56:	4657      	mov	r7, sl
 8001e58:	464e      	mov	r6, r9
 8001e5a:	4645      	mov	r5, r8
 8001e5c:	46de      	mov	lr, fp
 8001e5e:	b5e0      	push	{r5, r6, r7, lr}
 8001e60:	4698      	mov	r8, r3
 8001e62:	030c      	lsls	r4, r1, #12
 8001e64:	004b      	lsls	r3, r1, #1
 8001e66:	0006      	movs	r6, r0
 8001e68:	4692      	mov	sl, r2
 8001e6a:	b087      	sub	sp, #28
 8001e6c:	0b24      	lsrs	r4, r4, #12
 8001e6e:	0d5b      	lsrs	r3, r3, #21
 8001e70:	0fcf      	lsrs	r7, r1, #31
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d100      	bne.n	8001e78 <__aeabi_dmul+0x24>
 8001e76:	e15c      	b.n	8002132 <__aeabi_dmul+0x2de>
 8001e78:	4ad9      	ldr	r2, [pc, #868]	; (80021e0 <__aeabi_dmul+0x38c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d100      	bne.n	8001e80 <__aeabi_dmul+0x2c>
 8001e7e:	e175      	b.n	800216c <__aeabi_dmul+0x318>
 8001e80:	0f42      	lsrs	r2, r0, #29
 8001e82:	00e4      	lsls	r4, r4, #3
 8001e84:	4314      	orrs	r4, r2
 8001e86:	2280      	movs	r2, #128	; 0x80
 8001e88:	0412      	lsls	r2, r2, #16
 8001e8a:	4314      	orrs	r4, r2
 8001e8c:	4ad5      	ldr	r2, [pc, #852]	; (80021e4 <__aeabi_dmul+0x390>)
 8001e8e:	00c5      	lsls	r5, r0, #3
 8001e90:	4694      	mov	ip, r2
 8001e92:	4463      	add	r3, ip
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	2300      	movs	r3, #0
 8001e98:	4699      	mov	r9, r3
 8001e9a:	469b      	mov	fp, r3
 8001e9c:	4643      	mov	r3, r8
 8001e9e:	4642      	mov	r2, r8
 8001ea0:	031e      	lsls	r6, r3, #12
 8001ea2:	0fd2      	lsrs	r2, r2, #31
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	4650      	mov	r0, sl
 8001ea8:	4690      	mov	r8, r2
 8001eaa:	0b36      	lsrs	r6, r6, #12
 8001eac:	0d5b      	lsrs	r3, r3, #21
 8001eae:	d100      	bne.n	8001eb2 <__aeabi_dmul+0x5e>
 8001eb0:	e120      	b.n	80020f4 <__aeabi_dmul+0x2a0>
 8001eb2:	4acb      	ldr	r2, [pc, #812]	; (80021e0 <__aeabi_dmul+0x38c>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d100      	bne.n	8001eba <__aeabi_dmul+0x66>
 8001eb8:	e162      	b.n	8002180 <__aeabi_dmul+0x32c>
 8001eba:	49ca      	ldr	r1, [pc, #808]	; (80021e4 <__aeabi_dmul+0x390>)
 8001ebc:	0f42      	lsrs	r2, r0, #29
 8001ebe:	468c      	mov	ip, r1
 8001ec0:	9900      	ldr	r1, [sp, #0]
 8001ec2:	4463      	add	r3, ip
 8001ec4:	00f6      	lsls	r6, r6, #3
 8001ec6:	468c      	mov	ip, r1
 8001ec8:	4316      	orrs	r6, r2
 8001eca:	2280      	movs	r2, #128	; 0x80
 8001ecc:	449c      	add	ip, r3
 8001ece:	0412      	lsls	r2, r2, #16
 8001ed0:	4663      	mov	r3, ip
 8001ed2:	4316      	orrs	r6, r2
 8001ed4:	00c2      	lsls	r2, r0, #3
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	9900      	ldr	r1, [sp, #0]
 8001edc:	4643      	mov	r3, r8
 8001ede:	3101      	adds	r1, #1
 8001ee0:	468c      	mov	ip, r1
 8001ee2:	4649      	mov	r1, r9
 8001ee4:	407b      	eors	r3, r7
 8001ee6:	9301      	str	r3, [sp, #4]
 8001ee8:	290f      	cmp	r1, #15
 8001eea:	d826      	bhi.n	8001f3a <__aeabi_dmul+0xe6>
 8001eec:	4bbe      	ldr	r3, [pc, #760]	; (80021e8 <__aeabi_dmul+0x394>)
 8001eee:	0089      	lsls	r1, r1, #2
 8001ef0:	5859      	ldr	r1, [r3, r1]
 8001ef2:	468f      	mov	pc, r1
 8001ef4:	4643      	mov	r3, r8
 8001ef6:	9301      	str	r3, [sp, #4]
 8001ef8:	0034      	movs	r4, r6
 8001efa:	0015      	movs	r5, r2
 8001efc:	4683      	mov	fp, r0
 8001efe:	465b      	mov	r3, fp
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d016      	beq.n	8001f32 <__aeabi_dmul+0xde>
 8001f04:	2b03      	cmp	r3, #3
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dmul+0xb6>
 8001f08:	e203      	b.n	8002312 <__aeabi_dmul+0x4be>
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d000      	beq.n	8001f10 <__aeabi_dmul+0xbc>
 8001f0e:	e0cd      	b.n	80020ac <__aeabi_dmul+0x258>
 8001f10:	2200      	movs	r2, #0
 8001f12:	2400      	movs	r4, #0
 8001f14:	2500      	movs	r5, #0
 8001f16:	9b01      	ldr	r3, [sp, #4]
 8001f18:	0512      	lsls	r2, r2, #20
 8001f1a:	4322      	orrs	r2, r4
 8001f1c:	07db      	lsls	r3, r3, #31
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	0028      	movs	r0, r5
 8001f22:	0011      	movs	r1, r2
 8001f24:	b007      	add	sp, #28
 8001f26:	bcf0      	pop	{r4, r5, r6, r7}
 8001f28:	46bb      	mov	fp, r7
 8001f2a:	46b2      	mov	sl, r6
 8001f2c:	46a9      	mov	r9, r5
 8001f2e:	46a0      	mov	r8, r4
 8001f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f32:	2400      	movs	r4, #0
 8001f34:	2500      	movs	r5, #0
 8001f36:	4aaa      	ldr	r2, [pc, #680]	; (80021e0 <__aeabi_dmul+0x38c>)
 8001f38:	e7ed      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8001f3a:	0c28      	lsrs	r0, r5, #16
 8001f3c:	042d      	lsls	r5, r5, #16
 8001f3e:	0c2d      	lsrs	r5, r5, #16
 8001f40:	002b      	movs	r3, r5
 8001f42:	0c11      	lsrs	r1, r2, #16
 8001f44:	0412      	lsls	r2, r2, #16
 8001f46:	0c12      	lsrs	r2, r2, #16
 8001f48:	4353      	muls	r3, r2
 8001f4a:	4698      	mov	r8, r3
 8001f4c:	0013      	movs	r3, r2
 8001f4e:	002f      	movs	r7, r5
 8001f50:	4343      	muls	r3, r0
 8001f52:	4699      	mov	r9, r3
 8001f54:	434f      	muls	r7, r1
 8001f56:	444f      	add	r7, r9
 8001f58:	46bb      	mov	fp, r7
 8001f5a:	4647      	mov	r7, r8
 8001f5c:	000b      	movs	r3, r1
 8001f5e:	0c3f      	lsrs	r7, r7, #16
 8001f60:	46ba      	mov	sl, r7
 8001f62:	4343      	muls	r3, r0
 8001f64:	44da      	add	sl, fp
 8001f66:	9302      	str	r3, [sp, #8]
 8001f68:	45d1      	cmp	r9, sl
 8001f6a:	d904      	bls.n	8001f76 <__aeabi_dmul+0x122>
 8001f6c:	2780      	movs	r7, #128	; 0x80
 8001f6e:	027f      	lsls	r7, r7, #9
 8001f70:	46b9      	mov	r9, r7
 8001f72:	444b      	add	r3, r9
 8001f74:	9302      	str	r3, [sp, #8]
 8001f76:	4653      	mov	r3, sl
 8001f78:	0c1b      	lsrs	r3, r3, #16
 8001f7a:	469b      	mov	fp, r3
 8001f7c:	4653      	mov	r3, sl
 8001f7e:	041f      	lsls	r7, r3, #16
 8001f80:	4643      	mov	r3, r8
 8001f82:	041b      	lsls	r3, r3, #16
 8001f84:	0c1b      	lsrs	r3, r3, #16
 8001f86:	4698      	mov	r8, r3
 8001f88:	003b      	movs	r3, r7
 8001f8a:	4443      	add	r3, r8
 8001f8c:	9304      	str	r3, [sp, #16]
 8001f8e:	0c33      	lsrs	r3, r6, #16
 8001f90:	0436      	lsls	r6, r6, #16
 8001f92:	0c36      	lsrs	r6, r6, #16
 8001f94:	4698      	mov	r8, r3
 8001f96:	0033      	movs	r3, r6
 8001f98:	4343      	muls	r3, r0
 8001f9a:	4699      	mov	r9, r3
 8001f9c:	4643      	mov	r3, r8
 8001f9e:	4343      	muls	r3, r0
 8001fa0:	002f      	movs	r7, r5
 8001fa2:	469a      	mov	sl, r3
 8001fa4:	4643      	mov	r3, r8
 8001fa6:	4377      	muls	r7, r6
 8001fa8:	435d      	muls	r5, r3
 8001faa:	0c38      	lsrs	r0, r7, #16
 8001fac:	444d      	add	r5, r9
 8001fae:	1945      	adds	r5, r0, r5
 8001fb0:	45a9      	cmp	r9, r5
 8001fb2:	d903      	bls.n	8001fbc <__aeabi_dmul+0x168>
 8001fb4:	2380      	movs	r3, #128	; 0x80
 8001fb6:	025b      	lsls	r3, r3, #9
 8001fb8:	4699      	mov	r9, r3
 8001fba:	44ca      	add	sl, r9
 8001fbc:	043f      	lsls	r7, r7, #16
 8001fbe:	0c28      	lsrs	r0, r5, #16
 8001fc0:	0c3f      	lsrs	r7, r7, #16
 8001fc2:	042d      	lsls	r5, r5, #16
 8001fc4:	19ed      	adds	r5, r5, r7
 8001fc6:	0c27      	lsrs	r7, r4, #16
 8001fc8:	0424      	lsls	r4, r4, #16
 8001fca:	0c24      	lsrs	r4, r4, #16
 8001fcc:	0003      	movs	r3, r0
 8001fce:	0020      	movs	r0, r4
 8001fd0:	4350      	muls	r0, r2
 8001fd2:	437a      	muls	r2, r7
 8001fd4:	4691      	mov	r9, r2
 8001fd6:	003a      	movs	r2, r7
 8001fd8:	4453      	add	r3, sl
 8001fda:	9305      	str	r3, [sp, #20]
 8001fdc:	0c03      	lsrs	r3, r0, #16
 8001fde:	469a      	mov	sl, r3
 8001fe0:	434a      	muls	r2, r1
 8001fe2:	4361      	muls	r1, r4
 8001fe4:	4449      	add	r1, r9
 8001fe6:	4451      	add	r1, sl
 8001fe8:	44ab      	add	fp, r5
 8001fea:	4589      	cmp	r9, r1
 8001fec:	d903      	bls.n	8001ff6 <__aeabi_dmul+0x1a2>
 8001fee:	2380      	movs	r3, #128	; 0x80
 8001ff0:	025b      	lsls	r3, r3, #9
 8001ff2:	4699      	mov	r9, r3
 8001ff4:	444a      	add	r2, r9
 8001ff6:	0400      	lsls	r0, r0, #16
 8001ff8:	0c0b      	lsrs	r3, r1, #16
 8001ffa:	0c00      	lsrs	r0, r0, #16
 8001ffc:	0409      	lsls	r1, r1, #16
 8001ffe:	1809      	adds	r1, r1, r0
 8002000:	0020      	movs	r0, r4
 8002002:	4699      	mov	r9, r3
 8002004:	4643      	mov	r3, r8
 8002006:	4370      	muls	r0, r6
 8002008:	435c      	muls	r4, r3
 800200a:	437e      	muls	r6, r7
 800200c:	435f      	muls	r7, r3
 800200e:	0c03      	lsrs	r3, r0, #16
 8002010:	4698      	mov	r8, r3
 8002012:	19a4      	adds	r4, r4, r6
 8002014:	4444      	add	r4, r8
 8002016:	444a      	add	r2, r9
 8002018:	9703      	str	r7, [sp, #12]
 800201a:	42a6      	cmp	r6, r4
 800201c:	d904      	bls.n	8002028 <__aeabi_dmul+0x1d4>
 800201e:	2380      	movs	r3, #128	; 0x80
 8002020:	025b      	lsls	r3, r3, #9
 8002022:	4698      	mov	r8, r3
 8002024:	4447      	add	r7, r8
 8002026:	9703      	str	r7, [sp, #12]
 8002028:	0423      	lsls	r3, r4, #16
 800202a:	9e02      	ldr	r6, [sp, #8]
 800202c:	469a      	mov	sl, r3
 800202e:	9b05      	ldr	r3, [sp, #20]
 8002030:	445e      	add	r6, fp
 8002032:	4698      	mov	r8, r3
 8002034:	42ae      	cmp	r6, r5
 8002036:	41ad      	sbcs	r5, r5
 8002038:	1876      	adds	r6, r6, r1
 800203a:	428e      	cmp	r6, r1
 800203c:	4189      	sbcs	r1, r1
 800203e:	0400      	lsls	r0, r0, #16
 8002040:	0c00      	lsrs	r0, r0, #16
 8002042:	4450      	add	r0, sl
 8002044:	4440      	add	r0, r8
 8002046:	426d      	negs	r5, r5
 8002048:	1947      	adds	r7, r0, r5
 800204a:	46b8      	mov	r8, r7
 800204c:	4693      	mov	fp, r2
 800204e:	4249      	negs	r1, r1
 8002050:	4689      	mov	r9, r1
 8002052:	44c3      	add	fp, r8
 8002054:	44d9      	add	r9, fp
 8002056:	4298      	cmp	r0, r3
 8002058:	4180      	sbcs	r0, r0
 800205a:	45a8      	cmp	r8, r5
 800205c:	41ad      	sbcs	r5, r5
 800205e:	4593      	cmp	fp, r2
 8002060:	4192      	sbcs	r2, r2
 8002062:	4589      	cmp	r9, r1
 8002064:	4189      	sbcs	r1, r1
 8002066:	426d      	negs	r5, r5
 8002068:	4240      	negs	r0, r0
 800206a:	4328      	orrs	r0, r5
 800206c:	0c24      	lsrs	r4, r4, #16
 800206e:	4252      	negs	r2, r2
 8002070:	4249      	negs	r1, r1
 8002072:	430a      	orrs	r2, r1
 8002074:	9b03      	ldr	r3, [sp, #12]
 8002076:	1900      	adds	r0, r0, r4
 8002078:	1880      	adds	r0, r0, r2
 800207a:	18c7      	adds	r7, r0, r3
 800207c:	464b      	mov	r3, r9
 800207e:	0ddc      	lsrs	r4, r3, #23
 8002080:	9b04      	ldr	r3, [sp, #16]
 8002082:	0275      	lsls	r5, r6, #9
 8002084:	431d      	orrs	r5, r3
 8002086:	1e6a      	subs	r2, r5, #1
 8002088:	4195      	sbcs	r5, r2
 800208a:	464b      	mov	r3, r9
 800208c:	0df6      	lsrs	r6, r6, #23
 800208e:	027f      	lsls	r7, r7, #9
 8002090:	4335      	orrs	r5, r6
 8002092:	025a      	lsls	r2, r3, #9
 8002094:	433c      	orrs	r4, r7
 8002096:	4315      	orrs	r5, r2
 8002098:	01fb      	lsls	r3, r7, #7
 800209a:	d400      	bmi.n	800209e <__aeabi_dmul+0x24a>
 800209c:	e11c      	b.n	80022d8 <__aeabi_dmul+0x484>
 800209e:	2101      	movs	r1, #1
 80020a0:	086a      	lsrs	r2, r5, #1
 80020a2:	400d      	ands	r5, r1
 80020a4:	4315      	orrs	r5, r2
 80020a6:	07e2      	lsls	r2, r4, #31
 80020a8:	4315      	orrs	r5, r2
 80020aa:	0864      	lsrs	r4, r4, #1
 80020ac:	494f      	ldr	r1, [pc, #316]	; (80021ec <__aeabi_dmul+0x398>)
 80020ae:	4461      	add	r1, ip
 80020b0:	2900      	cmp	r1, #0
 80020b2:	dc00      	bgt.n	80020b6 <__aeabi_dmul+0x262>
 80020b4:	e0b0      	b.n	8002218 <__aeabi_dmul+0x3c4>
 80020b6:	076b      	lsls	r3, r5, #29
 80020b8:	d009      	beq.n	80020ce <__aeabi_dmul+0x27a>
 80020ba:	220f      	movs	r2, #15
 80020bc:	402a      	ands	r2, r5
 80020be:	2a04      	cmp	r2, #4
 80020c0:	d005      	beq.n	80020ce <__aeabi_dmul+0x27a>
 80020c2:	1d2a      	adds	r2, r5, #4
 80020c4:	42aa      	cmp	r2, r5
 80020c6:	41ad      	sbcs	r5, r5
 80020c8:	426d      	negs	r5, r5
 80020ca:	1964      	adds	r4, r4, r5
 80020cc:	0015      	movs	r5, r2
 80020ce:	01e3      	lsls	r3, r4, #7
 80020d0:	d504      	bpl.n	80020dc <__aeabi_dmul+0x288>
 80020d2:	2180      	movs	r1, #128	; 0x80
 80020d4:	4a46      	ldr	r2, [pc, #280]	; (80021f0 <__aeabi_dmul+0x39c>)
 80020d6:	00c9      	lsls	r1, r1, #3
 80020d8:	4014      	ands	r4, r2
 80020da:	4461      	add	r1, ip
 80020dc:	4a45      	ldr	r2, [pc, #276]	; (80021f4 <__aeabi_dmul+0x3a0>)
 80020de:	4291      	cmp	r1, r2
 80020e0:	dd00      	ble.n	80020e4 <__aeabi_dmul+0x290>
 80020e2:	e726      	b.n	8001f32 <__aeabi_dmul+0xde>
 80020e4:	0762      	lsls	r2, r4, #29
 80020e6:	08ed      	lsrs	r5, r5, #3
 80020e8:	0264      	lsls	r4, r4, #9
 80020ea:	0549      	lsls	r1, r1, #21
 80020ec:	4315      	orrs	r5, r2
 80020ee:	0b24      	lsrs	r4, r4, #12
 80020f0:	0d4a      	lsrs	r2, r1, #21
 80020f2:	e710      	b.n	8001f16 <__aeabi_dmul+0xc2>
 80020f4:	4652      	mov	r2, sl
 80020f6:	4332      	orrs	r2, r6
 80020f8:	d100      	bne.n	80020fc <__aeabi_dmul+0x2a8>
 80020fa:	e07f      	b.n	80021fc <__aeabi_dmul+0x3a8>
 80020fc:	2e00      	cmp	r6, #0
 80020fe:	d100      	bne.n	8002102 <__aeabi_dmul+0x2ae>
 8002100:	e0dc      	b.n	80022bc <__aeabi_dmul+0x468>
 8002102:	0030      	movs	r0, r6
 8002104:	f000 fdd6 	bl	8002cb4 <__clzsi2>
 8002108:	0002      	movs	r2, r0
 800210a:	3a0b      	subs	r2, #11
 800210c:	231d      	movs	r3, #29
 800210e:	0001      	movs	r1, r0
 8002110:	1a9b      	subs	r3, r3, r2
 8002112:	4652      	mov	r2, sl
 8002114:	3908      	subs	r1, #8
 8002116:	40da      	lsrs	r2, r3
 8002118:	408e      	lsls	r6, r1
 800211a:	4316      	orrs	r6, r2
 800211c:	4652      	mov	r2, sl
 800211e:	408a      	lsls	r2, r1
 8002120:	9b00      	ldr	r3, [sp, #0]
 8002122:	4935      	ldr	r1, [pc, #212]	; (80021f8 <__aeabi_dmul+0x3a4>)
 8002124:	1a18      	subs	r0, r3, r0
 8002126:	0003      	movs	r3, r0
 8002128:	468c      	mov	ip, r1
 800212a:	4463      	add	r3, ip
 800212c:	2000      	movs	r0, #0
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	e6d3      	b.n	8001eda <__aeabi_dmul+0x86>
 8002132:	0025      	movs	r5, r4
 8002134:	4305      	orrs	r5, r0
 8002136:	d04a      	beq.n	80021ce <__aeabi_dmul+0x37a>
 8002138:	2c00      	cmp	r4, #0
 800213a:	d100      	bne.n	800213e <__aeabi_dmul+0x2ea>
 800213c:	e0b0      	b.n	80022a0 <__aeabi_dmul+0x44c>
 800213e:	0020      	movs	r0, r4
 8002140:	f000 fdb8 	bl	8002cb4 <__clzsi2>
 8002144:	0001      	movs	r1, r0
 8002146:	0002      	movs	r2, r0
 8002148:	390b      	subs	r1, #11
 800214a:	231d      	movs	r3, #29
 800214c:	0010      	movs	r0, r2
 800214e:	1a5b      	subs	r3, r3, r1
 8002150:	0031      	movs	r1, r6
 8002152:	0035      	movs	r5, r6
 8002154:	3808      	subs	r0, #8
 8002156:	4084      	lsls	r4, r0
 8002158:	40d9      	lsrs	r1, r3
 800215a:	4085      	lsls	r5, r0
 800215c:	430c      	orrs	r4, r1
 800215e:	4826      	ldr	r0, [pc, #152]	; (80021f8 <__aeabi_dmul+0x3a4>)
 8002160:	1a83      	subs	r3, r0, r2
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2300      	movs	r3, #0
 8002166:	4699      	mov	r9, r3
 8002168:	469b      	mov	fp, r3
 800216a:	e697      	b.n	8001e9c <__aeabi_dmul+0x48>
 800216c:	0005      	movs	r5, r0
 800216e:	4325      	orrs	r5, r4
 8002170:	d126      	bne.n	80021c0 <__aeabi_dmul+0x36c>
 8002172:	2208      	movs	r2, #8
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	2302      	movs	r3, #2
 8002178:	2400      	movs	r4, #0
 800217a:	4691      	mov	r9, r2
 800217c:	469b      	mov	fp, r3
 800217e:	e68d      	b.n	8001e9c <__aeabi_dmul+0x48>
 8002180:	4652      	mov	r2, sl
 8002182:	9b00      	ldr	r3, [sp, #0]
 8002184:	4332      	orrs	r2, r6
 8002186:	d110      	bne.n	80021aa <__aeabi_dmul+0x356>
 8002188:	4915      	ldr	r1, [pc, #84]	; (80021e0 <__aeabi_dmul+0x38c>)
 800218a:	2600      	movs	r6, #0
 800218c:	468c      	mov	ip, r1
 800218e:	4463      	add	r3, ip
 8002190:	4649      	mov	r1, r9
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	2302      	movs	r3, #2
 8002196:	4319      	orrs	r1, r3
 8002198:	4689      	mov	r9, r1
 800219a:	2002      	movs	r0, #2
 800219c:	e69d      	b.n	8001eda <__aeabi_dmul+0x86>
 800219e:	465b      	mov	r3, fp
 80021a0:	9701      	str	r7, [sp, #4]
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d000      	beq.n	80021a8 <__aeabi_dmul+0x354>
 80021a6:	e6ad      	b.n	8001f04 <__aeabi_dmul+0xb0>
 80021a8:	e6c3      	b.n	8001f32 <__aeabi_dmul+0xde>
 80021aa:	4a0d      	ldr	r2, [pc, #52]	; (80021e0 <__aeabi_dmul+0x38c>)
 80021ac:	2003      	movs	r0, #3
 80021ae:	4694      	mov	ip, r2
 80021b0:	4463      	add	r3, ip
 80021b2:	464a      	mov	r2, r9
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	2303      	movs	r3, #3
 80021b8:	431a      	orrs	r2, r3
 80021ba:	4691      	mov	r9, r2
 80021bc:	4652      	mov	r2, sl
 80021be:	e68c      	b.n	8001eda <__aeabi_dmul+0x86>
 80021c0:	220c      	movs	r2, #12
 80021c2:	9300      	str	r3, [sp, #0]
 80021c4:	2303      	movs	r3, #3
 80021c6:	0005      	movs	r5, r0
 80021c8:	4691      	mov	r9, r2
 80021ca:	469b      	mov	fp, r3
 80021cc:	e666      	b.n	8001e9c <__aeabi_dmul+0x48>
 80021ce:	2304      	movs	r3, #4
 80021d0:	4699      	mov	r9, r3
 80021d2:	2300      	movs	r3, #0
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	3301      	adds	r3, #1
 80021d8:	2400      	movs	r4, #0
 80021da:	469b      	mov	fp, r3
 80021dc:	e65e      	b.n	8001e9c <__aeabi_dmul+0x48>
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	000007ff 	.word	0x000007ff
 80021e4:	fffffc01 	.word	0xfffffc01
 80021e8:	0800b548 	.word	0x0800b548
 80021ec:	000003ff 	.word	0x000003ff
 80021f0:	feffffff 	.word	0xfeffffff
 80021f4:	000007fe 	.word	0x000007fe
 80021f8:	fffffc0d 	.word	0xfffffc0d
 80021fc:	4649      	mov	r1, r9
 80021fe:	2301      	movs	r3, #1
 8002200:	4319      	orrs	r1, r3
 8002202:	4689      	mov	r9, r1
 8002204:	2600      	movs	r6, #0
 8002206:	2001      	movs	r0, #1
 8002208:	e667      	b.n	8001eda <__aeabi_dmul+0x86>
 800220a:	2300      	movs	r3, #0
 800220c:	2480      	movs	r4, #128	; 0x80
 800220e:	2500      	movs	r5, #0
 8002210:	4a43      	ldr	r2, [pc, #268]	; (8002320 <__aeabi_dmul+0x4cc>)
 8002212:	9301      	str	r3, [sp, #4]
 8002214:	0324      	lsls	r4, r4, #12
 8002216:	e67e      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8002218:	2001      	movs	r0, #1
 800221a:	1a40      	subs	r0, r0, r1
 800221c:	2838      	cmp	r0, #56	; 0x38
 800221e:	dd00      	ble.n	8002222 <__aeabi_dmul+0x3ce>
 8002220:	e676      	b.n	8001f10 <__aeabi_dmul+0xbc>
 8002222:	281f      	cmp	r0, #31
 8002224:	dd5b      	ble.n	80022de <__aeabi_dmul+0x48a>
 8002226:	221f      	movs	r2, #31
 8002228:	0023      	movs	r3, r4
 800222a:	4252      	negs	r2, r2
 800222c:	1a51      	subs	r1, r2, r1
 800222e:	40cb      	lsrs	r3, r1
 8002230:	0019      	movs	r1, r3
 8002232:	2820      	cmp	r0, #32
 8002234:	d003      	beq.n	800223e <__aeabi_dmul+0x3ea>
 8002236:	4a3b      	ldr	r2, [pc, #236]	; (8002324 <__aeabi_dmul+0x4d0>)
 8002238:	4462      	add	r2, ip
 800223a:	4094      	lsls	r4, r2
 800223c:	4325      	orrs	r5, r4
 800223e:	1e6a      	subs	r2, r5, #1
 8002240:	4195      	sbcs	r5, r2
 8002242:	002a      	movs	r2, r5
 8002244:	430a      	orrs	r2, r1
 8002246:	2107      	movs	r1, #7
 8002248:	000d      	movs	r5, r1
 800224a:	2400      	movs	r4, #0
 800224c:	4015      	ands	r5, r2
 800224e:	4211      	tst	r1, r2
 8002250:	d05b      	beq.n	800230a <__aeabi_dmul+0x4b6>
 8002252:	210f      	movs	r1, #15
 8002254:	2400      	movs	r4, #0
 8002256:	4011      	ands	r1, r2
 8002258:	2904      	cmp	r1, #4
 800225a:	d053      	beq.n	8002304 <__aeabi_dmul+0x4b0>
 800225c:	1d11      	adds	r1, r2, #4
 800225e:	4291      	cmp	r1, r2
 8002260:	4192      	sbcs	r2, r2
 8002262:	4252      	negs	r2, r2
 8002264:	18a4      	adds	r4, r4, r2
 8002266:	000a      	movs	r2, r1
 8002268:	0223      	lsls	r3, r4, #8
 800226a:	d54b      	bpl.n	8002304 <__aeabi_dmul+0x4b0>
 800226c:	2201      	movs	r2, #1
 800226e:	2400      	movs	r4, #0
 8002270:	2500      	movs	r5, #0
 8002272:	e650      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8002274:	2380      	movs	r3, #128	; 0x80
 8002276:	031b      	lsls	r3, r3, #12
 8002278:	421c      	tst	r4, r3
 800227a:	d009      	beq.n	8002290 <__aeabi_dmul+0x43c>
 800227c:	421e      	tst	r6, r3
 800227e:	d107      	bne.n	8002290 <__aeabi_dmul+0x43c>
 8002280:	4333      	orrs	r3, r6
 8002282:	031c      	lsls	r4, r3, #12
 8002284:	4643      	mov	r3, r8
 8002286:	0015      	movs	r5, r2
 8002288:	0b24      	lsrs	r4, r4, #12
 800228a:	4a25      	ldr	r2, [pc, #148]	; (8002320 <__aeabi_dmul+0x4cc>)
 800228c:	9301      	str	r3, [sp, #4]
 800228e:	e642      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8002290:	2280      	movs	r2, #128	; 0x80
 8002292:	0312      	lsls	r2, r2, #12
 8002294:	4314      	orrs	r4, r2
 8002296:	0324      	lsls	r4, r4, #12
 8002298:	4a21      	ldr	r2, [pc, #132]	; (8002320 <__aeabi_dmul+0x4cc>)
 800229a:	0b24      	lsrs	r4, r4, #12
 800229c:	9701      	str	r7, [sp, #4]
 800229e:	e63a      	b.n	8001f16 <__aeabi_dmul+0xc2>
 80022a0:	f000 fd08 	bl	8002cb4 <__clzsi2>
 80022a4:	0001      	movs	r1, r0
 80022a6:	0002      	movs	r2, r0
 80022a8:	3115      	adds	r1, #21
 80022aa:	3220      	adds	r2, #32
 80022ac:	291c      	cmp	r1, #28
 80022ae:	dc00      	bgt.n	80022b2 <__aeabi_dmul+0x45e>
 80022b0:	e74b      	b.n	800214a <__aeabi_dmul+0x2f6>
 80022b2:	0034      	movs	r4, r6
 80022b4:	3808      	subs	r0, #8
 80022b6:	2500      	movs	r5, #0
 80022b8:	4084      	lsls	r4, r0
 80022ba:	e750      	b.n	800215e <__aeabi_dmul+0x30a>
 80022bc:	f000 fcfa 	bl	8002cb4 <__clzsi2>
 80022c0:	0003      	movs	r3, r0
 80022c2:	001a      	movs	r2, r3
 80022c4:	3215      	adds	r2, #21
 80022c6:	3020      	adds	r0, #32
 80022c8:	2a1c      	cmp	r2, #28
 80022ca:	dc00      	bgt.n	80022ce <__aeabi_dmul+0x47a>
 80022cc:	e71e      	b.n	800210c <__aeabi_dmul+0x2b8>
 80022ce:	4656      	mov	r6, sl
 80022d0:	3b08      	subs	r3, #8
 80022d2:	2200      	movs	r2, #0
 80022d4:	409e      	lsls	r6, r3
 80022d6:	e723      	b.n	8002120 <__aeabi_dmul+0x2cc>
 80022d8:	9b00      	ldr	r3, [sp, #0]
 80022da:	469c      	mov	ip, r3
 80022dc:	e6e6      	b.n	80020ac <__aeabi_dmul+0x258>
 80022de:	4912      	ldr	r1, [pc, #72]	; (8002328 <__aeabi_dmul+0x4d4>)
 80022e0:	0022      	movs	r2, r4
 80022e2:	4461      	add	r1, ip
 80022e4:	002e      	movs	r6, r5
 80022e6:	408d      	lsls	r5, r1
 80022e8:	408a      	lsls	r2, r1
 80022ea:	40c6      	lsrs	r6, r0
 80022ec:	1e69      	subs	r1, r5, #1
 80022ee:	418d      	sbcs	r5, r1
 80022f0:	4332      	orrs	r2, r6
 80022f2:	432a      	orrs	r2, r5
 80022f4:	40c4      	lsrs	r4, r0
 80022f6:	0753      	lsls	r3, r2, #29
 80022f8:	d0b6      	beq.n	8002268 <__aeabi_dmul+0x414>
 80022fa:	210f      	movs	r1, #15
 80022fc:	4011      	ands	r1, r2
 80022fe:	2904      	cmp	r1, #4
 8002300:	d1ac      	bne.n	800225c <__aeabi_dmul+0x408>
 8002302:	e7b1      	b.n	8002268 <__aeabi_dmul+0x414>
 8002304:	0765      	lsls	r5, r4, #29
 8002306:	0264      	lsls	r4, r4, #9
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	08d2      	lsrs	r2, r2, #3
 800230c:	4315      	orrs	r5, r2
 800230e:	2200      	movs	r2, #0
 8002310:	e601      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8002312:	2280      	movs	r2, #128	; 0x80
 8002314:	0312      	lsls	r2, r2, #12
 8002316:	4314      	orrs	r4, r2
 8002318:	0324      	lsls	r4, r4, #12
 800231a:	4a01      	ldr	r2, [pc, #4]	; (8002320 <__aeabi_dmul+0x4cc>)
 800231c:	0b24      	lsrs	r4, r4, #12
 800231e:	e5fa      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8002320:	000007ff 	.word	0x000007ff
 8002324:	0000043e 	.word	0x0000043e
 8002328:	0000041e 	.word	0x0000041e

0800232c <__aeabi_dsub>:
 800232c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800232e:	4657      	mov	r7, sl
 8002330:	464e      	mov	r6, r9
 8002332:	4645      	mov	r5, r8
 8002334:	46de      	mov	lr, fp
 8002336:	b5e0      	push	{r5, r6, r7, lr}
 8002338:	001e      	movs	r6, r3
 800233a:	0017      	movs	r7, r2
 800233c:	004a      	lsls	r2, r1, #1
 800233e:	030b      	lsls	r3, r1, #12
 8002340:	0d52      	lsrs	r2, r2, #21
 8002342:	0a5b      	lsrs	r3, r3, #9
 8002344:	4690      	mov	r8, r2
 8002346:	0f42      	lsrs	r2, r0, #29
 8002348:	431a      	orrs	r2, r3
 800234a:	0fcd      	lsrs	r5, r1, #31
 800234c:	4ccd      	ldr	r4, [pc, #820]	; (8002684 <__aeabi_dsub+0x358>)
 800234e:	0331      	lsls	r1, r6, #12
 8002350:	00c3      	lsls	r3, r0, #3
 8002352:	4694      	mov	ip, r2
 8002354:	0070      	lsls	r0, r6, #1
 8002356:	0f7a      	lsrs	r2, r7, #29
 8002358:	0a49      	lsrs	r1, r1, #9
 800235a:	00ff      	lsls	r7, r7, #3
 800235c:	469a      	mov	sl, r3
 800235e:	46b9      	mov	r9, r7
 8002360:	0d40      	lsrs	r0, r0, #21
 8002362:	0ff6      	lsrs	r6, r6, #31
 8002364:	4311      	orrs	r1, r2
 8002366:	42a0      	cmp	r0, r4
 8002368:	d100      	bne.n	800236c <__aeabi_dsub+0x40>
 800236a:	e0b1      	b.n	80024d0 <__aeabi_dsub+0x1a4>
 800236c:	2201      	movs	r2, #1
 800236e:	4056      	eors	r6, r2
 8002370:	46b3      	mov	fp, r6
 8002372:	42b5      	cmp	r5, r6
 8002374:	d100      	bne.n	8002378 <__aeabi_dsub+0x4c>
 8002376:	e088      	b.n	800248a <__aeabi_dsub+0x15e>
 8002378:	4642      	mov	r2, r8
 800237a:	1a12      	subs	r2, r2, r0
 800237c:	2a00      	cmp	r2, #0
 800237e:	dc00      	bgt.n	8002382 <__aeabi_dsub+0x56>
 8002380:	e0ae      	b.n	80024e0 <__aeabi_dsub+0x1b4>
 8002382:	2800      	cmp	r0, #0
 8002384:	d100      	bne.n	8002388 <__aeabi_dsub+0x5c>
 8002386:	e0c1      	b.n	800250c <__aeabi_dsub+0x1e0>
 8002388:	48be      	ldr	r0, [pc, #760]	; (8002684 <__aeabi_dsub+0x358>)
 800238a:	4580      	cmp	r8, r0
 800238c:	d100      	bne.n	8002390 <__aeabi_dsub+0x64>
 800238e:	e151      	b.n	8002634 <__aeabi_dsub+0x308>
 8002390:	2080      	movs	r0, #128	; 0x80
 8002392:	0400      	lsls	r0, r0, #16
 8002394:	4301      	orrs	r1, r0
 8002396:	2a38      	cmp	r2, #56	; 0x38
 8002398:	dd00      	ble.n	800239c <__aeabi_dsub+0x70>
 800239a:	e17b      	b.n	8002694 <__aeabi_dsub+0x368>
 800239c:	2a1f      	cmp	r2, #31
 800239e:	dd00      	ble.n	80023a2 <__aeabi_dsub+0x76>
 80023a0:	e1ee      	b.n	8002780 <__aeabi_dsub+0x454>
 80023a2:	2020      	movs	r0, #32
 80023a4:	003e      	movs	r6, r7
 80023a6:	1a80      	subs	r0, r0, r2
 80023a8:	000c      	movs	r4, r1
 80023aa:	40d6      	lsrs	r6, r2
 80023ac:	40d1      	lsrs	r1, r2
 80023ae:	4087      	lsls	r7, r0
 80023b0:	4662      	mov	r2, ip
 80023b2:	4084      	lsls	r4, r0
 80023b4:	1a52      	subs	r2, r2, r1
 80023b6:	1e78      	subs	r0, r7, #1
 80023b8:	4187      	sbcs	r7, r0
 80023ba:	4694      	mov	ip, r2
 80023bc:	4334      	orrs	r4, r6
 80023be:	4327      	orrs	r7, r4
 80023c0:	1bdc      	subs	r4, r3, r7
 80023c2:	42a3      	cmp	r3, r4
 80023c4:	419b      	sbcs	r3, r3
 80023c6:	4662      	mov	r2, ip
 80023c8:	425b      	negs	r3, r3
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	4699      	mov	r9, r3
 80023ce:	464b      	mov	r3, r9
 80023d0:	021b      	lsls	r3, r3, #8
 80023d2:	d400      	bmi.n	80023d6 <__aeabi_dsub+0xaa>
 80023d4:	e118      	b.n	8002608 <__aeabi_dsub+0x2dc>
 80023d6:	464b      	mov	r3, r9
 80023d8:	0258      	lsls	r0, r3, #9
 80023da:	0a43      	lsrs	r3, r0, #9
 80023dc:	4699      	mov	r9, r3
 80023de:	464b      	mov	r3, r9
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d100      	bne.n	80023e6 <__aeabi_dsub+0xba>
 80023e4:	e137      	b.n	8002656 <__aeabi_dsub+0x32a>
 80023e6:	4648      	mov	r0, r9
 80023e8:	f000 fc64 	bl	8002cb4 <__clzsi2>
 80023ec:	0001      	movs	r1, r0
 80023ee:	3908      	subs	r1, #8
 80023f0:	2320      	movs	r3, #32
 80023f2:	0022      	movs	r2, r4
 80023f4:	4648      	mov	r0, r9
 80023f6:	1a5b      	subs	r3, r3, r1
 80023f8:	40da      	lsrs	r2, r3
 80023fa:	4088      	lsls	r0, r1
 80023fc:	408c      	lsls	r4, r1
 80023fe:	4643      	mov	r3, r8
 8002400:	4310      	orrs	r0, r2
 8002402:	4588      	cmp	r8, r1
 8002404:	dd00      	ble.n	8002408 <__aeabi_dsub+0xdc>
 8002406:	e136      	b.n	8002676 <__aeabi_dsub+0x34a>
 8002408:	1ac9      	subs	r1, r1, r3
 800240a:	1c4b      	adds	r3, r1, #1
 800240c:	2b1f      	cmp	r3, #31
 800240e:	dd00      	ble.n	8002412 <__aeabi_dsub+0xe6>
 8002410:	e0ea      	b.n	80025e8 <__aeabi_dsub+0x2bc>
 8002412:	2220      	movs	r2, #32
 8002414:	0026      	movs	r6, r4
 8002416:	1ad2      	subs	r2, r2, r3
 8002418:	0001      	movs	r1, r0
 800241a:	4094      	lsls	r4, r2
 800241c:	40de      	lsrs	r6, r3
 800241e:	40d8      	lsrs	r0, r3
 8002420:	2300      	movs	r3, #0
 8002422:	4091      	lsls	r1, r2
 8002424:	1e62      	subs	r2, r4, #1
 8002426:	4194      	sbcs	r4, r2
 8002428:	4681      	mov	r9, r0
 800242a:	4698      	mov	r8, r3
 800242c:	4331      	orrs	r1, r6
 800242e:	430c      	orrs	r4, r1
 8002430:	0763      	lsls	r3, r4, #29
 8002432:	d009      	beq.n	8002448 <__aeabi_dsub+0x11c>
 8002434:	230f      	movs	r3, #15
 8002436:	4023      	ands	r3, r4
 8002438:	2b04      	cmp	r3, #4
 800243a:	d005      	beq.n	8002448 <__aeabi_dsub+0x11c>
 800243c:	1d23      	adds	r3, r4, #4
 800243e:	42a3      	cmp	r3, r4
 8002440:	41a4      	sbcs	r4, r4
 8002442:	4264      	negs	r4, r4
 8002444:	44a1      	add	r9, r4
 8002446:	001c      	movs	r4, r3
 8002448:	464b      	mov	r3, r9
 800244a:	021b      	lsls	r3, r3, #8
 800244c:	d400      	bmi.n	8002450 <__aeabi_dsub+0x124>
 800244e:	e0de      	b.n	800260e <__aeabi_dsub+0x2e2>
 8002450:	4641      	mov	r1, r8
 8002452:	4b8c      	ldr	r3, [pc, #560]	; (8002684 <__aeabi_dsub+0x358>)
 8002454:	3101      	adds	r1, #1
 8002456:	4299      	cmp	r1, r3
 8002458:	d100      	bne.n	800245c <__aeabi_dsub+0x130>
 800245a:	e0e7      	b.n	800262c <__aeabi_dsub+0x300>
 800245c:	464b      	mov	r3, r9
 800245e:	488a      	ldr	r0, [pc, #552]	; (8002688 <__aeabi_dsub+0x35c>)
 8002460:	08e4      	lsrs	r4, r4, #3
 8002462:	4003      	ands	r3, r0
 8002464:	0018      	movs	r0, r3
 8002466:	0549      	lsls	r1, r1, #21
 8002468:	075b      	lsls	r3, r3, #29
 800246a:	0240      	lsls	r0, r0, #9
 800246c:	4323      	orrs	r3, r4
 800246e:	0d4a      	lsrs	r2, r1, #21
 8002470:	0b04      	lsrs	r4, r0, #12
 8002472:	0512      	lsls	r2, r2, #20
 8002474:	07ed      	lsls	r5, r5, #31
 8002476:	4322      	orrs	r2, r4
 8002478:	432a      	orrs	r2, r5
 800247a:	0018      	movs	r0, r3
 800247c:	0011      	movs	r1, r2
 800247e:	bcf0      	pop	{r4, r5, r6, r7}
 8002480:	46bb      	mov	fp, r7
 8002482:	46b2      	mov	sl, r6
 8002484:	46a9      	mov	r9, r5
 8002486:	46a0      	mov	r8, r4
 8002488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800248a:	4642      	mov	r2, r8
 800248c:	1a12      	subs	r2, r2, r0
 800248e:	2a00      	cmp	r2, #0
 8002490:	dd52      	ble.n	8002538 <__aeabi_dsub+0x20c>
 8002492:	2800      	cmp	r0, #0
 8002494:	d100      	bne.n	8002498 <__aeabi_dsub+0x16c>
 8002496:	e09c      	b.n	80025d2 <__aeabi_dsub+0x2a6>
 8002498:	45a0      	cmp	r8, r4
 800249a:	d100      	bne.n	800249e <__aeabi_dsub+0x172>
 800249c:	e0ca      	b.n	8002634 <__aeabi_dsub+0x308>
 800249e:	2080      	movs	r0, #128	; 0x80
 80024a0:	0400      	lsls	r0, r0, #16
 80024a2:	4301      	orrs	r1, r0
 80024a4:	2a38      	cmp	r2, #56	; 0x38
 80024a6:	dd00      	ble.n	80024aa <__aeabi_dsub+0x17e>
 80024a8:	e149      	b.n	800273e <__aeabi_dsub+0x412>
 80024aa:	2a1f      	cmp	r2, #31
 80024ac:	dc00      	bgt.n	80024b0 <__aeabi_dsub+0x184>
 80024ae:	e197      	b.n	80027e0 <__aeabi_dsub+0x4b4>
 80024b0:	0010      	movs	r0, r2
 80024b2:	000e      	movs	r6, r1
 80024b4:	3820      	subs	r0, #32
 80024b6:	40c6      	lsrs	r6, r0
 80024b8:	2a20      	cmp	r2, #32
 80024ba:	d004      	beq.n	80024c6 <__aeabi_dsub+0x19a>
 80024bc:	2040      	movs	r0, #64	; 0x40
 80024be:	1a82      	subs	r2, r0, r2
 80024c0:	4091      	lsls	r1, r2
 80024c2:	430f      	orrs	r7, r1
 80024c4:	46b9      	mov	r9, r7
 80024c6:	464c      	mov	r4, r9
 80024c8:	1e62      	subs	r2, r4, #1
 80024ca:	4194      	sbcs	r4, r2
 80024cc:	4334      	orrs	r4, r6
 80024ce:	e13a      	b.n	8002746 <__aeabi_dsub+0x41a>
 80024d0:	000a      	movs	r2, r1
 80024d2:	433a      	orrs	r2, r7
 80024d4:	d028      	beq.n	8002528 <__aeabi_dsub+0x1fc>
 80024d6:	46b3      	mov	fp, r6
 80024d8:	42b5      	cmp	r5, r6
 80024da:	d02b      	beq.n	8002534 <__aeabi_dsub+0x208>
 80024dc:	4a6b      	ldr	r2, [pc, #428]	; (800268c <__aeabi_dsub+0x360>)
 80024de:	4442      	add	r2, r8
 80024e0:	2a00      	cmp	r2, #0
 80024e2:	d05d      	beq.n	80025a0 <__aeabi_dsub+0x274>
 80024e4:	4642      	mov	r2, r8
 80024e6:	4644      	mov	r4, r8
 80024e8:	1a82      	subs	r2, r0, r2
 80024ea:	2c00      	cmp	r4, #0
 80024ec:	d000      	beq.n	80024f0 <__aeabi_dsub+0x1c4>
 80024ee:	e0f5      	b.n	80026dc <__aeabi_dsub+0x3b0>
 80024f0:	4665      	mov	r5, ip
 80024f2:	431d      	orrs	r5, r3
 80024f4:	d100      	bne.n	80024f8 <__aeabi_dsub+0x1cc>
 80024f6:	e19c      	b.n	8002832 <__aeabi_dsub+0x506>
 80024f8:	1e55      	subs	r5, r2, #1
 80024fa:	2a01      	cmp	r2, #1
 80024fc:	d100      	bne.n	8002500 <__aeabi_dsub+0x1d4>
 80024fe:	e1fb      	b.n	80028f8 <__aeabi_dsub+0x5cc>
 8002500:	4c60      	ldr	r4, [pc, #384]	; (8002684 <__aeabi_dsub+0x358>)
 8002502:	42a2      	cmp	r2, r4
 8002504:	d100      	bne.n	8002508 <__aeabi_dsub+0x1dc>
 8002506:	e1bd      	b.n	8002884 <__aeabi_dsub+0x558>
 8002508:	002a      	movs	r2, r5
 800250a:	e0f0      	b.n	80026ee <__aeabi_dsub+0x3c2>
 800250c:	0008      	movs	r0, r1
 800250e:	4338      	orrs	r0, r7
 8002510:	d100      	bne.n	8002514 <__aeabi_dsub+0x1e8>
 8002512:	e0c3      	b.n	800269c <__aeabi_dsub+0x370>
 8002514:	1e50      	subs	r0, r2, #1
 8002516:	2a01      	cmp	r2, #1
 8002518:	d100      	bne.n	800251c <__aeabi_dsub+0x1f0>
 800251a:	e1a8      	b.n	800286e <__aeabi_dsub+0x542>
 800251c:	4c59      	ldr	r4, [pc, #356]	; (8002684 <__aeabi_dsub+0x358>)
 800251e:	42a2      	cmp	r2, r4
 8002520:	d100      	bne.n	8002524 <__aeabi_dsub+0x1f8>
 8002522:	e087      	b.n	8002634 <__aeabi_dsub+0x308>
 8002524:	0002      	movs	r2, r0
 8002526:	e736      	b.n	8002396 <__aeabi_dsub+0x6a>
 8002528:	2201      	movs	r2, #1
 800252a:	4056      	eors	r6, r2
 800252c:	46b3      	mov	fp, r6
 800252e:	42b5      	cmp	r5, r6
 8002530:	d000      	beq.n	8002534 <__aeabi_dsub+0x208>
 8002532:	e721      	b.n	8002378 <__aeabi_dsub+0x4c>
 8002534:	4a55      	ldr	r2, [pc, #340]	; (800268c <__aeabi_dsub+0x360>)
 8002536:	4442      	add	r2, r8
 8002538:	2a00      	cmp	r2, #0
 800253a:	d100      	bne.n	800253e <__aeabi_dsub+0x212>
 800253c:	e0b5      	b.n	80026aa <__aeabi_dsub+0x37e>
 800253e:	4642      	mov	r2, r8
 8002540:	4644      	mov	r4, r8
 8002542:	1a82      	subs	r2, r0, r2
 8002544:	2c00      	cmp	r4, #0
 8002546:	d100      	bne.n	800254a <__aeabi_dsub+0x21e>
 8002548:	e138      	b.n	80027bc <__aeabi_dsub+0x490>
 800254a:	4e4e      	ldr	r6, [pc, #312]	; (8002684 <__aeabi_dsub+0x358>)
 800254c:	42b0      	cmp	r0, r6
 800254e:	d100      	bne.n	8002552 <__aeabi_dsub+0x226>
 8002550:	e1de      	b.n	8002910 <__aeabi_dsub+0x5e4>
 8002552:	2680      	movs	r6, #128	; 0x80
 8002554:	4664      	mov	r4, ip
 8002556:	0436      	lsls	r6, r6, #16
 8002558:	4334      	orrs	r4, r6
 800255a:	46a4      	mov	ip, r4
 800255c:	2a38      	cmp	r2, #56	; 0x38
 800255e:	dd00      	ble.n	8002562 <__aeabi_dsub+0x236>
 8002560:	e196      	b.n	8002890 <__aeabi_dsub+0x564>
 8002562:	2a1f      	cmp	r2, #31
 8002564:	dd00      	ble.n	8002568 <__aeabi_dsub+0x23c>
 8002566:	e224      	b.n	80029b2 <__aeabi_dsub+0x686>
 8002568:	2620      	movs	r6, #32
 800256a:	1ab4      	subs	r4, r6, r2
 800256c:	46a2      	mov	sl, r4
 800256e:	4664      	mov	r4, ip
 8002570:	4656      	mov	r6, sl
 8002572:	40b4      	lsls	r4, r6
 8002574:	46a1      	mov	r9, r4
 8002576:	001c      	movs	r4, r3
 8002578:	464e      	mov	r6, r9
 800257a:	40d4      	lsrs	r4, r2
 800257c:	4326      	orrs	r6, r4
 800257e:	0034      	movs	r4, r6
 8002580:	4656      	mov	r6, sl
 8002582:	40b3      	lsls	r3, r6
 8002584:	1e5e      	subs	r6, r3, #1
 8002586:	41b3      	sbcs	r3, r6
 8002588:	431c      	orrs	r4, r3
 800258a:	4663      	mov	r3, ip
 800258c:	40d3      	lsrs	r3, r2
 800258e:	18c9      	adds	r1, r1, r3
 8002590:	19e4      	adds	r4, r4, r7
 8002592:	42bc      	cmp	r4, r7
 8002594:	41bf      	sbcs	r7, r7
 8002596:	427f      	negs	r7, r7
 8002598:	46b9      	mov	r9, r7
 800259a:	4680      	mov	r8, r0
 800259c:	4489      	add	r9, r1
 800259e:	e0d8      	b.n	8002752 <__aeabi_dsub+0x426>
 80025a0:	4640      	mov	r0, r8
 80025a2:	4c3b      	ldr	r4, [pc, #236]	; (8002690 <__aeabi_dsub+0x364>)
 80025a4:	3001      	adds	r0, #1
 80025a6:	4220      	tst	r0, r4
 80025a8:	d000      	beq.n	80025ac <__aeabi_dsub+0x280>
 80025aa:	e0b4      	b.n	8002716 <__aeabi_dsub+0x3ea>
 80025ac:	4640      	mov	r0, r8
 80025ae:	2800      	cmp	r0, #0
 80025b0:	d000      	beq.n	80025b4 <__aeabi_dsub+0x288>
 80025b2:	e144      	b.n	800283e <__aeabi_dsub+0x512>
 80025b4:	4660      	mov	r0, ip
 80025b6:	4318      	orrs	r0, r3
 80025b8:	d100      	bne.n	80025bc <__aeabi_dsub+0x290>
 80025ba:	e190      	b.n	80028de <__aeabi_dsub+0x5b2>
 80025bc:	0008      	movs	r0, r1
 80025be:	4338      	orrs	r0, r7
 80025c0:	d000      	beq.n	80025c4 <__aeabi_dsub+0x298>
 80025c2:	e1aa      	b.n	800291a <__aeabi_dsub+0x5ee>
 80025c4:	4661      	mov	r1, ip
 80025c6:	08db      	lsrs	r3, r3, #3
 80025c8:	0749      	lsls	r1, r1, #29
 80025ca:	430b      	orrs	r3, r1
 80025cc:	4661      	mov	r1, ip
 80025ce:	08cc      	lsrs	r4, r1, #3
 80025d0:	e027      	b.n	8002622 <__aeabi_dsub+0x2f6>
 80025d2:	0008      	movs	r0, r1
 80025d4:	4338      	orrs	r0, r7
 80025d6:	d061      	beq.n	800269c <__aeabi_dsub+0x370>
 80025d8:	1e50      	subs	r0, r2, #1
 80025da:	2a01      	cmp	r2, #1
 80025dc:	d100      	bne.n	80025e0 <__aeabi_dsub+0x2b4>
 80025de:	e139      	b.n	8002854 <__aeabi_dsub+0x528>
 80025e0:	42a2      	cmp	r2, r4
 80025e2:	d027      	beq.n	8002634 <__aeabi_dsub+0x308>
 80025e4:	0002      	movs	r2, r0
 80025e6:	e75d      	b.n	80024a4 <__aeabi_dsub+0x178>
 80025e8:	0002      	movs	r2, r0
 80025ea:	391f      	subs	r1, #31
 80025ec:	40ca      	lsrs	r2, r1
 80025ee:	0011      	movs	r1, r2
 80025f0:	2b20      	cmp	r3, #32
 80025f2:	d003      	beq.n	80025fc <__aeabi_dsub+0x2d0>
 80025f4:	2240      	movs	r2, #64	; 0x40
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	4098      	lsls	r0, r3
 80025fa:	4304      	orrs	r4, r0
 80025fc:	1e63      	subs	r3, r4, #1
 80025fe:	419c      	sbcs	r4, r3
 8002600:	2300      	movs	r3, #0
 8002602:	4699      	mov	r9, r3
 8002604:	4698      	mov	r8, r3
 8002606:	430c      	orrs	r4, r1
 8002608:	0763      	lsls	r3, r4, #29
 800260a:	d000      	beq.n	800260e <__aeabi_dsub+0x2e2>
 800260c:	e712      	b.n	8002434 <__aeabi_dsub+0x108>
 800260e:	464b      	mov	r3, r9
 8002610:	464a      	mov	r2, r9
 8002612:	08e4      	lsrs	r4, r4, #3
 8002614:	075b      	lsls	r3, r3, #29
 8002616:	4323      	orrs	r3, r4
 8002618:	08d4      	lsrs	r4, r2, #3
 800261a:	4642      	mov	r2, r8
 800261c:	4919      	ldr	r1, [pc, #100]	; (8002684 <__aeabi_dsub+0x358>)
 800261e:	428a      	cmp	r2, r1
 8002620:	d00e      	beq.n	8002640 <__aeabi_dsub+0x314>
 8002622:	0324      	lsls	r4, r4, #12
 8002624:	0552      	lsls	r2, r2, #21
 8002626:	0b24      	lsrs	r4, r4, #12
 8002628:	0d52      	lsrs	r2, r2, #21
 800262a:	e722      	b.n	8002472 <__aeabi_dsub+0x146>
 800262c:	000a      	movs	r2, r1
 800262e:	2400      	movs	r4, #0
 8002630:	2300      	movs	r3, #0
 8002632:	e71e      	b.n	8002472 <__aeabi_dsub+0x146>
 8002634:	08db      	lsrs	r3, r3, #3
 8002636:	4662      	mov	r2, ip
 8002638:	0752      	lsls	r2, r2, #29
 800263a:	4313      	orrs	r3, r2
 800263c:	4662      	mov	r2, ip
 800263e:	08d4      	lsrs	r4, r2, #3
 8002640:	001a      	movs	r2, r3
 8002642:	4322      	orrs	r2, r4
 8002644:	d100      	bne.n	8002648 <__aeabi_dsub+0x31c>
 8002646:	e1fc      	b.n	8002a42 <__aeabi_dsub+0x716>
 8002648:	2280      	movs	r2, #128	; 0x80
 800264a:	0312      	lsls	r2, r2, #12
 800264c:	4314      	orrs	r4, r2
 800264e:	0324      	lsls	r4, r4, #12
 8002650:	4a0c      	ldr	r2, [pc, #48]	; (8002684 <__aeabi_dsub+0x358>)
 8002652:	0b24      	lsrs	r4, r4, #12
 8002654:	e70d      	b.n	8002472 <__aeabi_dsub+0x146>
 8002656:	0020      	movs	r0, r4
 8002658:	f000 fb2c 	bl	8002cb4 <__clzsi2>
 800265c:	0001      	movs	r1, r0
 800265e:	3118      	adds	r1, #24
 8002660:	291f      	cmp	r1, #31
 8002662:	dc00      	bgt.n	8002666 <__aeabi_dsub+0x33a>
 8002664:	e6c4      	b.n	80023f0 <__aeabi_dsub+0xc4>
 8002666:	3808      	subs	r0, #8
 8002668:	4084      	lsls	r4, r0
 800266a:	4643      	mov	r3, r8
 800266c:	0020      	movs	r0, r4
 800266e:	2400      	movs	r4, #0
 8002670:	4588      	cmp	r8, r1
 8002672:	dc00      	bgt.n	8002676 <__aeabi_dsub+0x34a>
 8002674:	e6c8      	b.n	8002408 <__aeabi_dsub+0xdc>
 8002676:	4a04      	ldr	r2, [pc, #16]	; (8002688 <__aeabi_dsub+0x35c>)
 8002678:	1a5b      	subs	r3, r3, r1
 800267a:	4010      	ands	r0, r2
 800267c:	4698      	mov	r8, r3
 800267e:	4681      	mov	r9, r0
 8002680:	e6d6      	b.n	8002430 <__aeabi_dsub+0x104>
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	000007ff 	.word	0x000007ff
 8002688:	ff7fffff 	.word	0xff7fffff
 800268c:	fffff801 	.word	0xfffff801
 8002690:	000007fe 	.word	0x000007fe
 8002694:	430f      	orrs	r7, r1
 8002696:	1e7a      	subs	r2, r7, #1
 8002698:	4197      	sbcs	r7, r2
 800269a:	e691      	b.n	80023c0 <__aeabi_dsub+0x94>
 800269c:	4661      	mov	r1, ip
 800269e:	08db      	lsrs	r3, r3, #3
 80026a0:	0749      	lsls	r1, r1, #29
 80026a2:	430b      	orrs	r3, r1
 80026a4:	4661      	mov	r1, ip
 80026a6:	08cc      	lsrs	r4, r1, #3
 80026a8:	e7b8      	b.n	800261c <__aeabi_dsub+0x2f0>
 80026aa:	4640      	mov	r0, r8
 80026ac:	4cd3      	ldr	r4, [pc, #844]	; (80029fc <__aeabi_dsub+0x6d0>)
 80026ae:	3001      	adds	r0, #1
 80026b0:	4220      	tst	r0, r4
 80026b2:	d000      	beq.n	80026b6 <__aeabi_dsub+0x38a>
 80026b4:	e0a2      	b.n	80027fc <__aeabi_dsub+0x4d0>
 80026b6:	4640      	mov	r0, r8
 80026b8:	2800      	cmp	r0, #0
 80026ba:	d000      	beq.n	80026be <__aeabi_dsub+0x392>
 80026bc:	e101      	b.n	80028c2 <__aeabi_dsub+0x596>
 80026be:	4660      	mov	r0, ip
 80026c0:	4318      	orrs	r0, r3
 80026c2:	d100      	bne.n	80026c6 <__aeabi_dsub+0x39a>
 80026c4:	e15e      	b.n	8002984 <__aeabi_dsub+0x658>
 80026c6:	0008      	movs	r0, r1
 80026c8:	4338      	orrs	r0, r7
 80026ca:	d000      	beq.n	80026ce <__aeabi_dsub+0x3a2>
 80026cc:	e15f      	b.n	800298e <__aeabi_dsub+0x662>
 80026ce:	4661      	mov	r1, ip
 80026d0:	08db      	lsrs	r3, r3, #3
 80026d2:	0749      	lsls	r1, r1, #29
 80026d4:	430b      	orrs	r3, r1
 80026d6:	4661      	mov	r1, ip
 80026d8:	08cc      	lsrs	r4, r1, #3
 80026da:	e7a2      	b.n	8002622 <__aeabi_dsub+0x2f6>
 80026dc:	4dc8      	ldr	r5, [pc, #800]	; (8002a00 <__aeabi_dsub+0x6d4>)
 80026de:	42a8      	cmp	r0, r5
 80026e0:	d100      	bne.n	80026e4 <__aeabi_dsub+0x3b8>
 80026e2:	e0cf      	b.n	8002884 <__aeabi_dsub+0x558>
 80026e4:	2580      	movs	r5, #128	; 0x80
 80026e6:	4664      	mov	r4, ip
 80026e8:	042d      	lsls	r5, r5, #16
 80026ea:	432c      	orrs	r4, r5
 80026ec:	46a4      	mov	ip, r4
 80026ee:	2a38      	cmp	r2, #56	; 0x38
 80026f0:	dc56      	bgt.n	80027a0 <__aeabi_dsub+0x474>
 80026f2:	2a1f      	cmp	r2, #31
 80026f4:	dd00      	ble.n	80026f8 <__aeabi_dsub+0x3cc>
 80026f6:	e0d1      	b.n	800289c <__aeabi_dsub+0x570>
 80026f8:	2520      	movs	r5, #32
 80026fa:	001e      	movs	r6, r3
 80026fc:	1aad      	subs	r5, r5, r2
 80026fe:	4664      	mov	r4, ip
 8002700:	40ab      	lsls	r3, r5
 8002702:	40ac      	lsls	r4, r5
 8002704:	40d6      	lsrs	r6, r2
 8002706:	1e5d      	subs	r5, r3, #1
 8002708:	41ab      	sbcs	r3, r5
 800270a:	4334      	orrs	r4, r6
 800270c:	4323      	orrs	r3, r4
 800270e:	4664      	mov	r4, ip
 8002710:	40d4      	lsrs	r4, r2
 8002712:	1b09      	subs	r1, r1, r4
 8002714:	e049      	b.n	80027aa <__aeabi_dsub+0x47e>
 8002716:	4660      	mov	r0, ip
 8002718:	1bdc      	subs	r4, r3, r7
 800271a:	1a46      	subs	r6, r0, r1
 800271c:	42a3      	cmp	r3, r4
 800271e:	4180      	sbcs	r0, r0
 8002720:	4240      	negs	r0, r0
 8002722:	4681      	mov	r9, r0
 8002724:	0030      	movs	r0, r6
 8002726:	464e      	mov	r6, r9
 8002728:	1b80      	subs	r0, r0, r6
 800272a:	4681      	mov	r9, r0
 800272c:	0200      	lsls	r0, r0, #8
 800272e:	d476      	bmi.n	800281e <__aeabi_dsub+0x4f2>
 8002730:	464b      	mov	r3, r9
 8002732:	4323      	orrs	r3, r4
 8002734:	d000      	beq.n	8002738 <__aeabi_dsub+0x40c>
 8002736:	e652      	b.n	80023de <__aeabi_dsub+0xb2>
 8002738:	2400      	movs	r4, #0
 800273a:	2500      	movs	r5, #0
 800273c:	e771      	b.n	8002622 <__aeabi_dsub+0x2f6>
 800273e:	4339      	orrs	r1, r7
 8002740:	000c      	movs	r4, r1
 8002742:	1e62      	subs	r2, r4, #1
 8002744:	4194      	sbcs	r4, r2
 8002746:	18e4      	adds	r4, r4, r3
 8002748:	429c      	cmp	r4, r3
 800274a:	419b      	sbcs	r3, r3
 800274c:	425b      	negs	r3, r3
 800274e:	4463      	add	r3, ip
 8002750:	4699      	mov	r9, r3
 8002752:	464b      	mov	r3, r9
 8002754:	021b      	lsls	r3, r3, #8
 8002756:	d400      	bmi.n	800275a <__aeabi_dsub+0x42e>
 8002758:	e756      	b.n	8002608 <__aeabi_dsub+0x2dc>
 800275a:	2301      	movs	r3, #1
 800275c:	469c      	mov	ip, r3
 800275e:	4ba8      	ldr	r3, [pc, #672]	; (8002a00 <__aeabi_dsub+0x6d4>)
 8002760:	44e0      	add	r8, ip
 8002762:	4598      	cmp	r8, r3
 8002764:	d038      	beq.n	80027d8 <__aeabi_dsub+0x4ac>
 8002766:	464b      	mov	r3, r9
 8002768:	48a6      	ldr	r0, [pc, #664]	; (8002a04 <__aeabi_dsub+0x6d8>)
 800276a:	2201      	movs	r2, #1
 800276c:	4003      	ands	r3, r0
 800276e:	0018      	movs	r0, r3
 8002770:	0863      	lsrs	r3, r4, #1
 8002772:	4014      	ands	r4, r2
 8002774:	431c      	orrs	r4, r3
 8002776:	07c3      	lsls	r3, r0, #31
 8002778:	431c      	orrs	r4, r3
 800277a:	0843      	lsrs	r3, r0, #1
 800277c:	4699      	mov	r9, r3
 800277e:	e657      	b.n	8002430 <__aeabi_dsub+0x104>
 8002780:	0010      	movs	r0, r2
 8002782:	000e      	movs	r6, r1
 8002784:	3820      	subs	r0, #32
 8002786:	40c6      	lsrs	r6, r0
 8002788:	2a20      	cmp	r2, #32
 800278a:	d004      	beq.n	8002796 <__aeabi_dsub+0x46a>
 800278c:	2040      	movs	r0, #64	; 0x40
 800278e:	1a82      	subs	r2, r0, r2
 8002790:	4091      	lsls	r1, r2
 8002792:	430f      	orrs	r7, r1
 8002794:	46b9      	mov	r9, r7
 8002796:	464f      	mov	r7, r9
 8002798:	1e7a      	subs	r2, r7, #1
 800279a:	4197      	sbcs	r7, r2
 800279c:	4337      	orrs	r7, r6
 800279e:	e60f      	b.n	80023c0 <__aeabi_dsub+0x94>
 80027a0:	4662      	mov	r2, ip
 80027a2:	431a      	orrs	r2, r3
 80027a4:	0013      	movs	r3, r2
 80027a6:	1e5a      	subs	r2, r3, #1
 80027a8:	4193      	sbcs	r3, r2
 80027aa:	1afc      	subs	r4, r7, r3
 80027ac:	42a7      	cmp	r7, r4
 80027ae:	41bf      	sbcs	r7, r7
 80027b0:	427f      	negs	r7, r7
 80027b2:	1bcb      	subs	r3, r1, r7
 80027b4:	4699      	mov	r9, r3
 80027b6:	465d      	mov	r5, fp
 80027b8:	4680      	mov	r8, r0
 80027ba:	e608      	b.n	80023ce <__aeabi_dsub+0xa2>
 80027bc:	4666      	mov	r6, ip
 80027be:	431e      	orrs	r6, r3
 80027c0:	d100      	bne.n	80027c4 <__aeabi_dsub+0x498>
 80027c2:	e0be      	b.n	8002942 <__aeabi_dsub+0x616>
 80027c4:	1e56      	subs	r6, r2, #1
 80027c6:	2a01      	cmp	r2, #1
 80027c8:	d100      	bne.n	80027cc <__aeabi_dsub+0x4a0>
 80027ca:	e109      	b.n	80029e0 <__aeabi_dsub+0x6b4>
 80027cc:	4c8c      	ldr	r4, [pc, #560]	; (8002a00 <__aeabi_dsub+0x6d4>)
 80027ce:	42a2      	cmp	r2, r4
 80027d0:	d100      	bne.n	80027d4 <__aeabi_dsub+0x4a8>
 80027d2:	e119      	b.n	8002a08 <__aeabi_dsub+0x6dc>
 80027d4:	0032      	movs	r2, r6
 80027d6:	e6c1      	b.n	800255c <__aeabi_dsub+0x230>
 80027d8:	4642      	mov	r2, r8
 80027da:	2400      	movs	r4, #0
 80027dc:	2300      	movs	r3, #0
 80027de:	e648      	b.n	8002472 <__aeabi_dsub+0x146>
 80027e0:	2020      	movs	r0, #32
 80027e2:	000c      	movs	r4, r1
 80027e4:	1a80      	subs	r0, r0, r2
 80027e6:	003e      	movs	r6, r7
 80027e8:	4087      	lsls	r7, r0
 80027ea:	4084      	lsls	r4, r0
 80027ec:	40d6      	lsrs	r6, r2
 80027ee:	1e78      	subs	r0, r7, #1
 80027f0:	4187      	sbcs	r7, r0
 80027f2:	40d1      	lsrs	r1, r2
 80027f4:	4334      	orrs	r4, r6
 80027f6:	433c      	orrs	r4, r7
 80027f8:	448c      	add	ip, r1
 80027fa:	e7a4      	b.n	8002746 <__aeabi_dsub+0x41a>
 80027fc:	4a80      	ldr	r2, [pc, #512]	; (8002a00 <__aeabi_dsub+0x6d4>)
 80027fe:	4290      	cmp	r0, r2
 8002800:	d100      	bne.n	8002804 <__aeabi_dsub+0x4d8>
 8002802:	e0e9      	b.n	80029d8 <__aeabi_dsub+0x6ac>
 8002804:	19df      	adds	r7, r3, r7
 8002806:	429f      	cmp	r7, r3
 8002808:	419b      	sbcs	r3, r3
 800280a:	4461      	add	r1, ip
 800280c:	425b      	negs	r3, r3
 800280e:	18c9      	adds	r1, r1, r3
 8002810:	07cc      	lsls	r4, r1, #31
 8002812:	087f      	lsrs	r7, r7, #1
 8002814:	084b      	lsrs	r3, r1, #1
 8002816:	4699      	mov	r9, r3
 8002818:	4680      	mov	r8, r0
 800281a:	433c      	orrs	r4, r7
 800281c:	e6f4      	b.n	8002608 <__aeabi_dsub+0x2dc>
 800281e:	1afc      	subs	r4, r7, r3
 8002820:	42a7      	cmp	r7, r4
 8002822:	41bf      	sbcs	r7, r7
 8002824:	4663      	mov	r3, ip
 8002826:	427f      	negs	r7, r7
 8002828:	1ac9      	subs	r1, r1, r3
 800282a:	1bcb      	subs	r3, r1, r7
 800282c:	4699      	mov	r9, r3
 800282e:	465d      	mov	r5, fp
 8002830:	e5d5      	b.n	80023de <__aeabi_dsub+0xb2>
 8002832:	08ff      	lsrs	r7, r7, #3
 8002834:	074b      	lsls	r3, r1, #29
 8002836:	465d      	mov	r5, fp
 8002838:	433b      	orrs	r3, r7
 800283a:	08cc      	lsrs	r4, r1, #3
 800283c:	e6ee      	b.n	800261c <__aeabi_dsub+0x2f0>
 800283e:	4662      	mov	r2, ip
 8002840:	431a      	orrs	r2, r3
 8002842:	d000      	beq.n	8002846 <__aeabi_dsub+0x51a>
 8002844:	e082      	b.n	800294c <__aeabi_dsub+0x620>
 8002846:	000b      	movs	r3, r1
 8002848:	433b      	orrs	r3, r7
 800284a:	d11b      	bne.n	8002884 <__aeabi_dsub+0x558>
 800284c:	2480      	movs	r4, #128	; 0x80
 800284e:	2500      	movs	r5, #0
 8002850:	0324      	lsls	r4, r4, #12
 8002852:	e6f9      	b.n	8002648 <__aeabi_dsub+0x31c>
 8002854:	19dc      	adds	r4, r3, r7
 8002856:	429c      	cmp	r4, r3
 8002858:	419b      	sbcs	r3, r3
 800285a:	4461      	add	r1, ip
 800285c:	4689      	mov	r9, r1
 800285e:	425b      	negs	r3, r3
 8002860:	4499      	add	r9, r3
 8002862:	464b      	mov	r3, r9
 8002864:	021b      	lsls	r3, r3, #8
 8002866:	d444      	bmi.n	80028f2 <__aeabi_dsub+0x5c6>
 8002868:	2301      	movs	r3, #1
 800286a:	4698      	mov	r8, r3
 800286c:	e6cc      	b.n	8002608 <__aeabi_dsub+0x2dc>
 800286e:	1bdc      	subs	r4, r3, r7
 8002870:	4662      	mov	r2, ip
 8002872:	42a3      	cmp	r3, r4
 8002874:	419b      	sbcs	r3, r3
 8002876:	1a51      	subs	r1, r2, r1
 8002878:	425b      	negs	r3, r3
 800287a:	1acb      	subs	r3, r1, r3
 800287c:	4699      	mov	r9, r3
 800287e:	2301      	movs	r3, #1
 8002880:	4698      	mov	r8, r3
 8002882:	e5a4      	b.n	80023ce <__aeabi_dsub+0xa2>
 8002884:	08ff      	lsrs	r7, r7, #3
 8002886:	074b      	lsls	r3, r1, #29
 8002888:	465d      	mov	r5, fp
 800288a:	433b      	orrs	r3, r7
 800288c:	08cc      	lsrs	r4, r1, #3
 800288e:	e6d7      	b.n	8002640 <__aeabi_dsub+0x314>
 8002890:	4662      	mov	r2, ip
 8002892:	431a      	orrs	r2, r3
 8002894:	0014      	movs	r4, r2
 8002896:	1e63      	subs	r3, r4, #1
 8002898:	419c      	sbcs	r4, r3
 800289a:	e679      	b.n	8002590 <__aeabi_dsub+0x264>
 800289c:	0015      	movs	r5, r2
 800289e:	4664      	mov	r4, ip
 80028a0:	3d20      	subs	r5, #32
 80028a2:	40ec      	lsrs	r4, r5
 80028a4:	46a0      	mov	r8, r4
 80028a6:	2a20      	cmp	r2, #32
 80028a8:	d005      	beq.n	80028b6 <__aeabi_dsub+0x58a>
 80028aa:	2540      	movs	r5, #64	; 0x40
 80028ac:	4664      	mov	r4, ip
 80028ae:	1aaa      	subs	r2, r5, r2
 80028b0:	4094      	lsls	r4, r2
 80028b2:	4323      	orrs	r3, r4
 80028b4:	469a      	mov	sl, r3
 80028b6:	4654      	mov	r4, sl
 80028b8:	1e63      	subs	r3, r4, #1
 80028ba:	419c      	sbcs	r4, r3
 80028bc:	4643      	mov	r3, r8
 80028be:	4323      	orrs	r3, r4
 80028c0:	e773      	b.n	80027aa <__aeabi_dsub+0x47e>
 80028c2:	4662      	mov	r2, ip
 80028c4:	431a      	orrs	r2, r3
 80028c6:	d023      	beq.n	8002910 <__aeabi_dsub+0x5e4>
 80028c8:	000a      	movs	r2, r1
 80028ca:	433a      	orrs	r2, r7
 80028cc:	d000      	beq.n	80028d0 <__aeabi_dsub+0x5a4>
 80028ce:	e0a0      	b.n	8002a12 <__aeabi_dsub+0x6e6>
 80028d0:	4662      	mov	r2, ip
 80028d2:	08db      	lsrs	r3, r3, #3
 80028d4:	0752      	lsls	r2, r2, #29
 80028d6:	4313      	orrs	r3, r2
 80028d8:	4662      	mov	r2, ip
 80028da:	08d4      	lsrs	r4, r2, #3
 80028dc:	e6b0      	b.n	8002640 <__aeabi_dsub+0x314>
 80028de:	000b      	movs	r3, r1
 80028e0:	433b      	orrs	r3, r7
 80028e2:	d100      	bne.n	80028e6 <__aeabi_dsub+0x5ba>
 80028e4:	e728      	b.n	8002738 <__aeabi_dsub+0x40c>
 80028e6:	08ff      	lsrs	r7, r7, #3
 80028e8:	074b      	lsls	r3, r1, #29
 80028ea:	465d      	mov	r5, fp
 80028ec:	433b      	orrs	r3, r7
 80028ee:	08cc      	lsrs	r4, r1, #3
 80028f0:	e697      	b.n	8002622 <__aeabi_dsub+0x2f6>
 80028f2:	2302      	movs	r3, #2
 80028f4:	4698      	mov	r8, r3
 80028f6:	e736      	b.n	8002766 <__aeabi_dsub+0x43a>
 80028f8:	1afc      	subs	r4, r7, r3
 80028fa:	42a7      	cmp	r7, r4
 80028fc:	41bf      	sbcs	r7, r7
 80028fe:	4663      	mov	r3, ip
 8002900:	427f      	negs	r7, r7
 8002902:	1ac9      	subs	r1, r1, r3
 8002904:	1bcb      	subs	r3, r1, r7
 8002906:	4699      	mov	r9, r3
 8002908:	2301      	movs	r3, #1
 800290a:	465d      	mov	r5, fp
 800290c:	4698      	mov	r8, r3
 800290e:	e55e      	b.n	80023ce <__aeabi_dsub+0xa2>
 8002910:	074b      	lsls	r3, r1, #29
 8002912:	08ff      	lsrs	r7, r7, #3
 8002914:	433b      	orrs	r3, r7
 8002916:	08cc      	lsrs	r4, r1, #3
 8002918:	e692      	b.n	8002640 <__aeabi_dsub+0x314>
 800291a:	1bdc      	subs	r4, r3, r7
 800291c:	4660      	mov	r0, ip
 800291e:	42a3      	cmp	r3, r4
 8002920:	41b6      	sbcs	r6, r6
 8002922:	1a40      	subs	r0, r0, r1
 8002924:	4276      	negs	r6, r6
 8002926:	1b80      	subs	r0, r0, r6
 8002928:	4681      	mov	r9, r0
 800292a:	0200      	lsls	r0, r0, #8
 800292c:	d560      	bpl.n	80029f0 <__aeabi_dsub+0x6c4>
 800292e:	1afc      	subs	r4, r7, r3
 8002930:	42a7      	cmp	r7, r4
 8002932:	41bf      	sbcs	r7, r7
 8002934:	4663      	mov	r3, ip
 8002936:	427f      	negs	r7, r7
 8002938:	1ac9      	subs	r1, r1, r3
 800293a:	1bcb      	subs	r3, r1, r7
 800293c:	4699      	mov	r9, r3
 800293e:	465d      	mov	r5, fp
 8002940:	e576      	b.n	8002430 <__aeabi_dsub+0x104>
 8002942:	08ff      	lsrs	r7, r7, #3
 8002944:	074b      	lsls	r3, r1, #29
 8002946:	433b      	orrs	r3, r7
 8002948:	08cc      	lsrs	r4, r1, #3
 800294a:	e667      	b.n	800261c <__aeabi_dsub+0x2f0>
 800294c:	000a      	movs	r2, r1
 800294e:	08db      	lsrs	r3, r3, #3
 8002950:	433a      	orrs	r2, r7
 8002952:	d100      	bne.n	8002956 <__aeabi_dsub+0x62a>
 8002954:	e66f      	b.n	8002636 <__aeabi_dsub+0x30a>
 8002956:	4662      	mov	r2, ip
 8002958:	0752      	lsls	r2, r2, #29
 800295a:	4313      	orrs	r3, r2
 800295c:	4662      	mov	r2, ip
 800295e:	08d4      	lsrs	r4, r2, #3
 8002960:	2280      	movs	r2, #128	; 0x80
 8002962:	0312      	lsls	r2, r2, #12
 8002964:	4214      	tst	r4, r2
 8002966:	d007      	beq.n	8002978 <__aeabi_dsub+0x64c>
 8002968:	08c8      	lsrs	r0, r1, #3
 800296a:	4210      	tst	r0, r2
 800296c:	d104      	bne.n	8002978 <__aeabi_dsub+0x64c>
 800296e:	465d      	mov	r5, fp
 8002970:	0004      	movs	r4, r0
 8002972:	08fb      	lsrs	r3, r7, #3
 8002974:	0749      	lsls	r1, r1, #29
 8002976:	430b      	orrs	r3, r1
 8002978:	0f5a      	lsrs	r2, r3, #29
 800297a:	00db      	lsls	r3, r3, #3
 800297c:	08db      	lsrs	r3, r3, #3
 800297e:	0752      	lsls	r2, r2, #29
 8002980:	4313      	orrs	r3, r2
 8002982:	e65d      	b.n	8002640 <__aeabi_dsub+0x314>
 8002984:	074b      	lsls	r3, r1, #29
 8002986:	08ff      	lsrs	r7, r7, #3
 8002988:	433b      	orrs	r3, r7
 800298a:	08cc      	lsrs	r4, r1, #3
 800298c:	e649      	b.n	8002622 <__aeabi_dsub+0x2f6>
 800298e:	19dc      	adds	r4, r3, r7
 8002990:	429c      	cmp	r4, r3
 8002992:	419b      	sbcs	r3, r3
 8002994:	4461      	add	r1, ip
 8002996:	4689      	mov	r9, r1
 8002998:	425b      	negs	r3, r3
 800299a:	4499      	add	r9, r3
 800299c:	464b      	mov	r3, r9
 800299e:	021b      	lsls	r3, r3, #8
 80029a0:	d400      	bmi.n	80029a4 <__aeabi_dsub+0x678>
 80029a2:	e631      	b.n	8002608 <__aeabi_dsub+0x2dc>
 80029a4:	464a      	mov	r2, r9
 80029a6:	4b17      	ldr	r3, [pc, #92]	; (8002a04 <__aeabi_dsub+0x6d8>)
 80029a8:	401a      	ands	r2, r3
 80029aa:	2301      	movs	r3, #1
 80029ac:	4691      	mov	r9, r2
 80029ae:	4698      	mov	r8, r3
 80029b0:	e62a      	b.n	8002608 <__aeabi_dsub+0x2dc>
 80029b2:	0016      	movs	r6, r2
 80029b4:	4664      	mov	r4, ip
 80029b6:	3e20      	subs	r6, #32
 80029b8:	40f4      	lsrs	r4, r6
 80029ba:	46a0      	mov	r8, r4
 80029bc:	2a20      	cmp	r2, #32
 80029be:	d005      	beq.n	80029cc <__aeabi_dsub+0x6a0>
 80029c0:	2640      	movs	r6, #64	; 0x40
 80029c2:	4664      	mov	r4, ip
 80029c4:	1ab2      	subs	r2, r6, r2
 80029c6:	4094      	lsls	r4, r2
 80029c8:	4323      	orrs	r3, r4
 80029ca:	469a      	mov	sl, r3
 80029cc:	4654      	mov	r4, sl
 80029ce:	1e63      	subs	r3, r4, #1
 80029d0:	419c      	sbcs	r4, r3
 80029d2:	4643      	mov	r3, r8
 80029d4:	431c      	orrs	r4, r3
 80029d6:	e5db      	b.n	8002590 <__aeabi_dsub+0x264>
 80029d8:	0002      	movs	r2, r0
 80029da:	2400      	movs	r4, #0
 80029dc:	2300      	movs	r3, #0
 80029de:	e548      	b.n	8002472 <__aeabi_dsub+0x146>
 80029e0:	19dc      	adds	r4, r3, r7
 80029e2:	42bc      	cmp	r4, r7
 80029e4:	41bf      	sbcs	r7, r7
 80029e6:	4461      	add	r1, ip
 80029e8:	4689      	mov	r9, r1
 80029ea:	427f      	negs	r7, r7
 80029ec:	44b9      	add	r9, r7
 80029ee:	e738      	b.n	8002862 <__aeabi_dsub+0x536>
 80029f0:	464b      	mov	r3, r9
 80029f2:	4323      	orrs	r3, r4
 80029f4:	d100      	bne.n	80029f8 <__aeabi_dsub+0x6cc>
 80029f6:	e69f      	b.n	8002738 <__aeabi_dsub+0x40c>
 80029f8:	e606      	b.n	8002608 <__aeabi_dsub+0x2dc>
 80029fa:	46c0      	nop			; (mov r8, r8)
 80029fc:	000007fe 	.word	0x000007fe
 8002a00:	000007ff 	.word	0x000007ff
 8002a04:	ff7fffff 	.word	0xff7fffff
 8002a08:	08ff      	lsrs	r7, r7, #3
 8002a0a:	074b      	lsls	r3, r1, #29
 8002a0c:	433b      	orrs	r3, r7
 8002a0e:	08cc      	lsrs	r4, r1, #3
 8002a10:	e616      	b.n	8002640 <__aeabi_dsub+0x314>
 8002a12:	4662      	mov	r2, ip
 8002a14:	08db      	lsrs	r3, r3, #3
 8002a16:	0752      	lsls	r2, r2, #29
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	4662      	mov	r2, ip
 8002a1c:	08d4      	lsrs	r4, r2, #3
 8002a1e:	2280      	movs	r2, #128	; 0x80
 8002a20:	0312      	lsls	r2, r2, #12
 8002a22:	4214      	tst	r4, r2
 8002a24:	d007      	beq.n	8002a36 <__aeabi_dsub+0x70a>
 8002a26:	08c8      	lsrs	r0, r1, #3
 8002a28:	4210      	tst	r0, r2
 8002a2a:	d104      	bne.n	8002a36 <__aeabi_dsub+0x70a>
 8002a2c:	465d      	mov	r5, fp
 8002a2e:	0004      	movs	r4, r0
 8002a30:	08fb      	lsrs	r3, r7, #3
 8002a32:	0749      	lsls	r1, r1, #29
 8002a34:	430b      	orrs	r3, r1
 8002a36:	0f5a      	lsrs	r2, r3, #29
 8002a38:	00db      	lsls	r3, r3, #3
 8002a3a:	0752      	lsls	r2, r2, #29
 8002a3c:	08db      	lsrs	r3, r3, #3
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	e5fe      	b.n	8002640 <__aeabi_dsub+0x314>
 8002a42:	2300      	movs	r3, #0
 8002a44:	4a01      	ldr	r2, [pc, #4]	; (8002a4c <__aeabi_dsub+0x720>)
 8002a46:	001c      	movs	r4, r3
 8002a48:	e513      	b.n	8002472 <__aeabi_dsub+0x146>
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	000007ff 	.word	0x000007ff

08002a50 <__aeabi_dcmpun>:
 8002a50:	b570      	push	{r4, r5, r6, lr}
 8002a52:	0005      	movs	r5, r0
 8002a54:	480c      	ldr	r0, [pc, #48]	; (8002a88 <__aeabi_dcmpun+0x38>)
 8002a56:	031c      	lsls	r4, r3, #12
 8002a58:	0016      	movs	r6, r2
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	030a      	lsls	r2, r1, #12
 8002a5e:	0049      	lsls	r1, r1, #1
 8002a60:	0b12      	lsrs	r2, r2, #12
 8002a62:	0d49      	lsrs	r1, r1, #21
 8002a64:	0b24      	lsrs	r4, r4, #12
 8002a66:	0d5b      	lsrs	r3, r3, #21
 8002a68:	4281      	cmp	r1, r0
 8002a6a:	d008      	beq.n	8002a7e <__aeabi_dcmpun+0x2e>
 8002a6c:	4a06      	ldr	r2, [pc, #24]	; (8002a88 <__aeabi_dcmpun+0x38>)
 8002a6e:	2000      	movs	r0, #0
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d103      	bne.n	8002a7c <__aeabi_dcmpun+0x2c>
 8002a74:	0020      	movs	r0, r4
 8002a76:	4330      	orrs	r0, r6
 8002a78:	1e43      	subs	r3, r0, #1
 8002a7a:	4198      	sbcs	r0, r3
 8002a7c:	bd70      	pop	{r4, r5, r6, pc}
 8002a7e:	2001      	movs	r0, #1
 8002a80:	432a      	orrs	r2, r5
 8002a82:	d1fb      	bne.n	8002a7c <__aeabi_dcmpun+0x2c>
 8002a84:	e7f2      	b.n	8002a6c <__aeabi_dcmpun+0x1c>
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	000007ff 	.word	0x000007ff

08002a8c <__aeabi_d2iz>:
 8002a8c:	000a      	movs	r2, r1
 8002a8e:	b530      	push	{r4, r5, lr}
 8002a90:	4c13      	ldr	r4, [pc, #76]	; (8002ae0 <__aeabi_d2iz+0x54>)
 8002a92:	0053      	lsls	r3, r2, #1
 8002a94:	0309      	lsls	r1, r1, #12
 8002a96:	0005      	movs	r5, r0
 8002a98:	0b09      	lsrs	r1, r1, #12
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	0d5b      	lsrs	r3, r3, #21
 8002a9e:	0fd2      	lsrs	r2, r2, #31
 8002aa0:	42a3      	cmp	r3, r4
 8002aa2:	dd04      	ble.n	8002aae <__aeabi_d2iz+0x22>
 8002aa4:	480f      	ldr	r0, [pc, #60]	; (8002ae4 <__aeabi_d2iz+0x58>)
 8002aa6:	4283      	cmp	r3, r0
 8002aa8:	dd02      	ble.n	8002ab0 <__aeabi_d2iz+0x24>
 8002aaa:	4b0f      	ldr	r3, [pc, #60]	; (8002ae8 <__aeabi_d2iz+0x5c>)
 8002aac:	18d0      	adds	r0, r2, r3
 8002aae:	bd30      	pop	{r4, r5, pc}
 8002ab0:	2080      	movs	r0, #128	; 0x80
 8002ab2:	0340      	lsls	r0, r0, #13
 8002ab4:	4301      	orrs	r1, r0
 8002ab6:	480d      	ldr	r0, [pc, #52]	; (8002aec <__aeabi_d2iz+0x60>)
 8002ab8:	1ac0      	subs	r0, r0, r3
 8002aba:	281f      	cmp	r0, #31
 8002abc:	dd08      	ble.n	8002ad0 <__aeabi_d2iz+0x44>
 8002abe:	480c      	ldr	r0, [pc, #48]	; (8002af0 <__aeabi_d2iz+0x64>)
 8002ac0:	1ac3      	subs	r3, r0, r3
 8002ac2:	40d9      	lsrs	r1, r3
 8002ac4:	000b      	movs	r3, r1
 8002ac6:	4258      	negs	r0, r3
 8002ac8:	2a00      	cmp	r2, #0
 8002aca:	d1f0      	bne.n	8002aae <__aeabi_d2iz+0x22>
 8002acc:	0018      	movs	r0, r3
 8002ace:	e7ee      	b.n	8002aae <__aeabi_d2iz+0x22>
 8002ad0:	4c08      	ldr	r4, [pc, #32]	; (8002af4 <__aeabi_d2iz+0x68>)
 8002ad2:	40c5      	lsrs	r5, r0
 8002ad4:	46a4      	mov	ip, r4
 8002ad6:	4463      	add	r3, ip
 8002ad8:	4099      	lsls	r1, r3
 8002ada:	000b      	movs	r3, r1
 8002adc:	432b      	orrs	r3, r5
 8002ade:	e7f2      	b.n	8002ac6 <__aeabi_d2iz+0x3a>
 8002ae0:	000003fe 	.word	0x000003fe
 8002ae4:	0000041d 	.word	0x0000041d
 8002ae8:	7fffffff 	.word	0x7fffffff
 8002aec:	00000433 	.word	0x00000433
 8002af0:	00000413 	.word	0x00000413
 8002af4:	fffffbed 	.word	0xfffffbed

08002af8 <__aeabi_i2d>:
 8002af8:	b570      	push	{r4, r5, r6, lr}
 8002afa:	2800      	cmp	r0, #0
 8002afc:	d016      	beq.n	8002b2c <__aeabi_i2d+0x34>
 8002afe:	17c3      	asrs	r3, r0, #31
 8002b00:	18c5      	adds	r5, r0, r3
 8002b02:	405d      	eors	r5, r3
 8002b04:	0fc4      	lsrs	r4, r0, #31
 8002b06:	0028      	movs	r0, r5
 8002b08:	f000 f8d4 	bl	8002cb4 <__clzsi2>
 8002b0c:	4a11      	ldr	r2, [pc, #68]	; (8002b54 <__aeabi_i2d+0x5c>)
 8002b0e:	1a12      	subs	r2, r2, r0
 8002b10:	280a      	cmp	r0, #10
 8002b12:	dc16      	bgt.n	8002b42 <__aeabi_i2d+0x4a>
 8002b14:	0003      	movs	r3, r0
 8002b16:	002e      	movs	r6, r5
 8002b18:	3315      	adds	r3, #21
 8002b1a:	409e      	lsls	r6, r3
 8002b1c:	230b      	movs	r3, #11
 8002b1e:	1a18      	subs	r0, r3, r0
 8002b20:	40c5      	lsrs	r5, r0
 8002b22:	0552      	lsls	r2, r2, #21
 8002b24:	032d      	lsls	r5, r5, #12
 8002b26:	0b2d      	lsrs	r5, r5, #12
 8002b28:	0d53      	lsrs	r3, r2, #21
 8002b2a:	e003      	b.n	8002b34 <__aeabi_i2d+0x3c>
 8002b2c:	2400      	movs	r4, #0
 8002b2e:	2300      	movs	r3, #0
 8002b30:	2500      	movs	r5, #0
 8002b32:	2600      	movs	r6, #0
 8002b34:	051b      	lsls	r3, r3, #20
 8002b36:	432b      	orrs	r3, r5
 8002b38:	07e4      	lsls	r4, r4, #31
 8002b3a:	4323      	orrs	r3, r4
 8002b3c:	0030      	movs	r0, r6
 8002b3e:	0019      	movs	r1, r3
 8002b40:	bd70      	pop	{r4, r5, r6, pc}
 8002b42:	380b      	subs	r0, #11
 8002b44:	4085      	lsls	r5, r0
 8002b46:	0552      	lsls	r2, r2, #21
 8002b48:	032d      	lsls	r5, r5, #12
 8002b4a:	2600      	movs	r6, #0
 8002b4c:	0b2d      	lsrs	r5, r5, #12
 8002b4e:	0d53      	lsrs	r3, r2, #21
 8002b50:	e7f0      	b.n	8002b34 <__aeabi_i2d+0x3c>
 8002b52:	46c0      	nop			; (mov r8, r8)
 8002b54:	0000041e 	.word	0x0000041e

08002b58 <__aeabi_ui2d>:
 8002b58:	b510      	push	{r4, lr}
 8002b5a:	1e04      	subs	r4, r0, #0
 8002b5c:	d010      	beq.n	8002b80 <__aeabi_ui2d+0x28>
 8002b5e:	f000 f8a9 	bl	8002cb4 <__clzsi2>
 8002b62:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <__aeabi_ui2d+0x48>)
 8002b64:	1a1b      	subs	r3, r3, r0
 8002b66:	280a      	cmp	r0, #10
 8002b68:	dc11      	bgt.n	8002b8e <__aeabi_ui2d+0x36>
 8002b6a:	220b      	movs	r2, #11
 8002b6c:	0021      	movs	r1, r4
 8002b6e:	1a12      	subs	r2, r2, r0
 8002b70:	40d1      	lsrs	r1, r2
 8002b72:	3015      	adds	r0, #21
 8002b74:	030a      	lsls	r2, r1, #12
 8002b76:	055b      	lsls	r3, r3, #21
 8002b78:	4084      	lsls	r4, r0
 8002b7a:	0b12      	lsrs	r2, r2, #12
 8002b7c:	0d5b      	lsrs	r3, r3, #21
 8002b7e:	e001      	b.n	8002b84 <__aeabi_ui2d+0x2c>
 8002b80:	2300      	movs	r3, #0
 8002b82:	2200      	movs	r2, #0
 8002b84:	051b      	lsls	r3, r3, #20
 8002b86:	4313      	orrs	r3, r2
 8002b88:	0020      	movs	r0, r4
 8002b8a:	0019      	movs	r1, r3
 8002b8c:	bd10      	pop	{r4, pc}
 8002b8e:	0022      	movs	r2, r4
 8002b90:	380b      	subs	r0, #11
 8002b92:	4082      	lsls	r2, r0
 8002b94:	055b      	lsls	r3, r3, #21
 8002b96:	0312      	lsls	r2, r2, #12
 8002b98:	2400      	movs	r4, #0
 8002b9a:	0b12      	lsrs	r2, r2, #12
 8002b9c:	0d5b      	lsrs	r3, r3, #21
 8002b9e:	e7f1      	b.n	8002b84 <__aeabi_ui2d+0x2c>
 8002ba0:	0000041e 	.word	0x0000041e

08002ba4 <__aeabi_d2f>:
 8002ba4:	0002      	movs	r2, r0
 8002ba6:	004b      	lsls	r3, r1, #1
 8002ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002baa:	0d5b      	lsrs	r3, r3, #21
 8002bac:	030c      	lsls	r4, r1, #12
 8002bae:	4e3d      	ldr	r6, [pc, #244]	; (8002ca4 <__aeabi_d2f+0x100>)
 8002bb0:	0a64      	lsrs	r4, r4, #9
 8002bb2:	0f40      	lsrs	r0, r0, #29
 8002bb4:	1c5f      	adds	r7, r3, #1
 8002bb6:	0fc9      	lsrs	r1, r1, #31
 8002bb8:	4304      	orrs	r4, r0
 8002bba:	00d5      	lsls	r5, r2, #3
 8002bbc:	4237      	tst	r7, r6
 8002bbe:	d00a      	beq.n	8002bd6 <__aeabi_d2f+0x32>
 8002bc0:	4839      	ldr	r0, [pc, #228]	; (8002ca8 <__aeabi_d2f+0x104>)
 8002bc2:	181e      	adds	r6, r3, r0
 8002bc4:	2efe      	cmp	r6, #254	; 0xfe
 8002bc6:	dd16      	ble.n	8002bf6 <__aeabi_d2f+0x52>
 8002bc8:	20ff      	movs	r0, #255	; 0xff
 8002bca:	2400      	movs	r4, #0
 8002bcc:	05c0      	lsls	r0, r0, #23
 8002bce:	4320      	orrs	r0, r4
 8002bd0:	07c9      	lsls	r1, r1, #31
 8002bd2:	4308      	orrs	r0, r1
 8002bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d106      	bne.n	8002be8 <__aeabi_d2f+0x44>
 8002bda:	432c      	orrs	r4, r5
 8002bdc:	d026      	beq.n	8002c2c <__aeabi_d2f+0x88>
 8002bde:	2205      	movs	r2, #5
 8002be0:	0192      	lsls	r2, r2, #6
 8002be2:	0a54      	lsrs	r4, r2, #9
 8002be4:	b2d8      	uxtb	r0, r3
 8002be6:	e7f1      	b.n	8002bcc <__aeabi_d2f+0x28>
 8002be8:	4325      	orrs	r5, r4
 8002bea:	d0ed      	beq.n	8002bc8 <__aeabi_d2f+0x24>
 8002bec:	2080      	movs	r0, #128	; 0x80
 8002bee:	03c0      	lsls	r0, r0, #15
 8002bf0:	4304      	orrs	r4, r0
 8002bf2:	20ff      	movs	r0, #255	; 0xff
 8002bf4:	e7ea      	b.n	8002bcc <__aeabi_d2f+0x28>
 8002bf6:	2e00      	cmp	r6, #0
 8002bf8:	dd1b      	ble.n	8002c32 <__aeabi_d2f+0x8e>
 8002bfa:	0192      	lsls	r2, r2, #6
 8002bfc:	1e53      	subs	r3, r2, #1
 8002bfe:	419a      	sbcs	r2, r3
 8002c00:	00e4      	lsls	r4, r4, #3
 8002c02:	0f6d      	lsrs	r5, r5, #29
 8002c04:	4322      	orrs	r2, r4
 8002c06:	432a      	orrs	r2, r5
 8002c08:	0753      	lsls	r3, r2, #29
 8002c0a:	d048      	beq.n	8002c9e <__aeabi_d2f+0xfa>
 8002c0c:	230f      	movs	r3, #15
 8002c0e:	4013      	ands	r3, r2
 8002c10:	2b04      	cmp	r3, #4
 8002c12:	d000      	beq.n	8002c16 <__aeabi_d2f+0x72>
 8002c14:	3204      	adds	r2, #4
 8002c16:	2380      	movs	r3, #128	; 0x80
 8002c18:	04db      	lsls	r3, r3, #19
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d03f      	beq.n	8002c9e <__aeabi_d2f+0xfa>
 8002c1e:	1c70      	adds	r0, r6, #1
 8002c20:	2efe      	cmp	r6, #254	; 0xfe
 8002c22:	d0d1      	beq.n	8002bc8 <__aeabi_d2f+0x24>
 8002c24:	0192      	lsls	r2, r2, #6
 8002c26:	0a54      	lsrs	r4, r2, #9
 8002c28:	b2c0      	uxtb	r0, r0
 8002c2a:	e7cf      	b.n	8002bcc <__aeabi_d2f+0x28>
 8002c2c:	2000      	movs	r0, #0
 8002c2e:	2400      	movs	r4, #0
 8002c30:	e7cc      	b.n	8002bcc <__aeabi_d2f+0x28>
 8002c32:	0032      	movs	r2, r6
 8002c34:	3217      	adds	r2, #23
 8002c36:	db22      	blt.n	8002c7e <__aeabi_d2f+0xda>
 8002c38:	2080      	movs	r0, #128	; 0x80
 8002c3a:	0400      	lsls	r0, r0, #16
 8002c3c:	4320      	orrs	r0, r4
 8002c3e:	241e      	movs	r4, #30
 8002c40:	1ba4      	subs	r4, r4, r6
 8002c42:	2c1f      	cmp	r4, #31
 8002c44:	dd1d      	ble.n	8002c82 <__aeabi_d2f+0xde>
 8002c46:	2202      	movs	r2, #2
 8002c48:	4252      	negs	r2, r2
 8002c4a:	1b96      	subs	r6, r2, r6
 8002c4c:	0002      	movs	r2, r0
 8002c4e:	40f2      	lsrs	r2, r6
 8002c50:	0016      	movs	r6, r2
 8002c52:	2c20      	cmp	r4, #32
 8002c54:	d004      	beq.n	8002c60 <__aeabi_d2f+0xbc>
 8002c56:	4a15      	ldr	r2, [pc, #84]	; (8002cac <__aeabi_d2f+0x108>)
 8002c58:	4694      	mov	ip, r2
 8002c5a:	4463      	add	r3, ip
 8002c5c:	4098      	lsls	r0, r3
 8002c5e:	4305      	orrs	r5, r0
 8002c60:	002a      	movs	r2, r5
 8002c62:	1e53      	subs	r3, r2, #1
 8002c64:	419a      	sbcs	r2, r3
 8002c66:	4332      	orrs	r2, r6
 8002c68:	2600      	movs	r6, #0
 8002c6a:	0753      	lsls	r3, r2, #29
 8002c6c:	d1ce      	bne.n	8002c0c <__aeabi_d2f+0x68>
 8002c6e:	2480      	movs	r4, #128	; 0x80
 8002c70:	0013      	movs	r3, r2
 8002c72:	04e4      	lsls	r4, r4, #19
 8002c74:	2001      	movs	r0, #1
 8002c76:	4023      	ands	r3, r4
 8002c78:	4222      	tst	r2, r4
 8002c7a:	d1d3      	bne.n	8002c24 <__aeabi_d2f+0x80>
 8002c7c:	e7b0      	b.n	8002be0 <__aeabi_d2f+0x3c>
 8002c7e:	2300      	movs	r3, #0
 8002c80:	e7ad      	b.n	8002bde <__aeabi_d2f+0x3a>
 8002c82:	4a0b      	ldr	r2, [pc, #44]	; (8002cb0 <__aeabi_d2f+0x10c>)
 8002c84:	4694      	mov	ip, r2
 8002c86:	002a      	movs	r2, r5
 8002c88:	40e2      	lsrs	r2, r4
 8002c8a:	0014      	movs	r4, r2
 8002c8c:	002a      	movs	r2, r5
 8002c8e:	4463      	add	r3, ip
 8002c90:	409a      	lsls	r2, r3
 8002c92:	4098      	lsls	r0, r3
 8002c94:	1e55      	subs	r5, r2, #1
 8002c96:	41aa      	sbcs	r2, r5
 8002c98:	4302      	orrs	r2, r0
 8002c9a:	4322      	orrs	r2, r4
 8002c9c:	e7e4      	b.n	8002c68 <__aeabi_d2f+0xc4>
 8002c9e:	0033      	movs	r3, r6
 8002ca0:	e79e      	b.n	8002be0 <__aeabi_d2f+0x3c>
 8002ca2:	46c0      	nop			; (mov r8, r8)
 8002ca4:	000007fe 	.word	0x000007fe
 8002ca8:	fffffc80 	.word	0xfffffc80
 8002cac:	fffffca2 	.word	0xfffffca2
 8002cb0:	fffffc82 	.word	0xfffffc82

08002cb4 <__clzsi2>:
 8002cb4:	211c      	movs	r1, #28
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	041b      	lsls	r3, r3, #16
 8002cba:	4298      	cmp	r0, r3
 8002cbc:	d301      	bcc.n	8002cc2 <__clzsi2+0xe>
 8002cbe:	0c00      	lsrs	r0, r0, #16
 8002cc0:	3910      	subs	r1, #16
 8002cc2:	0a1b      	lsrs	r3, r3, #8
 8002cc4:	4298      	cmp	r0, r3
 8002cc6:	d301      	bcc.n	8002ccc <__clzsi2+0x18>
 8002cc8:	0a00      	lsrs	r0, r0, #8
 8002cca:	3908      	subs	r1, #8
 8002ccc:	091b      	lsrs	r3, r3, #4
 8002cce:	4298      	cmp	r0, r3
 8002cd0:	d301      	bcc.n	8002cd6 <__clzsi2+0x22>
 8002cd2:	0900      	lsrs	r0, r0, #4
 8002cd4:	3904      	subs	r1, #4
 8002cd6:	a202      	add	r2, pc, #8	; (adr r2, 8002ce0 <__clzsi2+0x2c>)
 8002cd8:	5c10      	ldrb	r0, [r2, r0]
 8002cda:	1840      	adds	r0, r0, r1
 8002cdc:	4770      	bx	lr
 8002cde:	46c0      	nop			; (mov r8, r8)
 8002ce0:	02020304 	.word	0x02020304
 8002ce4:	01010101 	.word	0x01010101
	...

08002cf0 <__clzdi2>:
 8002cf0:	b510      	push	{r4, lr}
 8002cf2:	2900      	cmp	r1, #0
 8002cf4:	d103      	bne.n	8002cfe <__clzdi2+0xe>
 8002cf6:	f7ff ffdd 	bl	8002cb4 <__clzsi2>
 8002cfa:	3020      	adds	r0, #32
 8002cfc:	e002      	b.n	8002d04 <__clzdi2+0x14>
 8002cfe:	0008      	movs	r0, r1
 8002d00:	f7ff ffd8 	bl	8002cb4 <__clzsi2>
 8002d04:	bd10      	pop	{r4, pc}
 8002d06:	46c0      	nop			; (mov r8, r8)

08002d08 <new_adc_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hadc is the adc and _total_ranks are the total ranks.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ADCSensor object
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 8002d08:	b570      	push	{r4, r5, r6, lr}
 8002d0a:	0006      	movs	r6, r0
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 8002d0c:	201c      	movs	r0, #28
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 8002d0e:	000c      	movs	r4, r1
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 8002d10:	f003 fe94 	bl	8006a3c <malloc>
 8002d14:	0005      	movs	r5, r0
    adc_sensor->adc = hadc;
 8002d16:	6006      	str	r6, [r0, #0]
    adc_sensor->total_ranks = _total_ranks;
 8002d18:	7104      	strb	r4, [r0, #4]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 8002d1a:	2c00      	cmp	r4, #0
 8002d1c:	d004      	beq.n	8002d28 <new_adc_sensor+0x20>
        adc_sensor->values[i] = 0;
 8002d1e:	2100      	movs	r1, #0
 8002d20:	0062      	lsls	r2, r4, #1
 8002d22:	3006      	adds	r0, #6
 8002d24:	f003 fe9d 	bl	8006a62 <memset>
    }
    return adc_sensor;
}
 8002d28:	0028      	movs	r0, r5
 8002d2a:	bd70      	pop	{r4, r5, r6, pc}

08002d2c <get_adc_sensor_value>:
// REQUIRES: adc_sensor is an ADCSensor object and rank is the index
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value of trigger.
// Expect an integer between 0 and 4096.
uint16_t get_adc_sensor_value(ADCSensor *adc_sensor, uint8_t rank) {
    return adc_sensor->values[rank];
 8002d2c:	0049      	lsls	r1, r1, #1
 8002d2e:	1840      	adds	r0, r0, r1
 8002d30:	88c0      	ldrh	r0, [r0, #6]
}
 8002d32:	4770      	bx	lr

08002d34 <update_adc_sensor_values>:

// REQUIRES: adc_sensor is an ADCSensor object
// MODIFIES: values
// EFFECTS: Updates the stored value of value.
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8002d34:	b570      	push	{r4, r5, r6, lr}
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d36:	7902      	ldrb	r2, [r0, #4]
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8002d38:	0005      	movs	r5, r0
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d3a:	2400      	movs	r4, #0
		HAL_ADC_Start_DMA(adc_sensor->adc, adc_sensor->values, adc_sensor->total_ranks);
 8002d3c:	1d86      	adds	r6, r0, #6
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d3e:	2a00      	cmp	r2, #0
 8002d40:	d007      	beq.n	8002d52 <update_adc_sensor_values+0x1e>
		HAL_ADC_Start_DMA(adc_sensor->adc, adc_sensor->values, adc_sensor->total_ranks);
 8002d42:	0031      	movs	r1, r6
 8002d44:	6828      	ldr	r0, [r5, #0]
 8002d46:	f001 fca5 	bl	8004694 <HAL_ADC_Start_DMA>
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d4a:	792a      	ldrb	r2, [r5, #4]
 8002d4c:	3401      	adds	r4, #1
 8002d4e:	42a2      	cmp	r2, r4
 8002d50:	dcf7      	bgt.n	8002d42 <update_adc_sensor_values+0xe>
	}
}
 8002d52:	bd70      	pop	{r4, r5, r6, pc}

08002d54 <new_battery_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created BatterySensor object
BatterySensor *new_battery_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8002d54:	b570      	push	{r4, r5, r6, lr}
 8002d56:	0005      	movs	r5, r0
	BatterySensor *battery_sensor = (BatterySensor*) malloc(sizeof(BatterySensor));
 8002d58:	2008      	movs	r0, #8
BatterySensor *new_battery_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8002d5a:	000c      	movs	r4, r1
	BatterySensor *battery_sensor = (BatterySensor*) malloc(sizeof(BatterySensor));
 8002d5c:	f003 fe6e 	bl	8006a3c <malloc>
	battery_sensor->adc_sensor = _adc_sensor;
 8002d60:	6005      	str	r5, [r0, #0]
	battery_sensor->rank = _rank;
 8002d62:	7104      	strb	r4, [r0, #4]
	return battery_sensor;
}
 8002d64:	bd70      	pop	{r4, r5, r6, pc}
 8002d66:	46c0      	nop			; (mov r8, r8)

08002d68 <get_battery_sensor_data>:

// REQUIRES: battery_sensor is a BatterySensor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value battery sensor data.
uint8_t get_battery_sensor_data(BatterySensor *battery_sensor) {
 8002d68:	b510      	push	{r4, lr}
    uint32_t raw_value = get_adc_sensor_value(battery_sensor->adc_sensor, battery_sensor->rank);
 8002d6a:	7901      	ldrb	r1, [r0, #4]
 8002d6c:	6800      	ldr	r0, [r0, #0]
 8002d6e:	f7ff ffdd 	bl	8002d2c <get_adc_sensor_value>
    float voltage = raw_value * 3.3f / 64.0;
 8002d72:	f7fe f8ef 	bl	8000f54 <__aeabi_ui2f>
 8002d76:	490f      	ldr	r1, [pc, #60]	; (8002db4 <get_battery_sensor_data+0x4c>)
 8002d78:	f7fd ff78 	bl	8000c6c <__aeabi_fmul>
 8002d7c:	21f2      	movs	r1, #242	; 0xf2
 8002d7e:	0589      	lsls	r1, r1, #22
 8002d80:	f7fd ff74 	bl	8000c6c <__aeabi_fmul>
    if (voltage > BATTERY_SENSOR_FIVE_BATTERY) {
 8002d84:	490c      	ldr	r1, [pc, #48]	; (8002db8 <get_battery_sensor_data+0x50>)
    float voltage = raw_value * 3.3f / 64.0;
 8002d86:	1c04      	adds	r4, r0, #0
    if (voltage > BATTERY_SENSOR_FIVE_BATTERY) {
 8002d88:	f7fd fbb2 	bl	80004f0 <__aeabi_fcmpgt>
 8002d8c:	2800      	cmp	r0, #0
 8002d8e:	d10c      	bne.n	8002daa <get_battery_sensor_data+0x42>
    	return 5;
    }
    else if (voltage > BATTERY_SENSOR_THREE_BATTERY) {
 8002d90:	490a      	ldr	r1, [pc, #40]	; (8002dbc <get_battery_sensor_data+0x54>)
 8002d92:	1c20      	adds	r0, r4, #0
 8002d94:	f7fd fbac 	bl	80004f0 <__aeabi_fcmpgt>
 8002d98:	2800      	cmp	r0, #0
 8002d9a:	d108      	bne.n	8002dae <get_battery_sensor_data+0x46>
    	return 3;
    }
    else if (voltage > BATTERY_SENSOR_ONE_BATTERY) {
 8002d9c:	4908      	ldr	r1, [pc, #32]	; (8002dc0 <get_battery_sensor_data+0x58>)
 8002d9e:	1c20      	adds	r0, r4, #0
 8002da0:	f7fd fba6 	bl	80004f0 <__aeabi_fcmpgt>
    	return 5;
 8002da4:	1e43      	subs	r3, r0, #1
 8002da6:	4198      	sbcs	r0, r3
    	return 1;
    }
    return 0;
}
 8002da8:	bd10      	pop	{r4, pc}
    	return 5;
 8002daa:	2005      	movs	r0, #5
 8002dac:	e7fc      	b.n	8002da8 <get_battery_sensor_data+0x40>
    	return 3;
 8002dae:	2003      	movs	r0, #3
 8002db0:	e7fa      	b.n	8002da8 <get_battery_sensor_data+0x40>
 8002db2:	46c0      	nop			; (mov r8, r8)
 8002db4:	40533333 	.word	0x40533333
 8002db8:	3faccccd 	.word	0x3faccccd
 8002dbc:	3f8ccccd 	.word	0x3f8ccccd
 8002dc0:	3f333333 	.word	0x3f333333

08002dc4 <new_wireless>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: huart is a UART channel
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Wireless object
Wireless *new_wireless(UART_HandleTypeDef *huart) {
 8002dc4:	b510      	push	{r4, lr}
 8002dc6:	0004      	movs	r4, r0
	Wireless *wireless = (Wireless*) malloc(sizeof(Wireless));
 8002dc8:	2018      	movs	r0, #24
 8002dca:	f003 fe37 	bl	8006a3c <malloc>
	wireless->uart = huart;
 8002dce:	6004      	str	r4, [r0, #0]
	return wireless;
}
 8002dd0:	bd10      	pop	{r4, pc}
 8002dd2:	46c0      	nop			; (mov r8, r8)

08002dd4 <refresh_wireless_status>:
// REQUIRES: wireless is a Wireless object
// MODIFIES: Nothing
// EFFECTS: Increases ms_since_comms.
// Assumes function is called every 2 ms
void refresh_wireless_status(Wireless *wireless) {
	wireless->ms_since_comms += 2;
 8002dd4:	6943      	ldr	r3, [r0, #20]
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	6143      	str	r3, [r0, #20]
}
 8002dda:	4770      	bx	lr

08002ddc <is_wireless_comms_lost>:

// REQUIRES: wireless is a Wireless object
// MODIFIES: Nothing
// EFFECTS: Returns whether or not wireless comms were lost
bool is_wireless_comms_lost(Wireless *wireless) {
	return wireless->ms_since_comms >= TIME_INDICATING_WIRELESS_COMMS_LOST_MS;
 8002ddc:	6943      	ldr	r3, [r0, #20]
 8002dde:	4802      	ldr	r0, [pc, #8]	; (8002de8 <is_wireless_comms_lost+0xc>)
 8002de0:	4298      	cmp	r0, r3
 8002de2:	4180      	sbcs	r0, r0
 8002de4:	4240      	negs	r0, r0
}
 8002de6:	4770      	bx	lr
 8002de8:	00000bb7 	.word	0x00000bb7

08002dec <send_wireless_speed>:

// REQUIRES: wireless is a Wireless object
// and speed is the speed data
// MODIFIES: Nothing
// EFFECTS: Sends speed data over wireless
void send_wireless_speed(Wireless *wireless, int speed) {
 8002dec:	b510      	push	{r4, lr}
 8002dee:	0004      	movs	r4, r0
 8002df0:	b084      	sub	sp, #16
 8002df2:	000a      	movs	r2, r1
	char string[sizeof(wireless->uart_buffer)];
	sprintf((char *)string, "S%iES%iE", speed, speed);
 8002df4:	000b      	movs	r3, r1
 8002df6:	a801      	add	r0, sp, #4
 8002df8:	4908      	ldr	r1, [pc, #32]	; (8002e1c <send_wireless_speed+0x30>)
 8002dfa:	f004 fda9 	bl	8007950 <siprintf>
// REQUIRES: wireless is a Wireless object
// and string is an array of 10 characters.
// MODIFIES: Nothing
// EFFECTS: Sends the character array over wireless
void send_wireless_string_10(Wireless *wireless, char string[10]) {
	HAL_Delay(50);
 8002dfe:	2032      	movs	r0, #50	; 0x32
 8002e00:	f001 f91a 	bl	8004038 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002e04:	23c8      	movs	r3, #200	; 0xc8
 8002e06:	220a      	movs	r2, #10
 8002e08:	a901      	add	r1, sp, #4
 8002e0a:	6820      	ldr	r0, [r4, #0]
 8002e0c:	f003 fbe8 	bl	80065e0 <HAL_UART_Transmit>
	HAL_Delay(50);
 8002e10:	2032      	movs	r0, #50	; 0x32
 8002e12:	f001 f911 	bl	8004038 <HAL_Delay>
}
 8002e16:	b004      	add	sp, #16
 8002e18:	bd10      	pop	{r4, pc}
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	0800b588 	.word	0x0800b588

08002e20 <send_wireless_detect_skater_status>:
void send_wireless_detect_skater_status(Wireless *wireless, uint8_t skater_status) {
 8002e20:	b510      	push	{r4, lr}
 8002e22:	0004      	movs	r4, r0
 8002e24:	b084      	sub	sp, #16
 8002e26:	000a      	movs	r2, r1
	sprintf((char *)string, "D%iED%iE", skater_status, skater_status);
 8002e28:	000b      	movs	r3, r1
 8002e2a:	a801      	add	r0, sp, #4
 8002e2c:	4908      	ldr	r1, [pc, #32]	; (8002e50 <send_wireless_detect_skater_status+0x30>)
 8002e2e:	f004 fd8f 	bl	8007950 <siprintf>
	HAL_Delay(50);
 8002e32:	2032      	movs	r0, #50	; 0x32
 8002e34:	f001 f900 	bl	8004038 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002e38:	23c8      	movs	r3, #200	; 0xc8
 8002e3a:	220a      	movs	r2, #10
 8002e3c:	a901      	add	r1, sp, #4
 8002e3e:	6820      	ldr	r0, [r4, #0]
 8002e40:	f003 fbce 	bl	80065e0 <HAL_UART_Transmit>
	HAL_Delay(50);
 8002e44:	2032      	movs	r0, #50	; 0x32
 8002e46:	f001 f8f7 	bl	8004038 <HAL_Delay>
}
 8002e4a:	b004      	add	sp, #16
 8002e4c:	bd10      	pop	{r4, pc}
 8002e4e:	46c0      	nop			; (mov r8, r8)
 8002e50:	0800b594 	.word	0x0800b594

08002e54 <send_wireless_battery_data>:
void send_wireless_battery_data(Wireless *wireless, int battery_data) {
 8002e54:	b510      	push	{r4, lr}
 8002e56:	0004      	movs	r4, r0
 8002e58:	b084      	sub	sp, #16
 8002e5a:	000a      	movs	r2, r1
	sprintf((char *)string, "B%iEB%iE", battery_data, battery_data);
 8002e5c:	000b      	movs	r3, r1
 8002e5e:	a801      	add	r0, sp, #4
 8002e60:	4908      	ldr	r1, [pc, #32]	; (8002e84 <send_wireless_battery_data+0x30>)
 8002e62:	f004 fd75 	bl	8007950 <siprintf>
	HAL_Delay(50);
 8002e66:	2032      	movs	r0, #50	; 0x32
 8002e68:	f001 f8e6 	bl	8004038 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002e6c:	23c8      	movs	r3, #200	; 0xc8
 8002e6e:	220a      	movs	r2, #10
 8002e70:	a901      	add	r1, sp, #4
 8002e72:	6820      	ldr	r0, [r4, #0]
 8002e74:	f003 fbb4 	bl	80065e0 <HAL_UART_Transmit>
	HAL_Delay(50);
 8002e78:	2032      	movs	r0, #50	; 0x32
 8002e7a:	f001 f8dd 	bl	8004038 <HAL_Delay>
}
 8002e7e:	b004      	add	sp, #16
 8002e80:	bd10      	pop	{r4, pc}
 8002e82:	46c0      	nop			; (mov r8, r8)
 8002e84:	0800b5a0 	.word	0x0800b5a0

08002e88 <parse_wireless_message>:
bool parse_wireless_message(Wireless *wireless, char start_char) {
 8002e88:	b530      	push	{r4, r5, lr}
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002e8a:	7903      	ldrb	r3, [r0, #4]
bool parse_wireless_message(Wireless *wireless, char start_char) {
 8002e8c:	0004      	movs	r4, r0
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002e8e:	7942      	ldrb	r2, [r0, #5]
bool parse_wireless_message(Wireless *wireless, char start_char) {
 8002e90:	b083      	sub	sp, #12
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002e92:	428b      	cmp	r3, r1
 8002e94:	d021      	beq.n	8002eda <parse_wireless_message+0x52>
 8002e96:	428a      	cmp	r2, r1
 8002e98:	d100      	bne.n	8002e9c <parse_wireless_message+0x14>
 8002e9a:	e078      	b.n	8002f8e <parse_wireless_message+0x106>
 8002e9c:	79a2      	ldrb	r2, [r4, #6]
 8002e9e:	428a      	cmp	r2, r1
 8002ea0:	d100      	bne.n	8002ea4 <parse_wireless_message+0x1c>
 8002ea2:	e07c      	b.n	8002f9e <parse_wireless_message+0x116>
 8002ea4:	79e2      	ldrb	r2, [r4, #7]
 8002ea6:	428a      	cmp	r2, r1
 8002ea8:	d100      	bne.n	8002eac <parse_wireless_message+0x24>
 8002eaa:	e080      	b.n	8002fae <parse_wireless_message+0x126>
 8002eac:	7a22      	ldrb	r2, [r4, #8]
 8002eae:	428a      	cmp	r2, r1
 8002eb0:	d100      	bne.n	8002eb4 <parse_wireless_message+0x2c>
 8002eb2:	e084      	b.n	8002fbe <parse_wireless_message+0x136>
 8002eb4:	7a62      	ldrb	r2, [r4, #9]
 8002eb6:	428a      	cmp	r2, r1
 8002eb8:	d100      	bne.n	8002ebc <parse_wireless_message+0x34>
 8002eba:	e088      	b.n	8002fce <parse_wireless_message+0x146>
 8002ebc:	7aa2      	ldrb	r2, [r4, #10]
 8002ebe:	428a      	cmp	r2, r1
 8002ec0:	d100      	bne.n	8002ec4 <parse_wireless_message+0x3c>
 8002ec2:	e08c      	b.n	8002fde <parse_wireless_message+0x156>
 8002ec4:	7ae2      	ldrb	r2, [r4, #11]
 8002ec6:	428a      	cmp	r2, r1
 8002ec8:	d100      	bne.n	8002ecc <parse_wireless_message+0x44>
 8002eca:	e090      	b.n	8002fee <parse_wireless_message+0x166>
 8002ecc:	7b22      	ldrb	r2, [r4, #12]
	if (start_of_transmit == -1) return false;
 8002ece:	2000      	movs	r0, #0
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002ed0:	428a      	cmp	r2, r1
 8002ed2:	d100      	bne.n	8002ed6 <parse_wireless_message+0x4e>
 8002ed4:	e093      	b.n	8002ffe <parse_wireless_message+0x176>
}
 8002ed6:	b003      	add	sp, #12
 8002ed8:	bd30      	pop	{r4, r5, pc}
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002eda:	4b54      	ldr	r3, [pc, #336]	; (800302c <parse_wireless_message+0x1a4>)
 8002edc:	5c98      	ldrb	r0, [r3, r2]
 8002ede:	0740      	lsls	r0, r0, #29
 8002ee0:	d5d9      	bpl.n	8002e96 <parse_wireless_message+0xe>
 8002ee2:	2101      	movs	r1, #1
		if (wireless->uart_buffer[i] == 'E') {
 8002ee4:	1862      	adds	r2, r4, r1
 8002ee6:	7912      	ldrb	r2, [r2, #4]
 8002ee8:	2a45      	cmp	r2, #69	; 0x45
 8002eea:	d100      	bne.n	8002eee <parse_wireless_message+0x66>
 8002eec:	e09c      	b.n	8003028 <parse_wireless_message+0x1a0>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002eee:	1c4a      	adds	r2, r1, #1
 8002ef0:	2909      	cmp	r1, #9
 8002ef2:	d04a      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002ef4:	18a0      	adds	r0, r4, r2
 8002ef6:	7900      	ldrb	r0, [r0, #4]
 8002ef8:	2845      	cmp	r0, #69	; 0x45
 8002efa:	d100      	bne.n	8002efe <parse_wireless_message+0x76>
 8002efc:	e088      	b.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002efe:	5c1a      	ldrb	r2, [r3, r0]
 8002f00:	2004      	movs	r0, #4
 8002f02:	4210      	tst	r0, r2
 8002f04:	d041      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f06:	1c8a      	adds	r2, r1, #2
 8002f08:	2908      	cmp	r1, #8
 8002f0a:	d03e      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f0c:	18a5      	adds	r5, r4, r2
 8002f0e:	792d      	ldrb	r5, [r5, #4]
 8002f10:	2d45      	cmp	r5, #69	; 0x45
 8002f12:	d07d      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f14:	5d5a      	ldrb	r2, [r3, r5]
 8002f16:	4210      	tst	r0, r2
 8002f18:	d037      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f1a:	1cca      	adds	r2, r1, #3
 8002f1c:	2907      	cmp	r1, #7
 8002f1e:	d034      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f20:	18a5      	adds	r5, r4, r2
 8002f22:	792d      	ldrb	r5, [r5, #4]
 8002f24:	2d45      	cmp	r5, #69	; 0x45
 8002f26:	d073      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f28:	5d5a      	ldrb	r2, [r3, r5]
 8002f2a:	4210      	tst	r0, r2
 8002f2c:	d02d      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f2e:	1d0a      	adds	r2, r1, #4
 8002f30:	2906      	cmp	r1, #6
 8002f32:	d02a      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f34:	18a0      	adds	r0, r4, r2
 8002f36:	7900      	ldrb	r0, [r0, #4]
 8002f38:	2845      	cmp	r0, #69	; 0x45
 8002f3a:	d069      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f3c:	5c1a      	ldrb	r2, [r3, r0]
 8002f3e:	2004      	movs	r0, #4
 8002f40:	4210      	tst	r0, r2
 8002f42:	d022      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f44:	1d4a      	adds	r2, r1, #5
 8002f46:	2905      	cmp	r1, #5
 8002f48:	d01f      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f4a:	18a5      	adds	r5, r4, r2
 8002f4c:	792d      	ldrb	r5, [r5, #4]
 8002f4e:	2d45      	cmp	r5, #69	; 0x45
 8002f50:	d05e      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f52:	5d5a      	ldrb	r2, [r3, r5]
 8002f54:	4210      	tst	r0, r2
 8002f56:	d018      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f58:	1d8a      	adds	r2, r1, #6
 8002f5a:	2904      	cmp	r1, #4
 8002f5c:	d015      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f5e:	18a5      	adds	r5, r4, r2
 8002f60:	792d      	ldrb	r5, [r5, #4]
 8002f62:	2d45      	cmp	r5, #69	; 0x45
 8002f64:	d054      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f66:	5d5a      	ldrb	r2, [r3, r5]
 8002f68:	4210      	tst	r0, r2
 8002f6a:	d00e      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f6c:	1dca      	adds	r2, r1, #7
 8002f6e:	2903      	cmp	r1, #3
 8002f70:	d00b      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f72:	18a0      	adds	r0, r4, r2
 8002f74:	7900      	ldrb	r0, [r0, #4]
 8002f76:	2845      	cmp	r0, #69	; 0x45
 8002f78:	d04a      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f7a:	5c1b      	ldrb	r3, [r3, r0]
 8002f7c:	075b      	lsls	r3, r3, #29
 8002f7e:	d504      	bpl.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f80:	2901      	cmp	r1, #1
 8002f82:	d102      	bne.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f84:	7b63      	ldrb	r3, [r4, #13]
 8002f86:	2b45      	cmp	r3, #69	; 0x45
 8002f88:	d041      	beq.n	800300e <parse_wireless_message+0x186>
	if (start_of_transmit == -1) return false;
 8002f8a:	2000      	movs	r0, #0
 8002f8c:	e7a3      	b.n	8002ed6 <parse_wireless_message+0x4e>
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002f8e:	79a2      	ldrb	r2, [r4, #6]
 8002f90:	4b26      	ldr	r3, [pc, #152]	; (800302c <parse_wireless_message+0x1a4>)
 8002f92:	5c98      	ldrb	r0, [r3, r2]
 8002f94:	0740      	lsls	r0, r0, #29
 8002f96:	d400      	bmi.n	8002f9a <parse_wireless_message+0x112>
 8002f98:	e781      	b.n	8002e9e <parse_wireless_message+0x16>
 8002f9a:	2102      	movs	r1, #2
 8002f9c:	e7a2      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002f9e:	79e2      	ldrb	r2, [r4, #7]
 8002fa0:	4b22      	ldr	r3, [pc, #136]	; (800302c <parse_wireless_message+0x1a4>)
 8002fa2:	5c98      	ldrb	r0, [r3, r2]
 8002fa4:	0740      	lsls	r0, r0, #29
 8002fa6:	d400      	bmi.n	8002faa <parse_wireless_message+0x122>
 8002fa8:	e77d      	b.n	8002ea6 <parse_wireless_message+0x1e>
 8002faa:	2103      	movs	r1, #3
 8002fac:	e79a      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002fae:	7a22      	ldrb	r2, [r4, #8]
 8002fb0:	4b1e      	ldr	r3, [pc, #120]	; (800302c <parse_wireless_message+0x1a4>)
 8002fb2:	5c98      	ldrb	r0, [r3, r2]
 8002fb4:	0740      	lsls	r0, r0, #29
 8002fb6:	d400      	bmi.n	8002fba <parse_wireless_message+0x132>
 8002fb8:	e779      	b.n	8002eae <parse_wireless_message+0x26>
 8002fba:	2104      	movs	r1, #4
 8002fbc:	e792      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002fbe:	7a62      	ldrb	r2, [r4, #9]
 8002fc0:	4b1a      	ldr	r3, [pc, #104]	; (800302c <parse_wireless_message+0x1a4>)
 8002fc2:	5c98      	ldrb	r0, [r3, r2]
 8002fc4:	0740      	lsls	r0, r0, #29
 8002fc6:	d400      	bmi.n	8002fca <parse_wireless_message+0x142>
 8002fc8:	e775      	b.n	8002eb6 <parse_wireless_message+0x2e>
 8002fca:	2105      	movs	r1, #5
 8002fcc:	e78a      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002fce:	7aa2      	ldrb	r2, [r4, #10]
 8002fd0:	4b16      	ldr	r3, [pc, #88]	; (800302c <parse_wireless_message+0x1a4>)
 8002fd2:	5c98      	ldrb	r0, [r3, r2]
 8002fd4:	0740      	lsls	r0, r0, #29
 8002fd6:	d400      	bmi.n	8002fda <parse_wireless_message+0x152>
 8002fd8:	e771      	b.n	8002ebe <parse_wireless_message+0x36>
 8002fda:	2106      	movs	r1, #6
 8002fdc:	e782      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002fde:	7ae2      	ldrb	r2, [r4, #11]
 8002fe0:	4b12      	ldr	r3, [pc, #72]	; (800302c <parse_wireless_message+0x1a4>)
 8002fe2:	5c98      	ldrb	r0, [r3, r2]
 8002fe4:	0740      	lsls	r0, r0, #29
 8002fe6:	d400      	bmi.n	8002fea <parse_wireless_message+0x162>
 8002fe8:	e76d      	b.n	8002ec6 <parse_wireless_message+0x3e>
 8002fea:	2107      	movs	r1, #7
 8002fec:	e77a      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002fee:	7b22      	ldrb	r2, [r4, #12]
 8002ff0:	4b0e      	ldr	r3, [pc, #56]	; (800302c <parse_wireless_message+0x1a4>)
 8002ff2:	5c98      	ldrb	r0, [r3, r2]
 8002ff4:	0740      	lsls	r0, r0, #29
 8002ff6:	d400      	bmi.n	8002ffa <parse_wireless_message+0x172>
 8002ff8:	e769      	b.n	8002ece <parse_wireless_message+0x46>
 8002ffa:	2108      	movs	r1, #8
 8002ffc:	e772      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002ffe:	7b62      	ldrb	r2, [r4, #13]
 8003000:	4b0a      	ldr	r3, [pc, #40]	; (800302c <parse_wireless_message+0x1a4>)
 8003002:	5c9a      	ldrb	r2, [r3, r2]
 8003004:	0752      	lsls	r2, r2, #29
 8003006:	d400      	bmi.n	800300a <parse_wireless_message+0x182>
 8003008:	e765      	b.n	8002ed6 <parse_wireless_message+0x4e>
 800300a:	2109      	movs	r1, #9
 800300c:	e76a      	b.n	8002ee4 <parse_wireless_message+0x5c>
 800300e:	2209      	movs	r2, #9
	memcpy(contents_string, wireless->uart_buffer + start_of_transmit, length);
 8003010:	1d23      	adds	r3, r4, #4
	int length = end_of_transmit - start_of_transmit;
 8003012:	1a52      	subs	r2, r2, r1
	memcpy(contents_string, wireless->uart_buffer + start_of_transmit, length);
 8003014:	4668      	mov	r0, sp
 8003016:	1859      	adds	r1, r3, r1
 8003018:	f003 fd1a 	bl	8006a50 <memcpy>
	int content = atoi(contents_string);
 800301c:	4668      	mov	r0, sp
 800301e:	f003 fcdd 	bl	80069dc <atoi>
	wireless->message_contents = content;
 8003022:	6120      	str	r0, [r4, #16]
	return true;
 8003024:	2001      	movs	r0, #1
 8003026:	e756      	b.n	8002ed6 <parse_wireless_message+0x4e>
		if (wireless->uart_buffer[i] == 'E') {
 8003028:	000a      	movs	r2, r1
 800302a:	e7f1      	b.n	8003010 <parse_wireless_message+0x188>
 800302c:	0800b639 	.word	0x0800b639

08003030 <receive_wireless>:
void receive_wireless(Wireless *wireless, Skater* skater, Joint* joint) {
 8003030:	b570      	push	{r4, r5, r6, lr}
 8003032:	000d      	movs	r5, r1
	HAL_UART_Receive_DMA(wireless->uart, (uint8_t *)wireless->uart_buffer, sizeof(wireless->uart_buffer));
 8003034:	0001      	movs	r1, r0
void receive_wireless(Wireless *wireless, Skater* skater, Joint* joint) {
 8003036:	0004      	movs	r4, r0
 8003038:	0016      	movs	r6, r2
	HAL_UART_Receive_DMA(wireless->uart, (uint8_t *)wireless->uart_buffer, sizeof(wireless->uart_buffer));
 800303a:	c901      	ldmia	r1!, {r0}
 800303c:	220a      	movs	r2, #10
 800303e:	f002 ff8b 	bl	8005f58 <HAL_UART_Receive_DMA>
	bool target_success = parse_wireless_message(wireless, 'T');
 8003042:	2154      	movs	r1, #84	; 0x54
 8003044:	0020      	movs	r0, r4
 8003046:	f7ff ff1f 	bl	8002e88 <parse_wireless_message>
	if (target_success) {
 800304a:	2800      	cmp	r0, #0
 800304c:	d10a      	bne.n	8003064 <receive_wireless+0x34>
	bool calib_success = parse_wireless_message(wireless, 'C');
 800304e:	2143      	movs	r1, #67	; 0x43
 8003050:	0020      	movs	r0, r4
 8003052:	f7ff ff19 	bl	8002e88 <parse_wireless_message>
	if (calib_success) {
 8003056:	2800      	cmp	r0, #0
 8003058:	d100      	bne.n	800305c <receive_wireless+0x2c>
}
 800305a:	bd70      	pop	{r4, r5, r6, pc}
		calibrate_skater_threshold(skater);
 800305c:	0028      	movs	r0, r5
 800305e:	f000 fd4d 	bl	8003afc <calibrate_skater_threshold>
 8003062:	e7fa      	b.n	800305a <receive_wireless+0x2a>
		wireless->ms_since_comms = 0;
 8003064:	2300      	movs	r3, #0
		bool is_skater_here = !has_skater_recently_left_board(skater);
 8003066:	0028      	movs	r0, r5
		wireless->ms_since_comms = 0;
 8003068:	6163      	str	r3, [r4, #20]
		bool is_skater_here = !has_skater_recently_left_board(skater);
 800306a:	f000 fd19 	bl	8003aa0 <has_skater_recently_left_board>
		if (is_skater_here) {
 800306e:	2800      	cmp	r0, #0
 8003070:	d1f3      	bne.n	800305a <receive_wireless+0x2a>
			int trigger_val = wireless->message_contents;
 8003072:	6923      	ldr	r3, [r4, #16]
			else if (trigger_val < 32) {
 8003074:	2b1f      	cmp	r3, #31
 8003076:	dd09      	ble.n	800308c <receive_wireless+0x5c>
			else if (trigger_val < 63) {
 8003078:	2b3e      	cmp	r3, #62	; 0x3e
 800307a:	dc0c      	bgt.n	8003096 <receive_wireless+0x66>
				desired_steps = (trigger_val - 32) * (MAX_BRAKING_STEPS - RIGHT_BEFORE_BRAKING_STEPS) / 32 + RIGHT_BEFORE_BRAKING_STEPS;
 800307c:	490b      	ldr	r1, [pc, #44]	; (80030ac <receive_wireless+0x7c>)
 800307e:	3b20      	subs	r3, #32
 8003080:	4359      	muls	r1, r3
 8003082:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <receive_wireless+0x7c>)
 8003084:	1149      	asrs	r1, r1, #5
 8003086:	469c      	mov	ip, r3
 8003088:	4461      	add	r1, ip
 800308a:	e000      	b.n	800308e <receive_wireless+0x5e>
				desired_steps = RIGHT_BEFORE_BRAKING_STEPS;
 800308c:	4907      	ldr	r1, [pc, #28]	; (80030ac <receive_wireless+0x7c>)
			set_joint_target(joint, desired_steps);
 800308e:	0030      	movs	r0, r6
 8003090:	f000 f940 	bl	8003314 <set_joint_target>
 8003094:	e7e1      	b.n	800305a <receive_wireless+0x2a>
				desired_steps = MAX_BRAKING_STEPS;
 8003096:	3b3f      	subs	r3, #63	; 0x3f
 8003098:	1e5a      	subs	r2, r3, #1
 800309a:	4193      	sbcs	r3, r2
 800309c:	4259      	negs	r1, r3
 800309e:	4b04      	ldr	r3, [pc, #16]	; (80030b0 <receive_wireless+0x80>)
 80030a0:	4019      	ands	r1, r3
 80030a2:	4b04      	ldr	r3, [pc, #16]	; (80030b4 <receive_wireless+0x84>)
 80030a4:	469c      	mov	ip, r3
 80030a6:	4461      	add	r1, ip
 80030a8:	e7f1      	b.n	800308e <receive_wireless+0x5e>
 80030aa:	46c0      	nop			; (mov r8, r8)
 80030ac:	000032c8 	.word	0x000032c8
 80030b0:	ffffcd38 	.word	0xffffcd38
 80030b4:	00006590 	.word	0x00006590

080030b8 <new_force_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ForceSensor object
ForceSensor *new_force_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 80030b8:	b570      	push	{r4, r5, r6, lr}
 80030ba:	0005      	movs	r5, r0
    ForceSensor *force_sensor = (ForceSensor*) malloc(sizeof(ForceSensor));
 80030bc:	2008      	movs	r0, #8
ForceSensor *new_force_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 80030be:	000c      	movs	r4, r1
    ForceSensor *force_sensor = (ForceSensor*) malloc(sizeof(ForceSensor));
 80030c0:	f003 fcbc 	bl	8006a3c <malloc>
	force_sensor->adc_sensor = _adc_sensor;
 80030c4:	6005      	str	r5, [r0, #0]
    force_sensor->rank = _rank;
 80030c6:	7104      	strb	r4, [r0, #4]
	return force_sensor;
}
 80030c8:	bd70      	pop	{r4, r5, r6, pc}
 80030ca:	46c0      	nop			; (mov r8, r8)

080030cc <get_force_sensor_data>:

// REQUIRES: ForceSensor is a force_sensor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value force sensor voltage output.
uint16_t get_force_sensor_data(ForceSensor *force_sensor) {
 80030cc:	b510      	push	{r4, lr}
    return get_adc_sensor_value(force_sensor->adc_sensor, force_sensor->rank);
 80030ce:	7901      	ldrb	r1, [r0, #4]
 80030d0:	6800      	ldr	r0, [r0, #0]
 80030d2:	f7ff fe2b 	bl	8002d2c <get_adc_sensor_value>
}
 80030d6:	bd10      	pop	{r4, pc}

080030d8 <new_i2c_mux>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hi2c is the i2c channel
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a new I2C mux
I2CMux *new_i2c_mux(I2C_HandleTypeDef *hi2c) {
 80030d8:	b570      	push	{r4, r5, r6, lr}
 80030da:	0005      	movs	r5, r0
	I2CMux *i2c_mux = (I2CMux*) malloc(sizeof(I2CMux));
 80030dc:	2030      	movs	r0, #48	; 0x30
 80030de:	f003 fcad 	bl	8006a3c <malloc>
	i2c_mux->i2c = hi2c;
	for (size_t i = 0; i < 8; ++i) {
		i2c_mux->channels_register_data[i] = 0b1 < i;
 80030e2:	2300      	movs	r3, #0
	I2CMux *i2c_mux = (I2CMux*) malloc(sizeof(I2CMux));
 80030e4:	0004      	movs	r4, r0
		i2c_mux->channels_register_data[i] = 0b1 < i;
 80030e6:	6043      	str	r3, [r0, #4]
 80030e8:	6083      	str	r3, [r0, #8]
 80030ea:	3301      	adds	r3, #1
	i2c_mux->i2c = hi2c;
 80030ec:	6005      	str	r5, [r0, #0]
		i2c_mux->channels_register_data[i] = 0b1 < i;
 80030ee:	60c3      	str	r3, [r0, #12]
 80030f0:	6103      	str	r3, [r0, #16]
 80030f2:	6143      	str	r3, [r0, #20]
 80030f4:	6183      	str	r3, [r0, #24]
 80030f6:	61c3      	str	r3, [r0, #28]
 80030f8:	6203      	str	r3, [r0, #32]
	}
	for (size_t i = 0; i < 10; ++i) {
		i2c_mux->buffer[i] = 0;
 80030fa:	220a      	movs	r2, #10
 80030fc:	2100      	movs	r1, #0
 80030fe:	3024      	adds	r0, #36	; 0x24
 8003100:	f003 fcaf 	bl	8006a62 <memset>
	}
	return i2c_mux;
}
 8003104:	0020      	movs	r0, r4
 8003106:	bd70      	pop	{r4, r5, r6, pc}

08003108 <activate_i2c_mux_channel>:

// REQUIRES: i2c_mux is the mux and channel is an integer [0, 7]
// MODIFIES: nothing
// EFFECTS: Activates an i2c mux channel
void activate_i2c_mux_channel(I2CMux *i2c_mux, uint8_t channel) {
	i2c_mux->buffer[0] = I2C_MUX_SELECT_CMD;
 8003108:	2324      	movs	r3, #36	; 0x24
 800310a:	22cc      	movs	r2, #204	; 0xcc
	i2c_mux->buffer[1] = i2c_mux->channels_register_data[channel];
 800310c:	0089      	lsls	r1, r1, #2
void activate_i2c_mux_channel(I2CMux *i2c_mux, uint8_t channel) {
 800310e:	b500      	push	{lr}
	i2c_mux->buffer[1] = i2c_mux->channels_register_data[channel];
 8003110:	1841      	adds	r1, r0, r1
	i2c_mux->buffer[0] = I2C_MUX_SELECT_CMD;
 8003112:	54c2      	strb	r2, [r0, r3]
	i2c_mux->buffer[1] = i2c_mux->channels_register_data[channel];
 8003114:	684a      	ldr	r2, [r1, #4]
 8003116:	3301      	adds	r3, #1
 8003118:	54c2      	strb	r2, [r0, r3]
	HAL_I2C_Master_Transmit(
		i2c_mux->i2c,
		I2C_MUX_ADDRESS << 1,
		i2c_mux->buffer,
 800311a:	0002      	movs	r2, r0
void activate_i2c_mux_channel(I2CMux *i2c_mux, uint8_t channel) {
 800311c:	b083      	sub	sp, #12
	HAL_I2C_Master_Transmit(
 800311e:	3b20      	subs	r3, #32
 8003120:	21e0      	movs	r1, #224	; 0xe0
 8003122:	6800      	ldr	r0, [r0, #0]
		i2c_mux->buffer,
 8003124:	3224      	adds	r2, #36	; 0x24
	HAL_I2C_Master_Transmit(
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	3b03      	subs	r3, #3
 800312a:	f001 feef 	bl	8004f0c <HAL_I2C_Master_Transmit>
		2,
		5);
}
 800312e:	b003      	add	sp, #12
 8003130:	bd00      	pop	{pc}
 8003132:	46c0      	nop			; (mov r8, r8)

08003134 <new_imu>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hi2c is the i2c channel
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created IMU object
IMU *new_imu(I2C_HandleTypeDef *hi2c, I2CMux *_i2c_mux, uint8_t _channel) {
 8003134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003136:	0007      	movs	r7, r0
	IMU *imu = (IMU*) malloc(sizeof(IMU));
 8003138:	2020      	movs	r0, #32
IMU *new_imu(I2C_HandleTypeDef *hi2c, I2CMux *_i2c_mux, uint8_t _channel) {
 800313a:	000e      	movs	r6, r1
 800313c:	0015      	movs	r5, r2
	IMU *imu = (IMU*) malloc(sizeof(IMU));
 800313e:	f003 fc7d 	bl	8006a3c <malloc>
	imu->i2c = hi2c;
	imu->addr = ADDRESS_511_ACCEL;
 8003142:	2319      	movs	r3, #25
 8003144:	7103      	strb	r3, [r0, #4]
	imu->accel_values[0] = 0.0;
 8003146:	2300      	movs	r3, #0
 8003148:	80c3      	strh	r3, [r0, #6]
	imu->accel_values[1] = 0.0;
 800314a:	23c0      	movs	r3, #192	; 0xc0
	IMU *imu = (IMU*) malloc(sizeof(IMU));
 800314c:	0004      	movs	r4, r0
	imu->accel_values[1] = 0.0;
 800314e:	061b      	lsls	r3, r3, #24
	imu->i2c = hi2c;
 8003150:	6007      	str	r7, [r0, #0]
	imu->accel_values[1] = 0.0;
 8003152:	6083      	str	r3, [r0, #8]
	imu->accel_values[2] = (IMU_Z_ACCEL_GRAVITY_GS) / CONVERT_RAW_IMU_TO_GS;
	for (size_t i = 0; i < 10; ++i) {
		imu->buffer[i] = 0;
 8003154:	220a      	movs	r2, #10
 8003156:	2100      	movs	r1, #0
 8003158:	300c      	adds	r0, #12
 800315a:	f003 fc82 	bl	8006a62 <memset>
	}
	imu->i2c_mux = _i2c_mux;
	imu->mux_channel = _channel;
	return imu;
}
 800315e:	0020      	movs	r0, r4
	imu->i2c_mux = _i2c_mux;
 8003160:	61a6      	str	r6, [r4, #24]
	imu->mux_channel = _channel;
 8003162:	7725      	strb	r5, [r4, #28]
}
 8003164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003166:	46c0      	nop			; (mov r8, r8)

08003168 <init_imu>:

// REQUIRES: IMU is an IMU object
// MODIFIES: nothing
// EFFECTS: Initializes the IMU
void init_imu(IMU* imu) {
 8003168:	b570      	push	{r4, r5, r6, lr}
 800316a:	0004      	movs	r4, r0
 800316c:	0025      	movs	r5, r4
// MODIFIES: nothing
// EFFECTS: Writes data to a particular register
void write_imu_register(IMU* imu, uint8_t reg, uint8_t data) {
	imu->buffer[0] = reg;
	imu->buffer[1] = data;
	HAL_I2C_Master_Transmit(
 800316e:	2605      	movs	r6, #5
void init_imu(IMU* imu) {
 8003170:	b082      	sub	sp, #8
	activate_i2c_mux_channel(imu->i2c_mux, imu->mux_channel);
 8003172:	7f01      	ldrb	r1, [r0, #28]
 8003174:	6980      	ldr	r0, [r0, #24]
 8003176:	f7ff ffc7 	bl	8003108 <activate_i2c_mux_channel>
		imu->i2c,
		imu->addr << 1,
 800317a:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 800317c:	4b28      	ldr	r3, [pc, #160]	; (8003220 <init_imu+0xb8>)
 800317e:	350c      	adds	r5, #12
	HAL_I2C_Master_Transmit(
 8003180:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 8003182:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 8003184:	6820      	ldr	r0, [r4, #0]
 8003186:	2302      	movs	r3, #2
 8003188:	0049      	lsls	r1, r1, #1
 800318a:	9600      	str	r6, [sp, #0]
 800318c:	f001 febe 	bl	8004f0c <HAL_I2C_Master_Transmit>
	imu->buffer[0] = reg;
 8003190:	2321      	movs	r3, #33	; 0x21
		imu->addr << 1,
 8003192:	7921      	ldrb	r1, [r4, #4]
	HAL_I2C_Master_Transmit(
 8003194:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 8003196:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 8003198:	6820      	ldr	r0, [r4, #0]
 800319a:	0049      	lsls	r1, r1, #1
 800319c:	9600      	str	r6, [sp, #0]
 800319e:	3b1f      	subs	r3, #31
 80031a0:	f001 feb4 	bl	8004f0c <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031a4:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031a6:	4b1f      	ldr	r3, [pc, #124]	; (8003224 <init_imu+0xbc>)
	HAL_I2C_Master_Transmit(
 80031a8:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031aa:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031ac:	6820      	ldr	r0, [r4, #0]
 80031ae:	2302      	movs	r3, #2
 80031b0:	0049      	lsls	r1, r1, #1
 80031b2:	9600      	str	r6, [sp, #0]
 80031b4:	f001 feaa 	bl	8004f0c <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031b8:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031ba:	4b1b      	ldr	r3, [pc, #108]	; (8003228 <init_imu+0xc0>)
	HAL_I2C_Master_Transmit(
 80031bc:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031be:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031c0:	6820      	ldr	r0, [r4, #0]
 80031c2:	2302      	movs	r3, #2
 80031c4:	0049      	lsls	r1, r1, #1
 80031c6:	9600      	str	r6, [sp, #0]
 80031c8:	f001 fea0 	bl	8004f0c <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031cc:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031ce:	4b17      	ldr	r3, [pc, #92]	; (800322c <init_imu+0xc4>)
	HAL_I2C_Master_Transmit(
 80031d0:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031d2:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031d4:	6820      	ldr	r0, [r4, #0]
 80031d6:	2302      	movs	r3, #2
 80031d8:	0049      	lsls	r1, r1, #1
 80031da:	9600      	str	r6, [sp, #0]
 80031dc:	f001 fe96 	bl	8004f0c <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031e0:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031e2:	4b13      	ldr	r3, [pc, #76]	; (8003230 <init_imu+0xc8>)
	HAL_I2C_Master_Transmit(
 80031e4:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031e6:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031e8:	6820      	ldr	r0, [r4, #0]
 80031ea:	2302      	movs	r3, #2
 80031ec:	0049      	lsls	r1, r1, #1
 80031ee:	9600      	str	r6, [sp, #0]
 80031f0:	f001 fe8c 	bl	8004f0c <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031f4:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031f6:	4b0f      	ldr	r3, [pc, #60]	; (8003234 <init_imu+0xcc>)
	HAL_I2C_Master_Transmit(
 80031f8:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031fa:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031fc:	6820      	ldr	r0, [r4, #0]
 80031fe:	2302      	movs	r3, #2
 8003200:	0049      	lsls	r1, r1, #1
 8003202:	9600      	str	r6, [sp, #0]
 8003204:	f001 fe82 	bl	8004f0c <HAL_I2C_Master_Transmit>
	imu->buffer[0] = reg;
 8003208:	2333      	movs	r3, #51	; 0x33
		imu->addr << 1,
 800320a:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 800320c:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 800320e:	002a      	movs	r2, r5
 8003210:	6820      	ldr	r0, [r4, #0]
 8003212:	0049      	lsls	r1, r1, #1
 8003214:	9600      	str	r6, [sp, #0]
 8003216:	3b31      	subs	r3, #49	; 0x31
 8003218:	f001 fe78 	bl	8004f0c <HAL_I2C_Master_Transmit>
}
 800321c:	b002      	add	sp, #8
 800321e:	bd70      	pop	{r4, r5, r6, pc}
 8003220:	00004720 	.word	0x00004720
 8003224:	00004422 	.word	0x00004422
 8003228:	00004823 	.word	0x00004823
 800322c:	ffff8024 	.word	0xffff8024
 8003230:	00002030 	.word	0x00002030
 8003234:	ffffe032 	.word	0xffffe032

08003238 <is_imu_z_accel_equal_to_gravity>:
bool is_imu_z_accel_equal_to_gravity(IMU *imu) {
 8003238:	b510      	push	{r4, lr}
	float g_s_diff = (imu->accel_values[axis]) * CONVERT_RAW_IMU_TO_GS;
 800323a:	230a      	movs	r3, #10
 800323c:	5ec0      	ldrsh	r0, [r0, r3]
 800323e:	f7fd fe3b 	bl	8000eb8 <__aeabi_i2f>
 8003242:	21e2      	movs	r1, #226	; 0xe2
 8003244:	0589      	lsls	r1, r1, #22
 8003246:	f7fd fd11 	bl	8000c6c <__aeabi_fmul>
	float diff = fabs(z_val - IMU_Z_ACCEL_GRAVITY_GS);
 800324a:	21fe      	movs	r1, #254	; 0xfe
 800324c:	0589      	lsls	r1, r1, #22
 800324e:	f7fd fabf 	bl	80007d0 <__aeabi_fadd>
    return diff < IMU_ACCEL_NOISE;
 8003252:	21fa      	movs	r1, #250	; 0xfa
	float diff = fabs(z_val - IMU_Z_ACCEL_GRAVITY_GS);
 8003254:	0040      	lsls	r0, r0, #1
 8003256:	0840      	lsrs	r0, r0, #1
    return diff < IMU_ACCEL_NOISE;
 8003258:	0589      	lsls	r1, r1, #22
 800325a:	f7fd f935 	bl	80004c8 <__aeabi_fcmplt>
 800325e:	1e43      	subs	r3, r0, #1
 8003260:	4198      	sbcs	r0, r3
}
 8003262:	bd10      	pop	{r4, pc}

08003264 <new_interrupt_timer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _timer corresponds to timer
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created InterruptTimer object
InterruptTimer *new_interrupt_timer(TIM_HandleTypeDef *_timer) {
 8003264:	b510      	push	{r4, lr}
 8003266:	0004      	movs	r4, r0
	InterruptTimer *interrupt_timer = (InterruptTimer*) malloc(sizeof(InterruptTimer));
 8003268:	2004      	movs	r0, #4
 800326a:	f003 fbe7 	bl	8006a3c <malloc>
	interrupt_timer->timer = _timer;
 800326e:	6004      	str	r4, [r0, #0]
	return interrupt_timer;
}
 8003270:	bd10      	pop	{r4, pc}
 8003272:	46c0      	nop			; (mov r8, r8)

08003274 <start_interrupt_timer>:

// REQUIRES: interrupt_timer is an InterruptTimer object
// MODIFIES: nothing
// EFFECTS: Enables interrupts for the interrupt timer
void start_interrupt_timer(InterruptTimer *interrupt_timer) {
 8003274:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start_IT(interrupt_timer->timer);
 8003276:	6800      	ldr	r0, [r0, #0]
 8003278:	f002 fd72 	bl	8005d60 <HAL_TIM_Base_Start_IT>
}
 800327c:	bd10      	pop	{r4, pc}
 800327e:	46c0      	nop			; (mov r8, r8)

08003280 <new_joint>:

// REQUIRES: _motor is a Motor object,
// and _rest_limit_switch_pin and _brake_limit_switch_pin is a PinData object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Joint object
Joint *new_joint(Motor* _motor, PinData* _rest_limit_switch_pin, PinData* _brake_limit_switch_pin) {
 8003280:	b570      	push	{r4, r5, r6, lr}
 8003282:	0006      	movs	r6, r0
	Joint *joint = (Joint*) malloc(sizeof(Joint));
 8003284:	2018      	movs	r0, #24
Joint *new_joint(Motor* _motor, PinData* _rest_limit_switch_pin, PinData* _brake_limit_switch_pin) {
 8003286:	000d      	movs	r5, r1
 8003288:	0014      	movs	r4, r2
	Joint *joint = (Joint*) malloc(sizeof(Joint));
 800328a:	f003 fbd7 	bl	8006a3c <malloc>
	joint->motor = _motor;
    joint->rest_limit_switch_pin = _rest_limit_switch_pin;
    joint->brake_limit_switch_pin = _brake_limit_switch_pin;
    joint->current_angle_steps = CALIBRATION_POINT_REST_STEPS;
    joint->desired_angle_steps = CALIBRATION_POINT_REST_STEPS;
	joint->is_calibrated = false;
 800328e:	2280      	movs	r2, #128	; 0x80
    joint->current_angle_steps = CALIBRATION_POINT_REST_STEPS;
 8003290:	2300      	movs	r3, #0
	joint->is_calibrated = false;
 8003292:	0052      	lsls	r2, r2, #1
	joint->motor = _motor;
 8003294:	6006      	str	r6, [r0, #0]
    joint->rest_limit_switch_pin = _rest_limit_switch_pin;
 8003296:	6045      	str	r5, [r0, #4]
    joint->brake_limit_switch_pin = _brake_limit_switch_pin;
 8003298:	6084      	str	r4, [r0, #8]
    joint->current_angle_steps = CALIBRATION_POINT_REST_STEPS;
 800329a:	60c3      	str	r3, [r0, #12]
    joint->desired_angle_steps = CALIBRATION_POINT_REST_STEPS;
 800329c:	6103      	str	r3, [r0, #16]
	joint->is_calibrated = false;
 800329e:	8282      	strh	r2, [r0, #20]
	joint->is_rest_limit_switch_activated = true;
	joint->is_brake_limit_switch_activated = false;
 80032a0:	7583      	strb	r3, [r0, #22]
	return joint;
}
 80032a2:	bd70      	pop	{r4, r5, r6, pc}

080032a4 <is_joint_close_enough_to_target>:

// REQUIRES: joint is a Joint object
// MODIFIES: Nothing
// EFFECTS: Returns whether or not current joint angle is close enough to desired angle
bool is_joint_close_enough_to_target(Joint *joint) {
 80032a4:	0003      	movs	r3, r0
	return joint->desired_angle_steps == joint->current_angle_steps;
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	6900      	ldr	r0, [r0, #16]
 80032aa:	1ac0      	subs	r0, r0, r3
 80032ac:	4243      	negs	r3, r0
 80032ae:	4158      	adcs	r0, r3
 80032b0:	b2c0      	uxtb	r0, r0
}
 80032b2:	4770      	bx	lr

080032b4 <move_joint_to_target>:

// REQUIRES: joint is a Joint object
// MODIFIES: Nothing
// EFFECTS: Moves the motor based on current steps and desired steps
void move_joint_to_target(Joint *joint) {
 80032b4:	b570      	push	{r4, r5, r6, lr}
	return joint->desired_angle_steps == joint->current_angle_steps;
 80032b6:	6906      	ldr	r6, [r0, #16]
 80032b8:	68c5      	ldr	r5, [r0, #12]
void move_joint_to_target(Joint *joint) {
 80032ba:	0004      	movs	r4, r0
	if (!is_joint_close_enough_to_target(joint)) {
 80032bc:	42ae      	cmp	r6, r5
 80032be:	d100      	bne.n	80032c2 <move_joint_to_target+0xe>
		bool is_difference_steps_positive = joint->desired_angle_steps > joint->current_angle_steps;
		step_motor_direction(joint->motor, is_difference_steps_positive);
		int8_t steps = is_difference_steps_positive ? 1 : -1;
		joint->current_angle_steps += steps;
	}
}
 80032c0:	bd70      	pop	{r4, r5, r6, pc}
		bool is_difference_steps_positive = joint->desired_angle_steps > joint->current_angle_steps;
 80032c2:	2101      	movs	r1, #1
 80032c4:	42ae      	cmp	r6, r5
 80032c6:	dc00      	bgt.n	80032ca <move_joint_to_target+0x16>
 80032c8:	2100      	movs	r1, #0
		step_motor_direction(joint->motor, is_difference_steps_positive);
 80032ca:	6820      	ldr	r0, [r4, #0]
 80032cc:	b2c9      	uxtb	r1, r1
 80032ce:	f000 fba5 	bl	8003a1c <step_motor_direction>
		int8_t steps = is_difference_steps_positive ? 1 : -1;
 80032d2:	2301      	movs	r3, #1
 80032d4:	42ae      	cmp	r6, r5
 80032d6:	dc00      	bgt.n	80032da <move_joint_to_target+0x26>
 80032d8:	3b02      	subs	r3, #2
		joint->current_angle_steps += steps;
 80032da:	68e2      	ldr	r2, [r4, #12]
 80032dc:	4694      	mov	ip, r2
 80032de:	4463      	add	r3, ip
 80032e0:	60e3      	str	r3, [r4, #12]
}
 80032e2:	e7ed      	b.n	80032c0 <move_joint_to_target+0xc>

080032e4 <refresh_joint_limit_switch>:

// REQUIRES: joint is a Joint object
// MODIFIES: is_rest_limit_switch_activated and is_brake_limit_switch_activated
// EFFECTS: Updates joint limit switch value
void refresh_joint_limit_switch(Joint *joint) {
 80032e4:	b510      	push	{r4, lr}
 80032e6:	0004      	movs	r4, r0
	bool raw_rest_pin_value = get_pin_value(joint->rest_limit_switch_pin);
 80032e8:	6840      	ldr	r0, [r0, #4]
 80032ea:	f000 fbbd 	bl	8003a68 <get_pin_value>
	joint->is_rest_limit_switch_activated = raw_rest_pin_value;
 80032ee:	7560      	strb	r0, [r4, #21]
	if (joint->is_rest_limit_switch_activated) {
 80032f0:	2800      	cmp	r0, #0
 80032f2:	d004      	beq.n	80032fe <refresh_joint_limit_switch+0x1a>
		joint->is_calibrated = true;
 80032f4:	2301      	movs	r3, #1
 80032f6:	7523      	strb	r3, [r4, #20]

// REQUIRES: joint is a Joint object
// MODIFIES: potentiometer_error
// EFFECTS: Zeros the joint
void zero_joint(Joint *joint) {
	joint->current_angle_steps = 0;
 80032f8:	2300      	movs	r3, #0
 80032fa:	60e3      	str	r3, [r4, #12]
}
 80032fc:	bd10      	pop	{r4, pc}
		bool raw_brake_pin_value = get_pin_value(joint->brake_limit_switch_pin);
 80032fe:	68a0      	ldr	r0, [r4, #8]
 8003300:	f000 fbb2 	bl	8003a68 <get_pin_value>
		joint->is_brake_limit_switch_activated = raw_brake_pin_value;
 8003304:	75a0      	strb	r0, [r4, #22]
		if (joint->is_brake_limit_switch_activated) {
 8003306:	2800      	cmp	r0, #0
 8003308:	d0f8      	beq.n	80032fc <refresh_joint_limit_switch+0x18>
			joint->current_angle_steps = MAX_BRAKING_STEPS;
 800330a:	4b01      	ldr	r3, [pc, #4]	; (8003310 <refresh_joint_limit_switch+0x2c>)
 800330c:	60e3      	str	r3, [r4, #12]
}
 800330e:	e7f5      	b.n	80032fc <refresh_joint_limit_switch+0x18>
 8003310:	00006590 	.word	0x00006590

08003314 <set_joint_target>:
	if (joint->is_calibrated) {
 8003314:	7d03      	ldrb	r3, [r0, #20]
		joint->desired_angle_steps = CALIBRATION_POINT_REST_STEPS;
 8003316:	1e5a      	subs	r2, r3, #1
 8003318:	4193      	sbcs	r3, r2
 800331a:	425b      	negs	r3, r3
 800331c:	400b      	ands	r3, r1
 800331e:	6103      	str	r3, [r0, #16]
}
 8003320:	4770      	bx	lr
 8003322:	46c0      	nop			; (mov r8, r8)

08003324 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
	receive_wireless(wireless, skater, joint);
 8003324:	4b04      	ldr	r3, [pc, #16]	; (8003338 <HAL_UART_RxCpltCallback+0x14>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003326:	b510      	push	{r4, lr}
	receive_wireless(wireless, skater, joint);
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	4b04      	ldr	r3, [pc, #16]	; (800333c <HAL_UART_RxCpltCallback+0x18>)
 800332c:	6819      	ldr	r1, [r3, #0]
 800332e:	4b04      	ldr	r3, [pc, #16]	; (8003340 <HAL_UART_RxCpltCallback+0x1c>)
 8003330:	6818      	ldr	r0, [r3, #0]
 8003332:	f7ff fe7d 	bl	8003030 <receive_wireless>
}
 8003336:	bd10      	pop	{r4, pc}
 8003338:	20000510 	.word	0x20000510
 800333c:	20000524 	.word	0x20000524
 8003340:	20000534 	.word	0x20000534

08003344 <HAL_TIM_PeriodElapsedCallback>:
    	trigger_speed_sensor_interrupt(speed_sensor, false);
    }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim == fast_interrupt_timer->timer) {
 8003344:	4b2b      	ldr	r3, [pc, #172]	; (80033f4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003346:	b570      	push	{r4, r5, r6, lr}
	if (htim == fast_interrupt_timer->timer) {
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4283      	cmp	r3, r0
 800334e:	d005      	beq.n	800335c <HAL_TIM_PeriodElapsedCallback+0x18>
		// 50 us
		move_joint_to_target(joint);
		set_pin_value(debug_pin_1, 0);

	}
	else if (htim == slow_interrupt_timer->timer) {
 8003350:	4b29      	ldr	r3, [pc, #164]	; (80033f8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4283      	cmp	r3, r0
 8003358:	d00e      	beq.n	8003378 <HAL_TIM_PeriodElapsedCallback+0x34>
			refresh_speed_sensor_logic(speed_sensor);
		}

		refresh_wireless_status(wireless);
	}
}
 800335a:	bd70      	pop	{r4, r5, r6, pc}
		set_pin_value(debug_pin_1, 1);
 800335c:	4c27      	ldr	r4, [pc, #156]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800335e:	2101      	movs	r1, #1
 8003360:	6820      	ldr	r0, [r4, #0]
 8003362:	f000 fb75 	bl	8003a50 <set_pin_value>
		move_joint_to_target(joint);
 8003366:	4b26      	ldr	r3, [pc, #152]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8003368:	6818      	ldr	r0, [r3, #0]
 800336a:	f7ff ffa3 	bl	80032b4 <move_joint_to_target>
		set_pin_value(debug_pin_1, 0);
 800336e:	2100      	movs	r1, #0
 8003370:	6820      	ldr	r0, [r4, #0]
 8003372:	f000 fb6d 	bl	8003a50 <set_pin_value>
 8003376:	e7f0      	b.n	800335a <HAL_TIM_PeriodElapsedCallback+0x16>
		update_adc_sensor_values(adc_sensor);
 8003378:	4b22      	ldr	r3, [pc, #136]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800337a:	6818      	ldr	r0, [r3, #0]
 800337c:	f7ff fcda 	bl	8002d34 <update_adc_sensor_values>
			refresh_skater_status(skater);
 8003380:	4c21      	ldr	r4, [pc, #132]	; (8003408 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8003382:	6820      	ldr	r0, [r4, #0]
 8003384:	f000 fba2 	bl	8003acc <refresh_skater_status>
			bool motor_thinks_is_at_rest_max = joint->current_angle_steps == MAX_REST_STEPS;
 8003388:	4d1d      	ldr	r5, [pc, #116]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800338a:	6828      	ldr	r0, [r5, #0]
 800338c:	68c3      	ldr	r3, [r0, #12]
			if (motor_thinks_is_at_rest_max && !joint->is_rest_limit_switch_activated) {
 800338e:	2b00      	cmp	r3, #0
 8003390:	d11f      	bne.n	80033d2 <HAL_TIM_PeriodElapsedCallback+0x8e>
 8003392:	7d43      	ldrb	r3, [r0, #21]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d025      	beq.n	80033e4 <HAL_TIM_PeriodElapsedCallback+0xa0>
			refresh_joint_limit_switch(joint);
 8003398:	f7ff ffa4 	bl	80032e4 <refresh_joint_limit_switch>
		if (has_skater_recently_left_board(skater)) {
 800339c:	6820      	ldr	r0, [r4, #0]
 800339e:	f000 fb7f 	bl	8003aa0 <has_skater_recently_left_board>
 80033a2:	2800      	cmp	r0, #0
 80033a4:	d00a      	beq.n	80033bc <HAL_TIM_PeriodElapsedCallback+0x78>
			bool board_is_on_the_floor = is_imu_z_accel_equal_to_gravity(front_imu);
 80033a6:	4b19      	ldr	r3, [pc, #100]	; (800340c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80033a8:	6818      	ldr	r0, [r3, #0]
 80033aa:	f7ff ff45 	bl	8003238 <is_imu_z_accel_equal_to_gravity>
			if (board_is_on_the_floor) {
 80033ae:	2800      	cmp	r0, #0
 80033b0:	d11b      	bne.n	80033ea <HAL_TIM_PeriodElapsedCallback+0xa6>
 80033b2:	4c17      	ldr	r4, [pc, #92]	; (8003410 <HAL_TIM_PeriodElapsedCallback+0xcc>)
		refresh_wireless_status(wireless);
 80033b4:	6820      	ldr	r0, [r4, #0]
 80033b6:	f7ff fd0d 	bl	8002dd4 <refresh_wireless_status>
}
 80033ba:	e7ce      	b.n	800335a <HAL_TIM_PeriodElapsedCallback+0x16>
		else if (USE_WIRELESS_COMMS_WATCHDOG && is_wireless_comms_lost(wireless)) {
 80033bc:	4c14      	ldr	r4, [pc, #80]	; (8003410 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80033be:	6820      	ldr	r0, [r4, #0]
 80033c0:	f7ff fd0c 	bl	8002ddc <is_wireless_comms_lost>
 80033c4:	2800      	cmp	r0, #0
 80033c6:	d0f5      	beq.n	80033b4 <HAL_TIM_PeriodElapsedCallback+0x70>
			set_joint_target(joint, RIGHT_BEFORE_BRAKING_STEPS);
 80033c8:	6828      	ldr	r0, [r5, #0]
 80033ca:	4912      	ldr	r1, [pc, #72]	; (8003414 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80033cc:	f7ff ffa2 	bl	8003314 <set_joint_target>
 80033d0:	e7f0      	b.n	80033b4 <HAL_TIM_PeriodElapsedCallback+0x70>
				if (motor_thinks_is_at_brake_max && !joint->is_brake_limit_switch_activated) {
 80033d2:	4a11      	ldr	r2, [pc, #68]	; (8003418 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d1df      	bne.n	8003398 <HAL_TIM_PeriodElapsedCallback+0x54>
 80033d8:	7d83      	ldrb	r3, [r0, #22]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1dc      	bne.n	8003398 <HAL_TIM_PeriodElapsedCallback+0x54>
					joint->current_angle_steps -= ARBITRARY_ADD_ANGLE_FOR_LIMIT_SWITCH_STEPS;
 80033de:	4b0f      	ldr	r3, [pc, #60]	; (800341c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80033e0:	60c3      	str	r3, [r0, #12]
 80033e2:	e7d9      	b.n	8003398 <HAL_TIM_PeriodElapsedCallback+0x54>
				joint->current_angle_steps += ARBITRARY_ADD_ANGLE_FOR_LIMIT_SWITCH_STEPS;
 80033e4:	4b0e      	ldr	r3, [pc, #56]	; (8003420 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80033e6:	60c3      	str	r3, [r0, #12]
 80033e8:	e7d6      	b.n	8003398 <HAL_TIM_PeriodElapsedCallback+0x54>
				set_joint_target(joint, MAX_BRAKING_STEPS);
 80033ea:	6828      	ldr	r0, [r5, #0]
 80033ec:	490a      	ldr	r1, [pc, #40]	; (8003418 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80033ee:	f7ff ff91 	bl	8003314 <set_joint_target>
 80033f2:	e7de      	b.n	80033b2 <HAL_TIM_PeriodElapsedCallback+0x6e>
 80033f4:	20000214 	.word	0x20000214
 80033f8:	20000528 	.word	0x20000528
 80033fc:	20000210 	.word	0x20000210
 8003400:	20000510 	.word	0x20000510
 8003404:	200001fc 	.word	0x200001fc
 8003408:	20000524 	.word	0x20000524
 800340c:	2000021c 	.word	0x2000021c
 8003410:	20000534 	.word	0x20000534
 8003414:	000032c8 	.word	0x000032c8
 8003418:	00006590 	.word	0x00006590
 800341c:	00005fb4 	.word	0x00005fb4
 8003420:	000005dc 	.word	0x000005dc

08003424 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003424:	b500      	push	{lr}
 8003426:	b093      	sub	sp, #76	; 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003428:	2238      	movs	r2, #56	; 0x38
 800342a:	2100      	movs	r1, #0
 800342c:	a804      	add	r0, sp, #16
 800342e:	f003 fb18 	bl	8006a62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003432:	2210      	movs	r2, #16
 8003434:	2100      	movs	r1, #0
 8003436:	4668      	mov	r0, sp
 8003438:	f003 fb13 	bl	8006a62 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800343c:	2080      	movs	r0, #128	; 0x80
 800343e:	0080      	lsls	r0, r0, #2
 8003440:	f001 ff56 	bl	80052f0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003444:	2302      	movs	r3, #2
 8003446:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003448:	33fe      	adds	r3, #254	; 0xfe
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800344a:	2240      	movs	r2, #64	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800344c:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800344e:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003450:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003452:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003454:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003456:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003458:	f001 ff7a 	bl	8005350 <HAL_RCC_OscConfig>
 800345c:	2800      	cmp	r0, #0
 800345e:	d001      	beq.n	8003464 <SystemClock_Config+0x40>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003460:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003462:	e7fe      	b.n	8003462 <SystemClock_Config+0x3e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003464:	2207      	movs	r2, #7
 8003466:	2300      	movs	r3, #0
 8003468:	9200      	str	r2, [sp, #0]
 800346a:	9301      	str	r3, [sp, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003470:	2100      	movs	r1, #0
 8003472:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003474:	9202      	str	r2, [sp, #8]
 8003476:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003478:	f002 fa24 	bl	80058c4 <HAL_RCC_ClockConfig>
 800347c:	2800      	cmp	r0, #0
 800347e:	d001      	beq.n	8003484 <SystemClock_Config+0x60>
 8003480:	b672      	cpsid	i
  while (1)
 8003482:	e7fe      	b.n	8003482 <SystemClock_Config+0x5e>
}
 8003484:	b013      	add	sp, #76	; 0x4c
 8003486:	bd00      	pop	{pc}

08003488 <main>:
{
 8003488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800348a:	46de      	mov	lr, fp
 800348c:	4657      	mov	r7, sl
 800348e:	464e      	mov	r6, r9
 8003490:	4645      	mov	r5, r8
 8003492:	b5e0      	push	{r5, r6, r7, lr}
	adc_sensor = new_adc_sensor(&hadc1, 3);
 8003494:	2103      	movs	r1, #3
{
 8003496:	b08b      	sub	sp, #44	; 0x2c
	adc_sensor = new_adc_sensor(&hadc1, 3);
 8003498:	48e3      	ldr	r0, [pc, #908]	; (8003828 <main+0x3a0>)
 800349a:	f7ff fc35 	bl	8002d08 <new_adc_sensor>
	i2c_mux = new_i2c_mux(&hi2c2);
 800349e:	4ce3      	ldr	r4, [pc, #908]	; (800382c <main+0x3a4>)
	adc_sensor = new_adc_sensor(&hadc1, 3);
 80034a0:	4de3      	ldr	r5, [pc, #908]	; (8003830 <main+0x3a8>)
 80034a2:	6028      	str	r0, [r5, #0]
	i2c_mux = new_i2c_mux(&hi2c2);
 80034a4:	0020      	movs	r0, r4
 80034a6:	f7ff fe17 	bl	80030d8 <new_i2c_mux>
 80034aa:	4ee2      	ldr	r6, [pc, #904]	; (8003834 <main+0x3ac>)
 80034ac:	0001      	movs	r1, r0
 80034ae:	6030      	str	r0, [r6, #0]
	front_imu = new_imu(&hi2c2, i2c_mux, 0);
 80034b0:	2200      	movs	r2, #0
 80034b2:	0020      	movs	r0, r4
 80034b4:	f7ff fe3e 	bl	8003134 <new_imu>
 80034b8:	4bdf      	ldr	r3, [pc, #892]	; (8003838 <main+0x3b0>)
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034ba:	6831      	ldr	r1, [r6, #0]
	front_imu = new_imu(&hi2c2, i2c_mux, 0);
 80034bc:	6018      	str	r0, [r3, #0]
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034be:	2201      	movs	r2, #1
 80034c0:	0020      	movs	r0, r4
	front_imu = new_imu(&hi2c2, i2c_mux, 0);
 80034c2:	4699      	mov	r9, r3
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034c4:	f7ff fe36 	bl	8003134 <new_imu>
 80034c8:	4bdc      	ldr	r3, [pc, #880]	; (800383c <main+0x3b4>)
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034ca:	2201      	movs	r2, #1
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034cc:	6018      	str	r0, [r3, #0]
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034ce:	20a0      	movs	r0, #160	; 0xa0
 80034d0:	2180      	movs	r1, #128	; 0x80
 80034d2:	05c0      	lsls	r0, r0, #23
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034d4:	4698      	mov	r8, r3
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034d6:	f000 faaf 	bl	8003a38 <new_pin_data>
 80034da:	4bd9      	ldr	r3, [pc, #868]	; (8003840 <main+0x3b8>)
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034dc:	2201      	movs	r2, #1
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034de:	6018      	str	r0, [r3, #0]
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034e0:	20a0      	movs	r0, #160	; 0xa0
 80034e2:	2140      	movs	r1, #64	; 0x40
 80034e4:	05c0      	lsls	r0, r0, #23
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034e6:	469a      	mov	sl, r3
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034e8:	f000 faa6 	bl	8003a38 <new_pin_data>
 80034ec:	4bd5      	ldr	r3, [pc, #852]	; (8003844 <main+0x3bc>)
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034ee:	2200      	movs	r2, #0
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034f0:	6018      	str	r0, [r3, #0]
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034f2:	20a0      	movs	r0, #160	; 0xa0
 80034f4:	2102      	movs	r1, #2
 80034f6:	05c0      	lsls	r0, r0, #23
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034f8:	469b      	mov	fp, r3
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034fa:	f000 fa9d 	bl	8003a38 <new_pin_data>
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 80034fe:	2180      	movs	r1, #128	; 0x80
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 8003500:	4ed1      	ldr	r6, [pc, #836]	; (8003848 <main+0x3c0>)
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 8003502:	2200      	movs	r2, #0
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 8003504:	6030      	str	r0, [r6, #0]
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 8003506:	0089      	lsls	r1, r1, #2
 8003508:	48d0      	ldr	r0, [pc, #832]	; (800384c <main+0x3c4>)
 800350a:	f000 fa95 	bl	8003a38 <new_pin_data>
 800350e:	4fd0      	ldr	r7, [pc, #832]	; (8003850 <main+0x3c8>)
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, PIN_IS_OUTPUT);
 8003510:	2201      	movs	r2, #1
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 8003512:	6038      	str	r0, [r7, #0]
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, PIN_IS_OUTPUT);
 8003514:	2104      	movs	r1, #4
 8003516:	48cf      	ldr	r0, [pc, #828]	; (8003854 <main+0x3cc>)
 8003518:	f000 fa8e 	bl	8003a38 <new_pin_data>
 800351c:	4bce      	ldr	r3, [pc, #824]	; (8003858 <main+0x3d0>)
 800351e:	6018      	str	r0, [r3, #0]
	motor = new_motor(motor_direction_pin, motor_step_pin);
 8003520:	465b      	mov	r3, fp
 8003522:	6819      	ldr	r1, [r3, #0]
 8003524:	4653      	mov	r3, sl
 8003526:	6818      	ldr	r0, [r3, #0]
 8003528:	f000 fa6e 	bl	8003a08 <new_motor>
 800352c:	4bcb      	ldr	r3, [pc, #812]	; (800385c <main+0x3d4>)
 800352e:	6018      	str	r0, [r3, #0]
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 8003530:	48cb      	ldr	r0, [pc, #812]	; (8003860 <main+0x3d8>)
	motor = new_motor(motor_direction_pin, motor_step_pin);
 8003532:	469a      	mov	sl, r3
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 8003534:	f7ff fe96 	bl	8003264 <new_interrupt_timer>
 8003538:	4bca      	ldr	r3, [pc, #808]	; (8003864 <main+0x3dc>)
 800353a:	6018      	str	r0, [r3, #0]
	fast_interrupt_timer = new_interrupt_timer(&htim16);
 800353c:	48ca      	ldr	r0, [pc, #808]	; (8003868 <main+0x3e0>)
 800353e:	f7ff fe91 	bl	8003264 <new_interrupt_timer>
 8003542:	4bca      	ldr	r3, [pc, #808]	; (800386c <main+0x3e4>)
 8003544:	6018      	str	r0, [r3, #0]
	imu_interrupt_timer = new_interrupt_timer(&htim17);
 8003546:	48ca      	ldr	r0, [pc, #808]	; (8003870 <main+0x3e8>)
 8003548:	f7ff fe8c 	bl	8003264 <new_interrupt_timer>
 800354c:	4bc9      	ldr	r3, [pc, #804]	; (8003874 <main+0x3ec>)
	joint = new_joint(motor, rest_limit_switch_pin, brake_limit_switch_pin);
 800354e:	683a      	ldr	r2, [r7, #0]
	imu_interrupt_timer = new_interrupt_timer(&htim17);
 8003550:	6018      	str	r0, [r3, #0]
	joint = new_joint(motor, rest_limit_switch_pin, brake_limit_switch_pin);
 8003552:	4653      	mov	r3, sl
 8003554:	6831      	ldr	r1, [r6, #0]
 8003556:	6818      	ldr	r0, [r3, #0]
 8003558:	f7ff fe92 	bl	8003280 <new_joint>
 800355c:	4bc6      	ldr	r3, [pc, #792]	; (8003878 <main+0x3f0>)
	force_sensor = new_force_sensor(adc_sensor, 0);
 800355e:	2100      	movs	r1, #0
	joint = new_joint(motor, rest_limit_switch_pin, brake_limit_switch_pin);
 8003560:	6018      	str	r0, [r3, #0]
	force_sensor = new_force_sensor(adc_sensor, 0);
 8003562:	6828      	ldr	r0, [r5, #0]
 8003564:	f7ff fda8 	bl	80030b8 <new_force_sensor>
 8003568:	4bc4      	ldr	r3, [pc, #784]	; (800387c <main+0x3f4>)
	thermistor = new_thermistor(adc_sensor, 1);
 800356a:	2101      	movs	r1, #1
	force_sensor = new_force_sensor(adc_sensor, 0);
 800356c:	6018      	str	r0, [r3, #0]
	thermistor = new_thermistor(adc_sensor, 1);
 800356e:	6828      	ldr	r0, [r5, #0]
	force_sensor = new_force_sensor(adc_sensor, 0);
 8003570:	469a      	mov	sl, r3
	thermistor = new_thermistor(adc_sensor, 1);
 8003572:	f000 fcd9 	bl	8003f28 <new_thermistor>
 8003576:	4bc2      	ldr	r3, [pc, #776]	; (8003880 <main+0x3f8>)
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 8003578:	2102      	movs	r1, #2
	thermistor = new_thermistor(adc_sensor, 1);
 800357a:	6018      	str	r0, [r3, #0]
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 800357c:	6828      	ldr	r0, [r5, #0]
	thermistor = new_thermistor(adc_sensor, 1);
 800357e:	469b      	mov	fp, r3
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 8003580:	f7ff fbe8 	bl	8002d54 <new_battery_sensor>
 8003584:	4bbf      	ldr	r3, [pc, #764]	; (8003884 <main+0x3fc>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003586:	4dc0      	ldr	r5, [pc, #768]	; (8003888 <main+0x400>)
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 8003588:	6018      	str	r0, [r3, #0]
	skater = new_skater(force_sensor, thermistor);
 800358a:	465b      	mov	r3, fp
 800358c:	6819      	ldr	r1, [r3, #0]
 800358e:	4653      	mov	r3, sl
 8003590:	6818      	ldr	r0, [r3, #0]
 8003592:	f000 fa77 	bl	8003a84 <new_skater>
 8003596:	4bbd      	ldr	r3, [pc, #756]	; (800388c <main+0x404>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003598:	2701      	movs	r7, #1
	skater = new_skater(force_sensor, thermistor);
 800359a:	6018      	str	r0, [r3, #0]
	wireless = new_wireless(&huart1);
 800359c:	48bc      	ldr	r0, [pc, #752]	; (8003890 <main+0x408>)
 800359e:	f7ff fc11 	bl	8002dc4 <new_wireless>
 80035a2:	4bbc      	ldr	r3, [pc, #752]	; (8003894 <main+0x40c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a4:	2600      	movs	r6, #0
	wireless = new_wireless(&huart1);
 80035a6:	6018      	str	r0, [r3, #0]
	speed_sensor = new_speed_sensor(front_imu, back_imu);
 80035a8:	4643      	mov	r3, r8
 80035aa:	6819      	ldr	r1, [r3, #0]
 80035ac:	464b      	mov	r3, r9
 80035ae:	6818      	ldr	r0, [r3, #0]
 80035b0:	f000 fab0 	bl	8003b14 <new_speed_sensor>
 80035b4:	4bb8      	ldr	r3, [pc, #736]	; (8003898 <main+0x410>)
 80035b6:	6018      	str	r0, [r3, #0]
  HAL_Init();
 80035b8:	f000 fd18 	bl	8003fec <HAL_Init>
  SystemClock_Config();
 80035bc:	f7ff ff32 	bl	8003424 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035c0:	2214      	movs	r2, #20
 80035c2:	2100      	movs	r1, #0
 80035c4:	a804      	add	r0, sp, #16
 80035c6:	f003 fa4c 	bl	8006a62 <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ca:	2302      	movs	r3, #2
 80035cc:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035ce:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035d0:	431a      	orrs	r2, r3
 80035d2:	636a      	str	r2, [r5, #52]	; 0x34
 80035d4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035d6:	489d      	ldr	r0, [pc, #628]	; (800384c <main+0x3c4>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035d8:	4013      	ands	r3, r2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035da:	2220      	movs	r2, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035dc:	9301      	str	r3, [sp, #4]
 80035de:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035e0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035e2:	0089      	lsls	r1, r1, #2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035e4:	4313      	orrs	r3, r2
 80035e6:	636b      	str	r3, [r5, #52]	; 0x34
 80035e8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80035ea:	4013      	ands	r3, r2
 80035ec:	9302      	str	r3, [sp, #8]
 80035ee:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035f0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035f2:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035f4:	433b      	orrs	r3, r7
 80035f6:	636b      	str	r3, [r5, #52]	; 0x34
 80035f8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80035fa:	403b      	ands	r3, r7
 80035fc:	9303      	str	r3, [sp, #12]
 80035fe:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 8003600:	f001 fb4a 	bl	8004c98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 8003604:	2200      	movs	r2, #0
 8003606:	2104      	movs	r1, #4
 8003608:	4892      	ldr	r0, [pc, #584]	; (8003854 <main+0x3cc>)
 800360a:	f001 fb45 	bl	8004c98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LIMIT_SWITCH_2_Pin|DRV8825_STP_Pin|DRV8825_DIR_Pin, GPIO_PIN_RESET);
 800360e:	20a0      	movs	r0, #160	; 0xa0
 8003610:	2200      	movs	r2, #0
 8003612:	21c2      	movs	r1, #194	; 0xc2
 8003614:	05c0      	lsls	r0, r0, #23
 8003616:	f001 fb3f 	bl	8004c98 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin;
 800361a:	2280      	movs	r2, #128	; 0x80
 800361c:	2301      	movs	r3, #1
 800361e:	0092      	lsls	r2, r2, #2
 8003620:	9204      	str	r2, [sp, #16]
 8003622:	9305      	str	r3, [sp, #20]
 8003624:	2202      	movs	r2, #2
 8003626:	2300      	movs	r3, #0
  HAL_GPIO_Init(LIMIT_SWITCH_1_GPIO_Port, &GPIO_InitStruct);
 8003628:	4888      	ldr	r0, [pc, #544]	; (800384c <main+0x3c4>)
 800362a:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin;
 800362c:	9206      	str	r2, [sp, #24]
 800362e:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(LIMIT_SWITCH_1_GPIO_Port, &GPIO_InitStruct);
 8003630:	f001 fa1e 	bl	8004a70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8003634:	2204      	movs	r2, #4
 8003636:	2301      	movs	r3, #1
 8003638:	2100      	movs	r1, #0
 800363a:	9204      	str	r2, [sp, #16]
 800363c:	9305      	str	r3, [sp, #20]
 800363e:	2200      	movs	r2, #0
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 8003640:	ab04      	add	r3, sp, #16
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8003642:	9106      	str	r1, [sp, #24]
 8003644:	9207      	str	r2, [sp, #28]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 8003646:	4883      	ldr	r0, [pc, #524]	; (8003854 <main+0x3cc>)
 8003648:	0019      	movs	r1, r3
 800364a:	f001 fa11 	bl	8004a70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LIMIT_SWITCH_2_Pin;
 800364e:	2202      	movs	r2, #2
 8003650:	2301      	movs	r3, #1
 8003652:	9204      	str	r2, [sp, #16]
 8003654:	9305      	str	r3, [sp, #20]
 8003656:	2202      	movs	r2, #2
 8003658:	2300      	movs	r3, #0
  HAL_GPIO_Init(LIMIT_SWITCH_2_GPIO_Port, &GPIO_InitStruct);
 800365a:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = LIMIT_SWITCH_2_Pin;
 800365c:	9206      	str	r2, [sp, #24]
 800365e:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(LIMIT_SWITCH_2_GPIO_Port, &GPIO_InitStruct);
 8003660:	ab04      	add	r3, sp, #16
 8003662:	0019      	movs	r1, r3
 8003664:	05c0      	lsls	r0, r0, #23
 8003666:	f001 fa03 	bl	8004a70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_4|PA5_FRONT_IMU_INT_Pin;
 800366a:	2388      	movs	r3, #136	; 0x88
 800366c:	2230      	movs	r2, #48	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800366e:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = GPIO_PIN_4|PA5_FRONT_IMU_INT_Pin;
 8003670:	035b      	lsls	r3, r3, #13
 8003672:	9204      	str	r2, [sp, #16]
 8003674:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003676:	ab04      	add	r3, sp, #16
 8003678:	0019      	movs	r1, r3
 800367a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367c:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800367e:	f001 f9f7 	bl	8004a70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DRV8825_STP_Pin|DRV8825_DIR_Pin;
 8003682:	2301      	movs	r3, #1
 8003684:	22c0      	movs	r2, #192	; 0xc0
 8003686:	2100      	movs	r1, #0
 8003688:	9204      	str	r2, [sp, #16]
 800368a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800368c:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = DRV8825_STP_Pin|DRV8825_DIR_Pin;
 800368e:	2200      	movs	r2, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003690:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = DRV8825_STP_Pin|DRV8825_DIR_Pin;
 8003692:	9106      	str	r1, [sp, #24]
 8003694:	9207      	str	r2, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003696:	a904      	add	r1, sp, #16
 8003698:	f001 f9ea 	bl	8004a70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PB0_BACK_IMU_INT_Pin;
 800369c:	2388      	movs	r3, #136	; 0x88
 800369e:	2201      	movs	r2, #1
 80036a0:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(PB0_BACK_IMU_INT_GPIO_Port, &GPIO_InitStruct);
 80036a2:	486a      	ldr	r0, [pc, #424]	; (800384c <main+0x3c4>)
 80036a4:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = PB0_BACK_IMU_INT_Pin;
 80036a6:	9204      	str	r2, [sp, #16]
 80036a8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036aa:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(PB0_BACK_IMU_INT_GPIO_Port, &GPIO_InitStruct);
 80036ac:	f001 f9e0 	bl	8004a70 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80036b0:	2200      	movs	r2, #0
 80036b2:	2100      	movs	r1, #0
 80036b4:	2005      	movs	r0, #5
 80036b6:	f001 f847 	bl	8004748 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80036ba:	2005      	movs	r0, #5
 80036bc:	f001 f876 	bl	80047ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80036c0:	2200      	movs	r2, #0
 80036c2:	2100      	movs	r1, #0
 80036c4:	2007      	movs	r0, #7
 80036c6:	f001 f83f 	bl	8004748 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80036ca:	2007      	movs	r0, #7
 80036cc:	f001 f86e 	bl	80047ac <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036d0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036d2:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036d4:	433b      	orrs	r3, r7
 80036d6:	63ab      	str	r3, [r5, #56]	; 0x38
 80036d8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036da:	2100      	movs	r1, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036dc:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036de:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036e4:	f001 f830 	bl	8004748 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80036e8:	2009      	movs	r0, #9
 80036ea:	f001 f85f 	bl	80047ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80036ee:	2200      	movs	r2, #0
 80036f0:	2100      	movs	r1, #0
 80036f2:	200a      	movs	r0, #10
 80036f4:	f001 f828 	bl	8004748 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80036f8:	200a      	movs	r0, #10
 80036fa:	f001 f857 	bl	80047ac <HAL_NVIC_EnableIRQ>
  hi2c2.Instance = I2C2;
 80036fe:	4b67      	ldr	r3, [pc, #412]	; (800389c <main+0x414>)
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003700:	0020      	movs	r0, r4
  hi2c2.Instance = I2C2;
 8003702:	6023      	str	r3, [r4, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 8003704:	4b66      	ldr	r3, [pc, #408]	; (80038a0 <main+0x418>)
  hi2c2.Init.OwnAddress1 = 0;
 8003706:	60a6      	str	r6, [r4, #8]
  hi2c2.Init.Timing = 0x00303D5B;
 8003708:	6063      	str	r3, [r4, #4]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800370a:	60e7      	str	r7, [r4, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800370c:	6126      	str	r6, [r4, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800370e:	6166      	str	r6, [r4, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003710:	61a6      	str	r6, [r4, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003712:	61e6      	str	r6, [r4, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003714:	6226      	str	r6, [r4, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003716:	f001 fb9f 	bl	8004e58 <HAL_I2C_Init>
 800371a:	2800      	cmp	r0, #0
 800371c:	d001      	beq.n	8003722 <main+0x29a>
 800371e:	b672      	cpsid	i
  while (1)
 8003720:	e7fe      	b.n	8003720 <main+0x298>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003722:	2100      	movs	r1, #0
 8003724:	0020      	movs	r0, r4
 8003726:	f001 fd95 	bl	8005254 <HAL_I2CEx_ConfigAnalogFilter>
 800372a:	1e01      	subs	r1, r0, #0
 800372c:	d001      	beq.n	8003732 <main+0x2aa>
 800372e:	b672      	cpsid	i
  while (1)
 8003730:	e7fe      	b.n	8003730 <main+0x2a8>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003732:	0020      	movs	r0, r4
 8003734:	f001 fdb6 	bl	80052a4 <HAL_I2CEx_ConfigDigitalFilter>
 8003738:	2800      	cmp	r0, #0
 800373a:	d001      	beq.n	8003740 <main+0x2b8>
 800373c:	b672      	cpsid	i
  while (1)
 800373e:	e7fe      	b.n	800373e <main+0x2b6>
  huart1.Instance = USART1;
 8003740:	4a53      	ldr	r2, [pc, #332]	; (8003890 <main+0x408>)
 8003742:	4b58      	ldr	r3, [pc, #352]	; (80038a4 <main+0x41c>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003744:	250c      	movs	r5, #12
  huart1.Instance = USART1;
 8003746:	6013      	str	r3, [r2, #0]
  huart1.Init.BaudRate = 9600;
 8003748:	2396      	movs	r3, #150	; 0x96
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800374a:	6090      	str	r0, [r2, #8]
  huart1.Init.BaudRate = 9600;
 800374c:	019b      	lsls	r3, r3, #6
  huart1.Init.StopBits = UART_STOPBITS_1;
 800374e:	60d0      	str	r0, [r2, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003750:	6110      	str	r0, [r2, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003752:	6190      	str	r0, [r2, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003754:	61d0      	str	r0, [r2, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003756:	6210      	str	r0, [r2, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003758:	6250      	str	r0, [r2, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800375a:	6290      	str	r0, [r2, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800375c:	0010      	movs	r0, r2
  huart1.Init.BaudRate = 9600;
 800375e:	6053      	str	r3, [r2, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003760:	6155      	str	r5, [r2, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003762:	f003 f811 	bl	8006788 <HAL_UART_Init>
 8003766:	1e01      	subs	r1, r0, #0
 8003768:	d001      	beq.n	800376e <main+0x2e6>
 800376a:	b672      	cpsid	i
  while (1)
 800376c:	e7fe      	b.n	800376c <main+0x2e4>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800376e:	4848      	ldr	r0, [pc, #288]	; (8003890 <main+0x408>)
 8003770:	f003 f892 	bl	8006898 <HAL_UARTEx_SetTxFifoThreshold>
 8003774:	1e01      	subs	r1, r0, #0
 8003776:	d001      	beq.n	800377c <main+0x2f4>
 8003778:	b672      	cpsid	i
  while (1)
 800377a:	e7fe      	b.n	800377a <main+0x2f2>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800377c:	4844      	ldr	r0, [pc, #272]	; (8003890 <main+0x408>)
 800377e:	f003 f8db 	bl	8006938 <HAL_UARTEx_SetRxFifoThreshold>
 8003782:	2800      	cmp	r0, #0
 8003784:	d001      	beq.n	800378a <main+0x302>
 8003786:	b672      	cpsid	i
  while (1)
 8003788:	e7fe      	b.n	8003788 <main+0x300>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800378a:	4841      	ldr	r0, [pc, #260]	; (8003890 <main+0x408>)
 800378c:	f003 f868 	bl	8006860 <HAL_UARTEx_DisableFifoMode>
 8003790:	1e04      	subs	r4, r0, #0
 8003792:	d001      	beq.n	8003798 <main+0x310>
 8003794:	b672      	cpsid	i
  while (1)
 8003796:	e7fe      	b.n	8003796 <main+0x30e>
  ADC_ChannelConfTypeDef sConfig = {0};
 8003798:	0001      	movs	r1, r0
 800379a:	002a      	movs	r2, r5
 800379c:	a804      	add	r0, sp, #16
 800379e:	f003 f960 	bl	8006a62 <memset>
  hadc1.Instance = ADC1;
 80037a2:	4a21      	ldr	r2, [pc, #132]	; (8003828 <main+0x3a0>)
 80037a4:	4b40      	ldr	r3, [pc, #256]	; (80038a8 <main+0x420>)
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80037a6:	60d4      	str	r4, [r2, #12]
  hadc1.Instance = ADC1;
 80037a8:	6013      	str	r3, [r2, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80037aa:	2380      	movs	r3, #128	; 0x80
 80037ac:	05db      	lsls	r3, r3, #23
 80037ae:	6053      	str	r3, [r2, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_6B;
 80037b0:	2318      	movs	r3, #24
 80037b2:	6093      	str	r3, [r2, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80037b4:	2380      	movs	r3, #128	; 0x80
 80037b6:	039b      	lsls	r3, r3, #14
 80037b8:	6113      	str	r3, [r2, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80037ba:	2304      	movs	r3, #4
 80037bc:	6153      	str	r3, [r2, #20]
  hadc1.Init.NbrOfConversion = 3;
 80037be:	2303      	movs	r3, #3
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80037c0:	8314      	strh	r4, [r2, #24]
  hadc1.Init.NbrOfConversion = 3;
 80037c2:	61d3      	str	r3, [r2, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80037c4:	7694      	strb	r4, [r2, #26]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80037c6:	0013      	movs	r3, r2
 80037c8:	2220      	movs	r2, #32
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80037ca:	625c      	str	r4, [r3, #36]	; 0x24
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80037cc:	549f      	strb	r7, [r3, r2]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80037ce:	629c      	str	r4, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80037d0:	232c      	movs	r3, #44	; 0x2c
 80037d2:	4a15      	ldr	r2, [pc, #84]	; (8003828 <main+0x3a0>)
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80037d4:	0011      	movs	r1, r2
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80037d6:	54d4      	strb	r4, [r2, r3]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80037d8:	2300      	movs	r3, #0
 80037da:	2200      	movs	r2, #0
 80037dc:	630a      	str	r2, [r1, #48]	; 0x30
 80037de:	634b      	str	r3, [r1, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80037e0:	233c      	movs	r3, #60	; 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80037e2:	0008      	movs	r0, r1
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80037e4:	638c      	str	r4, [r1, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80037e6:	54cc      	strb	r4, [r1, r3]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80037e8:	64cc      	str	r4, [r1, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80037ea:	f000 fc37 	bl	800405c <HAL_ADC_Init>
 80037ee:	2800      	cmp	r0, #0
 80037f0:	d001      	beq.n	80037f6 <main+0x36e>
 80037f2:	b672      	cpsid	i
  while (1)
 80037f4:	e7fe      	b.n	80037f4 <main+0x36c>
  sConfig.Channel = ADC_CHANNEL_0;
 80037f6:	2201      	movs	r2, #1
 80037f8:	2300      	movs	r3, #0
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80037fa:	9006      	str	r0, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037fc:	a904      	add	r1, sp, #16
 80037fe:	480a      	ldr	r0, [pc, #40]	; (8003828 <main+0x3a0>)
  sConfig.Channel = ADC_CHANNEL_0;
 8003800:	9204      	str	r2, [sp, #16]
 8003802:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003804:	f000 fda6 	bl	8004354 <HAL_ADC_ConfigChannel>
 8003808:	2800      	cmp	r0, #0
 800380a:	d001      	beq.n	8003810 <main+0x388>
 800380c:	b672      	cpsid	i
  while (1)
 800380e:	e7fe      	b.n	800380e <main+0x386>
  sConfig.Channel = ADC_CHANNEL_2;
 8003810:	2304      	movs	r3, #4
 8003812:	4a26      	ldr	r2, [pc, #152]	; (80038ac <main+0x424>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003814:	4804      	ldr	r0, [pc, #16]	; (8003828 <main+0x3a0>)
 8003816:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_2;
 8003818:	9204      	str	r2, [sp, #16]
 800381a:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800381c:	f000 fd9a 	bl	8004354 <HAL_ADC_ConfigChannel>
 8003820:	2800      	cmp	r0, #0
 8003822:	d045      	beq.n	80038b0 <main+0x428>
 8003824:	b672      	cpsid	i
  while (1)
 8003826:	e7fe      	b.n	8003826 <main+0x39e>
 8003828:	20000220 	.word	0x20000220
 800382c:	2000033c 	.word	0x2000033c
 8003830:	200001fc 	.word	0x200001fc
 8003834:	20000508 	.word	0x20000508
 8003838:	2000021c 	.word	0x2000021c
 800383c:	20000200 	.word	0x20000200
 8003840:	20000518 	.word	0x20000518
 8003844:	2000051c 	.word	0x2000051c
 8003848:	20000520 	.word	0x20000520
 800384c:	50000400 	.word	0x50000400
 8003850:	20000208 	.word	0x20000208
 8003854:	50001400 	.word	0x50001400
 8003858:	2000020c 	.word	0x2000020c
 800385c:	20000514 	.word	0x20000514
 8003860:	20000390 	.word	0x20000390
 8003864:	20000528 	.word	0x20000528
 8003868:	200003dc 	.word	0x200003dc
 800386c:	20000214 	.word	0x20000214
 8003870:	20000428 	.word	0x20000428
 8003874:	2000050c 	.word	0x2000050c
 8003878:	20000510 	.word	0x20000510
 800387c:	20000218 	.word	0x20000218
 8003880:	20000530 	.word	0x20000530
 8003884:	20000204 	.word	0x20000204
 8003888:	40021000 	.word	0x40021000
 800388c:	20000524 	.word	0x20000524
 8003890:	20000474 	.word	0x20000474
 8003894:	20000534 	.word	0x20000534
 8003898:	2000052c 	.word	0x2000052c
 800389c:	40005800 	.word	0x40005800
 80038a0:	00303d5b 	.word	0x00303d5b
 80038a4:	40013800 	.word	0x40013800
 80038a8:	40012400 	.word	0x40012400
 80038ac:	08000004 	.word	0x08000004
  sConfig.Channel = ADC_CHANNEL_3;
 80038b0:	2308      	movs	r3, #8
 80038b2:	4a45      	ldr	r2, [pc, #276]	; (80039c8 <main+0x540>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80038b4:	4845      	ldr	r0, [pc, #276]	; (80039cc <main+0x544>)
 80038b6:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_3;
 80038b8:	9204      	str	r2, [sp, #16]
 80038ba:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80038bc:	f000 fd4a 	bl	8004354 <HAL_ADC_ConfigChannel>
 80038c0:	2800      	cmp	r0, #0
 80038c2:	d001      	beq.n	80038c8 <main+0x440>
 80038c4:	b672      	cpsid	i
  while (1)
 80038c6:	e7fe      	b.n	80038c6 <main+0x43e>
  htim14.Instance = TIM14;
 80038c8:	4a41      	ldr	r2, [pc, #260]	; (80039d0 <main+0x548>)
 80038ca:	4b42      	ldr	r3, [pc, #264]	; (80039d4 <main+0x54c>)
  htim14.Init.Prescaler = 15;
 80038cc:	240f      	movs	r4, #15
  htim14.Instance = TIM14;
 80038ce:	6013      	str	r3, [r2, #0]
  htim14.Init.Period = SLOW_PERIOD;
 80038d0:	23fa      	movs	r3, #250	; 0xfa
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d2:	6090      	str	r0, [r2, #8]
  htim14.Init.Period = SLOW_PERIOD;
 80038d4:	00db      	lsls	r3, r3, #3
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038d6:	6110      	str	r0, [r2, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038d8:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80038da:	0010      	movs	r0, r2
  htim14.Init.Prescaler = 15;
 80038dc:	6054      	str	r4, [r2, #4]
  htim14.Init.Period = SLOW_PERIOD;
 80038de:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80038e0:	f002 f9c2 	bl	8005c68 <HAL_TIM_Base_Init>
 80038e4:	2800      	cmp	r0, #0
 80038e6:	d001      	beq.n	80038ec <main+0x464>
 80038e8:	b672      	cpsid	i
  while (1)
 80038ea:	e7fe      	b.n	80038ea <main+0x462>
  htim16.Instance = TIM16;
 80038ec:	4a3a      	ldr	r2, [pc, #232]	; (80039d8 <main+0x550>)
 80038ee:	4b3b      	ldr	r3, [pc, #236]	; (80039dc <main+0x554>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038f0:	6090      	str	r0, [r2, #8]
  htim16.Instance = TIM16;
 80038f2:	6013      	str	r3, [r2, #0]
  htim16.Init.Period = FAST_PERIOD;
 80038f4:	2332      	movs	r3, #50	; 0x32
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038f6:	6110      	str	r0, [r2, #16]
  htim16.Init.RepetitionCounter = 0;
 80038f8:	6150      	str	r0, [r2, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038fa:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80038fc:	0010      	movs	r0, r2
  htim16.Init.Prescaler = 15;
 80038fe:	6054      	str	r4, [r2, #4]
  htim16.Init.Period = FAST_PERIOD;
 8003900:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003902:	f002 f9b1 	bl	8005c68 <HAL_TIM_Base_Init>
 8003906:	2800      	cmp	r0, #0
 8003908:	d001      	beq.n	800390e <main+0x486>
 800390a:	b672      	cpsid	i
  while (1)
 800390c:	e7fe      	b.n	800390c <main+0x484>
  htim17.Instance = TIM17;
 800390e:	4a34      	ldr	r2, [pc, #208]	; (80039e0 <main+0x558>)
 8003910:	4b34      	ldr	r3, [pc, #208]	; (80039e4 <main+0x55c>)
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003912:	6090      	str	r0, [r2, #8]
  htim17.Instance = TIM17;
 8003914:	6013      	str	r3, [r2, #0]
  htim17.Init.Prescaler = 127;
 8003916:	237f      	movs	r3, #127	; 0x7f
 8003918:	6053      	str	r3, [r2, #4]
  htim17.Init.Period = IMU_PERIOD;
 800391a:	4b33      	ldr	r3, [pc, #204]	; (80039e8 <main+0x560>)
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800391c:	6110      	str	r0, [r2, #16]
  htim17.Init.RepetitionCounter = 0;
 800391e:	6150      	str	r0, [r2, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003920:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003922:	0010      	movs	r0, r2
  htim17.Init.Period = IMU_PERIOD;
 8003924:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003926:	f002 f99f 	bl	8005c68 <HAL_TIM_Base_Init>
 800392a:	2800      	cmp	r0, #0
 800392c:	d001      	beq.n	8003932 <main+0x4aa>
 800392e:	b672      	cpsid	i
  while (1)
 8003930:	e7fe      	b.n	8003930 <main+0x4a8>
  init_imu(front_imu);
 8003932:	464b      	mov	r3, r9
 8003934:	6818      	ldr	r0, [r3, #0]
 8003936:	f7ff fc17 	bl	8003168 <init_imu>
  init_imu(back_imu);
 800393a:	4643      	mov	r3, r8
  bool debug_change = true;
 800393c:	2401      	movs	r4, #1
  init_imu(back_imu);
 800393e:	6818      	ldr	r0, [r3, #0]
 8003940:	f7ff fc12 	bl	8003168 <init_imu>
  start_interrupt_timer(fast_interrupt_timer);
 8003944:	4b29      	ldr	r3, [pc, #164]	; (80039ec <main+0x564>)
	  HAL_Delay(1000);
 8003946:	26fa      	movs	r6, #250	; 0xfa
  start_interrupt_timer(fast_interrupt_timer);
 8003948:	6818      	ldr	r0, [r3, #0]
 800394a:	f7ff fc93 	bl	8003274 <start_interrupt_timer>
  start_interrupt_timer(slow_interrupt_timer);
 800394e:	4b28      	ldr	r3, [pc, #160]	; (80039f0 <main+0x568>)
		  debug_change = !debug_change;
 8003950:	0025      	movs	r5, r4
  start_interrupt_timer(slow_interrupt_timer);
 8003952:	6818      	ldr	r0, [r3, #0]
 8003954:	f7ff fc8e 	bl	8003274 <start_interrupt_timer>
  receive_wireless(wireless, skater, joint);
 8003958:	4b26      	ldr	r3, [pc, #152]	; (80039f4 <main+0x56c>)
	  HAL_Delay(1000);
 800395a:	00b6      	lsls	r6, r6, #2
  receive_wireless(wireless, skater, joint);
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	4b26      	ldr	r3, [pc, #152]	; (80039f8 <main+0x570>)
 8003960:	6819      	ldr	r1, [r3, #0]
 8003962:	4b26      	ldr	r3, [pc, #152]	; (80039fc <main+0x574>)
 8003964:	6818      	ldr	r0, [r3, #0]
 8003966:	f7ff fb63 	bl	8003030 <receive_wireless>
	  HAL_Delay(1000);
 800396a:	0030      	movs	r0, r6
 800396c:	f000 fb64 	bl	8004038 <HAL_Delay>
	  if (is_joint_close_enough_to_target(joint)) {
 8003970:	4b20      	ldr	r3, [pc, #128]	; (80039f4 <main+0x56c>)
 8003972:	6818      	ldr	r0, [r3, #0]
 8003974:	f7ff fc96 	bl	80032a4 <is_joint_close_enough_to_target>
 8003978:	2800      	cmp	r0, #0
 800397a:	d0f6      	beq.n	800396a <main+0x4e2>
		  debug_change = !debug_change;
 800397c:	406c      	eors	r4, r5
		  if (debug_change) {
 800397e:	d01d      	beq.n	80039bc <main+0x534>
			  current_speed = get_force_sensor_data(force_sensor);
 8003980:	4653      	mov	r3, sl
 8003982:	6818      	ldr	r0, [r3, #0]
 8003984:	f7ff fba2 	bl	80030cc <get_force_sensor_data>
 8003988:	b2c1      	uxtb	r1, r0
		  send_wireless_speed(wireless, current_speed);
 800398a:	4b1c      	ldr	r3, [pc, #112]	; (80039fc <main+0x574>)
 800398c:	6818      	ldr	r0, [r3, #0]
 800398e:	f7ff fa2d 	bl	8002dec <send_wireless_speed>
		  uint8_t battery_data = get_battery_sensor_data(battery_sensor);
 8003992:	4b1b      	ldr	r3, [pc, #108]	; (8003a00 <main+0x578>)
 8003994:	6818      	ldr	r0, [r3, #0]
 8003996:	f7ff f9e7 	bl	8002d68 <get_battery_sensor_data>
		  send_wireless_battery_data(wireless, battery_data);
 800399a:	4b18      	ldr	r3, [pc, #96]	; (80039fc <main+0x574>)
		  uint8_t battery_data = get_battery_sensor_data(battery_sensor);
 800399c:	0001      	movs	r1, r0
		  send_wireless_battery_data(wireless, battery_data);
 800399e:	6818      	ldr	r0, [r3, #0]
 80039a0:	f7ff fa58 	bl	8002e54 <send_wireless_battery_data>
		  uint8_t is_skater_detected = !is_skater_gone(skater);
 80039a4:	4b14      	ldr	r3, [pc, #80]	; (80039f8 <main+0x570>)
 80039a6:	6818      	ldr	r0, [r3, #0]
 80039a8:	f000 f888 	bl	8003abc <is_skater_gone>
 80039ac:	0001      	movs	r1, r0
		  send_wireless_detect_skater_status(wireless, is_skater_detected);
 80039ae:	4b13      	ldr	r3, [pc, #76]	; (80039fc <main+0x574>)
		  uint8_t is_skater_detected = !is_skater_gone(skater);
 80039b0:	4069      	eors	r1, r5
		  send_wireless_detect_skater_status(wireless, is_skater_detected);
 80039b2:	6818      	ldr	r0, [r3, #0]
 80039b4:	b2c9      	uxtb	r1, r1
 80039b6:	f7ff fa33 	bl	8002e20 <send_wireless_detect_skater_status>
 80039ba:	e7d6      	b.n	800396a <main+0x4e2>
			  current_speed = get_thermistor_data(thermistor);
 80039bc:	465b      	mov	r3, fp
 80039be:	6818      	ldr	r0, [r3, #0]
 80039c0:	f000 fabc 	bl	8003f3c <get_thermistor_data>
 80039c4:	0001      	movs	r1, r0
 80039c6:	e7e0      	b.n	800398a <main+0x502>
 80039c8:	0c000008 	.word	0x0c000008
 80039cc:	20000220 	.word	0x20000220
 80039d0:	20000390 	.word	0x20000390
 80039d4:	40002000 	.word	0x40002000
 80039d8:	200003dc 	.word	0x200003dc
 80039dc:	40014400 	.word	0x40014400
 80039e0:	20000428 	.word	0x20000428
 80039e4:	40014800 	.word	0x40014800
 80039e8:	0000c350 	.word	0x0000c350
 80039ec:	20000214 	.word	0x20000214
 80039f0:	20000528 	.word	0x20000528
 80039f4:	20000510 	.word	0x20000510
 80039f8:	20000524 	.word	0x20000524
 80039fc:	20000534 	.word	0x20000534
 8003a00:	20000204 	.word	0x20000204

08003a04 <Error_Handler>:
 8003a04:	b672      	cpsid	i
  while (1)
 8003a06:	e7fe      	b.n	8003a06 <Error_Handler+0x2>

08003a08 <new_motor>:
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Motor object
Motor *new_motor(
	PinData *_dir_pin,
	PinData *_stp_pin
) {
 8003a08:	b570      	push	{r4, r5, r6, lr}
 8003a0a:	0005      	movs	r5, r0
    Motor *motor = (Motor*) malloc(sizeof(Motor));
 8003a0c:	2008      	movs	r0, #8
) {
 8003a0e:	000c      	movs	r4, r1
    Motor *motor = (Motor*) malloc(sizeof(Motor));
 8003a10:	f003 f814 	bl	8006a3c <malloc>
    motor->dir_pin = _dir_pin;
 8003a14:	6005      	str	r5, [r0, #0]
    motor->stp_pin = _stp_pin;
 8003a16:	6044      	str	r4, [r0, #4]
	return motor;
}
 8003a18:	bd70      	pop	{r4, r5, r6, pc}
 8003a1a:	46c0      	nop			; (mov r8, r8)

08003a1c <step_motor_direction>:

// REQUIRES: motor is a Motor object
// and direction is a bool that dictates direction
// MODIFIES: nothing
// EFFECTS: Moves the motor a certain by a certain amount of steps
void step_motor_direction(Motor *motor, bool dir) {
 8003a1c:	b510      	push	{r4, lr}
 8003a1e:	0004      	movs	r4, r0
	set_pin_value(motor->dir_pin, dir);
 8003a20:	6800      	ldr	r0, [r0, #0]
 8003a22:	f000 f815 	bl	8003a50 <set_pin_value>
	set_pin_value(motor->stp_pin, GPIO_PIN_SET);
 8003a26:	6860      	ldr	r0, [r4, #4]
 8003a28:	2101      	movs	r1, #1
 8003a2a:	f000 f811 	bl	8003a50 <set_pin_value>
//	for (uint8_t i = 0; i < 10; ++i);
	set_pin_value(motor->stp_pin, GPIO_PIN_RESET);
 8003a2e:	2100      	movs	r1, #0
 8003a30:	6860      	ldr	r0, [r4, #4]
 8003a32:	f000 f80d 	bl	8003a50 <set_pin_value>
}
 8003a36:	bd10      	pop	{r4, pc}

08003a38 <new_pin_data>:
// REQUIRES: _port and _pin corresponds to
// the port and pin and _is_output is boolean
// that is true if the pin is an output pin.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created PinData object
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin, bool _is_output) {
 8003a38:	b570      	push	{r4, r5, r6, lr}
 8003a3a:	0006      	movs	r6, r0
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 8003a3c:	2008      	movs	r0, #8
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin, bool _is_output) {
 8003a3e:	000d      	movs	r5, r1
 8003a40:	0014      	movs	r4, r2
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 8003a42:	f002 fffb 	bl	8006a3c <malloc>
	pin_data->port = _port;
 8003a46:	6006      	str	r6, [r0, #0]
    pin_data->pin = _pin;
 8003a48:	8085      	strh	r5, [r0, #4]
    pin_data->is_output = _is_output;
 8003a4a:	7184      	strb	r4, [r0, #6]
	return pin_data;
}
 8003a4c:	bd70      	pop	{r4, r5, r6, pc}
 8003a4e:	46c0      	nop			; (mov r8, r8)

08003a50 <set_pin_value>:

// REQUIRES: pin_data is PinData and value is 0 or 1
// MODIFIES: nothing
// EFFECTS: Sets pin to value
void set_pin_value(PinData *pin_data, uint8_t value) {
 8003a50:	b510      	push	{r4, lr}
	if (!pin_data->is_output) {
 8003a52:	7983      	ldrb	r3, [r0, #6]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d006      	beq.n	8003a66 <set_pin_value+0x16>
		return;
	}
	HAL_GPIO_WritePin(pin_data->port, pin_data->pin, value == 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8003a58:	1e4b      	subs	r3, r1, #1
 8003a5a:	4199      	sbcs	r1, r3
 8003a5c:	b2ca      	uxtb	r2, r1
 8003a5e:	8881      	ldrh	r1, [r0, #4]
 8003a60:	6800      	ldr	r0, [r0, #0]
 8003a62:	f001 f919 	bl	8004c98 <HAL_GPIO_WritePin>
}
 8003a66:	bd10      	pop	{r4, pc}

08003a68 <get_pin_value>:

// REQUIRES: pin_data is PinData
// MODIFIES: nothing
// EFFECTS: Returns value of pin
bool get_pin_value(PinData *pin_data) {
 8003a68:	b510      	push	{r4, lr}
	if (pin_data->is_output) {
 8003a6a:	7982      	ldrb	r2, [r0, #6]
bool get_pin_value(PinData *pin_data) {
 8003a6c:	0003      	movs	r3, r0
		return false;
 8003a6e:	2000      	movs	r0, #0
	if (pin_data->is_output) {
 8003a70:	2a00      	cmp	r2, #0
 8003a72:	d106      	bne.n	8003a82 <get_pin_value+0x1a>
	}
	bool value = HAL_GPIO_ReadPin(pin_data->port, pin_data->pin);
 8003a74:	8899      	ldrh	r1, [r3, #4]
 8003a76:	6818      	ldr	r0, [r3, #0]
 8003a78:	f001 f908 	bl	8004c8c <HAL_GPIO_ReadPin>
 8003a7c:	1e43      	subs	r3, r0, #1
 8003a7e:	4198      	sbcs	r0, r3
 8003a80:	b2c0      	uxtb	r0, r0
	return value;
}
 8003a82:	bd10      	pop	{r4, pc}

08003a84 <new_skater>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _force_sensor is a ForceSensor object and _thermistor is a Thermistor object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Skater object
Skater *new_skater(ForceSensor *_force_sensor, Thermistor *_thermistor) {
 8003a84:	b570      	push	{r4, r5, r6, lr}
 8003a86:	0005      	movs	r5, r0
	Skater *skater = (Skater*) malloc(sizeof(Skater));
 8003a88:	2010      	movs	r0, #16
Skater *new_skater(ForceSensor *_force_sensor, Thermistor *_thermistor) {
 8003a8a:	000c      	movs	r4, r1
	Skater *skater = (Skater*) malloc(sizeof(Skater));
 8003a8c:	f002 ffd6 	bl	8006a3c <malloc>
	skater->force_sensor = _force_sensor;
	skater->ms_since_skater_detected = 0;
 8003a90:	2300      	movs	r3, #0
 8003a92:	6043      	str	r3, [r0, #4]
	skater->raw_value_indicating_skater_presence = ROOM_TEMP_SKATER_PRESENCE_VALUE;
 8003a94:	332b      	adds	r3, #43	; 0x2b
	skater->force_sensor = _force_sensor;
 8003a96:	6005      	str	r5, [r0, #0]
	skater->raw_value_indicating_skater_presence = ROOM_TEMP_SKATER_PRESENCE_VALUE;
 8003a98:	8103      	strh	r3, [r0, #8]
	skater->thermistor = _thermistor;
 8003a9a:	60c4      	str	r4, [r0, #12]
	return skater;
}
 8003a9c:	bd70      	pop	{r4, r5, r6, pc}
 8003a9e:	46c0      	nop			; (mov r8, r8)

08003aa0 <has_skater_recently_left_board>:

// REQUIRES: skater is a Skater object
// MODIFIES: nothing
// EFFECTS: Returns whether skater has recently left board
bool has_skater_recently_left_board(Skater *skater) {
	return 1000 <= skater->ms_since_skater_detected && skater->ms_since_skater_detected <= TIME_TO_RELEASE_BRAKE_AFTER_SKATER_NOT_DETECTED;
 8003aa0:	4a04      	ldr	r2, [pc, #16]	; (8003ab4 <has_skater_recently_left_board+0x14>)
 8003aa2:	6843      	ldr	r3, [r0, #4]
 8003aa4:	4694      	mov	ip, r2
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	4a03      	ldr	r2, [pc, #12]	; (8003ab8 <has_skater_recently_left_board+0x18>)
 8003aaa:	4463      	add	r3, ip
 8003aac:	429a      	cmp	r2, r3
 8003aae:	4140      	adcs	r0, r0
 8003ab0:	b2c0      	uxtb	r0, r0
}
 8003ab2:	4770      	bx	lr
 8003ab4:	fffffc18 	.word	0xfffffc18
 8003ab8:	00000bb8 	.word	0x00000bb8

08003abc <is_skater_gone>:

// REQUIRES: skater is a Skater object
// MODIFIES: nothing
// EFFECTS: Returns whether skater is gone or not
bool is_skater_gone(Skater *skater) {
	return 1000 < skater->ms_since_skater_detected;
 8003abc:	6843      	ldr	r3, [r0, #4]
 8003abe:	20fa      	movs	r0, #250	; 0xfa
 8003ac0:	0080      	lsls	r0, r0, #2
 8003ac2:	4298      	cmp	r0, r3
 8003ac4:	4180      	sbcs	r0, r0
 8003ac6:	4240      	negs	r0, r0
}
 8003ac8:	4770      	bx	lr
 8003aca:	46c0      	nop			; (mov r8, r8)

08003acc <refresh_skater_status>:

// REQUIRES: skater is a Skater object
// MODIFIES: ms_since_skater_detected
// EFFECTS: Updates the value of ms_since_skater_detected
// This function is expected to be called every 2 ms.
void refresh_skater_status(Skater *skater) {
 8003acc:	b510      	push	{r4, lr}
 8003ace:	0004      	movs	r4, r0

	uint8_t raw_temp_value = get_thermistor_data(skater->thermistor);
 8003ad0:	68c0      	ldr	r0, [r0, #12]
 8003ad2:	f000 fa33 	bl	8003f3c <get_thermistor_data>
		skater->raw_value_indicating_skater_presence = ROOM_TEMP_SKATER_PRESENCE_VALUE;
	}
	else {
//	else if (raw_temp_value > COLD_TEMP_RAW_THERM_VALUE_INDICATING_SKATER) {
		// COLD
		skater->raw_value_indicating_skater_presence = COLD_TEMP_SKATER_PRESENCE_VALUE;
 8003ad6:	231e      	movs	r3, #30
 8003ad8:	4283      	cmp	r3, r0
 8003ada:	419b      	sbcs	r3, r3
 8003adc:	2002      	movs	r0, #2
 8003ade:	4018      	ands	r0, r3
 8003ae0:	3029      	adds	r0, #41	; 0x29
 8003ae2:	8120      	strh	r0, [r4, #8]
	}

	uint16_t raw_force_value = get_force_sensor_data(skater->force_sensor);
 8003ae4:	6820      	ldr	r0, [r4, #0]
 8003ae6:	f7ff faf1 	bl	80030cc <get_force_sensor_data>
	bool is_skater_detected = raw_force_value < skater->raw_value_indicating_skater_presence;

	// If skater is detected, reset value to 0.
	// If skater is not detected, then keep incrementing ms_since_skater_detected.
	if (is_skater_detected) {
 8003aea:	8922      	ldrh	r2, [r4, #8]
		skater->ms_since_skater_detected = 0;
 8003aec:	2300      	movs	r3, #0
	if (is_skater_detected) {
 8003aee:	4282      	cmp	r2, r0
 8003af0:	d801      	bhi.n	8003af6 <refresh_skater_status+0x2a>
	}
	else {
		skater->ms_since_skater_detected += 2;
 8003af2:	6863      	ldr	r3, [r4, #4]
 8003af4:	3302      	adds	r3, #2
 8003af6:	6063      	str	r3, [r4, #4]
	}
}
 8003af8:	bd10      	pop	{r4, pc}
 8003afa:	46c0      	nop			; (mov r8, r8)

08003afc <calibrate_skater_threshold>:

// REQUIRES: skater is a Skater object
// MODIFIES: raw_value_indicating_skater_presence
// EFFECTS: Calibrates skater threshold value, assuming current value means no skater
void calibrate_skater_threshold(Skater *skater) {
 8003afc:	b510      	push	{r4, lr}
 8003afe:	0004      	movs	r4, r0
	uint16_t current_raw_force_value = get_force_sensor_data(skater->force_sensor);
 8003b00:	6800      	ldr	r0, [r0, #0]
 8003b02:	f7ff fae3 	bl	80030cc <get_force_sensor_data>
	if (current_raw_force_value > 2) {
 8003b06:	2802      	cmp	r0, #2
 8003b08:	d902      	bls.n	8003b10 <calibrate_skater_threshold+0x14>
		skater->raw_value_indicating_skater_presence = skater->raw_value_indicating_skater_presence - 2;
 8003b0a:	8923      	ldrh	r3, [r4, #8]
 8003b0c:	3b02      	subs	r3, #2
 8003b0e:	8123      	strh	r3, [r4, #8]
	}
}
 8003b10:	bd10      	pop	{r4, pc}
 8003b12:	46c0      	nop			; (mov r8, r8)

08003b14 <new_speed_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _front_imu and _back_imu are IMU objects
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created SpeedSensor object
SpeedSensor *new_speed_sensor(IMU *_front_imu, IMU *_back_imu) {
 8003b14:	b570      	push	{r4, r5, r6, lr}
 8003b16:	0005      	movs	r5, r0
	SpeedSensor *speed_sensor = (SpeedSensor*) malloc(sizeof(SpeedSensor));
 8003b18:	2010      	movs	r0, #16
SpeedSensor *new_speed_sensor(IMU *_front_imu, IMU *_back_imu) {
 8003b1a:	000c      	movs	r4, r1
	SpeedSensor *speed_sensor = (SpeedSensor*) malloc(sizeof(SpeedSensor));
 8003b1c:	f002 ff8e 	bl	8006a3c <malloc>
	speed_sensor->front_imu = _front_imu;
	speed_sensor->back_imu = _back_imu;
	speed_sensor->speed = 0;
 8003b20:	2300      	movs	r3, #0
 8003b22:	7203      	strb	r3, [r0, #8]
	speed_sensor->ms_since_front_imu_spiked = 0xFFFFFFFF;
 8003b24:	3b01      	subs	r3, #1
	speed_sensor->front_imu = _front_imu;
 8003b26:	6005      	str	r5, [r0, #0]
	speed_sensor->back_imu = _back_imu;
 8003b28:	6044      	str	r4, [r0, #4]
	speed_sensor->ms_since_front_imu_spiked = 0xFFFFFFFF;
 8003b2a:	60c3      	str	r3, [r0, #12]
	return speed_sensor;
}
 8003b2c:	bd70      	pop	{r4, r5, r6, pc}
 8003b2e:	46c0      	nop			; (mov r8, r8)

08003b30 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b30:	2201      	movs	r2, #1
 8003b32:	4b0a      	ldr	r3, [pc, #40]	; (8003b5c <HAL_MspInit+0x2c>)
{
 8003b34:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b36:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003b38:	4311      	orrs	r1, r2
 8003b3a:	6419      	str	r1, [r3, #64]	; 0x40
 8003b3c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003b3e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b40:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b42:	9200      	str	r2, [sp, #0]
 8003b44:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b48:	0549      	lsls	r1, r1, #21
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b50:	400b      	ands	r3, r1
 8003b52:	9301      	str	r3, [sp, #4]
 8003b54:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b56:	b002      	add	sp, #8
 8003b58:	4770      	bx	lr
 8003b5a:	46c0      	nop			; (mov r8, r8)
 8003b5c:	40021000 	.word	0x40021000

08003b60 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b60:	b570      	push	{r4, r5, r6, lr}
 8003b62:	0004      	movs	r4, r0
 8003b64:	b092      	sub	sp, #72	; 0x48
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b66:	2214      	movs	r2, #20
 8003b68:	2100      	movs	r1, #0
 8003b6a:	a802      	add	r0, sp, #8
 8003b6c:	f002 ff79 	bl	8006a62 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b70:	2228      	movs	r2, #40	; 0x28
 8003b72:	2100      	movs	r1, #0
 8003b74:	a808      	add	r0, sp, #32
 8003b76:	f002 ff74 	bl	8006a62 <memset>
  if(hadc->Instance==ADC1)
 8003b7a:	4b25      	ldr	r3, [pc, #148]	; (8003c10 <HAL_ADC_MspInit+0xb0>)
 8003b7c:	6822      	ldr	r2, [r4, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d001      	beq.n	8003b86 <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003b82:	b012      	add	sp, #72	; 0x48
 8003b84:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003b86:	2380      	movs	r3, #128	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b88:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003b8a:	01db      	lsls	r3, r3, #7
 8003b8c:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b8e:	f001 ff75 	bl	8005a7c <HAL_RCCEx_PeriphCLKConfig>
 8003b92:	2800      	cmp	r0, #0
 8003b94:	d135      	bne.n	8003c02 <HAL_ADC_MspInit+0xa2>
    __HAL_RCC_ADC_CLK_ENABLE();
 8003b96:	2080      	movs	r0, #128	; 0x80
 8003b98:	4b1e      	ldr	r3, [pc, #120]	; (8003c14 <HAL_ADC_MspInit+0xb4>)
 8003b9a:	0340      	lsls	r0, r0, #13
 8003b9c:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b9e:	2600      	movs	r6, #0
    __HAL_RCC_ADC_CLK_ENABLE();
 8003ba0:	4301      	orrs	r1, r0
 8003ba2:	6419      	str	r1, [r3, #64]	; 0x40
 8003ba4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ba6:	4002      	ands	r2, r0
 8003ba8:	9200      	str	r2, [sp, #0]
 8003baa:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bac:	2201      	movs	r2, #1
 8003bae:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bb0:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bb2:	4311      	orrs	r1, r2
 8003bb4:	6359      	str	r1, [r3, #52]	; 0x34
 8003bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bb8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bba:	401a      	ands	r2, r3
 8003bbc:	9201      	str	r2, [sp, #4]
 8003bbe:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = FORCE_SENSOR_Pin|POTENTIOMETER_Pin|BATTERYDATA_Pin;
 8003bc0:	220d      	movs	r2, #13
 8003bc2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bc4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = FORCE_SENSOR_Pin|POTENTIOMETER_Pin|BATTERYDATA_Pin;
 8003bc6:	9202      	str	r2, [sp, #8]
 8003bc8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bca:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bcc:	f000 ff50 	bl	8004a70 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8003bd0:	4d11      	ldr	r5, [pc, #68]	; (8003c18 <HAL_ADC_MspInit+0xb8>)
 8003bd2:	4b12      	ldr	r3, [pc, #72]	; (8003c1c <HAL_ADC_MspInit+0xbc>)
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003bd4:	0028      	movs	r0, r5
    hdma_adc1.Instance = DMA1_Channel1;
 8003bd6:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003bd8:	2305      	movs	r3, #5
 8003bda:	606b      	str	r3, [r5, #4]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003bdc:	337b      	adds	r3, #123	; 0x7b
 8003bde:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003be0:	3380      	adds	r3, #128	; 0x80
 8003be2:	616b      	str	r3, [r5, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003be4:	2380      	movs	r3, #128	; 0x80
 8003be6:	00db      	lsls	r3, r3, #3
 8003be8:	61ab      	str	r3, [r5, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003bea:	2320      	movs	r3, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bec:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bee:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003bf0:	61eb      	str	r3, [r5, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003bf2:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003bf4:	f000 fe00 	bl	80047f8 <HAL_DMA_Init>
 8003bf8:	2800      	cmp	r0, #0
 8003bfa:	d105      	bne.n	8003c08 <HAL_ADC_MspInit+0xa8>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003bfc:	6525      	str	r5, [r4, #80]	; 0x50
 8003bfe:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8003c00:	e7bf      	b.n	8003b82 <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8003c02:	f7ff feff 	bl	8003a04 <Error_Handler>
 8003c06:	e7c6      	b.n	8003b96 <HAL_ADC_MspInit+0x36>
      Error_Handler();
 8003c08:	f7ff fefc 	bl	8003a04 <Error_Handler>
 8003c0c:	e7f6      	b.n	8003bfc <HAL_ADC_MspInit+0x9c>
 8003c0e:	46c0      	nop			; (mov r8, r8)
 8003c10:	40012400 	.word	0x40012400
 8003c14:	40021000 	.word	0x40021000
 8003c18:	20000284 	.word	0x20000284
 8003c1c:	40020008 	.word	0x40020008

08003c20 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c20:	b510      	push	{r4, lr}
 8003c22:	0004      	movs	r4, r0
 8003c24:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c26:	2214      	movs	r2, #20
 8003c28:	2100      	movs	r1, #0
 8003c2a:	a802      	add	r0, sp, #8
 8003c2c:	f002 ff19 	bl	8006a62 <memset>
  if(hi2c->Instance==I2C2)
 8003c30:	4b12      	ldr	r3, [pc, #72]	; (8003c7c <HAL_I2C_MspInit+0x5c>)
 8003c32:	6822      	ldr	r2, [r4, #0]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d001      	beq.n	8003c3c <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003c38:	b008      	add	sp, #32
 8003c3a:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	4c10      	ldr	r4, [pc, #64]	; (8003c80 <HAL_I2C_MspInit+0x60>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c40:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c42:	6b62      	ldr	r2, [r4, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c44:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c46:	431a      	orrs	r2, r3
 8003c48:	6362      	str	r2, [r4, #52]	; 0x34
 8003c4a:	6b62      	ldr	r2, [r4, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c4c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c4e:	4013      	ands	r3, r2
 8003c50:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8003c52:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c54:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8003c56:	2312      	movs	r3, #18
 8003c58:	0152      	lsls	r2, r2, #5
 8003c5a:	9202      	str	r2, [sp, #8]
 8003c5c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8003c5e:	2306      	movs	r3, #6
 8003c60:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c62:	f000 ff05 	bl	8004a70 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003c66:	2180      	movs	r1, #128	; 0x80
 8003c68:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003c6a:	03c9      	lsls	r1, r1, #15
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	63e2      	str	r2, [r4, #60]	; 0x3c
 8003c70:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003c72:	400b      	ands	r3, r1
 8003c74:	9301      	str	r3, [sp, #4]
 8003c76:	9b01      	ldr	r3, [sp, #4]
}
 8003c78:	e7de      	b.n	8003c38 <HAL_I2C_MspInit+0x18>
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	40005800 	.word	0x40005800
 8003c80:	40021000 	.word	0x40021000

08003c84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c84:	b500      	push	{lr}
  if(htim_base->Instance==TIM14)
 8003c86:	6803      	ldr	r3, [r0, #0]
 8003c88:	4a22      	ldr	r2, [pc, #136]	; (8003d14 <HAL_TIM_Base_MspInit+0x90>)
{
 8003c8a:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM14)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d007      	beq.n	8003ca0 <HAL_TIM_Base_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 8003c90:	4a21      	ldr	r2, [pc, #132]	; (8003d18 <HAL_TIM_Base_MspInit+0x94>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d017      	beq.n	8003cc6 <HAL_TIM_Base_MspInit+0x42>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
  else if(htim_base->Instance==TIM17)
 8003c96:	4a21      	ldr	r2, [pc, #132]	; (8003d1c <HAL_TIM_Base_MspInit+0x98>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d027      	beq.n	8003cec <HAL_TIM_Base_MspInit+0x68>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8003c9c:	b005      	add	sp, #20
 8003c9e:	bd00      	pop	{pc}
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003ca0:	2080      	movs	r0, #128	; 0x80
 8003ca2:	4a1f      	ldr	r2, [pc, #124]	; (8003d20 <HAL_TIM_Base_MspInit+0x9c>)
 8003ca4:	0200      	lsls	r0, r0, #8
 8003ca6:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003ca8:	4301      	orrs	r1, r0
 8003caa:	6411      	str	r1, [r2, #64]	; 0x40
 8003cac:	6c13      	ldr	r3, [r2, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003cae:	2100      	movs	r1, #0
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003cb0:	4003      	ands	r3, r0
 8003cb2:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	2013      	movs	r0, #19
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003cb8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003cba:	f000 fd45 	bl	8004748 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003cbe:	2013      	movs	r0, #19
 8003cc0:	f000 fd74 	bl	80047ac <HAL_NVIC_EnableIRQ>
 8003cc4:	e7ea      	b.n	8003c9c <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003cc6:	2080      	movs	r0, #128	; 0x80
 8003cc8:	4a15      	ldr	r2, [pc, #84]	; (8003d20 <HAL_TIM_Base_MspInit+0x9c>)
 8003cca:	0280      	lsls	r0, r0, #10
 8003ccc:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003cce:	4301      	orrs	r1, r0
 8003cd0:	6411      	str	r1, [r2, #64]	; 0x40
 8003cd2:	6c13      	ldr	r3, [r2, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003cd4:	2100      	movs	r1, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003cd6:	4003      	ands	r3, r0
 8003cd8:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003cda:	2200      	movs	r2, #0
 8003cdc:	2015      	movs	r0, #21
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003cde:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003ce0:	f000 fd32 	bl	8004748 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003ce4:	2015      	movs	r0, #21
 8003ce6:	f000 fd61 	bl	80047ac <HAL_NVIC_EnableIRQ>
 8003cea:	e7d7      	b.n	8003c9c <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003cec:	2080      	movs	r0, #128	; 0x80
 8003cee:	4a0c      	ldr	r2, [pc, #48]	; (8003d20 <HAL_TIM_Base_MspInit+0x9c>)
 8003cf0:	02c0      	lsls	r0, r0, #11
 8003cf2:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003cf4:	4301      	orrs	r1, r0
 8003cf6:	6411      	str	r1, [r2, #64]	; 0x40
 8003cf8:	6c13      	ldr	r3, [r2, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003cfa:	2100      	movs	r1, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003cfc:	4003      	ands	r3, r0
 8003cfe:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003d00:	2200      	movs	r2, #0
 8003d02:	2016      	movs	r0, #22
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003d04:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003d06:	f000 fd1f 	bl	8004748 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8003d0a:	2016      	movs	r0, #22
 8003d0c:	f000 fd4e 	bl	80047ac <HAL_NVIC_EnableIRQ>
}
 8003d10:	e7c4      	b.n	8003c9c <HAL_TIM_Base_MspInit+0x18>
 8003d12:	46c0      	nop			; (mov r8, r8)
 8003d14:	40002000 	.word	0x40002000
 8003d18:	40014400 	.word	0x40014400
 8003d1c:	40014800 	.word	0x40014800
 8003d20:	40021000 	.word	0x40021000

08003d24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d24:	b570      	push	{r4, r5, r6, lr}
 8003d26:	0004      	movs	r4, r0
 8003d28:	b092      	sub	sp, #72	; 0x48
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d2a:	2214      	movs	r2, #20
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	a802      	add	r0, sp, #8
 8003d30:	f002 fe97 	bl	8006a62 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d34:	2228      	movs	r2, #40	; 0x28
 8003d36:	2100      	movs	r1, #0
 8003d38:	a808      	add	r0, sp, #32
 8003d3a:	f002 fe92 	bl	8006a62 <memset>
  if(huart->Instance==USART1)
 8003d3e:	4b25      	ldr	r3, [pc, #148]	; (8003dd4 <HAL_UART_MspInit+0xb0>)
 8003d40:	6822      	ldr	r2, [r4, #0]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d001      	beq.n	8003d4a <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003d46:	b012      	add	sp, #72	; 0x48
 8003d48:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003d4a:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d4c:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003d4e:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d50:	f001 fe94 	bl	8005a7c <HAL_RCCEx_PeriphCLKConfig>
 8003d54:	2800      	cmp	r0, #0
 8003d56:	d136      	bne.n	8003dc6 <HAL_UART_MspInit+0xa2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d58:	2080      	movs	r0, #128	; 0x80
 8003d5a:	4b1f      	ldr	r3, [pc, #124]	; (8003dd8 <HAL_UART_MspInit+0xb4>)
 8003d5c:	01c0      	lsls	r0, r0, #7
 8003d5e:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003d60:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d62:	4301      	orrs	r1, r0
 8003d64:	6419      	str	r1, [r3, #64]	; 0x40
 8003d66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d68:	4002      	ands	r2, r0
 8003d6a:	9200      	str	r2, [sp, #0]
 8003d6c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d6e:	2202      	movs	r2, #2
 8003d70:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d72:	481a      	ldr	r0, [pc, #104]	; (8003ddc <HAL_UART_MspInit+0xb8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d74:	4311      	orrs	r1, r2
 8003d76:	6359      	str	r1, [r3, #52]	; 0x34
 8003d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d7a:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d7c:	401a      	ands	r2, r3
 8003d7e:	9201      	str	r2, [sp, #4]
 8003d80:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 8003d82:	22c0      	movs	r2, #192	; 0xc0
 8003d84:	2302      	movs	r3, #2
 8003d86:	9202      	str	r2, [sp, #8]
 8003d88:	9303      	str	r3, [sp, #12]
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	2200      	movs	r2, #0
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003d8e:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 8003d90:	9204      	str	r2, [sp, #16]
 8003d92:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d94:	f000 fe6c 	bl	8004a70 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003d98:	4d11      	ldr	r5, [pc, #68]	; (8003de0 <HAL_UART_MspInit+0xbc>)
 8003d9a:	4b12      	ldr	r3, [pc, #72]	; (8003de4 <HAL_UART_MspInit+0xc0>)
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003d9c:	0028      	movs	r0, r5
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003d9e:	602b      	str	r3, [r5, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003da0:	2332      	movs	r3, #50	; 0x32
 8003da2:	606b      	str	r3, [r5, #4]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003da4:	334e      	adds	r3, #78	; 0x4e
 8003da6:	612b      	str	r3, [r5, #16]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003da8:	3b60      	subs	r3, #96	; 0x60
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003daa:	60ae      	str	r6, [r5, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dac:	60ee      	str	r6, [r5, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003dae:	616e      	str	r6, [r5, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003db0:	61ae      	str	r6, [r5, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003db2:	61eb      	str	r3, [r5, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003db4:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003db6:	f000 fd1f 	bl	80047f8 <HAL_DMA_Init>
 8003dba:	2800      	cmp	r0, #0
 8003dbc:	d106      	bne.n	8003dcc <HAL_UART_MspInit+0xa8>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003dbe:	2380      	movs	r3, #128	; 0x80
 8003dc0:	62ac      	str	r4, [r5, #40]	; 0x28
 8003dc2:	50e5      	str	r5, [r4, r3]
}
 8003dc4:	e7bf      	b.n	8003d46 <HAL_UART_MspInit+0x22>
      Error_Handler();
 8003dc6:	f7ff fe1d 	bl	8003a04 <Error_Handler>
 8003dca:	e7c5      	b.n	8003d58 <HAL_UART_MspInit+0x34>
      Error_Handler();
 8003dcc:	f7ff fe1a 	bl	8003a04 <Error_Handler>
 8003dd0:	e7f5      	b.n	8003dbe <HAL_UART_MspInit+0x9a>
 8003dd2:	46c0      	nop			; (mov r8, r8)
 8003dd4:	40013800 	.word	0x40013800
 8003dd8:	40021000 	.word	0x40021000
 8003ddc:	50000400 	.word	0x50000400
 8003de0:	200002e0 	.word	0x200002e0
 8003de4:	4002001c 	.word	0x4002001c

08003de8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003de8:	e7fe      	b.n	8003de8 <NMI_Handler>
 8003dea:	46c0      	nop			; (mov r8, r8)

08003dec <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003dec:	e7fe      	b.n	8003dec <HardFault_Handler>
 8003dee:	46c0      	nop			; (mov r8, r8)

08003df0 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003df0:	4770      	bx	lr
 8003df2:	46c0      	nop			; (mov r8, r8)

08003df4 <PendSV_Handler>:
 8003df4:	4770      	bx	lr
 8003df6:	46c0      	nop			; (mov r8, r8)

08003df8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003df8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003dfa:	f000 f90b 	bl	8004014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003dfe:	bd10      	pop	{r4, pc}

08003e00 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8003e00:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_BACK_IMU_INT_Pin);
 8003e02:	2001      	movs	r0, #1
 8003e04:	f000 ff52 	bl	8004cac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8003e08:	bd10      	pop	{r4, pc}
 8003e0a:	46c0      	nop			; (mov r8, r8)

08003e0c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003e0c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003e0e:	2010      	movs	r0, #16
 8003e10:	f000 ff4c 	bl	8004cac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PA5_FRONT_IMU_INT_Pin);
 8003e14:	2020      	movs	r0, #32
 8003e16:	f000 ff49 	bl	8004cac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003e1a:	bd10      	pop	{r4, pc}

08003e1c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003e1c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003e1e:	4802      	ldr	r0, [pc, #8]	; (8003e28 <DMA1_Channel1_IRQHandler+0xc>)
 8003e20:	f000 fdca 	bl	80049b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003e24:	bd10      	pop	{r4, pc}
 8003e26:	46c0      	nop			; (mov r8, r8)
 8003e28:	20000284 	.word	0x20000284

08003e2c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003e2c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003e2e:	4802      	ldr	r0, [pc, #8]	; (8003e38 <DMA1_Channel2_3_IRQHandler+0xc>)
 8003e30:	f000 fdc2 	bl	80049b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003e34:	bd10      	pop	{r4, pc}
 8003e36:	46c0      	nop			; (mov r8, r8)
 8003e38:	200002e0 	.word	0x200002e0

08003e3c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003e3c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003e3e:	4802      	ldr	r0, [pc, #8]	; (8003e48 <TIM14_IRQHandler+0xc>)
 8003e40:	f001 ffc8 	bl	8005dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003e44:	bd10      	pop	{r4, pc}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	20000390 	.word	0x20000390

08003e4c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003e4c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003e4e:	4802      	ldr	r0, [pc, #8]	; (8003e58 <TIM16_IRQHandler+0xc>)
 8003e50:	f001 ffc0 	bl	8005dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003e54:	bd10      	pop	{r4, pc}
 8003e56:	46c0      	nop			; (mov r8, r8)
 8003e58:	200003dc 	.word	0x200003dc

08003e5c <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8003e5c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8003e5e:	4802      	ldr	r0, [pc, #8]	; (8003e68 <TIM17_IRQHandler+0xc>)
 8003e60:	f001 ffb8 	bl	8005dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8003e64:	bd10      	pop	{r4, pc}
 8003e66:	46c0      	nop			; (mov r8, r8)
 8003e68:	20000428 	.word	0x20000428

08003e6c <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	4770      	bx	lr

08003e70 <_kill>:

int _kill(int pid, int sig)
{
 8003e70:	b510      	push	{r4, lr}
	errno = EINVAL;
 8003e72:	f002 fdb9 	bl	80069e8 <__errno>
 8003e76:	2316      	movs	r3, #22
 8003e78:	6003      	str	r3, [r0, #0]
	return -1;
 8003e7a:	2001      	movs	r0, #1
}
 8003e7c:	4240      	negs	r0, r0
 8003e7e:	bd10      	pop	{r4, pc}

08003e80 <_exit>:

void _exit (int status)
{
 8003e80:	b510      	push	{r4, lr}
	errno = EINVAL;
 8003e82:	f002 fdb1 	bl	80069e8 <__errno>
 8003e86:	2316      	movs	r3, #22
 8003e88:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003e8a:	e7fe      	b.n	8003e8a <_exit+0xa>

08003e8c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e8c:	b570      	push	{r4, r5, r6, lr}
 8003e8e:	1e16      	subs	r6, r2, #0
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e90:	dd07      	ble.n	8003ea2 <_read+0x16>
 8003e92:	000c      	movs	r4, r1
 8003e94:	188d      	adds	r5, r1, r2
	{
		*ptr++ = __io_getchar();
 8003e96:	e000      	b.n	8003e9a <_read+0xe>
 8003e98:	bf00      	nop
 8003e9a:	7020      	strb	r0, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e9c:	3401      	adds	r4, #1
 8003e9e:	42ac      	cmp	r4, r5
 8003ea0:	d1f9      	bne.n	8003e96 <_read+0xa>
	}

return len;
}
 8003ea2:	0030      	movs	r0, r6
 8003ea4:	bd70      	pop	{r4, r5, r6, pc}
 8003ea6:	46c0      	nop			; (mov r8, r8)

08003ea8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ea8:	b570      	push	{r4, r5, r6, lr}
 8003eaa:	1e16      	subs	r6, r2, #0
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eac:	dd07      	ble.n	8003ebe <_write+0x16>
 8003eae:	000c      	movs	r4, r1
 8003eb0:	188d      	adds	r5, r1, r2
	{
		__io_putchar(*ptr++);
 8003eb2:	7820      	ldrb	r0, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eb4:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 8003eb6:	e000      	b.n	8003eba <_write+0x12>
 8003eb8:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eba:	42ac      	cmp	r4, r5
 8003ebc:	d1f9      	bne.n	8003eb2 <_write+0xa>
	}
	return len;
}
 8003ebe:	0030      	movs	r0, r6
 8003ec0:	bd70      	pop	{r4, r5, r6, pc}
 8003ec2:	46c0      	nop			; (mov r8, r8)

08003ec4 <_close>:

int _close(int file)
{
	return -1;
 8003ec4:	2001      	movs	r0, #1
}
 8003ec6:	4240      	negs	r0, r0
 8003ec8:	4770      	bx	lr
 8003eca:	46c0      	nop			; (mov r8, r8)

08003ecc <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003ecc:	2380      	movs	r3, #128	; 0x80
 8003ece:	019b      	lsls	r3, r3, #6
	return 0;
}
 8003ed0:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8003ed2:	604b      	str	r3, [r1, #4]
}
 8003ed4:	4770      	bx	lr
 8003ed6:	46c0      	nop			; (mov r8, r8)

08003ed8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003ed8:	2001      	movs	r0, #1
 8003eda:	4770      	bx	lr

08003edc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003edc:	2000      	movs	r0, #0
 8003ede:	4770      	bx	lr

08003ee0 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ee0:	490c      	ldr	r1, [pc, #48]	; (8003f14 <_sbrk+0x34>)
 8003ee2:	4a0d      	ldr	r2, [pc, #52]	; (8003f18 <_sbrk+0x38>)
{
 8003ee4:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ee6:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ee8:	490c      	ldr	r1, [pc, #48]	; (8003f1c <_sbrk+0x3c>)
{
 8003eea:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8003eec:	6808      	ldr	r0, [r1, #0]
 8003eee:	2800      	cmp	r0, #0
 8003ef0:	d004      	beq.n	8003efc <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ef2:	18c3      	adds	r3, r0, r3
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d806      	bhi.n	8003f06 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003ef8:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8003efa:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003efc:	4808      	ldr	r0, [pc, #32]	; (8003f20 <_sbrk+0x40>)
  if (__sbrk_heap_end + incr > max_heap)
 8003efe:	18c3      	adds	r3, r0, r3
    __sbrk_heap_end = &_end;
 8003f00:	6008      	str	r0, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d9f8      	bls.n	8003ef8 <_sbrk+0x18>
    errno = ENOMEM;
 8003f06:	f002 fd6f 	bl	80069e8 <__errno>
 8003f0a:	230c      	movs	r3, #12
 8003f0c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003f0e:	2001      	movs	r0, #1
 8003f10:	4240      	negs	r0, r0
 8003f12:	e7f2      	b.n	8003efa <_sbrk+0x1a>
 8003f14:	00000400 	.word	0x00000400
 8003f18:	20002000 	.word	0x20002000
 8003f1c:	20000538 	.word	0x20000538
 8003f20:	20000550 	.word	0x20000550

08003f24 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f24:	4770      	bx	lr
 8003f26:	46c0      	nop			; (mov r8, r8)

08003f28 <new_thermistor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Thermistor object
Thermistor *new_thermistor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8003f28:	b570      	push	{r4, r5, r6, lr}
 8003f2a:	0005      	movs	r5, r0
	Thermistor *thermistor = (Thermistor*) malloc(sizeof(Thermistor));
 8003f2c:	2008      	movs	r0, #8
Thermistor *new_thermistor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8003f2e:	000c      	movs	r4, r1
	Thermistor *thermistor = (Thermistor*) malloc(sizeof(Thermistor));
 8003f30:	f002 fd84 	bl	8006a3c <malloc>
	thermistor->adc_sensor = _adc_sensor;
 8003f34:	6005      	str	r5, [r0, #0]
	thermistor->rank = _rank;
 8003f36:	7104      	strb	r4, [r0, #4]
	return thermistor;
}
 8003f38:	bd70      	pop	{r4, r5, r6, pc}
 8003f3a:	46c0      	nop			; (mov r8, r8)

08003f3c <get_thermistor_data>:

// REQUIRES: thermistor is a Thermistor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value thermistor data.
uint8_t get_thermistor_data(Thermistor *thermistor) {
 8003f3c:	b510      	push	{r4, lr}
    uint32_t raw_value = get_adc_sensor_value(thermistor->adc_sensor, thermistor->rank);
 8003f3e:	7901      	ldrb	r1, [r0, #4]
 8003f40:	6800      	ldr	r0, [r0, #0]
 8003f42:	f7fe fef3 	bl	8002d2c <get_adc_sensor_value>
    return raw_value;
 8003f46:	b2c0      	uxtb	r0, r0
}
 8003f48:	bd10      	pop	{r4, pc}
 8003f4a:	46c0      	nop			; (mov r8, r8)

08003f4c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003f4c:	480d      	ldr	r0, [pc, #52]	; (8003f84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003f4e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003f50:	f7ff ffe8 	bl	8003f24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f54:	480c      	ldr	r0, [pc, #48]	; (8003f88 <LoopForever+0x6>)
  ldr r1, =_edata
 8003f56:	490d      	ldr	r1, [pc, #52]	; (8003f8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003f58:	4a0d      	ldr	r2, [pc, #52]	; (8003f90 <LoopForever+0xe>)
  movs r3, #0
 8003f5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f5c:	e002      	b.n	8003f64 <LoopCopyDataInit>

08003f5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f62:	3304      	adds	r3, #4

08003f64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f68:	d3f9      	bcc.n	8003f5e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f6a:	4a0a      	ldr	r2, [pc, #40]	; (8003f94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003f6c:	4c0a      	ldr	r4, [pc, #40]	; (8003f98 <LoopForever+0x16>)
  movs r3, #0
 8003f6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f70:	e001      	b.n	8003f76 <LoopFillZerobss>

08003f72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f74:	3204      	adds	r2, #4

08003f76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f78:	d3fb      	bcc.n	8003f72 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003f7a:	f002 fd3b 	bl	80069f4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003f7e:	f7ff fa83 	bl	8003488 <main>

08003f82 <LoopForever>:

LoopForever:
  b LoopForever
 8003f82:	e7fe      	b.n	8003f82 <LoopForever>
  ldr   r0, =_estack
 8003f84:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003f88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f8c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003f90:	0800baf4 	.word	0x0800baf4
  ldr r2, =_sbss
 8003f94:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003f98:	20000550 	.word	0x20000550

08003f9c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003f9c:	e7fe      	b.n	8003f9c <ADC1_IRQHandler>
	...

08003fa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fa0:	b510      	push	{r4, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003fa2:	4b0f      	ldr	r3, [pc, #60]	; (8003fe0 <HAL_InitTick+0x40>)
{
 8003fa4:	0004      	movs	r4, r0
  if ((uint32_t)uwTickFreq != 0U)
 8003fa6:	7819      	ldrb	r1, [r3, #0]
 8003fa8:	2900      	cmp	r1, #0
 8003faa:	d101      	bne.n	8003fb0 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8003fac:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8003fae:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003fb0:	20fa      	movs	r0, #250	; 0xfa
 8003fb2:	0080      	lsls	r0, r0, #2
 8003fb4:	f7fc f8c2 	bl	800013c <__udivsi3>
 8003fb8:	4b0a      	ldr	r3, [pc, #40]	; (8003fe4 <HAL_InitTick+0x44>)
 8003fba:	0001      	movs	r1, r0
 8003fbc:	6818      	ldr	r0, [r3, #0]
 8003fbe:	f7fc f8bd 	bl	800013c <__udivsi3>
 8003fc2:	f000 fbff 	bl	80047c4 <HAL_SYSTICK_Config>
 8003fc6:	2800      	cmp	r0, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fca:	2c03      	cmp	r4, #3
 8003fcc:	d8ee      	bhi.n	8003fac <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fce:	3801      	subs	r0, #1
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	0021      	movs	r1, r4
 8003fd4:	f000 fbb8 	bl	8004748 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003fd8:	4b03      	ldr	r3, [pc, #12]	; (8003fe8 <HAL_InitTick+0x48>)
 8003fda:	2000      	movs	r0, #0
 8003fdc:	601c      	str	r4, [r3, #0]
  return status;
 8003fde:	e7e6      	b.n	8003fae <HAL_InitTick+0xe>
 8003fe0:	20000004 	.word	0x20000004
 8003fe4:	20000000 	.word	0x20000000
 8003fe8:	20000008 	.word	0x20000008

08003fec <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003fec:	2380      	movs	r3, #128	; 0x80
 8003fee:	4a08      	ldr	r2, [pc, #32]	; (8004010 <HAL_Init+0x24>)
 8003ff0:	005b      	lsls	r3, r3, #1
 8003ff2:	6811      	ldr	r1, [r2, #0]
{
 8003ff4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ff6:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ff8:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ffa:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ffc:	f7ff ffd0 	bl	8003fa0 <HAL_InitTick>
 8004000:	1e04      	subs	r4, r0, #0
 8004002:	d002      	beq.n	800400a <HAL_Init+0x1e>
    status = HAL_ERROR;
 8004004:	2401      	movs	r4, #1
}
 8004006:	0020      	movs	r0, r4
 8004008:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 800400a:	f7ff fd91 	bl	8003b30 <HAL_MspInit>
 800400e:	e7fa      	b.n	8004006 <HAL_Init+0x1a>
 8004010:	40022000 	.word	0x40022000

08004014 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8004014:	4a03      	ldr	r2, [pc, #12]	; (8004024 <HAL_IncTick+0x10>)
 8004016:	4b04      	ldr	r3, [pc, #16]	; (8004028 <HAL_IncTick+0x14>)
 8004018:	6811      	ldr	r1, [r2, #0]
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	185b      	adds	r3, r3, r1
 800401e:	6013      	str	r3, [r2, #0]
}
 8004020:	4770      	bx	lr
 8004022:	46c0      	nop			; (mov r8, r8)
 8004024:	2000053c 	.word	0x2000053c
 8004028:	20000004 	.word	0x20000004

0800402c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800402c:	4b01      	ldr	r3, [pc, #4]	; (8004034 <HAL_GetTick+0x8>)
 800402e:	6818      	ldr	r0, [r3, #0]
}
 8004030:	4770      	bx	lr
 8004032:	46c0      	nop			; (mov r8, r8)
 8004034:	2000053c 	.word	0x2000053c

08004038 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004038:	b570      	push	{r4, r5, r6, lr}
 800403a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800403c:	f7ff fff6 	bl	800402c <HAL_GetTick>
 8004040:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004042:	1c63      	adds	r3, r4, #1
 8004044:	d002      	beq.n	800404c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004046:	4b04      	ldr	r3, [pc, #16]	; (8004058 <HAL_Delay+0x20>)
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800404c:	f7ff ffee 	bl	800402c <HAL_GetTick>
 8004050:	1b40      	subs	r0, r0, r5
 8004052:	42a0      	cmp	r0, r4
 8004054:	d3fa      	bcc.n	800404c <HAL_Delay+0x14>
  {
  }
}
 8004056:	bd70      	pop	{r4, r5, r6, pc}
 8004058:	20000004 	.word	0x20000004

0800405c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800405c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800405e:	46c6      	mov	lr, r8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004060:	2300      	movs	r3, #0
{
 8004062:	b500      	push	{lr}
 8004064:	b082      	sub	sp, #8
 8004066:	1e04      	subs	r4, r0, #0
  __IO uint32_t wait_loop_index = 0UL;
 8004068:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 800406a:	d100      	bne.n	800406e <HAL_ADC_Init+0x12>
 800406c:	e0db      	b.n	8004226 <HAL_ADC_Init+0x1ca>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800406e:	6d85      	ldr	r5, [r0, #88]	; 0x58
 8004070:	2d00      	cmp	r5, #0
 8004072:	d100      	bne.n	8004076 <HAL_ADC_Init+0x1a>
 8004074:	e0ab      	b.n	80041ce <HAL_ADC_Init+0x172>
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004076:	2380      	movs	r3, #128	; 0x80

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004078:	6825      	ldr	r5, [r4, #0]
 800407a:	055b      	lsls	r3, r3, #21
 800407c:	68aa      	ldr	r2, [r5, #8]
 800407e:	421a      	tst	r2, r3
 8004080:	d115      	bne.n	80040ae <HAL_ADC_Init+0x52>
  MODIFY_REG(ADCx->CR,
 8004082:	68aa      	ldr	r2, [r5, #8]
 8004084:	497e      	ldr	r1, [pc, #504]	; (8004280 <HAL_ADC_Init+0x224>)
 8004086:	400a      	ands	r2, r1
 8004088:	4313      	orrs	r3, r2
 800408a:	60ab      	str	r3, [r5, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800408c:	4b7d      	ldr	r3, [pc, #500]	; (8004284 <HAL_ADC_Init+0x228>)
 800408e:	497e      	ldr	r1, [pc, #504]	; (8004288 <HAL_ADC_Init+0x22c>)
 8004090:	6818      	ldr	r0, [r3, #0]
 8004092:	f7fc f853 	bl	800013c <__udivsi3>
 8004096:	3001      	adds	r0, #1
 8004098:	0040      	lsls	r0, r0, #1
 800409a:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 800409c:	9b01      	ldr	r3, [sp, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d005      	beq.n	80040ae <HAL_ADC_Init+0x52>
    {
      wait_loop_index--;
 80040a2:	9b01      	ldr	r3, [sp, #4]
 80040a4:	3b01      	subs	r3, #1
 80040a6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80040a8:	9b01      	ldr	r3, [sp, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d1f9      	bne.n	80040a2 <HAL_ADC_Init+0x46>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80040ae:	68ab      	ldr	r3, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040b0:	2000      	movs	r0, #0
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	d400      	bmi.n	80040b8 <HAL_ADC_Init+0x5c>
 80040b6:	e07d      	b.n	80041b4 <HAL_ADC_Init+0x158>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80040b8:	68ab      	ldr	r3, [r5, #8]
 80040ba:	075b      	lsls	r3, r3, #29
 80040bc:	d509      	bpl.n	80040d2 <HAL_ADC_Init+0x76>
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80040be:	6da3      	ldr	r3, [r4, #88]	; 0x58

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040c0:	2210      	movs	r2, #16

    tmp_hal_status = HAL_ERROR;
 80040c2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80040c6:	4313      	orrs	r3, r2
 80040c8:	65a3      	str	r3, [r4, #88]	; 0x58
  }

  return tmp_hal_status;
}
 80040ca:	b002      	add	sp, #8
 80040cc:	bc80      	pop	{r7}
 80040ce:	46b8      	mov	r8, r7
 80040d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80040d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80040d4:	06db      	lsls	r3, r3, #27
 80040d6:	d4f3      	bmi.n	80040c0 <HAL_ADC_Init+0x64>
    ADC_STATE_CLR_SET(hadc->State,
 80040d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80040da:	4a6c      	ldr	r2, [pc, #432]	; (800428c <HAL_ADC_Init+0x230>)
 80040dc:	4013      	ands	r3, r2
 80040de:	3206      	adds	r2, #6
 80040e0:	32ff      	adds	r2, #255	; 0xff
 80040e2:	4313      	orrs	r3, r2
 80040e4:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80040e6:	68ab      	ldr	r3, [r5, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040e8:	07db      	lsls	r3, r3, #31
 80040ea:	d476      	bmi.n	80041da <HAL_ADC_Init+0x17e>
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80040ec:	7ea6      	ldrb	r6, [r4, #26]
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80040ee:	7e63      	ldrb	r3, [r4, #25]
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80040f0:	0377      	lsls	r7, r6, #13
 80040f2:	46bc      	mov	ip, r7
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80040f4:	7e21      	ldrb	r1, [r4, #24]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80040f6:	6b27      	ldr	r7, [r4, #48]	; 0x30
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80040f8:	03db      	lsls	r3, r3, #15
 80040fa:	4698      	mov	r8, r3
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80040fc:	68a2      	ldr	r2, [r4, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80040fe:	0389      	lsls	r1, r1, #14
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004100:	2f00      	cmp	r7, #0
 8004102:	d001      	beq.n	8004108 <HAL_ADC_Init+0xac>
 8004104:	2780      	movs	r7, #128	; 0x80
 8004106:	017f      	lsls	r7, r7, #5
 8004108:	68e3      	ldr	r3, [r4, #12]
 800410a:	431a      	orrs	r2, r3
 800410c:	4643      	mov	r3, r8
 800410e:	430a      	orrs	r2, r1
 8004110:	431a      	orrs	r2, r3
 8004112:	4663      	mov	r3, ip
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004114:	6921      	ldr	r1, [r4, #16]
 8004116:	431a      	orrs	r2, r3
 8004118:	2900      	cmp	r1, #0
 800411a:	da00      	bge.n	800411e <HAL_ADC_Init+0xc2>
 800411c:	e09f      	b.n	800425e <HAL_ADC_Init+0x202>
 800411e:	2380      	movs	r3, #128	; 0x80
 8004120:	039b      	lsls	r3, r3, #14
 8004122:	469c      	mov	ip, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004124:	232c      	movs	r3, #44	; 0x2c
 8004126:	5ce3      	ldrb	r3, [r4, r3]
 8004128:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800412a:	4313      	orrs	r3, r2
 800412c:	433b      	orrs	r3, r7
 800412e:	4662      	mov	r2, ip
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004130:	2720      	movs	r7, #32
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004132:	4313      	orrs	r3, r2
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004134:	5de2      	ldrb	r2, [r4, r7]
 8004136:	2a01      	cmp	r2, #1
 8004138:	d100      	bne.n	800413c <HAL_ADC_Init+0xe0>
 800413a:	e094      	b.n	8004266 <HAL_ADC_Init+0x20a>
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800413c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800413e:	2a00      	cmp	r2, #0
 8004140:	d005      	beq.n	800414e <HAL_ADC_Init+0xf2>
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004142:	26e0      	movs	r6, #224	; 0xe0
 8004144:	0076      	lsls	r6, r6, #1
 8004146:	4032      	ands	r2, r6
 8004148:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800414a:	4332      	orrs	r2, r6
 800414c:	4313      	orrs	r3, r2
      MODIFY_REG(hadc->Instance->CFGR1,
 800414e:	68ea      	ldr	r2, [r5, #12]
 8004150:	4e4f      	ldr	r6, [pc, #316]	; (8004290 <HAL_ADC_Init+0x234>)
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004152:	6867      	ldr	r7, [r4, #4]
      MODIFY_REG(hadc->Instance->CFGR1,
 8004154:	4032      	ands	r2, r6
 8004156:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004158:	0fbe      	lsrs	r6, r7, #30
 800415a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
      MODIFY_REG(hadc->Instance->CFGR1,
 800415c:	60eb      	str	r3, [r5, #12]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800415e:	07b3      	lsls	r3, r6, #30
 8004160:	4698      	mov	r8, r3
 8004162:	431a      	orrs	r2, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 8004164:	233c      	movs	r3, #60	; 0x3c
 8004166:	5ce3      	ldrb	r3, [r4, r3]
 8004168:	469c      	mov	ip, r3
 800416a:	2b01      	cmp	r3, #1
 800416c:	d109      	bne.n	8004182 <HAL_ADC_Init+0x126>
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800416e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004170:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8004172:	4333      	orrs	r3, r6
 8004174:	4313      	orrs	r3, r2
 8004176:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8004178:	4313      	orrs	r3, r2
 800417a:	4642      	mov	r2, r8
 800417c:	4313      	orrs	r3, r2
 800417e:	4662      	mov	r2, ip
 8004180:	431a      	orrs	r2, r3
      MODIFY_REG(hadc->Instance->CFGR2,
 8004182:	692b      	ldr	r3, [r5, #16]
 8004184:	4e43      	ldr	r6, [pc, #268]	; (8004294 <HAL_ADC_Init+0x238>)
 8004186:	4033      	ands	r3, r6
 8004188:	4313      	orrs	r3, r2
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800418a:	2280      	movs	r2, #128	; 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 800418c:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800418e:	007b      	lsls	r3, r7, #1
 8004190:	085b      	lsrs	r3, r3, #1
 8004192:	05d2      	lsls	r2, r2, #23
 8004194:	4293      	cmp	r3, r2
 8004196:	d021      	beq.n	80041dc <HAL_ADC_Init+0x180>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004198:	2380      	movs	r3, #128	; 0x80
 800419a:	061b      	lsls	r3, r3, #24
 800419c:	429f      	cmp	r7, r3
 800419e:	d01d      	beq.n	80041dc <HAL_ADC_Init+0x180>
        MODIFY_REG(ADC1_COMMON->CCR,
 80041a0:	4a3d      	ldr	r2, [pc, #244]	; (8004298 <HAL_ADC_Init+0x23c>)
 80041a2:	4e3e      	ldr	r6, [pc, #248]	; (800429c <HAL_ADC_Init+0x240>)
 80041a4:	6813      	ldr	r3, [r2, #0]
 80041a6:	4033      	ands	r3, r6
 80041a8:	26f0      	movs	r6, #240	; 0xf0
 80041aa:	03b6      	lsls	r6, r6, #14
 80041ac:	4037      	ands	r7, r6
 80041ae:	431f      	orrs	r7, r3
 80041b0:	6017      	str	r7, [r2, #0]
 80041b2:	e013      	b.n	80041dc <HAL_ADC_Init+0x180>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041b4:	2210      	movs	r2, #16
 80041b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80041b8:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041ba:	4313      	orrs	r3, r2
 80041bc:	65a3      	str	r3, [r4, #88]	; 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041be:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80041c0:	3a0f      	subs	r2, #15
 80041c2:	4313      	orrs	r3, r2
 80041c4:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041c6:	68ab      	ldr	r3, [r5, #8]
 80041c8:	075b      	lsls	r3, r3, #29
 80041ca:	d582      	bpl.n	80040d2 <HAL_ADC_Init+0x76>
 80041cc:	e777      	b.n	80040be <HAL_ADC_Init+0x62>
    HAL_ADC_MspInit(hadc);
 80041ce:	f7ff fcc7 	bl	8003b60 <HAL_ADC_MspInit>
    hadc->Lock = HAL_UNLOCKED;
 80041d2:	2354      	movs	r3, #84	; 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 80041d4:	65e5      	str	r5, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80041d6:	54e5      	strb	r5, [r4, r3]
 80041d8:	e74d      	b.n	8004076 <HAL_ADC_Init+0x1a>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80041da:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(ADCx->SMPR,
 80041dc:	2207      	movs	r2, #7
 80041de:	2770      	movs	r7, #112	; 0x70
 80041e0:	696b      	ldr	r3, [r5, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80041e2:	6b66      	ldr	r6, [r4, #52]	; 0x34
 80041e4:	4393      	bics	r3, r2
 80041e6:	4333      	orrs	r3, r6
 80041e8:	616b      	str	r3, [r5, #20]
 80041ea:	696a      	ldr	r2, [r5, #20]
 80041ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80041ee:	43ba      	bics	r2, r7
 80041f0:	011b      	lsls	r3, r3, #4
 80041f2:	4313      	orrs	r3, r2
 80041f4:	616b      	str	r3, [r5, #20]
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80041f6:	2900      	cmp	r1, #0
 80041f8:	d117      	bne.n	800422a <HAL_ADC_Init+0x1ce>
      SET_BIT(hadc->Instance->CHSELR,
 80041fa:	2310      	movs	r3, #16
 80041fc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80041fe:	425b      	negs	r3, r3
 8004200:	4313      	orrs	r3, r2
 8004202:	62ab      	str	r3, [r5, #40]	; 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004204:	2307      	movs	r3, #7
 8004206:	696a      	ldr	r2, [r5, #20]
 8004208:	4013      	ands	r3, r2
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800420a:	429e      	cmp	r6, r3
 800420c:	d01e      	beq.n	800424c <HAL_ADC_Init+0x1f0>
      ADC_STATE_CLR_SET(hadc->State,
 800420e:	2212      	movs	r2, #18
 8004210:	6da3      	ldr	r3, [r4, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 8004212:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8004214:	4393      	bics	r3, r2
 8004216:	3a02      	subs	r2, #2
 8004218:	4313      	orrs	r3, r2
 800421a:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800421c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800421e:	3a0f      	subs	r2, #15
 8004220:	4313      	orrs	r3, r2
 8004222:	65e3      	str	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 8004224:	e751      	b.n	80040ca <HAL_ADC_Init+0x6e>
    return HAL_ERROR;
 8004226:	2001      	movs	r0, #1
 8004228:	e74f      	b.n	80040ca <HAL_ADC_Init+0x6e>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800422a:	2380      	movs	r3, #128	; 0x80
 800422c:	039b      	lsls	r3, r3, #14
 800422e:	4299      	cmp	r1, r3
 8004230:	d1e8      	bne.n	8004204 <HAL_ADC_Init+0x1a8>
      MODIFY_REG(hadc->Instance->CHSELR,
 8004232:	221c      	movs	r2, #28
 8004234:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004236:	69e3      	ldr	r3, [r4, #28]
 8004238:	3b01      	subs	r3, #1
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	401a      	ands	r2, r3
 800423e:	2310      	movs	r3, #16
 8004240:	425b      	negs	r3, r3
 8004242:	4093      	lsls	r3, r2
 8004244:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8004246:	4313      	orrs	r3, r2
 8004248:	62ab      	str	r3, [r5, #40]	; 0x28
 800424a:	e7db      	b.n	8004204 <HAL_ADC_Init+0x1a8>
      ADC_CLEAR_ERRORCODE(hadc);
 800424c:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 800424e:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8004250:	65e3      	str	r3, [r4, #92]	; 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8004252:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004254:	4393      	bics	r3, r2
 8004256:	3a02      	subs	r2, #2
 8004258:	4313      	orrs	r3, r2
 800425a:	65a3      	str	r3, [r4, #88]	; 0x58
 800425c:	e735      	b.n	80040ca <HAL_ADC_Init+0x6e>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800425e:	004b      	lsls	r3, r1, #1
 8004260:	085b      	lsrs	r3, r3, #1
 8004262:	469c      	mov	ip, r3
 8004264:	e75e      	b.n	8004124 <HAL_ADC_Init+0xc8>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004266:	2e00      	cmp	r6, #0
 8004268:	d103      	bne.n	8004272 <HAL_ADC_Init+0x216>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800426a:	2280      	movs	r2, #128	; 0x80
 800426c:	0252      	lsls	r2, r2, #9
 800426e:	4313      	orrs	r3, r2
 8004270:	e764      	b.n	800413c <HAL_ADC_Init+0xe0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004272:	6da6      	ldr	r6, [r4, #88]	; 0x58
 8004274:	4337      	orrs	r7, r6
 8004276:	65a7      	str	r7, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004278:	6de6      	ldr	r6, [r4, #92]	; 0x5c
 800427a:	4332      	orrs	r2, r6
 800427c:	65e2      	str	r2, [r4, #92]	; 0x5c
 800427e:	e75d      	b.n	800413c <HAL_ADC_Init+0xe0>
 8004280:	6fffffe8 	.word	0x6fffffe8
 8004284:	20000000 	.word	0x20000000
 8004288:	00030d40 	.word	0x00030d40
 800428c:	fffffefd 	.word	0xfffffefd
 8004290:	fffe0201 	.word	0xfffe0201
 8004294:	1ffffc02 	.word	0x1ffffc02
 8004298:	40012708 	.word	0x40012708
 800429c:	ffc3ffff 	.word	0xffc3ffff

080042a0 <HAL_ADC_ConvCpltCallback>:
 80042a0:	4770      	bx	lr
 80042a2:	46c0      	nop			; (mov r8, r8)

080042a4 <HAL_ADC_ConvHalfCpltCallback>:
 80042a4:	4770      	bx	lr
 80042a6:	46c0      	nop			; (mov r8, r8)

080042a8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80042a8:	b510      	push	{r4, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80042aa:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80042ac:	f7ff fffa 	bl	80042a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80042b0:	bd10      	pop	{r4, pc}
 80042b2:	46c0      	nop			; (mov r8, r8)

080042b4 <HAL_ADC_ErrorCallback>:
 80042b4:	4770      	bx	lr
 80042b6:	46c0      	nop			; (mov r8, r8)

080042b8 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80042b8:	2240      	movs	r2, #64	; 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042ba:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80042bc:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80042be:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80042c0:	4313      	orrs	r3, r2
 80042c2:	6583      	str	r3, [r0, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80042c4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80042c6:	3a3c      	subs	r2, #60	; 0x3c
 80042c8:	4313      	orrs	r3, r2
 80042ca:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80042cc:	f7ff fff2 	bl	80042b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80042d0:	bd10      	pop	{r4, pc}
 80042d2:	46c0      	nop			; (mov r8, r8)

080042d4 <ADC_DMAConvCplt>:
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80042d4:	2150      	movs	r1, #80	; 0x50
{
 80042d6:	0003      	movs	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042d8:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80042da:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80042dc:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80042de:	4211      	tst	r1, r2
 80042e0:	d10d      	bne.n	80042fe <ADC_DMAConvCplt+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80042e2:	2380      	movs	r3, #128	; 0x80
 80042e4:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	4313      	orrs	r3, r2
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80042ea:	22c0      	movs	r2, #192	; 0xc0
 80042ec:	6583      	str	r3, [r0, #88]	; 0x58
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80042ee:	6803      	ldr	r3, [r0, #0]
 80042f0:	0112      	lsls	r2, r2, #4
 80042f2:	68d9      	ldr	r1, [r3, #12]
 80042f4:	4211      	tst	r1, r2
 80042f6:	d00a      	beq.n	800430e <ADC_DMAConvCplt+0x3a>
    HAL_ADC_ConvCpltCallback(hadc);
 80042f8:	f7ff ffd2 	bl	80042a0 <HAL_ADC_ConvCpltCallback>
}
 80042fc:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80042fe:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8004300:	06d2      	lsls	r2, r2, #27
 8004302:	d416      	bmi.n	8004332 <ADC_DMAConvCplt+0x5e>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004304:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004306:	0018      	movs	r0, r3
 8004308:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800430a:	4790      	blx	r2
}
 800430c:	e7f6      	b.n	80042fc <ADC_DMAConvCplt+0x28>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800430e:	7e82      	ldrb	r2, [r0, #26]
 8004310:	2a00      	cmp	r2, #0
 8004312:	d1f1      	bne.n	80042f8 <ADC_DMAConvCplt+0x24>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	0712      	lsls	r2, r2, #28
 8004318:	d5ee      	bpl.n	80042f8 <ADC_DMAConvCplt+0x24>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	0752      	lsls	r2, r2, #29
 800431e:	d50b      	bpl.n	8004338 <ADC_DMAConvCplt+0x64>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004320:	2220      	movs	r2, #32
 8004322:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004324:	4313      	orrs	r3, r2
 8004326:	6583      	str	r3, [r0, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004328:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800432a:	3a1f      	subs	r2, #31
 800432c:	4313      	orrs	r3, r2
 800432e:	65c3      	str	r3, [r0, #92]	; 0x5c
 8004330:	e7e2      	b.n	80042f8 <ADC_DMAConvCplt+0x24>
      HAL_ADC_ErrorCallback(hadc);
 8004332:	f7ff ffbf 	bl	80042b4 <HAL_ADC_ErrorCallback>
 8004336:	e7e1      	b.n	80042fc <ADC_DMAConvCplt+0x28>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004338:	210c      	movs	r1, #12
 800433a:	685a      	ldr	r2, [r3, #4]
 800433c:	438a      	bics	r2, r1
 800433e:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8004340:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004342:	4a03      	ldr	r2, [pc, #12]	; (8004350 <ADC_DMAConvCplt+0x7c>)
 8004344:	4013      	ands	r3, r2
 8004346:	3204      	adds	r2, #4
 8004348:	32ff      	adds	r2, #255	; 0xff
 800434a:	4313      	orrs	r3, r2
 800434c:	6583      	str	r3, [r0, #88]	; 0x58
 800434e:	e7d3      	b.n	80042f8 <ADC_DMAConvCplt+0x24>
 8004350:	fffffefe 	.word	0xfffffefe

08004354 <HAL_ADC_ConfigChannel>:
{
 8004354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004356:	4645      	mov	r5, r8
 8004358:	46de      	mov	lr, fp
 800435a:	4657      	mov	r7, sl
 800435c:	464e      	mov	r6, r9
  __IO uint32_t wait_loop_index = 0UL;
 800435e:	2300      	movs	r3, #0
{
 8004360:	b5e0      	push	{r5, r6, r7, lr}
 8004362:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 8004364:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(hadc);
 8004366:	3354      	adds	r3, #84	; 0x54
 8004368:	5cc2      	ldrb	r2, [r0, r3]
{
 800436a:	0004      	movs	r4, r0
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800436c:	6905      	ldr	r5, [r0, #16]
  __HAL_LOCK(hadc);
 800436e:	2a01      	cmp	r2, #1
 8004370:	d100      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x20>
 8004372:	e091      	b.n	8004498 <HAL_ADC_ConfigChannel+0x144>
 8004374:	2001      	movs	r0, #1
 8004376:	2204      	movs	r2, #4
 8004378:	54e0      	strb	r0, [r4, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800437a:	6823      	ldr	r3, [r4, #0]
 800437c:	689e      	ldr	r6, [r3, #8]
 800437e:	4232      	tst	r2, r6
 8004380:	d00d      	beq.n	800439e <HAL_ADC_ConfigChannel+0x4a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004382:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004384:	321c      	adds	r2, #28
 8004386:	4313      	orrs	r3, r2
 8004388:	65a3      	str	r3, [r4, #88]	; 0x58
  __HAL_UNLOCK(hadc);
 800438a:	2354      	movs	r3, #84	; 0x54
 800438c:	2200      	movs	r2, #0
 800438e:	54e2      	strb	r2, [r4, r3]
}
 8004390:	b005      	add	sp, #20
 8004392:	bcf0      	pop	{r4, r5, r6, r7}
 8004394:	46bb      	mov	fp, r7
 8004396:	46b2      	mov	sl, r6
 8004398:	46a9      	mov	r9, r5
 800439a:	46a0      	mov	r8, r4
 800439c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 800439e:	684e      	ldr	r6, [r1, #4]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80043a0:	4395      	bics	r5, r2
    if (pConfig->Rank != ADC_RANK_NONE)
 80043a2:	2e02      	cmp	r6, #2
 80043a4:	d05c      	beq.n	8004460 <HAL_ADC_ConfigChannel+0x10c>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80043a6:	2780      	movs	r7, #128	; 0x80
 80043a8:	063f      	lsls	r7, r7, #24
 80043aa:	42bd      	cmp	r5, r7
 80043ac:	d051      	beq.n	8004452 <HAL_ADC_ConfigChannel+0xfe>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80043ae:	6e25      	ldr	r5, [r4, #96]	; 0x60
 80043b0:	270f      	movs	r7, #15
 80043b2:	46aa      	mov	sl, r5
 80043b4:	251f      	movs	r5, #31
 80043b6:	46ac      	mov	ip, r5
 80043b8:	4035      	ands	r5, r6
 80043ba:	40af      	lsls	r7, r5
 80043bc:	46a9      	mov	r9, r5
 80043be:	43fd      	mvns	r5, r7
 80043c0:	9500      	str	r5, [sp, #0]
 80043c2:	4655      	mov	r5, sl
 80043c4:	43bd      	bics	r5, r7
 80043c6:	46a8      	mov	r8, r5
 80043c8:	680d      	ldr	r5, [r1, #0]
 80043ca:	9701      	str	r7, [sp, #4]
 80043cc:	036f      	lsls	r7, r5, #13
 80043ce:	d16c      	bne.n	80044aa <HAL_ADC_ConfigChannel+0x156>
 80043d0:	4660      	mov	r0, ip
 80043d2:	0eaa      	lsrs	r2, r5, #26
 80043d4:	4010      	ands	r0, r2
 80043d6:	0002      	movs	r2, r0
 80043d8:	4648      	mov	r0, r9
 80043da:	4082      	lsls	r2, r0
 80043dc:	4640      	mov	r0, r8
 80043de:	4310      	orrs	r0, r2
 80043e0:	4680      	mov	r8, r0
 80043e2:	4642      	mov	r2, r8
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80043e4:	08b6      	lsrs	r6, r6, #2
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80043e6:	6622      	str	r2, [r4, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80043e8:	69e2      	ldr	r2, [r4, #28]
 80043ea:	3601      	adds	r6, #1
 80043ec:	4296      	cmp	r6, r2
 80043ee:	d808      	bhi.n	8004402 <HAL_ADC_ConfigChannel+0xae>
  MODIFY_REG(ADCx->CHSELR,
 80043f0:	464e      	mov	r6, r9
 80043f2:	00aa      	lsls	r2, r5, #2
 80043f4:	0f12      	lsrs	r2, r2, #28
 80043f6:	40b2      	lsls	r2, r6
 80043f8:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80043fa:	9e00      	ldr	r6, [sp, #0]
 80043fc:	4030      	ands	r0, r6
 80043fe:	4302      	orrs	r2, r0
 8004400:	629a      	str	r2, [r3, #40]	; 0x28
  MODIFY_REG(ADCx->SMPR,
 8004402:	0228      	lsls	r0, r5, #8
 8004404:	688a      	ldr	r2, [r1, #8]
 8004406:	0001      	movs	r1, r0
 8004408:	695e      	ldr	r6, [r3, #20]
 800440a:	4002      	ands	r2, r0
 800440c:	4866      	ldr	r0, [pc, #408]	; (80045a8 <HAL_ADC_ConfigChannel+0x254>)
 800440e:	438e      	bics	r6, r1
 8004410:	4002      	ands	r2, r0
 8004412:	4332      	orrs	r2, r6
 8004414:	615a      	str	r2, [r3, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004416:	2d00      	cmp	r5, #0
 8004418:	db01      	blt.n	800441e <HAL_ADC_ConfigChannel+0xca>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800441a:	2000      	movs	r0, #0
}
 800441c:	e7b5      	b.n	800438a <HAL_ADC_ConfigChannel+0x36>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800441e:	21e0      	movs	r1, #224	; 0xe0
 8004420:	4862      	ldr	r0, [pc, #392]	; (80045ac <HAL_ADC_ConfigChannel+0x258>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004422:	4a63      	ldr	r2, [pc, #396]	; (80045b0 <HAL_ADC_ConfigChannel+0x25c>)
 8004424:	6803      	ldr	r3, [r0, #0]
 8004426:	0449      	lsls	r1, r1, #17
 8004428:	4019      	ands	r1, r3
 800442a:	4295      	cmp	r5, r2
 800442c:	d051      	beq.n	80044d2 <HAL_ADC_ConfigChannel+0x17e>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800442e:	4a61      	ldr	r2, [pc, #388]	; (80045b4 <HAL_ADC_ConfigChannel+0x260>)
 8004430:	4295      	cmp	r5, r2
 8004432:	d045      	beq.n	80044c0 <HAL_ADC_ConfigChannel+0x16c>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004434:	4a60      	ldr	r2, [pc, #384]	; (80045b8 <HAL_ADC_ConfigChannel+0x264>)
 8004436:	4295      	cmp	r5, r2
 8004438:	d1ef      	bne.n	800441a <HAL_ADC_ConfigChannel+0xc6>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800443a:	2580      	movs	r5, #128	; 0x80
 800443c:	03ed      	lsls	r5, r5, #15
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800443e:	422b      	tst	r3, r5
 8004440:	d1eb      	bne.n	800441a <HAL_ADC_ConfigChannel+0xc6>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004442:	6802      	ldr	r2, [r0, #0]
 8004444:	4b5d      	ldr	r3, [pc, #372]	; (80045bc <HAL_ADC_ConfigChannel+0x268>)
 8004446:	401a      	ands	r2, r3
 8004448:	430a      	orrs	r2, r1
 800444a:	4315      	orrs	r5, r2
 800444c:	6005      	str	r5, [r0, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800444e:	2000      	movs	r0, #0
}
 8004450:	e79b      	b.n	800438a <HAL_ADC_ConfigChannel+0x36>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004452:	680d      	ldr	r5, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004454:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8004456:	036a      	lsls	r2, r5, #13
 8004458:	0b52      	lsrs	r2, r2, #13
 800445a:	4302      	orrs	r2, r0
 800445c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800445e:	e7d0      	b.n	8004402 <HAL_ADC_ConfigChannel+0xae>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004460:	2280      	movs	r2, #128	; 0x80
 8004462:	0612      	lsls	r2, r2, #24
 8004464:	4295      	cmp	r5, r2
 8004466:	d019      	beq.n	800449c <HAL_ADC_ConfigChannel+0x148>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004468:	680a      	ldr	r2, [r1, #0]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800446a:	2a00      	cmp	r2, #0
 800446c:	dad5      	bge.n	800441a <HAL_ADC_ConfigChannel+0xc6>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800446e:	494f      	ldr	r1, [pc, #316]	; (80045ac <HAL_ADC_ConfigChannel+0x258>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004470:	484f      	ldr	r0, [pc, #316]	; (80045b0 <HAL_ADC_ConfigChannel+0x25c>)
 8004472:	680b      	ldr	r3, [r1, #0]
 8004474:	4282      	cmp	r2, r0
 8004476:	d029      	beq.n	80044cc <HAL_ADC_ConfigChannel+0x178>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004478:	484e      	ldr	r0, [pc, #312]	; (80045b4 <HAL_ADC_ConfigChannel+0x260>)
 800447a:	4282      	cmp	r2, r0
 800447c:	d04c      	beq.n	8004518 <HAL_ADC_ConfigChannel+0x1c4>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800447e:	484e      	ldr	r0, [pc, #312]	; (80045b8 <HAL_ADC_ConfigChannel+0x264>)
 8004480:	4282      	cmp	r2, r0
 8004482:	d1ca      	bne.n	800441a <HAL_ADC_ConfigChannel+0xc6>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004484:	20c0      	movs	r0, #192	; 0xc0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004486:	680a      	ldr	r2, [r1, #0]
 8004488:	0440      	lsls	r0, r0, #17
 800448a:	4003      	ands	r3, r0
 800448c:	484b      	ldr	r0, [pc, #300]	; (80045bc <HAL_ADC_ConfigChannel+0x268>)
 800448e:	4002      	ands	r2, r0
 8004490:	4313      	orrs	r3, r2
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004492:	2000      	movs	r0, #0
 8004494:	600b      	str	r3, [r1, #0]
 8004496:	e778      	b.n	800438a <HAL_ADC_ConfigChannel+0x36>
  __HAL_LOCK(hadc);
 8004498:	2002      	movs	r0, #2
 800449a:	e779      	b.n	8004390 <HAL_ADC_ConfigChannel+0x3c>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800449c:	680a      	ldr	r2, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800449e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80044a0:	0350      	lsls	r0, r2, #13
 80044a2:	0b40      	lsrs	r0, r0, #13
 80044a4:	4381      	bics	r1, r0
 80044a6:	6299      	str	r1, [r3, #40]	; 0x28
}
 80044a8:	e7df      	b.n	800446a <HAL_ADC_ConfigChannel+0x116>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80044aa:	4228      	tst	r0, r5
 80044ac:	d199      	bne.n	80043e2 <HAL_ADC_ConfigChannel+0x8e>
 80044ae:	2702      	movs	r7, #2
 80044b0:	422f      	tst	r7, r5
 80044b2:	d02d      	beq.n	8004510 <HAL_ADC_ConfigChannel+0x1bc>
 80044b4:	464a      	mov	r2, r9
 80044b6:	4090      	lsls	r0, r2
 80044b8:	4642      	mov	r2, r8
 80044ba:	4302      	orrs	r2, r0
 80044bc:	4690      	mov	r8, r2
 80044be:	e790      	b.n	80043e2 <HAL_ADC_ConfigChannel+0x8e>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80044c0:	2580      	movs	r5, #128	; 0x80
 80044c2:	046d      	lsls	r5, r5, #17
 80044c4:	422b      	tst	r3, r5
 80044c6:	d0bc      	beq.n	8004442 <HAL_ADC_ConfigChannel+0xee>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044c8:	2000      	movs	r0, #0
 80044ca:	e75e      	b.n	800438a <HAL_ADC_ConfigChannel+0x36>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044cc:	20a0      	movs	r0, #160	; 0xa0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80044ce:	680a      	ldr	r2, [r1, #0]
 80044d0:	e7da      	b.n	8004488 <HAL_ADC_ConfigChannel+0x134>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80044d2:	2580      	movs	r5, #128	; 0x80
 80044d4:	042d      	lsls	r5, r5, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80044d6:	422b      	tst	r3, r5
 80044d8:	d19f      	bne.n	800441a <HAL_ADC_ConfigChannel+0xc6>
 80044da:	6802      	ldr	r2, [r0, #0]
 80044dc:	4b37      	ldr	r3, [pc, #220]	; (80045bc <HAL_ADC_ConfigChannel+0x268>)
 80044de:	401a      	ands	r2, r3
 80044e0:	430a      	orrs	r2, r1
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044e2:	4b37      	ldr	r3, [pc, #220]	; (80045c0 <HAL_ADC_ConfigChannel+0x26c>)
 80044e4:	4315      	orrs	r5, r2
 80044e6:	6005      	str	r5, [r0, #0]
 80044e8:	6818      	ldr	r0, [r3, #0]
 80044ea:	4936      	ldr	r1, [pc, #216]	; (80045c4 <HAL_ADC_ConfigChannel+0x270>)
 80044ec:	f7fb fe26 	bl	800013c <__udivsi3>
 80044f0:	3001      	adds	r0, #1
 80044f2:	0043      	lsls	r3, r0, #1
 80044f4:	181b      	adds	r3, r3, r0
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 80044fa:	9b03      	ldr	r3, [sp, #12]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d08c      	beq.n	800441a <HAL_ADC_ConfigChannel+0xc6>
            wait_loop_index--;
 8004500:	9b03      	ldr	r3, [sp, #12]
 8004502:	3b01      	subs	r3, #1
 8004504:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8004506:	9b03      	ldr	r3, [sp, #12]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d1f9      	bne.n	8004500 <HAL_ADC_ConfigChannel+0x1ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800450c:	2000      	movs	r0, #0
 800450e:	e73c      	b.n	800438a <HAL_ADC_ConfigChannel+0x36>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004510:	422a      	tst	r2, r5
 8004512:	d005      	beq.n	8004520 <HAL_ADC_ConfigChannel+0x1cc>
 8004514:	003a      	movs	r2, r7
 8004516:	e75f      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004518:	20c0      	movs	r0, #192	; 0xc0
 800451a:	680a      	ldr	r2, [r1, #0]
 800451c:	0400      	lsls	r0, r0, #16
 800451e:	e7b4      	b.n	800448a <HAL_ADC_ConfigChannel+0x136>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004520:	072a      	lsls	r2, r5, #28
 8004522:	d501      	bpl.n	8004528 <HAL_ADC_ConfigChannel+0x1d4>
 8004524:	2203      	movs	r2, #3
 8004526:	e757      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004528:	06ea      	lsls	r2, r5, #27
 800452a:	d501      	bpl.n	8004530 <HAL_ADC_ConfigChannel+0x1dc>
 800452c:	2204      	movs	r2, #4
 800452e:	e753      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004530:	06aa      	lsls	r2, r5, #26
 8004532:	d501      	bpl.n	8004538 <HAL_ADC_ConfigChannel+0x1e4>
 8004534:	2205      	movs	r2, #5
 8004536:	e74f      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004538:	066a      	lsls	r2, r5, #25
 800453a:	d501      	bpl.n	8004540 <HAL_ADC_ConfigChannel+0x1ec>
 800453c:	2206      	movs	r2, #6
 800453e:	e74b      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004540:	062a      	lsls	r2, r5, #24
 8004542:	d501      	bpl.n	8004548 <HAL_ADC_ConfigChannel+0x1f4>
 8004544:	2207      	movs	r2, #7
 8004546:	e747      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004548:	05ea      	lsls	r2, r5, #23
 800454a:	d501      	bpl.n	8004550 <HAL_ADC_ConfigChannel+0x1fc>
 800454c:	2208      	movs	r2, #8
 800454e:	e743      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004550:	05aa      	lsls	r2, r5, #22
 8004552:	d501      	bpl.n	8004558 <HAL_ADC_ConfigChannel+0x204>
 8004554:	2209      	movs	r2, #9
 8004556:	e73f      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004558:	056a      	lsls	r2, r5, #21
 800455a:	d501      	bpl.n	8004560 <HAL_ADC_ConfigChannel+0x20c>
 800455c:	220a      	movs	r2, #10
 800455e:	e73b      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004560:	052a      	lsls	r2, r5, #20
 8004562:	d501      	bpl.n	8004568 <HAL_ADC_ConfigChannel+0x214>
 8004564:	220b      	movs	r2, #11
 8004566:	e737      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004568:	04ea      	lsls	r2, r5, #19
 800456a:	d501      	bpl.n	8004570 <HAL_ADC_ConfigChannel+0x21c>
 800456c:	220c      	movs	r2, #12
 800456e:	e733      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004570:	04aa      	lsls	r2, r5, #18
 8004572:	d501      	bpl.n	8004578 <HAL_ADC_ConfigChannel+0x224>
 8004574:	220d      	movs	r2, #13
 8004576:	e72f      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004578:	046a      	lsls	r2, r5, #17
 800457a:	d501      	bpl.n	8004580 <HAL_ADC_ConfigChannel+0x22c>
 800457c:	220e      	movs	r2, #14
 800457e:	e72b      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004580:	042a      	lsls	r2, r5, #16
 8004582:	d504      	bpl.n	800458e <HAL_ADC_ConfigChannel+0x23a>
 8004584:	4652      	mov	r2, sl
 8004586:	9801      	ldr	r0, [sp, #4]
 8004588:	4302      	orrs	r2, r0
 800458a:	4690      	mov	r8, r2
 800458c:	e729      	b.n	80043e2 <HAL_ADC_ConfigChannel+0x8e>
 800458e:	03ea      	lsls	r2, r5, #15
 8004590:	d501      	bpl.n	8004596 <HAL_ADC_ConfigChannel+0x242>
 8004592:	2210      	movs	r2, #16
 8004594:	e720      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 8004596:	03aa      	lsls	r2, r5, #14
 8004598:	d501      	bpl.n	800459e <HAL_ADC_ConfigChannel+0x24a>
 800459a:	2211      	movs	r2, #17
 800459c:	e71c      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 800459e:	036a      	lsls	r2, r5, #13
 80045a0:	d400      	bmi.n	80045a4 <HAL_ADC_ConfigChannel+0x250>
 80045a2:	e71e      	b.n	80043e2 <HAL_ADC_ConfigChannel+0x8e>
 80045a4:	2212      	movs	r2, #18
 80045a6:	e717      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x84>
 80045a8:	07ffff00 	.word	0x07ffff00
 80045ac:	40012708 	.word	0x40012708
 80045b0:	b0001000 	.word	0xb0001000
 80045b4:	b8004000 	.word	0xb8004000
 80045b8:	b4002000 	.word	0xb4002000
 80045bc:	fe3fffff 	.word	0xfe3fffff
 80045c0:	20000000 	.word	0x20000000
 80045c4:	00030d40 	.word	0x00030d40

080045c8 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 80045c8:	2300      	movs	r3, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045ca:	2201      	movs	r2, #1
{
 80045cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045ce:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80045d0:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045d2:	6803      	ldr	r3, [r0, #0]
{
 80045d4:	0004      	movs	r4, r0
 80045d6:	6899      	ldr	r1, [r3, #8]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045d8:	420a      	tst	r2, r1
 80045da:	d11f      	bne.n	800461c <ADC_Enable+0x54>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80045dc:	6898      	ldr	r0, [r3, #8]
 80045de:	4928      	ldr	r1, [pc, #160]	; (8004680 <ADC_Enable+0xb8>)
 80045e0:	4208      	tst	r0, r1
 80045e2:	d11e      	bne.n	8004622 <ADC_Enable+0x5a>
  MODIFY_REG(ADCx->CR,
 80045e4:	6899      	ldr	r1, [r3, #8]
 80045e6:	4827      	ldr	r0, [pc, #156]	; (8004684 <ADC_Enable+0xbc>)
 80045e8:	4001      	ands	r1, r0
 80045ea:	430a      	orrs	r2, r1
 80045ec:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80045ee:	4b26      	ldr	r3, [pc, #152]	; (8004688 <ADC_Enable+0xc0>)
 80045f0:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80045f2:	021b      	lsls	r3, r3, #8
 80045f4:	d50f      	bpl.n	8004616 <ADC_Enable+0x4e>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045f6:	4b25      	ldr	r3, [pc, #148]	; (800468c <ADC_Enable+0xc4>)
 80045f8:	4925      	ldr	r1, [pc, #148]	; (8004690 <ADC_Enable+0xc8>)
 80045fa:	6818      	ldr	r0, [r3, #0]
 80045fc:	f7fb fd9e 	bl	800013c <__udivsi3>
 8004600:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8004602:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8004604:	9b01      	ldr	r3, [sp, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d005      	beq.n	8004616 <ADC_Enable+0x4e>
        wait_loop_index--;
 800460a:	9b01      	ldr	r3, [sp, #4]
 800460c:	3b01      	subs	r3, #1
 800460e:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8004610:	9b01      	ldr	r3, [sp, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1f9      	bne.n	800460a <ADC_Enable+0x42>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004616:	7e63      	ldrb	r3, [r4, #25]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d10b      	bne.n	8004634 <ADC_Enable+0x6c>
  return HAL_OK;
 800461c:	2000      	movs	r0, #0
}
 800461e:	b003      	add	sp, #12
 8004620:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004622:	2110      	movs	r1, #16
 8004624:	6da3      	ldr	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8004626:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004628:	430b      	orrs	r3, r1
 800462a:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800462c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800462e:	431a      	orrs	r2, r3
 8004630:	65e2      	str	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8004632:	e7f4      	b.n	800461e <ADC_Enable+0x56>
      tickstart = HAL_GetTick();
 8004634:	f7ff fcfa 	bl	800402c <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004638:	6823      	ldr	r3, [r4, #0]
      tickstart = HAL_GetTick();
 800463a:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	07d2      	lsls	r2, r2, #31
 8004640:	d4ec      	bmi.n	800461c <ADC_Enable+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004642:	2501      	movs	r5, #1
  MODIFY_REG(ADCx->CR,
 8004644:	4f0f      	ldr	r7, [pc, #60]	; (8004684 <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004646:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004648:	4215      	tst	r5, r2
 800464a:	d103      	bne.n	8004654 <ADC_Enable+0x8c>
  MODIFY_REG(ADCx->CR,
 800464c:	689a      	ldr	r2, [r3, #8]
 800464e:	403a      	ands	r2, r7
 8004650:	432a      	orrs	r2, r5
 8004652:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004654:	f7ff fcea 	bl	800402c <HAL_GetTick>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004658:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800465a:	1b80      	subs	r0, r0, r6
 800465c:	2802      	cmp	r0, #2
 800465e:	d902      	bls.n	8004666 <ADC_Enable+0x9e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	4215      	tst	r5, r2
 8004664:	d003      	beq.n	800466e <ADC_Enable+0xa6>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	4215      	tst	r5, r2
 800466a:	d0ec      	beq.n	8004646 <ADC_Enable+0x7e>
 800466c:	e7d6      	b.n	800461c <ADC_Enable+0x54>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800466e:	2210      	movs	r2, #16
 8004670:	6da3      	ldr	r3, [r4, #88]	; 0x58
            return HAL_ERROR;
 8004672:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004674:	4313      	orrs	r3, r2
 8004676:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004678:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800467a:	431d      	orrs	r5, r3
 800467c:	65e5      	str	r5, [r4, #92]	; 0x5c
            return HAL_ERROR;
 800467e:	e7ce      	b.n	800461e <ADC_Enable+0x56>
 8004680:	80000017 	.word	0x80000017
 8004684:	7fffffe8 	.word	0x7fffffe8
 8004688:	40012708 	.word	0x40012708
 800468c:	20000000 	.word	0x20000000
 8004690:	00030d40 	.word	0x00030d40

08004694 <HAL_ADC_Start_DMA>:
{
 8004694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004696:	46c6      	mov	lr, r8
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004698:	6805      	ldr	r5, [r0, #0]
{
 800469a:	0004      	movs	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800469c:	68ae      	ldr	r6, [r5, #8]
 800469e:	4688      	mov	r8, r1
 80046a0:	0017      	movs	r7, r2
    tmp_hal_status = HAL_BUSY;
 80046a2:	2002      	movs	r0, #2
{
 80046a4:	b500      	push	{lr}
 80046a6:	0773      	lsls	r3, r6, #29
 80046a8:	d414      	bmi.n	80046d4 <HAL_ADC_Start_DMA+0x40>
    __HAL_LOCK(hadc);
 80046aa:	2254      	movs	r2, #84	; 0x54
 80046ac:	5ca3      	ldrb	r3, [r4, r2]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d010      	beq.n	80046d4 <HAL_ADC_Start_DMA+0x40>
 80046b2:	2301      	movs	r3, #1
 80046b4:	54a3      	strb	r3, [r4, r2]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80046b6:	68ea      	ldr	r2, [r5, #12]
 80046b8:	4213      	tst	r3, r2
 80046ba:	d106      	bne.n	80046ca <HAL_ADC_Start_DMA+0x36>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046bc:	68aa      	ldr	r2, [r5, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80046be:	4213      	tst	r3, r2
 80046c0:	d131      	bne.n	8004726 <HAL_ADC_Start_DMA+0x92>
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80046c2:	2201      	movs	r2, #1
 80046c4:	68eb      	ldr	r3, [r5, #12]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60eb      	str	r3, [r5, #12]
    tmp_hal_status = ADC_Enable(hadc);
 80046ca:	0020      	movs	r0, r4
 80046cc:	f7ff ff7c 	bl	80045c8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80046d0:	2800      	cmp	r0, #0
 80046d2:	d002      	beq.n	80046da <HAL_ADC_Start_DMA+0x46>
}
 80046d4:	bc80      	pop	{r7}
 80046d6:	46b8      	mov	r8, r7
 80046d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ADC_STATE_CLR_SET(hadc->State,
 80046da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80046dc:	4a15      	ldr	r2, [pc, #84]	; (8004734 <HAL_ADC_Start_DMA+0xa0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80046de:	6d25      	ldr	r5, [r4, #80]	; 0x50
      ADC_STATE_CLR_SET(hadc->State,
 80046e0:	401a      	ands	r2, r3
 80046e2:	2380      	movs	r3, #128	; 0x80
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	4313      	orrs	r3, r2
 80046e8:	65a3      	str	r3, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80046ea:	4b13      	ldr	r3, [pc, #76]	; (8004738 <HAL_ADC_Start_DMA+0xa4>)
      ADC_CLEAR_ERRORCODE(hadc);
 80046ec:	65e0      	str	r0, [r4, #92]	; 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80046ee:	62eb      	str	r3, [r5, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80046f0:	4b12      	ldr	r3, [pc, #72]	; (800473c <HAL_ADC_Start_DMA+0xa8>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80046f2:	2210      	movs	r2, #16
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80046f4:	632b      	str	r3, [r5, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80046f6:	4b12      	ldr	r3, [pc, #72]	; (8004740 <HAL_ADC_Start_DMA+0xac>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80046f8:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80046fa:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80046fc:	231c      	movs	r3, #28
 80046fe:	600b      	str	r3, [r1, #0]
      __HAL_UNLOCK(hadc);
 8004700:	3338      	adds	r3, #56	; 0x38
 8004702:	54e0      	strb	r0, [r4, r3]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004704:	684b      	ldr	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004706:	0028      	movs	r0, r5
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004708:	4313      	orrs	r3, r2
 800470a:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800470c:	4642      	mov	r2, r8
 800470e:	003b      	movs	r3, r7
 8004710:	3140      	adds	r1, #64	; 0x40
 8004712:	f000 f8e9 	bl	80048e8 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004716:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004718:	490a      	ldr	r1, [pc, #40]	; (8004744 <HAL_ADC_Start_DMA+0xb0>)
 800471a:	6893      	ldr	r3, [r2, #8]
 800471c:	400b      	ands	r3, r1
 800471e:	2104      	movs	r1, #4
 8004720:	430b      	orrs	r3, r1
 8004722:	6093      	str	r3, [r2, #8]
}
 8004724:	e7d6      	b.n	80046d4 <HAL_ADC_Start_DMA+0x40>
  MODIFY_REG(ADCx->CR,
 8004726:	68ab      	ldr	r3, [r5, #8]
 8004728:	4a06      	ldr	r2, [pc, #24]	; (8004744 <HAL_ADC_Start_DMA+0xb0>)
 800472a:	4013      	ands	r3, r2
 800472c:	4318      	orrs	r0, r3
 800472e:	60a8      	str	r0, [r5, #8]
}
 8004730:	e7c7      	b.n	80046c2 <HAL_ADC_Start_DMA+0x2e>
 8004732:	46c0      	nop			; (mov r8, r8)
 8004734:	fffff0fe 	.word	0xfffff0fe
 8004738:	080042d5 	.word	0x080042d5
 800473c:	080042a9 	.word	0x080042a9
 8004740:	080042b9 	.word	0x080042b9
 8004744:	7fffffe8 	.word	0x7fffffe8

08004748 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004748:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 800474a:	2800      	cmp	r0, #0
 800474c:	db14      	blt.n	8004778 <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800474e:	4b15      	ldr	r3, [pc, #84]	; (80047a4 <HAL_NVIC_SetPriority+0x5c>)
 8004750:	2203      	movs	r2, #3
 8004752:	469c      	mov	ip, r3
 8004754:	23ff      	movs	r3, #255	; 0xff
 8004756:	0884      	lsrs	r4, r0, #2
 8004758:	4010      	ands	r0, r2
 800475a:	001a      	movs	r2, r3
 800475c:	26c0      	movs	r6, #192	; 0xc0
 800475e:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004760:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004762:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004764:	400b      	ands	r3, r1
 8004766:	4083      	lsls	r3, r0
 8004768:	00a4      	lsls	r4, r4, #2
 800476a:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800476c:	00b6      	lsls	r6, r6, #2
 800476e:	59a5      	ldr	r5, [r4, r6]
 8004770:	4395      	bics	r5, r2
 8004772:	432b      	orrs	r3, r5
 8004774:	51a3      	str	r3, [r4, r6]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8004776:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004778:	4a0b      	ldr	r2, [pc, #44]	; (80047a8 <HAL_NVIC_SetPriority+0x60>)
 800477a:	230f      	movs	r3, #15
 800477c:	4694      	mov	ip, r2
 800477e:	2203      	movs	r2, #3
 8004780:	4003      	ands	r3, r0
 8004782:	4010      	ands	r0, r2
 8004784:	32fc      	adds	r2, #252	; 0xfc
 8004786:	0015      	movs	r5, r2
 8004788:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800478a:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800478c:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800478e:	400a      	ands	r2, r1
 8004790:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004792:	3b08      	subs	r3, #8
 8004794:	089b      	lsrs	r3, r3, #2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4463      	add	r3, ip
 800479a:	69dc      	ldr	r4, [r3, #28]
 800479c:	43ac      	bics	r4, r5
 800479e:	4322      	orrs	r2, r4
 80047a0:	61da      	str	r2, [r3, #28]
 80047a2:	e7e8      	b.n	8004776 <HAL_NVIC_SetPriority+0x2e>
 80047a4:	e000e100 	.word	0xe000e100
 80047a8:	e000ed00 	.word	0xe000ed00

080047ac <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80047ac:	2800      	cmp	r0, #0
 80047ae:	db05      	blt.n	80047bc <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047b0:	231f      	movs	r3, #31
 80047b2:	4018      	ands	r0, r3
 80047b4:	3b1e      	subs	r3, #30
 80047b6:	4083      	lsls	r3, r0
 80047b8:	4a01      	ldr	r2, [pc, #4]	; (80047c0 <HAL_NVIC_EnableIRQ+0x14>)
 80047ba:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80047bc:	4770      	bx	lr
 80047be:	46c0      	nop			; (mov r8, r8)
 80047c0:	e000e100 	.word	0xe000e100

080047c4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047c4:	2280      	movs	r2, #128	; 0x80
 80047c6:	1e43      	subs	r3, r0, #1
 80047c8:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80047ca:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d20e      	bcs.n	80047ee <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047d0:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047d2:	4a07      	ldr	r2, [pc, #28]	; (80047f0 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047d4:	4807      	ldr	r0, [pc, #28]	; (80047f4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047d6:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047d8:	6a03      	ldr	r3, [r0, #32]
 80047da:	0609      	lsls	r1, r1, #24
 80047dc:	021b      	lsls	r3, r3, #8
 80047de:	0a1b      	lsrs	r3, r3, #8
 80047e0:	430b      	orrs	r3, r1
 80047e2:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047e4:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047e6:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047e8:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047ea:	3307      	adds	r3, #7
 80047ec:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 80047ee:	4770      	bx	lr
 80047f0:	e000e010 	.word	0xe000e010
 80047f4:	e000ed00 	.word	0xe000ed00

080047f8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047fa:	46c6      	mov	lr, r8
 80047fc:	0004      	movs	r4, r0
 80047fe:	b500      	push	{lr}
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004800:	2800      	cmp	r0, #0
 8004802:	d062      	beq.n	80048ca <HAL_DMA_Init+0xd2>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004804:	6805      	ldr	r5, [r0, #0]
 8004806:	4b32      	ldr	r3, [pc, #200]	; (80048d0 <HAL_DMA_Init+0xd8>)
 8004808:	2114      	movs	r1, #20
 800480a:	18e8      	adds	r0, r5, r3
 800480c:	f7fb fc96 	bl	800013c <__udivsi3>
 8004810:	0083      	lsls	r3, r0, #2
 8004812:	6423      	str	r3, [r4, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004814:	2202      	movs	r2, #2
 8004816:	2325      	movs	r3, #37	; 0x25
 8004818:	54e2      	strb	r2, [r4, r3]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800481a:	682b      	ldr	r3, [r5, #0]
 800481c:	4a2d      	ldr	r2, [pc, #180]	; (80048d4 <HAL_DMA_Init+0xdc>)
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800481e:	68a6      	ldr	r6, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004820:	4013      	ands	r3, r2
 8004822:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004824:	68e3      	ldr	r3, [r4, #12]
 8004826:	6921      	ldr	r1, [r4, #16]
 8004828:	4333      	orrs	r3, r6
 800482a:	430b      	orrs	r3, r1
 800482c:	6961      	ldr	r1, [r4, #20]
 800482e:	682a      	ldr	r2, [r5, #0]
 8004830:	430b      	orrs	r3, r1
 8004832:	69a1      	ldr	r1, [r4, #24]
 8004834:	430b      	orrs	r3, r1
 8004836:	69e1      	ldr	r1, [r4, #28]
 8004838:	430b      	orrs	r3, r1
 800483a:	6a21      	ldr	r1, [r4, #32]
 800483c:	430b      	orrs	r3, r1
 800483e:	4313      	orrs	r3, r2
 8004840:	602b      	str	r3, [r5, #0]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004842:	4b25      	ldr	r3, [pc, #148]	; (80048d8 <HAL_DMA_Init+0xe0>)

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004844:	2114      	movs	r1, #20
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004846:	469c      	mov	ip, r3
 8004848:	4460      	add	r0, ip
 800484a:	0087      	lsls	r7, r0, #2
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800484c:	20ff      	movs	r0, #255	; 0xff
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800484e:	4b23      	ldr	r3, [pc, #140]	; (80048dc <HAL_DMA_Init+0xe4>)
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004850:	4028      	ands	r0, r5
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004852:	64a3      	str	r3, [r4, #72]	; 0x48
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004854:	6467      	str	r7, [r4, #68]	; 0x44
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004856:	3808      	subs	r0, #8
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004858:	4698      	mov	r8, r3
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800485a:	f7fb fc6f 	bl	800013c <__udivsi3>

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800485e:	231f      	movs	r3, #31
 8004860:	2201      	movs	r2, #1
 8004862:	4003      	ands	r3, r0
 8004864:	0010      	movs	r0, r2
 8004866:	4098      	lsls	r0, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004868:	2380      	movs	r3, #128	; 0x80
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800486a:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800486c:	01db      	lsls	r3, r3, #7
 800486e:	429e      	cmp	r6, r3
 8004870:	d021      	beq.n	80048b6 <HAL_DMA_Init+0xbe>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004872:	233f      	movs	r3, #63	; 0x3f
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004874:	4645      	mov	r5, r8
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004876:	6861      	ldr	r1, [r4, #4]
 8004878:	400b      	ands	r3, r1
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800487a:	3901      	subs	r1, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800487c:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800487e:	6068      	str	r0, [r5, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004880:	2903      	cmp	r1, #3
 8004882:	d81d      	bhi.n	80048c0 <HAL_DMA_Init+0xc8>
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004884:	2003      	movs	r0, #3
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004886:	4916      	ldr	r1, [pc, #88]	; (80048e0 <HAL_DMA_Init+0xe8>)
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004888:	4d16      	ldr	r5, [pc, #88]	; (80048e4 <HAL_DMA_Init+0xec>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800488a:	1859      	adds	r1, r3, r1
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800488c:	3b01      	subs	r3, #1
 800488e:	4003      	ands	r3, r0
 8004890:	409a      	lsls	r2, r3
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004892:	2300      	movs	r3, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004894:	0089      	lsls	r1, r1, #2
 8004896:	6521      	str	r1, [r4, #80]	; 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004898:	6565      	str	r5, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800489a:	65a2      	str	r2, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800489c:	600b      	str	r3, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800489e:	606a      	str	r2, [r5, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048a0:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80048a2:	2225      	movs	r2, #37	; 0x25
 80048a4:	2101      	movs	r1, #1
  return HAL_OK;
 80048a6:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048a8:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 80048aa:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 80048ac:	3a01      	subs	r2, #1
 80048ae:	54a3      	strb	r3, [r4, r2]
}
 80048b0:	bc80      	pop	{r7}
 80048b2:	46b8      	mov	r8, r7
 80048b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80048b6:	2300      	movs	r3, #0
 80048b8:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80048ba:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048bc:	4643      	mov	r3, r8
 80048be:	6058      	str	r0, [r3, #4]
    hdma->DMAmuxRequestGen = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	6523      	str	r3, [r4, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80048c4:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80048c6:	65a3      	str	r3, [r4, #88]	; 0x58
 80048c8:	e7ea      	b.n	80048a0 <HAL_DMA_Init+0xa8>
    return HAL_ERROR;
 80048ca:	2001      	movs	r0, #1
 80048cc:	e7f0      	b.n	80048b0 <HAL_DMA_Init+0xb8>
 80048ce:	46c0      	nop			; (mov r8, r8)
 80048d0:	bffdfff8 	.word	0xbffdfff8
 80048d4:	ffff800f 	.word	0xffff800f
 80048d8:	10008200 	.word	0x10008200
 80048dc:	40020880 	.word	0x40020880
 80048e0:	1000823f 	.word	0x1000823f
 80048e4:	40020940 	.word	0x40020940

080048e8 <HAL_DMA_Start_IT>:
{
 80048e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048ea:	46c6      	mov	lr, r8
  __HAL_LOCK(hdma);
 80048ec:	2424      	movs	r4, #36	; 0x24
{
 80048ee:	b500      	push	{lr}
  __HAL_LOCK(hdma);
 80048f0:	5d05      	ldrb	r5, [r0, r4]
 80048f2:	2d01      	cmp	r5, #1
 80048f4:	d04f      	beq.n	8004996 <HAL_DMA_Start_IT+0xae>
 80048f6:	2501      	movs	r5, #1
  if (hdma->State == HAL_DMA_STATE_READY)
 80048f8:	2625      	movs	r6, #37	; 0x25
  __HAL_LOCK(hdma);
 80048fa:	5505      	strb	r5, [r0, r4]
  if (hdma->State == HAL_DMA_STATE_READY)
 80048fc:	5d85      	ldrb	r5, [r0, r6]
 80048fe:	b2ef      	uxtb	r7, r5
 8004900:	2d01      	cmp	r5, #1
 8004902:	d007      	beq.n	8004914 <HAL_DMA_Start_IT+0x2c>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004904:	2380      	movs	r3, #128	; 0x80
 8004906:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8004908:	2300      	movs	r3, #0
 800490a:	5503      	strb	r3, [r0, r4]
    status = HAL_ERROR;
 800490c:	2001      	movs	r0, #1
}
 800490e:	bc80      	pop	{r7}
 8004910:	46b8      	mov	r8, r7
 8004912:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8004914:	3c22      	subs	r4, #34	; 0x22
 8004916:	5584      	strb	r4, [r0, r6]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004918:	2400      	movs	r4, #0
 800491a:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800491c:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800491e:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
    __HAL_DMA_DISABLE(hdma);
 8004920:	6825      	ldr	r5, [r4, #0]
 8004922:	43bd      	bics	r5, r7
 8004924:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004926:	6c85      	ldr	r5, [r0, #72]	; 0x48
 8004928:	606e      	str	r6, [r5, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 800492a:	6d06      	ldr	r6, [r0, #80]	; 0x50
 800492c:	2e00      	cmp	r6, #0
 800492e:	d002      	beq.n	8004936 <HAL_DMA_Start_IT+0x4e>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004930:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8004932:	6d87      	ldr	r7, [r0, #88]	; 0x58
 8004934:	606f      	str	r7, [r5, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004936:	271c      	movs	r7, #28
 8004938:	4d1e      	ldr	r5, [pc, #120]	; (80049b4 <HAL_DMA_Start_IT+0xcc>)
 800493a:	46ac      	mov	ip, r5
 800493c:	686d      	ldr	r5, [r5, #4]
 800493e:	46a8      	mov	r8, r5
 8004940:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8004942:	402f      	ands	r7, r5
 8004944:	2501      	movs	r5, #1
 8004946:	40bd      	lsls	r5, r7
 8004948:	4647      	mov	r7, r8
 800494a:	433d      	orrs	r5, r7
 800494c:	4667      	mov	r7, ip
 800494e:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8004950:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004952:	6883      	ldr	r3, [r0, #8]
 8004954:	2b10      	cmp	r3, #16
 8004956:	d020      	beq.n	800499a <HAL_DMA_Start_IT+0xb2>
    hdma->Instance->CPAR = SrcAddress;
 8004958:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 800495a:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 800495c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800495e:	2b00      	cmp	r3, #0
 8004960:	d01e      	beq.n	80049a0 <HAL_DMA_Start_IT+0xb8>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004962:	220e      	movs	r2, #14
 8004964:	6823      	ldr	r3, [r4, #0]
 8004966:	4313      	orrs	r3, r2
 8004968:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800496a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	03d2      	lsls	r2, r2, #15
 8004970:	d504      	bpl.n	800497c <HAL_DMA_Start_IT+0x94>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004972:	2280      	movs	r2, #128	; 0x80
 8004974:	6819      	ldr	r1, [r3, #0]
 8004976:	0052      	lsls	r2, r2, #1
 8004978:	430a      	orrs	r2, r1
 800497a:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 800497c:	2e00      	cmp	r6, #0
 800497e:	d004      	beq.n	800498a <HAL_DMA_Start_IT+0xa2>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004980:	2380      	movs	r3, #128	; 0x80
 8004982:	6832      	ldr	r2, [r6, #0]
 8004984:	005b      	lsls	r3, r3, #1
 8004986:	4313      	orrs	r3, r2
 8004988:	6033      	str	r3, [r6, #0]
    __HAL_DMA_ENABLE(hdma);
 800498a:	2201      	movs	r2, #1
 800498c:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800498e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004990:	4313      	orrs	r3, r2
 8004992:	6023      	str	r3, [r4, #0]
 8004994:	e7bb      	b.n	800490e <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 8004996:	2002      	movs	r0, #2
 8004998:	e7b9      	b.n	800490e <HAL_DMA_Start_IT+0x26>
    hdma->Instance->CPAR = DstAddress;
 800499a:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800499c:	60e1      	str	r1, [r4, #12]
 800499e:	e7dd      	b.n	800495c <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049a0:	2204      	movs	r2, #4
 80049a2:	6823      	ldr	r3, [r4, #0]
 80049a4:	4393      	bics	r3, r2
 80049a6:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80049a8:	6823      	ldr	r3, [r4, #0]
 80049aa:	3206      	adds	r2, #6
 80049ac:	4313      	orrs	r3, r2
 80049ae:	6023      	str	r3, [r4, #0]
 80049b0:	e7db      	b.n	800496a <HAL_DMA_Start_IT+0x82>
 80049b2:	46c0      	nop			; (mov r8, r8)
 80049b4:	40020000 	.word	0x40020000

080049b8 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = DMA1->ISR;
 80049b8:	4b2c      	ldr	r3, [pc, #176]	; (8004a6c <HAL_DMA_IRQHandler+0xb4>)
{
 80049ba:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = DMA1->ISR;
 80049bc:	681a      	ldr	r2, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80049be:	2504      	movs	r5, #4
 80049c0:	231c      	movs	r3, #28
 80049c2:	6c04      	ldr	r4, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 80049c4:	6801      	ldr	r1, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80049c6:	4023      	ands	r3, r4
 80049c8:	002c      	movs	r4, r5
 80049ca:	409c      	lsls	r4, r3
  uint32_t source_it = hdma->Instance->CCR;
 80049cc:	680e      	ldr	r6, [r1, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80049ce:	4222      	tst	r2, r4
 80049d0:	d010      	beq.n	80049f4 <HAL_DMA_IRQHandler+0x3c>
 80049d2:	4235      	tst	r5, r6
 80049d4:	d00e      	beq.n	80049f4 <HAL_DMA_IRQHandler+0x3c>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049d6:	680b      	ldr	r3, [r1, #0]
 80049d8:	069b      	lsls	r3, r3, #26
 80049da:	d402      	bmi.n	80049e2 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049dc:	680b      	ldr	r3, [r1, #0]
 80049de:	43ab      	bics	r3, r5
 80049e0:	600b      	str	r3, [r1, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80049e2:	4b22      	ldr	r3, [pc, #136]	; (8004a6c <HAL_DMA_IRQHandler+0xb4>)
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	4314      	orrs	r4, r2
 80049e8:	605c      	str	r4, [r3, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 80049ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d000      	beq.n	80049f2 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 80049f0:	4798      	blx	r3
}
 80049f2:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80049f4:	2502      	movs	r5, #2
 80049f6:	002c      	movs	r4, r5
 80049f8:	409c      	lsls	r4, r3
 80049fa:	4222      	tst	r2, r4
 80049fc:	d017      	beq.n	8004a2e <HAL_DMA_IRQHandler+0x76>
 80049fe:	4235      	tst	r5, r6
 8004a00:	d015      	beq.n	8004a2e <HAL_DMA_IRQHandler+0x76>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a02:	680b      	ldr	r3, [r1, #0]
 8004a04:	069b      	lsls	r3, r3, #26
 8004a06:	d406      	bmi.n	8004a16 <HAL_DMA_IRQHandler+0x5e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a08:	220a      	movs	r2, #10
 8004a0a:	680b      	ldr	r3, [r1, #0]
 8004a0c:	4393      	bics	r3, r2
 8004a0e:	600b      	str	r3, [r1, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8004a10:	2325      	movs	r3, #37	; 0x25
 8004a12:	3a09      	subs	r2, #9
 8004a14:	54c2      	strb	r2, [r0, r3]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004a16:	4b15      	ldr	r3, [pc, #84]	; (8004a6c <HAL_DMA_IRQHandler+0xb4>)
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	4314      	orrs	r4, r2
 8004a1c:	605c      	str	r4, [r3, #4]
      __HAL_UNLOCK(hdma);
 8004a1e:	2200      	movs	r2, #0
 8004a20:	2324      	movs	r3, #36	; 0x24
 8004a22:	54c2      	strb	r2, [r0, r3]
      if (hdma->XferCpltCallback != NULL)
 8004a24:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0e3      	beq.n	80049f2 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8004a2a:	4798      	blx	r3
  return;
 8004a2c:	e7e1      	b.n	80049f2 <HAL_DMA_IRQHandler+0x3a>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004a2e:	2408      	movs	r4, #8
 8004a30:	0025      	movs	r5, r4
 8004a32:	409d      	lsls	r5, r3
 8004a34:	422a      	tst	r2, r5
 8004a36:	d0dc      	beq.n	80049f2 <HAL_DMA_IRQHandler+0x3a>
 8004a38:	4234      	tst	r4, r6
 8004a3a:	d0da      	beq.n	80049f2 <HAL_DMA_IRQHandler+0x3a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a3c:	680a      	ldr	r2, [r1, #0]
 8004a3e:	3406      	adds	r4, #6
 8004a40:	43a2      	bics	r2, r4
 8004a42:	600a      	str	r2, [r1, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004a44:	2201      	movs	r2, #1
 8004a46:	0015      	movs	r5, r2
 8004a48:	409d      	lsls	r5, r3
 8004a4a:	002b      	movs	r3, r5
 8004a4c:	4907      	ldr	r1, [pc, #28]	; (8004a6c <HAL_DMA_IRQHandler+0xb4>)
 8004a4e:	684c      	ldr	r4, [r1, #4]
 8004a50:	4323      	orrs	r3, r4
 8004a52:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004a54:	2325      	movs	r3, #37	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a56:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8004a58:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8004a60:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d0c5      	beq.n	80049f2 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8004a66:	4798      	blx	r3
  return;
 8004a68:	e7c3      	b.n	80049f2 <HAL_DMA_IRQHandler+0x3a>
 8004a6a:	46c0      	nop			; (mov r8, r8)
 8004a6c:	40020000 	.word	0x40020000

08004a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a72:	46de      	mov	lr, fp
 8004a74:	4657      	mov	r7, sl
 8004a76:	464e      	mov	r6, r9
 8004a78:	4645      	mov	r5, r8
 8004a7a:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a7c:	680c      	ldr	r4, [r1, #0]
{
 8004a7e:	468c      	mov	ip, r1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a80:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8004a82:	2300      	movs	r3, #0
{
 8004a84:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a86:	2c00      	cmp	r4, #0
 8004a88:	d100      	bne.n	8004a8c <HAL_GPIO_Init+0x1c>
 8004a8a:	e080      	b.n	8004b8e <HAL_GPIO_Init+0x11e>
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a8c:	497b      	ldr	r1, [pc, #492]	; (8004c7c <HAL_GPIO_Init+0x20c>)
 8004a8e:	468b      	mov	fp, r1
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004a90:	4661      	mov	r1, ip
 8004a92:	9101      	str	r1, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a94:	2601      	movs	r6, #1
 8004a96:	0021      	movs	r1, r4
 8004a98:	409e      	lsls	r6, r3
 8004a9a:	4031      	ands	r1, r6
 8004a9c:	468a      	mov	sl, r1
    if (iocurrent != 0x00u)
 8004a9e:	4234      	tst	r4, r6
 8004aa0:	d06f      	beq.n	8004b82 <HAL_GPIO_Init+0x112>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004aa2:	9d01      	ldr	r5, [sp, #4]
 8004aa4:	6869      	ldr	r1, [r5, #4]
 8004aa6:	2503      	movs	r5, #3
 8004aa8:	400d      	ands	r5, r1
 8004aaa:	46ac      	mov	ip, r5
 8004aac:	3d01      	subs	r5, #1
 8004aae:	2d01      	cmp	r5, #1
 8004ab0:	d800      	bhi.n	8004ab4 <HAL_GPIO_Init+0x44>
 8004ab2:	e073      	b.n	8004b9c <HAL_GPIO_Init+0x12c>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ab4:	4665      	mov	r5, ip
 8004ab6:	2d03      	cmp	r5, #3
 8004ab8:	d000      	beq.n	8004abc <HAL_GPIO_Init+0x4c>
 8004aba:	e0b7      	b.n	8004c2c <HAL_GPIO_Init+0x1bc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004abc:	4666      	mov	r6, ip
 8004abe:	4096      	lsls	r6, r2
 8004ac0:	43f5      	mvns	r5, r6
 8004ac2:	9500      	str	r5, [sp, #0]
      temp = GPIOx->MODER;
 8004ac4:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ac6:	9d00      	ldr	r5, [sp, #0]
 8004ac8:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004aca:	4335      	orrs	r5, r6
      GPIOx->MODER = temp;
 8004acc:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004ace:	25c0      	movs	r5, #192	; 0xc0
 8004ad0:	02ad      	lsls	r5, r5, #10
 8004ad2:	4229      	tst	r1, r5
 8004ad4:	d055      	beq.n	8004b82 <HAL_GPIO_Init+0x112>
        temp = EXTI->EXTICR[position >> 2u];
 8004ad6:	4e69      	ldr	r6, [pc, #420]	; (8004c7c <HAL_GPIO_Init+0x20c>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004ad8:	2703      	movs	r7, #3
 8004ada:	46b4      	mov	ip, r6
        temp = EXTI->EXTICR[position >> 2u];
 8004adc:	089d      	lsrs	r5, r3, #2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004ade:	401f      	ands	r7, r3
 8004ae0:	00ff      	lsls	r7, r7, #3
 8004ae2:	00ad      	lsls	r5, r5, #2
 8004ae4:	4465      	add	r5, ip
 8004ae6:	46bc      	mov	ip, r7
        temp = EXTI->EXTICR[position >> 2u];
 8004ae8:	6e2e      	ldr	r6, [r5, #96]	; 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004aea:	270f      	movs	r7, #15
        temp = EXTI->EXTICR[position >> 2u];
 8004aec:	46b1      	mov	r9, r6
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004aee:	4666      	mov	r6, ip
 8004af0:	40b7      	lsls	r7, r6
 8004af2:	003e      	movs	r6, r7
 8004af4:	464f      	mov	r7, r9
 8004af6:	43b7      	bics	r7, r6
 8004af8:	46b9      	mov	r9, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004afa:	27a0      	movs	r7, #160	; 0xa0
 8004afc:	05ff      	lsls	r7, r7, #23
 8004afe:	42b8      	cmp	r0, r7
 8004b00:	d012      	beq.n	8004b28 <HAL_GPIO_Init+0xb8>
 8004b02:	4f5f      	ldr	r7, [pc, #380]	; (8004c80 <HAL_GPIO_Init+0x210>)
 8004b04:	42b8      	cmp	r0, r7
 8004b06:	d100      	bne.n	8004b0a <HAL_GPIO_Init+0x9a>
 8004b08:	e0a8      	b.n	8004c5c <HAL_GPIO_Init+0x1ec>
 8004b0a:	4f5e      	ldr	r7, [pc, #376]	; (8004c84 <HAL_GPIO_Init+0x214>)
 8004b0c:	42b8      	cmp	r0, r7
 8004b0e:	d100      	bne.n	8004b12 <HAL_GPIO_Init+0xa2>
 8004b10:	e0ac      	b.n	8004c6c <HAL_GPIO_Init+0x1fc>
 8004b12:	4f5d      	ldr	r7, [pc, #372]	; (8004c88 <HAL_GPIO_Init+0x218>)
 8004b14:	42b8      	cmp	r0, r7
 8004b16:	d100      	bne.n	8004b1a <HAL_GPIO_Init+0xaa>
 8004b18:	e099      	b.n	8004c4e <HAL_GPIO_Init+0x1de>
 8004b1a:	4666      	mov	r6, ip
 8004b1c:	2705      	movs	r7, #5
 8004b1e:	40b7      	lsls	r7, r6
 8004b20:	003e      	movs	r6, r7
 8004b22:	464f      	mov	r7, r9
 8004b24:	4337      	orrs	r7, r6
 8004b26:	46b9      	mov	r9, r7
        EXTI->EXTICR[position >> 2u] = temp;
 8004b28:	464e      	mov	r6, r9
 8004b2a:	662e      	str	r6, [r5, #96]	; 0x60
        temp &= ~(iocurrent);
 8004b2c:	4656      	mov	r6, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004b2e:	2780      	movs	r7, #128	; 0x80
        temp = EXTI->RTSR1;
 8004b30:	465d      	mov	r5, fp
        temp &= ~(iocurrent);
 8004b32:	43f6      	mvns	r6, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004b34:	037f      	lsls	r7, r7, #13
        temp &= ~(iocurrent);
 8004b36:	46b0      	mov	r8, r6
        temp = EXTI->RTSR1;
 8004b38:	682d      	ldr	r5, [r5, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004b3a:	4239      	tst	r1, r7
 8004b3c:	d000      	beq.n	8004b40 <HAL_GPIO_Init+0xd0>
 8004b3e:	e083      	b.n	8004c48 <HAL_GPIO_Init+0x1d8>
        temp &= ~(iocurrent);
 8004b40:	4035      	ands	r5, r6
        EXTI->RTSR1 = temp;
 8004b42:	465f      	mov	r7, fp
 8004b44:	603d      	str	r5, [r7, #0]
        temp = EXTI->FTSR1;
 8004b46:	687d      	ldr	r5, [r7, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004b48:	2780      	movs	r7, #128	; 0x80
 8004b4a:	03bf      	lsls	r7, r7, #14
 8004b4c:	4239      	tst	r1, r7
 8004b4e:	d000      	beq.n	8004b52 <HAL_GPIO_Init+0xe2>
 8004b50:	e077      	b.n	8004c42 <HAL_GPIO_Init+0x1d2>
        temp &= ~(iocurrent);
 8004b52:	4646      	mov	r6, r8
 8004b54:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8004b56:	465f      	mov	r7, fp
 8004b58:	607d      	str	r5, [r7, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004b5a:	2584      	movs	r5, #132	; 0x84
 8004b5c:	597d      	ldr	r5, [r7, r5]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004b5e:	038e      	lsls	r6, r1, #14
 8004b60:	d46c      	bmi.n	8004c3c <HAL_GPIO_Init+0x1cc>
        temp &= ~(iocurrent);
 8004b62:	4646      	mov	r6, r8
 8004b64:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8004b66:	2784      	movs	r7, #132	; 0x84
 8004b68:	46bc      	mov	ip, r7
 8004b6a:	465f      	mov	r7, fp
 8004b6c:	4666      	mov	r6, ip
 8004b6e:	51bd      	str	r5, [r7, r6]

        temp = EXTI->IMR1;
 8004b70:	2580      	movs	r5, #128	; 0x80
 8004b72:	597d      	ldr	r5, [r7, r5]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004b74:	03c9      	lsls	r1, r1, #15
 8004b76:	d45e      	bmi.n	8004c36 <HAL_GPIO_Init+0x1c6>
        temp &= ~(iocurrent);
 8004b78:	4646      	mov	r6, r8
 8004b7a:	402e      	ands	r6, r5
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8004b7c:	2580      	movs	r5, #128	; 0x80
 8004b7e:	4659      	mov	r1, fp
 8004b80:	514e      	str	r6, [r1, r5]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b82:	0021      	movs	r1, r4
      }
    }

    position++;
 8004b84:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b86:	40d9      	lsrs	r1, r3
 8004b88:	3202      	adds	r2, #2
 8004b8a:	2900      	cmp	r1, #0
 8004b8c:	d182      	bne.n	8004a94 <HAL_GPIO_Init+0x24>
  }
}
 8004b8e:	b003      	add	sp, #12
 8004b90:	bcf0      	pop	{r4, r5, r6, r7}
 8004b92:	46bb      	mov	fp, r7
 8004b94:	46b2      	mov	sl, r6
 8004b96:	46a9      	mov	r9, r5
 8004b98:	46a0      	mov	r8, r4
 8004b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8004b9c:	6885      	ldr	r5, [r0, #8]
 8004b9e:	46a8      	mov	r8, r5
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004ba0:	2503      	movs	r5, #3
 8004ba2:	4095      	lsls	r5, r2
 8004ba4:	43ef      	mvns	r7, r5
 8004ba6:	9700      	str	r7, [sp, #0]
 8004ba8:	4647      	mov	r7, r8
 8004baa:	43af      	bics	r7, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004bac:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004bae:	46b9      	mov	r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004bb0:	68ef      	ldr	r7, [r5, #12]
 8004bb2:	4097      	lsls	r7, r2
 8004bb4:	46b8      	mov	r8, r7
 8004bb6:	464f      	mov	r7, r9
 8004bb8:	4645      	mov	r5, r8
 8004bba:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 8004bbc:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8004bbe:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004bc0:	002f      	movs	r7, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bc2:	2501      	movs	r5, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004bc4:	43b7      	bics	r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bc6:	090e      	lsrs	r6, r1, #4
 8004bc8:	402e      	ands	r6, r5
 8004bca:	409e      	lsls	r6, r3
 8004bcc:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8004bce:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8004bd0:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004bd2:	9d00      	ldr	r5, [sp, #0]
 8004bd4:	402e      	ands	r6, r5
 8004bd6:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004bd8:	9d01      	ldr	r5, [sp, #4]
 8004bda:	4647      	mov	r7, r8
 8004bdc:	68ae      	ldr	r6, [r5, #8]
 8004bde:	4096      	lsls	r6, r2
 8004be0:	433e      	orrs	r6, r7
        GPIOx->PUPDR = temp;
 8004be2:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004be4:	4667      	mov	r7, ip
 8004be6:	4666      	mov	r6, ip
 8004be8:	4096      	lsls	r6, r2
 8004bea:	2f02      	cmp	r7, #2
 8004bec:	d000      	beq.n	8004bf0 <HAL_GPIO_Init+0x180>
 8004bee:	e769      	b.n	8004ac4 <HAL_GPIO_Init+0x54>
        temp = GPIOx->AFR[position >> 3u];
 8004bf0:	08dd      	lsrs	r5, r3, #3
 8004bf2:	00ad      	lsls	r5, r5, #2
 8004bf4:	46ac      	mov	ip, r5
 8004bf6:	4484      	add	ip, r0
 8004bf8:	4665      	mov	r5, ip
 8004bfa:	6a2d      	ldr	r5, [r5, #32]
 8004bfc:	46a9      	mov	r9, r5
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004bfe:	2507      	movs	r5, #7
 8004c00:	002f      	movs	r7, r5
 8004c02:	401f      	ands	r7, r3
 8004c04:	00bd      	lsls	r5, r7, #2
 8004c06:	270f      	movs	r7, #15
 8004c08:	46a8      	mov	r8, r5
 8004c0a:	40af      	lsls	r7, r5
 8004c0c:	464d      	mov	r5, r9
 8004c0e:	43bd      	bics	r5, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004c10:	4647      	mov	r7, r8
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004c12:	46a9      	mov	r9, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004c14:	9d01      	ldr	r5, [sp, #4]
 8004c16:	692d      	ldr	r5, [r5, #16]
 8004c18:	40bd      	lsls	r5, r7
 8004c1a:	46a8      	mov	r8, r5
 8004c1c:	464d      	mov	r5, r9
 8004c1e:	4647      	mov	r7, r8
 8004c20:	433d      	orrs	r5, r7
 8004c22:	46a9      	mov	r9, r5
        GPIOx->AFR[position >> 3u] = temp;
 8004c24:	4665      	mov	r5, ip
 8004c26:	464f      	mov	r7, r9
 8004c28:	622f      	str	r7, [r5, #32]
 8004c2a:	e74b      	b.n	8004ac4 <HAL_GPIO_Init+0x54>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c2c:	2503      	movs	r5, #3
 8004c2e:	4095      	lsls	r5, r2
 8004c30:	43ed      	mvns	r5, r5
 8004c32:	9500      	str	r5, [sp, #0]
 8004c34:	e7cc      	b.n	8004bd0 <HAL_GPIO_Init+0x160>
          temp |= iocurrent;
 8004c36:	4656      	mov	r6, sl
 8004c38:	432e      	orrs	r6, r5
 8004c3a:	e79f      	b.n	8004b7c <HAL_GPIO_Init+0x10c>
          temp |= iocurrent;
 8004c3c:	4656      	mov	r6, sl
 8004c3e:	4335      	orrs	r5, r6
 8004c40:	e791      	b.n	8004b66 <HAL_GPIO_Init+0xf6>
          temp |= iocurrent;
 8004c42:	4656      	mov	r6, sl
 8004c44:	4335      	orrs	r5, r6
 8004c46:	e786      	b.n	8004b56 <HAL_GPIO_Init+0xe6>
          temp |= iocurrent;
 8004c48:	4656      	mov	r6, sl
 8004c4a:	4335      	orrs	r5, r6
 8004c4c:	e779      	b.n	8004b42 <HAL_GPIO_Init+0xd2>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004c4e:	4667      	mov	r7, ip
 8004c50:	2603      	movs	r6, #3
 8004c52:	40be      	lsls	r6, r7
 8004c54:	464f      	mov	r7, r9
 8004c56:	4337      	orrs	r7, r6
 8004c58:	46b9      	mov	r9, r7
 8004c5a:	e765      	b.n	8004b28 <HAL_GPIO_Init+0xb8>
 8004c5c:	4666      	mov	r6, ip
 8004c5e:	2701      	movs	r7, #1
 8004c60:	40b7      	lsls	r7, r6
 8004c62:	003e      	movs	r6, r7
 8004c64:	464f      	mov	r7, r9
 8004c66:	4337      	orrs	r7, r6
 8004c68:	46b9      	mov	r9, r7
 8004c6a:	e75d      	b.n	8004b28 <HAL_GPIO_Init+0xb8>
 8004c6c:	4667      	mov	r7, ip
 8004c6e:	2602      	movs	r6, #2
 8004c70:	40be      	lsls	r6, r7
 8004c72:	464f      	mov	r7, r9
 8004c74:	4337      	orrs	r7, r6
 8004c76:	46b9      	mov	r9, r7
 8004c78:	e756      	b.n	8004b28 <HAL_GPIO_Init+0xb8>
 8004c7a:	46c0      	nop			; (mov r8, r8)
 8004c7c:	40021800 	.word	0x40021800
 8004c80:	50000400 	.word	0x50000400
 8004c84:	50000800 	.word	0x50000800
 8004c88:	50000c00 	.word	0x50000c00

08004c8c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004c8c:	6900      	ldr	r0, [r0, #16]
 8004c8e:	4008      	ands	r0, r1
 8004c90:	1e43      	subs	r3, r0, #1
 8004c92:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8004c94:	b2c0      	uxtb	r0, r0
}
 8004c96:	4770      	bx	lr

08004c98 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c98:	2a00      	cmp	r2, #0
 8004c9a:	d001      	beq.n	8004ca0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004c9c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004c9e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004ca0:	6281      	str	r1, [r0, #40]	; 0x28
}
 8004ca2:	e7fc      	b.n	8004c9e <HAL_GPIO_WritePin+0x6>

08004ca4 <HAL_GPIO_EXTI_Rising_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8004ca4:	4770      	bx	lr
 8004ca6:	46c0      	nop			; (mov r8, r8)

08004ca8 <HAL_GPIO_EXTI_Falling_Callback>:
 8004ca8:	4770      	bx	lr
 8004caa:	46c0      	nop			; (mov r8, r8)

08004cac <HAL_GPIO_EXTI_IRQHandler>:
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004cac:	4b0b      	ldr	r3, [pc, #44]	; (8004cdc <HAL_GPIO_EXTI_IRQHandler+0x30>)
{
 8004cae:	b510      	push	{r4, lr}
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004cb0:	68da      	ldr	r2, [r3, #12]
{
 8004cb2:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004cb4:	4210      	tst	r0, r2
 8004cb6:	d104      	bne.n	8004cc2 <HAL_GPIO_EXTI_IRQHandler+0x16>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004cb8:	4b08      	ldr	r3, [pc, #32]	; (8004cdc <HAL_GPIO_EXTI_IRQHandler+0x30>)
 8004cba:	691a      	ldr	r2, [r3, #16]
 8004cbc:	4222      	tst	r2, r4
 8004cbe:	d107      	bne.n	8004cd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
}
 8004cc0:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004cc2:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004cc4:	f7ff ffee 	bl	8004ca4 <HAL_GPIO_EXTI_Rising_Callback>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004cc8:	4b04      	ldr	r3, [pc, #16]	; (8004cdc <HAL_GPIO_EXTI_IRQHandler+0x30>)
 8004cca:	691a      	ldr	r2, [r3, #16]
 8004ccc:	4222      	tst	r2, r4
 8004cce:	d0f7      	beq.n	8004cc0 <HAL_GPIO_EXTI_IRQHandler+0x14>
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004cd0:	0020      	movs	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004cd2:	611c      	str	r4, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004cd4:	f7ff ffe8 	bl	8004ca8 <HAL_GPIO_EXTI_Falling_Callback>
}
 8004cd8:	e7f2      	b.n	8004cc0 <HAL_GPIO_EXTI_IRQHandler+0x14>
 8004cda:	46c0      	nop			; (mov r8, r8)
 8004cdc:	40021800 	.word	0x40021800

08004ce0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ce2:	46de      	mov	lr, fp
 8004ce4:	4657      	mov	r7, sl
 8004ce6:	464e      	mov	r6, r9
 8004ce8:	4645      	mov	r5, r8
  uint32_t error_code = 0;
  uint32_t tickstart = Tickstart;
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004cea:	2310      	movs	r3, #16
{
 8004cec:	b5e0      	push	{r5, r6, r7, lr}
 8004cee:	4693      	mov	fp, r2
 8004cf0:	0005      	movs	r5, r0
 8004cf2:	000e      	movs	r6, r1
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cf4:	2420      	movs	r4, #32
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004cf6:	469a      	mov	sl, r3
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cf8:	0021      	movs	r1, r4
 8004cfa:	682b      	ldr	r3, [r5, #0]
 8004cfc:	699a      	ldr	r2, [r3, #24]
 8004cfe:	4011      	ands	r1, r2
 8004d00:	4688      	mov	r8, r1
 8004d02:	4214      	tst	r4, r2
 8004d04:	d000      	beq.n	8004d08 <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
 8004d06:	e09e      	b.n	8004e46 <I2C_WaitOnSTOPFlagUntilTimeout+0x166>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d08:	4652      	mov	r2, sl
 8004d0a:	4650      	mov	r0, sl
  uint32_t itflag   = hi2c->Instance->ISR;
 8004d0c:	6999      	ldr	r1, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004d0e:	2700      	movs	r7, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d10:	400a      	ands	r2, r1
 8004d12:	4208      	tst	r0, r1
 8004d14:	d015      	beq.n	8004d42 <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
  HAL_StatusTypeDef status = HAL_OK;
 8004d16:	2200      	movs	r2, #0
  uint32_t tickstart = Tickstart;
 8004d18:	465f      	mov	r7, fp
  HAL_StatusTypeDef status = HAL_OK;
 8004d1a:	4691      	mov	r9, r2
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d1c:	61d8      	str	r0, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d1e:	1c72      	adds	r2, r6, #1
 8004d20:	d15b      	bne.n	8004dda <I2C_WaitOnSTOPFlagUntilTimeout+0xfa>
 8004d22:	699a      	ldr	r2, [r3, #24]
 8004d24:	4214      	tst	r4, r2
 8004d26:	d000      	beq.n	8004d2a <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
 8004d28:	e08f      	b.n	8004e4a <I2C_WaitOnSTOPFlagUntilTimeout+0x16a>
 8004d2a:	464a      	mov	r2, r9
 8004d2c:	2a00      	cmp	r2, #0
 8004d2e:	d103      	bne.n	8004d38 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
 8004d30:	699a      	ldr	r2, [r3, #24]
 8004d32:	4214      	tst	r4, r2
 8004d34:	d0fc      	beq.n	8004d30 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d36:	61dc      	str	r4, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004d38:	2204      	movs	r2, #4
 8004d3a:	4641      	mov	r1, r8
 8004d3c:	4311      	orrs	r1, r2
 8004d3e:	000a      	movs	r2, r1

    status = HAL_ERROR;
 8004d40:	2701      	movs	r7, #1
  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d42:	2080      	movs	r0, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 8004d44:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d46:	0040      	lsls	r0, r0, #1
 8004d48:	4201      	tst	r1, r0
 8004d4a:	d032      	beq.n	8004db2 <I2C_WaitOnSTOPFlagUntilTimeout+0xd2>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004d4c:	2401      	movs	r4, #1

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d4e:	61d8      	str	r0, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8004d50:	4322      	orrs	r2, r4

    status = HAL_ERROR;
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d52:	0548      	lsls	r0, r1, #21
 8004d54:	d504      	bpl.n	8004d60 <I2C_WaitOnSTOPFlagUntilTimeout+0x80>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004d56:	2008      	movs	r0, #8
 8004d58:	4302      	orrs	r2, r0

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004d5a:	2080      	movs	r0, #128	; 0x80
 8004d5c:	00c0      	lsls	r0, r0, #3
 8004d5e:	61d8      	str	r0, [r3, #28]

    status = HAL_ERROR;
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004d60:	0589      	lsls	r1, r1, #22
 8004d62:	d504      	bpl.n	8004d6e <I2C_WaitOnSTOPFlagUntilTimeout+0x8e>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004d64:	2102      	movs	r1, #2
 8004d66:	430a      	orrs	r2, r1

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d68:	31ff      	adds	r1, #255	; 0xff
 8004d6a:	31ff      	adds	r1, #255	; 0xff
 8004d6c:	61d9      	str	r1, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004d6e:	6999      	ldr	r1, [r3, #24]
 8004d70:	0789      	lsls	r1, r1, #30
 8004d72:	d501      	bpl.n	8004d78 <I2C_WaitOnSTOPFlagUntilTimeout+0x98>
    hi2c->Instance->TXDR = 0x00U;
 8004d74:	2100      	movs	r1, #0
 8004d76:	6299      	str	r1, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d78:	2101      	movs	r1, #1
 8004d7a:	6998      	ldr	r0, [r3, #24]
 8004d7c:	4201      	tst	r1, r0
 8004d7e:	d102      	bne.n	8004d86 <I2C_WaitOnSTOPFlagUntilTimeout+0xa6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004d80:	6998      	ldr	r0, [r3, #24]
 8004d82:	4301      	orrs	r1, r0
 8004d84:	6199      	str	r1, [r3, #24]
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d86:	6859      	ldr	r1, [r3, #4]
 8004d88:	4832      	ldr	r0, [pc, #200]	; (8004e54 <I2C_WaitOnSTOPFlagUntilTimeout+0x174>)
 8004d8a:	4001      	ands	r1, r0
 8004d8c:	6059      	str	r1, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004d8e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004d90:	431a      	orrs	r2, r3
 8004d92:	646a      	str	r2, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004d94:	2341      	movs	r3, #65	; 0x41
 8004d96:	2220      	movs	r2, #32
        hi2c->State = HAL_I2C_STATE_READY;
 8004d98:	54ea      	strb	r2, [r5, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d9a:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 8004d9c:	2001      	movs	r0, #1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d9e:	3222      	adds	r2, #34	; 0x22
 8004da0:	54ab      	strb	r3, [r5, r2]
        __HAL_UNLOCK(hi2c);
 8004da2:	3a02      	subs	r2, #2
 8004da4:	54ab      	strb	r3, [r5, r2]
}
 8004da6:	bcf0      	pop	{r4, r5, r6, r7}
 8004da8:	46bb      	mov	fp, r7
 8004daa:	46b2      	mov	sl, r6
 8004dac:	46a9      	mov	r9, r5
 8004dae:	46a0      	mov	r8, r4
 8004db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004db2:	0548      	lsls	r0, r1, #21
 8004db4:	d4cf      	bmi.n	8004d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x76>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004db6:	0589      	lsls	r1, r1, #22
 8004db8:	d4d4      	bmi.n	8004d64 <I2C_WaitOnSTOPFlagUntilTimeout+0x84>
  if (status != HAL_OK)
 8004dba:	2f00      	cmp	r7, #0
 8004dbc:	d1d7      	bne.n	8004d6e <I2C_WaitOnSTOPFlagUntilTimeout+0x8e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dbe:	f7ff f935 	bl	800402c <HAL_GetTick>
 8004dc2:	465b      	mov	r3, fp
 8004dc4:	1ac0      	subs	r0, r0, r3
 8004dc6:	42b0      	cmp	r0, r6
 8004dc8:	d801      	bhi.n	8004dce <I2C_WaitOnSTOPFlagUntilTimeout+0xee>
 8004dca:	2e00      	cmp	r6, #0
 8004dcc:	d194      	bne.n	8004cf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x18>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004dce:	2220      	movs	r2, #32
 8004dd0:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004dd6:	2341      	movs	r3, #65	; 0x41
 8004dd8:	e7de      	b.n	8004d98 <I2C_WaitOnSTOPFlagUntilTimeout+0xb8>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004dda:	699a      	ldr	r2, [r3, #24]
 8004ddc:	4214      	tst	r4, r2
 8004dde:	d134      	bne.n	8004e4a <I2C_WaitOnSTOPFlagUntilTimeout+0x16a>
 8004de0:	464a      	mov	r2, r9
 8004de2:	2a00      	cmp	r2, #0
 8004de4:	d1a8      	bne.n	8004d38 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004de6:	f7ff f921 	bl	800402c <HAL_GetTick>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004dea:	682b      	ldr	r3, [r5, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004dec:	1bc0      	subs	r0, r0, r7
 8004dee:	4286      	cmp	r6, r0
 8004df0:	d301      	bcc.n	8004df6 <I2C_WaitOnSTOPFlagUntilTimeout+0x116>
 8004df2:	2e00      	cmp	r6, #0
 8004df4:	d193      	bne.n	8004d1e <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
          tmp2 = hi2c->Mode;
 8004df6:	2242      	movs	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004df8:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8004dfa:	5caa      	ldrb	r2, [r5, r2]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004dfc:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 8004dfe:	b2d2      	uxtb	r2, r2
 8004e00:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e02:	2280      	movs	r2, #128	; 0x80
 8004e04:	0212      	lsls	r2, r2, #8
 8004e06:	4211      	tst	r1, r2
 8004e08:	d003      	beq.n	8004e12 <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e0a:	2180      	movs	r1, #128	; 0x80
 8004e0c:	01c9      	lsls	r1, r1, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e0e:	4208      	tst	r0, r1
 8004e10:	d00e      	beq.n	8004e30 <I2C_WaitOnSTOPFlagUntilTimeout+0x150>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e12:	699a      	ldr	r2, [r3, #24]
 8004e14:	4214      	tst	r4, r2
 8004e16:	d000      	beq.n	8004e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x13a>
 8004e18:	e781      	b.n	8004d1e <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e1a:	f7ff f907 	bl	800402c <HAL_GetTick>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e1e:	682b      	ldr	r3, [r5, #0]
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e20:	1bc0      	subs	r0, r0, r7
 8004e22:	2819      	cmp	r0, #25
 8004e24:	d9f5      	bls.n	8004e12 <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004e26:	2220      	movs	r2, #32
 8004e28:	4690      	mov	r8, r2
              status = HAL_ERROR;
 8004e2a:	3a1f      	subs	r2, #31
 8004e2c:	4691      	mov	r9, r2
 8004e2e:	e776      	b.n	8004d1e <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
              (tmp1 != I2C_CR2_STOP) && \
 8004e30:	4662      	mov	r2, ip
 8004e32:	2a20      	cmp	r2, #32
 8004e34:	d0ed      	beq.n	8004e12 <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004e36:	685a      	ldr	r2, [r3, #4]
 8004e38:	4311      	orrs	r1, r2
 8004e3a:	6059      	str	r1, [r3, #4]
            tickstart = HAL_GetTick();
 8004e3c:	f7ff f8f6 	bl	800402c <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e40:	682b      	ldr	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8004e42:	0007      	movs	r7, r0
 8004e44:	e7e5      	b.n	8004e12 <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
  return HAL_OK;
 8004e46:	2000      	movs	r0, #0
 8004e48:	e7ad      	b.n	8004da6 <I2C_WaitOnSTOPFlagUntilTimeout+0xc6>
    if (status == HAL_OK)
 8004e4a:	464a      	mov	r2, r9
 8004e4c:	2a00      	cmp	r2, #0
 8004e4e:	d100      	bne.n	8004e52 <I2C_WaitOnSTOPFlagUntilTimeout+0x172>
 8004e50:	e771      	b.n	8004d36 <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
 8004e52:	e771      	b.n	8004d38 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
 8004e54:	fe00e800 	.word	0xfe00e800

08004e58 <HAL_I2C_Init>:
{
 8004e58:	b510      	push	{r4, lr}
 8004e5a:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8004e5c:	d04d      	beq.n	8004efa <HAL_I2C_Init+0xa2>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e5e:	2341      	movs	r3, #65	; 0x41
 8004e60:	5cc3      	ldrb	r3, [r0, r3]
 8004e62:	b2da      	uxtb	r2, r3
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d043      	beq.n	8004ef0 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e68:	2341      	movs	r3, #65	; 0x41
 8004e6a:	2224      	movs	r2, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8004e6c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e6e:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8004e70:	6823      	ldr	r3, [r4, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	438a      	bics	r2, r1
 8004e76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004e78:	6861      	ldr	r1, [r4, #4]
 8004e7a:	4a21      	ldr	r2, [pc, #132]	; (8004f00 <HAL_I2C_Init+0xa8>)
 8004e7c:	400a      	ands	r2, r1
 8004e7e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004e80:	689a      	ldr	r2, [r3, #8]
 8004e82:	4920      	ldr	r1, [pc, #128]	; (8004f04 <HAL_I2C_Init+0xac>)
 8004e84:	400a      	ands	r2, r1
 8004e86:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e88:	68e2      	ldr	r2, [r4, #12]
 8004e8a:	2a01      	cmp	r2, #1
 8004e8c:	d02a      	beq.n	8004ee4 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004e8e:	2184      	movs	r1, #132	; 0x84
 8004e90:	68a0      	ldr	r0, [r4, #8]
 8004e92:	0209      	lsls	r1, r1, #8
 8004e94:	4301      	orrs	r1, r0
 8004e96:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e98:	2a02      	cmp	r2, #2
 8004e9a:	d102      	bne.n	8004ea2 <HAL_I2C_Init+0x4a>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004e9c:	2280      	movs	r2, #128	; 0x80
 8004e9e:	0112      	lsls	r2, r2, #4
 8004ea0:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004ea2:	6859      	ldr	r1, [r3, #4]
 8004ea4:	4a18      	ldr	r2, [pc, #96]	; (8004f08 <HAL_I2C_Init+0xb0>)
  return HAL_OK;
 8004ea6:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004eac:	68da      	ldr	r2, [r3, #12]
 8004eae:	4915      	ldr	r1, [pc, #84]	; (8004f04 <HAL_I2C_Init+0xac>)
 8004eb0:	400a      	ands	r2, r1
 8004eb2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004eb4:	6961      	ldr	r1, [r4, #20]
 8004eb6:	6922      	ldr	r2, [r4, #16]
 8004eb8:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004eba:	69a1      	ldr	r1, [r4, #24]
 8004ebc:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004ec2:	6a21      	ldr	r1, [r4, #32]
 8004ec4:	69e2      	ldr	r2, [r4, #28]
 8004ec6:	430a      	orrs	r2, r1
  __HAL_I2C_ENABLE(hi2c);
 8004ec8:	2101      	movs	r1, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004eca:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ed2:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8004ed4:	2241      	movs	r2, #65	; 0x41
 8004ed6:	311f      	adds	r1, #31
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ed8:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004eda:	54a1      	strb	r1, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004edc:	3201      	adds	r2, #1
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ede:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ee0:	54a3      	strb	r3, [r4, r2]
}
 8004ee2:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004ee4:	2280      	movs	r2, #128	; 0x80
 8004ee6:	68a1      	ldr	r1, [r4, #8]
 8004ee8:	0212      	lsls	r2, r2, #8
 8004eea:	430a      	orrs	r2, r1
 8004eec:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004eee:	e7d8      	b.n	8004ea2 <HAL_I2C_Init+0x4a>
    hi2c->Lock = HAL_UNLOCKED;
 8004ef0:	3340      	adds	r3, #64	; 0x40
 8004ef2:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8004ef4:	f7fe fe94 	bl	8003c20 <HAL_I2C_MspInit>
 8004ef8:	e7b6      	b.n	8004e68 <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 8004efa:	2001      	movs	r0, #1
 8004efc:	e7f1      	b.n	8004ee2 <HAL_I2C_Init+0x8a>
 8004efe:	46c0      	nop			; (mov r8, r8)
 8004f00:	f0ffffff 	.word	0xf0ffffff
 8004f04:	ffff7fff 	.word	0xffff7fff
 8004f08:	02008000 	.word	0x02008000

08004f0c <HAL_I2C_Master_Transmit>:
{
 8004f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f0e:	4645      	mov	r5, r8
 8004f10:	46de      	mov	lr, fp
 8004f12:	4657      	mov	r7, sl
 8004f14:	464e      	mov	r6, r9
 8004f16:	b5e0      	push	{r5, r6, r7, lr}
 8004f18:	b083      	sub	sp, #12
 8004f1a:	001f      	movs	r7, r3
 8004f1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f1e:	0005      	movs	r5, r0
 8004f20:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f22:	2341      	movs	r3, #65	; 0x41
 8004f24:	5cc3      	ldrb	r3, [r0, r3]
{
 8004f26:	000e      	movs	r6, r1
 8004f28:	4690      	mov	r8, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f2a:	2b20      	cmp	r3, #32
 8004f2c:	d000      	beq.n	8004f30 <HAL_I2C_Master_Transmit+0x24>
 8004f2e:	e099      	b.n	8005064 <HAL_I2C_Master_Transmit+0x158>
    __HAL_LOCK(hi2c);
 8004f30:	3320      	adds	r3, #32
 8004f32:	5cc2      	ldrb	r2, [r0, r3]
 8004f34:	2a01      	cmp	r2, #1
 8004f36:	d100      	bne.n	8004f3a <HAL_I2C_Master_Transmit+0x2e>
 8004f38:	e094      	b.n	8005064 <HAL_I2C_Master_Transmit+0x158>
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8004f3e:	f7ff f875 	bl	800402c <HAL_GetTick>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f42:	2480      	movs	r4, #128	; 0x80
 8004f44:	46b1      	mov	r9, r6
 8004f46:	0224      	lsls	r4, r4, #8
 8004f48:	0006      	movs	r6, r0
 8004f4a:	e005      	b.n	8004f58 <HAL_I2C_Master_Transmit+0x4c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f4c:	f7ff f86e 	bl	800402c <HAL_GetTick>
 8004f50:	1b80      	subs	r0, r0, r6
 8004f52:	2819      	cmp	r0, #25
 8004f54:	d900      	bls.n	8004f58 <HAL_I2C_Master_Transmit+0x4c>
 8004f56:	e08d      	b.n	8005074 <HAL_I2C_Master_Transmit+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f58:	6828      	ldr	r0, [r5, #0]
 8004f5a:	6983      	ldr	r3, [r0, #24]
 8004f5c:	001a      	movs	r2, r3
 8004f5e:	4022      	ands	r2, r4
 8004f60:	4223      	tst	r3, r4
 8004f62:	d1f3      	bne.n	8004f4c <HAL_I2C_Master_Transmit+0x40>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f64:	2341      	movs	r3, #65	; 0x41
 8004f66:	2121      	movs	r1, #33	; 0x21
 8004f68:	54e9      	strb	r1, [r5, r3]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	3911      	subs	r1, #17
 8004f6e:	54e9      	strb	r1, [r5, r3]
    hi2c->pBuffPtr  = pData;
 8004f70:	4643      	mov	r3, r8
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f72:	646a      	str	r2, [r5, #68]	; 0x44
    hi2c->XferCount = Size;
 8004f74:	856f      	strh	r7, [r5, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 8004f76:	626b      	str	r3, [r5, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f78:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f7a:	46b2      	mov	sl, r6
    hi2c->XferISR   = NULL;
 8004f7c:	636a      	str	r2, [r5, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f7e:	464e      	mov	r6, r9
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f80:	2bff      	cmp	r3, #255	; 0xff
 8004f82:	d900      	bls.n	8004f86 <HAL_I2C_Master_Transmit+0x7a>
 8004f84:	e083      	b.n	800508e <HAL_I2C_Master_Transmit+0x182>
      hi2c->XferSize = hi2c->XferCount;
 8004f86:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f88:	4cac      	ldr	r4, [pc, #688]	; (800523c <HAL_I2C_Master_Transmit+0x330>)
 8004f8a:	6841      	ldr	r1, [r0, #4]
      hi2c->XferSize = hi2c->XferCount;
 8004f8c:	b29b      	uxth	r3, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f8e:	05b2      	lsls	r2, r6, #22
      hi2c->XferSize = hi2c->XferCount;
 8004f90:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f92:	9201      	str	r2, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f94:	4021      	ands	r1, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f96:	0d92      	lsrs	r2, r2, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f98:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f9a:	430a      	orrs	r2, r1
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f9c:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	4aa7      	ldr	r2, [pc, #668]	; (8005240 <HAL_I2C_Master_Transmit+0x334>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	6043      	str	r3, [r0, #4]
    while (hi2c->XferCount > 0U)
 8004fa6:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004fa8:	2420      	movs	r4, #32
 8004faa:	465e      	mov	r6, fp
    while (hi2c->XferCount > 0U)
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d100      	bne.n	8004fb2 <HAL_I2C_Master_Transmit+0xa6>
 8004fb0:	e0f2      	b.n	8005198 <HAL_I2C_Master_Transmit+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	46a8      	mov	r8, r5
 8004fb6:	469b      	mov	fp, r3
 8004fb8:	465d      	mov	r5, fp
 8004fba:	465a      	mov	r2, fp
 8004fbc:	6983      	ldr	r3, [r0, #24]
 8004fbe:	401d      	ands	r5, r3
 8004fc0:	421a      	tst	r2, r3
 8004fc2:	d000      	beq.n	8004fc6 <HAL_I2C_Master_Transmit+0xba>
 8004fc4:	e0cf      	b.n	8005166 <HAL_I2C_Master_Transmit+0x25a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004fc6:	2210      	movs	r2, #16
 8004fc8:	0013      	movs	r3, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8004fca:	6981      	ldr	r1, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004fcc:	2700      	movs	r7, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004fce:	400b      	ands	r3, r1
 8004fd0:	420a      	tst	r2, r1
 8004fd2:	d013      	beq.n	8004ffc <HAL_I2C_Master_Transmit+0xf0>
  HAL_StatusTypeDef status = HAL_OK;
 8004fd4:	2300      	movs	r3, #0
  uint32_t tickstart = Tickstart;
 8004fd6:	4657      	mov	r7, sl
  HAL_StatusTypeDef status = HAL_OK;
 8004fd8:	4699      	mov	r9, r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fda:	61c2      	str	r2, [r0, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004fdc:	1c73      	adds	r3, r6, #1
 8004fde:	d167      	bne.n	80050b0 <HAL_I2C_Master_Transmit+0x1a4>
 8004fe0:	6983      	ldr	r3, [r0, #24]
 8004fe2:	421c      	tst	r4, r3
 8004fe4:	d000      	beq.n	8004fe8 <HAL_I2C_Master_Transmit+0xdc>
 8004fe6:	e110      	b.n	800520a <HAL_I2C_Master_Transmit+0x2fe>
 8004fe8:	464b      	mov	r3, r9
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d103      	bne.n	8004ff6 <HAL_I2C_Master_Transmit+0xea>
 8004fee:	6983      	ldr	r3, [r0, #24]
 8004ff0:	421c      	tst	r4, r3
 8004ff2:	d0fc      	beq.n	8004fee <HAL_I2C_Master_Transmit+0xe2>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ff4:	61c4      	str	r4, [r0, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8004ff6:	2304      	movs	r3, #4
    status = HAL_ERROR;
 8004ff8:	2701      	movs	r7, #1
    error_code |= HAL_I2C_ERROR_AF;
 8004ffa:	432b      	orrs	r3, r5
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004ffc:	2180      	movs	r1, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 8004ffe:	6982      	ldr	r2, [r0, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005000:	0049      	lsls	r1, r1, #1
 8005002:	420a      	tst	r2, r1
 8005004:	d050      	beq.n	80050a8 <HAL_I2C_Master_Transmit+0x19c>
    error_code |= HAL_I2C_ERROR_BERR;
 8005006:	2401      	movs	r4, #1
 8005008:	4645      	mov	r5, r8
 800500a:	4323      	orrs	r3, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800500c:	61c1      	str	r1, [r0, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800500e:	0551      	lsls	r1, r2, #21
 8005010:	d504      	bpl.n	800501c <HAL_I2C_Master_Transmit+0x110>
    error_code |= HAL_I2C_ERROR_OVR;
 8005012:	2108      	movs	r1, #8
 8005014:	430b      	orrs	r3, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005016:	2180      	movs	r1, #128	; 0x80
 8005018:	00c9      	lsls	r1, r1, #3
 800501a:	61c1      	str	r1, [r0, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800501c:	0592      	lsls	r2, r2, #22
 800501e:	d504      	bpl.n	800502a <HAL_I2C_Master_Transmit+0x11e>
    error_code |= HAL_I2C_ERROR_ARLO;
 8005020:	2202      	movs	r2, #2
 8005022:	4313      	orrs	r3, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005024:	32ff      	adds	r2, #255	; 0xff
 8005026:	32ff      	adds	r2, #255	; 0xff
 8005028:	61c2      	str	r2, [r0, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800502a:	6982      	ldr	r2, [r0, #24]
 800502c:	0792      	lsls	r2, r2, #30
 800502e:	d501      	bpl.n	8005034 <HAL_I2C_Master_Transmit+0x128>
    hi2c->Instance->TXDR = 0x00U;
 8005030:	2200      	movs	r2, #0
 8005032:	6282      	str	r2, [r0, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005034:	2201      	movs	r2, #1
 8005036:	6981      	ldr	r1, [r0, #24]
 8005038:	420a      	tst	r2, r1
 800503a:	d102      	bne.n	8005042 <HAL_I2C_Master_Transmit+0x136>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800503c:	6981      	ldr	r1, [r0, #24]
 800503e:	430a      	orrs	r2, r1
 8005040:	6182      	str	r2, [r0, #24]
    I2C_RESET_CR2(hi2c);
 8005042:	6842      	ldr	r2, [r0, #4]
 8005044:	497f      	ldr	r1, [pc, #508]	; (8005244 <HAL_I2C_Master_Transmit+0x338>)
 8005046:	400a      	ands	r2, r1
 8005048:	6042      	str	r2, [r0, #4]
    hi2c->ErrorCode |= error_code;
 800504a:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 800504c:	4313      	orrs	r3, r2
 800504e:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005050:	2220      	movs	r2, #32
 8005052:	2341      	movs	r3, #65	; 0x41
 8005054:	54ea      	strb	r2, [r5, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005056:	2300      	movs	r3, #0
 8005058:	3222      	adds	r2, #34	; 0x22
 800505a:	54ab      	strb	r3, [r5, r2]
    __HAL_UNLOCK(hi2c);
 800505c:	3a02      	subs	r2, #2
 800505e:	54ab      	strb	r3, [r5, r2]
        return HAL_ERROR;
 8005060:	2001      	movs	r0, #1
 8005062:	e000      	b.n	8005066 <HAL_I2C_Master_Transmit+0x15a>
    return HAL_BUSY;
 8005064:	2002      	movs	r0, #2
}
 8005066:	b003      	add	sp, #12
 8005068:	bcf0      	pop	{r4, r5, r6, r7}
 800506a:	46bb      	mov	fp, r7
 800506c:	46b2      	mov	sl, r6
 800506e:	46a9      	mov	r9, r5
 8005070:	46a0      	mov	r8, r4
 8005072:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005074:	2220      	movs	r2, #32
 8005076:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        return HAL_ERROR;
 8005078:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800507a:	4313      	orrs	r3, r2
 800507c:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800507e:	2341      	movs	r3, #65	; 0x41
    hi2c->State = HAL_I2C_STATE_READY;
 8005080:	54ea      	strb	r2, [r5, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005082:	2300      	movs	r3, #0
 8005084:	3222      	adds	r2, #34	; 0x22
 8005086:	54ab      	strb	r3, [r5, r2]
    __HAL_UNLOCK(hi2c);
 8005088:	3a02      	subs	r2, #2
 800508a:	54ab      	strb	r3, [r5, r2]
  return status;
 800508c:	e7eb      	b.n	8005066 <HAL_I2C_Master_Transmit+0x15a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800508e:	23ff      	movs	r3, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 8005090:	6842      	ldr	r2, [r0, #4]
 8005092:	496a      	ldr	r1, [pc, #424]	; (800523c <HAL_I2C_Master_Transmit+0x330>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005094:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005096:	05b3      	lsls	r3, r6, #22
 8005098:	9301      	str	r3, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 800509a:	400a      	ands	r2, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800509c:	0d9b      	lsrs	r3, r3, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 800509e:	431a      	orrs	r2, r3
 80050a0:	4b69      	ldr	r3, [pc, #420]	; (8005248 <HAL_I2C_Master_Transmit+0x33c>)
 80050a2:	4313      	orrs	r3, r2
 80050a4:	6043      	str	r3, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80050a6:	e77e      	b.n	8004fa6 <HAL_I2C_Master_Transmit+0x9a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80050a8:	0551      	lsls	r1, r2, #21
 80050aa:	d512      	bpl.n	80050d2 <HAL_I2C_Master_Transmit+0x1c6>
 80050ac:	4645      	mov	r5, r8
 80050ae:	e7b0      	b.n	8005012 <HAL_I2C_Master_Transmit+0x106>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050b0:	6983      	ldr	r3, [r0, #24]
 80050b2:	421c      	tst	r4, r3
 80050b4:	d000      	beq.n	80050b8 <HAL_I2C_Master_Transmit+0x1ac>
 80050b6:	e0a8      	b.n	800520a <HAL_I2C_Master_Transmit+0x2fe>
 80050b8:	464b      	mov	r3, r9
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d19b      	bne.n	8004ff6 <HAL_I2C_Master_Transmit+0xea>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80050be:	f7fe ffb5 	bl	800402c <HAL_GetTick>
 80050c2:	1bc0      	subs	r0, r0, r7
 80050c4:	4286      	cmp	r6, r0
 80050c6:	d319      	bcc.n	80050fc <HAL_I2C_Master_Transmit+0x1f0>
 80050c8:	2e00      	cmp	r6, #0
 80050ca:	d017      	beq.n	80050fc <HAL_I2C_Master_Transmit+0x1f0>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050cc:	4643      	mov	r3, r8
 80050ce:	6818      	ldr	r0, [r3, #0]
 80050d0:	e784      	b.n	8004fdc <HAL_I2C_Master_Transmit+0xd0>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80050d2:	0592      	lsls	r2, r2, #22
 80050d4:	d501      	bpl.n	80050da <HAL_I2C_Master_Transmit+0x1ce>
 80050d6:	4645      	mov	r5, r8
 80050d8:	e7a2      	b.n	8005020 <HAL_I2C_Master_Transmit+0x114>
  if (status != HAL_OK)
 80050da:	2f00      	cmp	r7, #0
 80050dc:	d000      	beq.n	80050e0 <HAL_I2C_Master_Transmit+0x1d4>
 80050de:	e099      	b.n	8005214 <HAL_I2C_Master_Transmit+0x308>
    if (Timeout != HAL_MAX_DELAY)
 80050e0:	1c73      	adds	r3, r6, #1
 80050e2:	d100      	bne.n	80050e6 <HAL_I2C_Master_Transmit+0x1da>
 80050e4:	e768      	b.n	8004fb8 <HAL_I2C_Master_Transmit+0xac>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050e6:	f7fe ffa1 	bl	800402c <HAL_GetTick>
 80050ea:	4653      	mov	r3, sl
 80050ec:	4645      	mov	r5, r8
 80050ee:	1ac0      	subs	r0, r0, r3
 80050f0:	4286      	cmp	r6, r0
 80050f2:	d3bf      	bcc.n	8005074 <HAL_I2C_Master_Transmit+0x168>
 80050f4:	2e00      	cmp	r6, #0
 80050f6:	d0bd      	beq.n	8005074 <HAL_I2C_Master_Transmit+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80050f8:	6828      	ldr	r0, [r5, #0]
 80050fa:	e75a      	b.n	8004fb2 <HAL_I2C_Master_Transmit+0xa6>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80050fc:	4643      	mov	r3, r8
          tmp2 = hi2c->Mode;
 80050fe:	2242      	movs	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005100:	6818      	ldr	r0, [r3, #0]
 8005102:	6841      	ldr	r1, [r0, #4]
          tmp2 = hi2c->Mode;
 8005104:	5c9b      	ldrb	r3, [r3, r2]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005106:	6982      	ldr	r2, [r0, #24]
          tmp2 = hi2c->Mode;
 8005108:	b2db      	uxtb	r3, r3
 800510a:	469c      	mov	ip, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800510c:	2380      	movs	r3, #128	; 0x80
 800510e:	021b      	lsls	r3, r3, #8
 8005110:	421a      	tst	r2, r3
 8005112:	d01e      	beq.n	8005152 <HAL_I2C_Master_Transmit+0x246>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005114:	2280      	movs	r2, #128	; 0x80
 8005116:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005118:	4211      	tst	r1, r2
 800511a:	d11a      	bne.n	8005152 <HAL_I2C_Master_Transmit+0x246>
              (tmp1 != I2C_CR2_STOP) && \
 800511c:	4663      	mov	r3, ip
 800511e:	2b20      	cmp	r3, #32
 8005120:	d017      	beq.n	8005152 <HAL_I2C_Master_Transmit+0x246>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005122:	6843      	ldr	r3, [r0, #4]
 8005124:	431a      	orrs	r2, r3
 8005126:	6042      	str	r2, [r0, #4]
            tickstart = HAL_GetTick();
 8005128:	f7fe ff80 	bl	800402c <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800512c:	4643      	mov	r3, r8
            tickstart = HAL_GetTick();
 800512e:	0007      	movs	r7, r0
 8005130:	46a8      	mov	r8, r5
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005132:	6818      	ldr	r0, [r3, #0]
 8005134:	001d      	movs	r5, r3
 8005136:	e005      	b.n	8005144 <HAL_I2C_Master_Transmit+0x238>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005138:	f7fe ff78 	bl	800402c <HAL_GetTick>
 800513c:	1bc0      	subs	r0, r0, r7
 800513e:	2819      	cmp	r0, #25
 8005140:	d80b      	bhi.n	800515a <HAL_I2C_Master_Transmit+0x24e>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005142:	6828      	ldr	r0, [r5, #0]
 8005144:	6983      	ldr	r3, [r0, #24]
 8005146:	421c      	tst	r4, r3
 8005148:	d0f6      	beq.n	8005138 <HAL_I2C_Master_Transmit+0x22c>
 800514a:	002b      	movs	r3, r5
 800514c:	4645      	mov	r5, r8
 800514e:	4698      	mov	r8, r3
 8005150:	e744      	b.n	8004fdc <HAL_I2C_Master_Transmit+0xd0>
 8005152:	4643      	mov	r3, r8
 8005154:	46a8      	mov	r8, r5
 8005156:	001d      	movs	r5, r3
 8005158:	e7f4      	b.n	8005144 <HAL_I2C_Master_Transmit+0x238>
              status = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800515c:	46a8      	mov	r8, r5
 800515e:	6828      	ldr	r0, [r5, #0]
              status = HAL_ERROR;
 8005160:	4699      	mov	r9, r3
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8005162:	2520      	movs	r5, #32
 8005164:	e73a      	b.n	8004fdc <HAL_I2C_Master_Transmit+0xd0>
 8005166:	4645      	mov	r5, r8
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005168:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800516a:	781a      	ldrb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800516c:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800516e:	6282      	str	r2, [r0, #40]	; 0x28
      hi2c->pBuffPtr++;
 8005170:	626b      	str	r3, [r5, #36]	; 0x24
      hi2c->XferCount--;
 8005172:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8005174:	3b01      	subs	r3, #1
 8005176:	b29b      	uxth	r3, r3
 8005178:	856b      	strh	r3, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 800517a:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800517c:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 800517e:	3b01      	subs	r3, #1
 8005180:	b29b      	uxth	r3, r3
 8005182:	852b      	strh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005184:	2a00      	cmp	r2, #0
 8005186:	d002      	beq.n	800518e <HAL_I2C_Master_Transmit+0x282>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005188:	2780      	movs	r7, #128	; 0x80
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800518a:	2b00      	cmp	r3, #0
 800518c:	d028      	beq.n	80051e0 <HAL_I2C_Master_Transmit+0x2d4>
    while (hi2c->XferCount > 0U)
 800518e:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8005190:	2b00      	cmp	r3, #0
 8005192:	d000      	beq.n	8005196 <HAL_I2C_Master_Transmit+0x28a>
 8005194:	e70d      	b.n	8004fb2 <HAL_I2C_Master_Transmit+0xa6>
 8005196:	46b3      	mov	fp, r6
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005198:	4652      	mov	r2, sl
 800519a:	4659      	mov	r1, fp
 800519c:	0028      	movs	r0, r5
 800519e:	f7ff fd9f 	bl	8004ce0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80051a2:	2800      	cmp	r0, #0
 80051a4:	d000      	beq.n	80051a8 <HAL_I2C_Master_Transmit+0x29c>
 80051a6:	e75b      	b.n	8005060 <HAL_I2C_Master_Transmit+0x154>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051a8:	2120      	movs	r1, #32
 80051aa:	682b      	ldr	r3, [r5, #0]
    I2C_RESET_CR2(hi2c);
 80051ac:	4c25      	ldr	r4, [pc, #148]	; (8005244 <HAL_I2C_Master_Transmit+0x338>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051ae:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	4022      	ands	r2, r4
 80051b4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80051b6:	2341      	movs	r3, #65	; 0x41
 80051b8:	54e9      	strb	r1, [r5, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80051ba:	3301      	adds	r3, #1
 80051bc:	54e8      	strb	r0, [r5, r3]
    __HAL_UNLOCK(hi2c);
 80051be:	3b02      	subs	r3, #2
 80051c0:	54e8      	strb	r0, [r5, r3]
    return HAL_OK;
 80051c2:	e750      	b.n	8005066 <HAL_I2C_Master_Transmit+0x15a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051c4:	6983      	ldr	r3, [r0, #24]
 80051c6:	421f      	tst	r7, r3
 80051c8:	d110      	bne.n	80051ec <HAL_I2C_Master_Transmit+0x2e0>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051ca:	f7fe ff2f 	bl	800402c <HAL_GetTick>
 80051ce:	4653      	mov	r3, sl
 80051d0:	1ac0      	subs	r0, r0, r3
 80051d2:	4286      	cmp	r6, r0
 80051d4:	d200      	bcs.n	80051d8 <HAL_I2C_Master_Transmit+0x2cc>
 80051d6:	e74d      	b.n	8005074 <HAL_I2C_Master_Transmit+0x168>
 80051d8:	2e00      	cmp	r6, #0
 80051da:	d100      	bne.n	80051de <HAL_I2C_Master_Transmit+0x2d2>
 80051dc:	e74a      	b.n	8005074 <HAL_I2C_Master_Transmit+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051de:	6828      	ldr	r0, [r5, #0]
 80051e0:	1c73      	adds	r3, r6, #1
 80051e2:	d1ef      	bne.n	80051c4 <HAL_I2C_Master_Transmit+0x2b8>
 80051e4:	2280      	movs	r2, #128	; 0x80
 80051e6:	6983      	ldr	r3, [r0, #24]
 80051e8:	421a      	tst	r2, r3
 80051ea:	d0fc      	beq.n	80051e6 <HAL_I2C_Master_Transmit+0x2da>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051ec:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 80051ee:	2bff      	cmp	r3, #255	; 0xff
 80051f0:	d912      	bls.n	8005218 <HAL_I2C_Master_Transmit+0x30c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80051f2:	23ff      	movs	r3, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 80051f4:	6842      	ldr	r2, [r0, #4]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80051f6:	852b      	strh	r3, [r5, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 80051f8:	4914      	ldr	r1, [pc, #80]	; (800524c <HAL_I2C_Master_Transmit+0x340>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051fa:	9b01      	ldr	r3, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 80051fc:	400a      	ands	r2, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051fe:	0d9b      	lsrs	r3, r3, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8005200:	4313      	orrs	r3, r2
 8005202:	4a13      	ldr	r2, [pc, #76]	; (8005250 <HAL_I2C_Master_Transmit+0x344>)
 8005204:	4313      	orrs	r3, r2
 8005206:	6043      	str	r3, [r0, #4]
}
 8005208:	e7c1      	b.n	800518e <HAL_I2C_Master_Transmit+0x282>
    if (status == HAL_OK)
 800520a:	464b      	mov	r3, r9
 800520c:	2b00      	cmp	r3, #0
 800520e:	d100      	bne.n	8005212 <HAL_I2C_Master_Transmit+0x306>
 8005210:	e6f0      	b.n	8004ff4 <HAL_I2C_Master_Transmit+0xe8>
 8005212:	e6f0      	b.n	8004ff6 <HAL_I2C_Master_Transmit+0xea>
 8005214:	4645      	mov	r5, r8
 8005216:	e708      	b.n	800502a <HAL_I2C_Master_Transmit+0x11e>
          hi2c->XferSize = hi2c->XferCount;
 8005218:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800521a:	9a01      	ldr	r2, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 800521c:	6841      	ldr	r1, [r0, #4]
 800521e:	4f0b      	ldr	r7, [pc, #44]	; (800524c <HAL_I2C_Master_Transmit+0x340>)
          hi2c->XferSize = hi2c->XferCount;
 8005220:	b29b      	uxth	r3, r3
 8005222:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005224:	0d92      	lsrs	r2, r2, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8005226:	4039      	ands	r1, r7
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005228:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 800522a:	430a      	orrs	r2, r1
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800522c:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 800522e:	4313      	orrs	r3, r2
 8005230:	2280      	movs	r2, #128	; 0x80
 8005232:	0492      	lsls	r2, r2, #18
 8005234:	4313      	orrs	r3, r2
 8005236:	6043      	str	r3, [r0, #4]
}
 8005238:	e7a9      	b.n	800518e <HAL_I2C_Master_Transmit+0x282>
 800523a:	46c0      	nop			; (mov r8, r8)
 800523c:	fc009800 	.word	0xfc009800
 8005240:	02002000 	.word	0x02002000
 8005244:	fe00e800 	.word	0xfe00e800
 8005248:	01ff2000 	.word	0x01ff2000
 800524c:	fc009c00 	.word	0xfc009c00
 8005250:	01ff0000 	.word	0x01ff0000

08005254 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005254:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005256:	2541      	movs	r5, #65	; 0x41
 8005258:	5d43      	ldrb	r3, [r0, r5]
{
 800525a:	000a      	movs	r2, r1
  if (hi2c->State == HAL_I2C_STATE_READY)
 800525c:	b2de      	uxtb	r6, r3
 800525e:	2b20      	cmp	r3, #32
 8005260:	d11b      	bne.n	800529a <HAL_I2CEx_ConfigAnalogFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005262:	2740      	movs	r7, #64	; 0x40
 8005264:	5dc3      	ldrb	r3, [r0, r7]
 8005266:	2b01      	cmp	r3, #1
 8005268:	d017      	beq.n	800529a <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800526a:	2101      	movs	r1, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 800526c:	2324      	movs	r3, #36	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 800526e:	468c      	mov	ip, r1
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005270:	5543      	strb	r3, [r0, r5]
    __HAL_I2C_DISABLE(hi2c);
 8005272:	6803      	ldr	r3, [r0, #0]
 8005274:	681c      	ldr	r4, [r3, #0]
 8005276:	438c      	bics	r4, r1
 8005278:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800527a:	681c      	ldr	r4, [r3, #0]
 800527c:	4908      	ldr	r1, [pc, #32]	; (80052a0 <HAL_I2CEx_ConfigAnalogFilter+0x4c>)
 800527e:	400c      	ands	r4, r1
 8005280:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005282:	6819      	ldr	r1, [r3, #0]
 8005284:	4311      	orrs	r1, r2
 8005286:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005288:	4661      	mov	r1, ip
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	430a      	orrs	r2, r1
 800528e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005290:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8005292:	5546      	strb	r6, [r0, r5]
    __HAL_UNLOCK(hi2c);
 8005294:	55c3      	strb	r3, [r0, r7]

    return HAL_OK;
 8005296:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005298:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800529a:	2002      	movs	r0, #2
 800529c:	e7fc      	b.n	8005298 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 800529e:	46c0      	nop			; (mov r8, r8)
 80052a0:	ffffefff 	.word	0xffffefff

080052a4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80052a4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052a6:	2541      	movs	r5, #65	; 0x41
 80052a8:	5d43      	ldrb	r3, [r0, r5]
 80052aa:	b2de      	uxtb	r6, r3
 80052ac:	2b20      	cmp	r3, #32
 80052ae:	d11a      	bne.n	80052e6 <HAL_I2CEx_ConfigDigitalFilter+0x42>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052b0:	2740      	movs	r7, #64	; 0x40
 80052b2:	5dc3      	ldrb	r3, [r0, r7]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d016      	beq.n	80052e6 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052b8:	2324      	movs	r3, #36	; 0x24
 80052ba:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052bc:	3b23      	subs	r3, #35	; 0x23
 80052be:	469c      	mov	ip, r3
 80052c0:	6804      	ldr	r4, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80052c2:	0209      	lsls	r1, r1, #8
    __HAL_I2C_DISABLE(hi2c);
 80052c4:	6822      	ldr	r2, [r4, #0]
 80052c6:	439a      	bics	r2, r3
 80052c8:	6022      	str	r2, [r4, #0]
    tmpreg = hi2c->Instance->CR1;
 80052ca:	6822      	ldr	r2, [r4, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80052cc:	4b07      	ldr	r3, [pc, #28]	; (80052ec <HAL_I2CEx_ConfigDigitalFilter+0x48>)
 80052ce:	401a      	ands	r2, r3
    tmpreg |= DigitalFilter << 8U;
 80052d0:	4311      	orrs	r1, r2

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;

    __HAL_I2C_ENABLE(hi2c);
 80052d2:	4662      	mov	r2, ip
    hi2c->Instance->CR1 = tmpreg;
 80052d4:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 80052d6:	6823      	ldr	r3, [r4, #0]
 80052d8:	4313      	orrs	r3, r2
 80052da:	6023      	str	r3, [r4, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052dc:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80052de:	5546      	strb	r6, [r0, r5]
    __HAL_UNLOCK(hi2c);
 80052e0:	55c3      	strb	r3, [r0, r7]

    return HAL_OK;
 80052e2:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 80052e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80052e6:	2002      	movs	r0, #2
 80052e8:	e7fc      	b.n	80052e4 <HAL_I2CEx_ConfigDigitalFilter+0x40>
 80052ea:	46c0      	nop			; (mov r8, r8)
 80052ec:	fffff0ff 	.word	0xfffff0ff

080052f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80052f0:	b570      	push	{r4, r5, r6, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80052f2:	4c13      	ldr	r4, [pc, #76]	; (8005340 <HAL_PWREx_ControlVoltageScaling+0x50>)
 80052f4:	4a13      	ldr	r2, [pc, #76]	; (8005344 <HAL_PWREx_ControlVoltageScaling+0x54>)
 80052f6:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80052f8:	2500      	movs	r5, #0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80052fa:	4013      	ands	r3, r2
 80052fc:	4303      	orrs	r3, r0
 80052fe:	6023      	str	r3, [r4, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005300:	2380      	movs	r3, #128	; 0x80
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4298      	cmp	r0, r3
 8005306:	d001      	beq.n	800530c <HAL_PWREx_ControlVoltageScaling+0x1c>
}
 8005308:	0028      	movs	r0, r5
 800530a:	bd70      	pop	{r4, r5, r6, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800530c:	4b0e      	ldr	r3, [pc, #56]	; (8005348 <HAL_PWREx_ControlVoltageScaling+0x58>)
 800530e:	490f      	ldr	r1, [pc, #60]	; (800534c <HAL_PWREx_ControlVoltageScaling+0x5c>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	0058      	lsls	r0, r3, #1
 8005314:	18c0      	adds	r0, r0, r3
 8005316:	0040      	lsls	r0, r0, #1
 8005318:	f7fa ff10 	bl	800013c <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800531c:	2280      	movs	r2, #128	; 0x80
 800531e:	6963      	ldr	r3, [r4, #20]
 8005320:	00d2      	lsls	r2, r2, #3
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005322:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005324:	4213      	tst	r3, r2
 8005326:	d102      	bne.n	800532e <HAL_PWREx_ControlVoltageScaling+0x3e>
 8005328:	e7ee      	b.n	8005308 <HAL_PWREx_ControlVoltageScaling+0x18>
      if (wait_loop_index != 0U)
 800532a:	2800      	cmp	r0, #0
 800532c:	d005      	beq.n	800533a <HAL_PWREx_ControlVoltageScaling+0x4a>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800532e:	6963      	ldr	r3, [r4, #20]
        wait_loop_index--;
 8005330:	3801      	subs	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005332:	4213      	tst	r3, r2
 8005334:	d1f9      	bne.n	800532a <HAL_PWREx_ControlVoltageScaling+0x3a>
  return HAL_OK;
 8005336:	2500      	movs	r5, #0
 8005338:	e7e6      	b.n	8005308 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 800533a:	2503      	movs	r5, #3
 800533c:	e7e4      	b.n	8005308 <HAL_PWREx_ControlVoltageScaling+0x18>
 800533e:	46c0      	nop			; (mov r8, r8)
 8005340:	40007000 	.word	0x40007000
 8005344:	fffff9ff 	.word	0xfffff9ff
 8005348:	20000000 	.word	0x20000000
 800534c:	000f4240 	.word	0x000f4240

08005350 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005352:	46ce      	mov	lr, r9
 8005354:	4647      	mov	r7, r8
 8005356:	b580      	push	{r7, lr}
 8005358:	0004      	movs	r4, r0
 800535a:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800535c:	2800      	cmp	r0, #0
 800535e:	d100      	bne.n	8005362 <HAL_RCC_OscConfig+0x12>
 8005360:	e0f5      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005362:	6803      	ldr	r3, [r0, #0]
 8005364:	07da      	lsls	r2, r3, #31
 8005366:	d531      	bpl.n	80053cc <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005368:	2238      	movs	r2, #56	; 0x38
 800536a:	49c8      	ldr	r1, [pc, #800]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 800536c:	6888      	ldr	r0, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800536e:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005370:	4002      	ands	r2, r0

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005372:	2a10      	cmp	r2, #16
 8005374:	d100      	bne.n	8005378 <HAL_RCC_OscConfig+0x28>
 8005376:	e0f0      	b.n	800555a <HAL_RCC_OscConfig+0x20a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8005378:	2a08      	cmp	r2, #8
 800537a:	d100      	bne.n	800537e <HAL_RCC_OscConfig+0x2e>
 800537c:	e0f1      	b.n	8005562 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800537e:	2280      	movs	r2, #128	; 0x80
 8005380:	6863      	ldr	r3, [r4, #4]
 8005382:	0252      	lsls	r2, r2, #9
 8005384:	4293      	cmp	r3, r2
 8005386:	d100      	bne.n	800538a <HAL_RCC_OscConfig+0x3a>
 8005388:	e0fe      	b.n	8005588 <HAL_RCC_OscConfig+0x238>
 800538a:	21a0      	movs	r1, #160	; 0xa0
 800538c:	02c9      	lsls	r1, r1, #11
 800538e:	428b      	cmp	r3, r1
 8005390:	d100      	bne.n	8005394 <HAL_RCC_OscConfig+0x44>
 8005392:	e1d9      	b.n	8005748 <HAL_RCC_OscConfig+0x3f8>
 8005394:	4dbd      	ldr	r5, [pc, #756]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 8005396:	49be      	ldr	r1, [pc, #760]	; (8005690 <HAL_RCC_OscConfig+0x340>)
 8005398:	682a      	ldr	r2, [r5, #0]
 800539a:	400a      	ands	r2, r1
 800539c:	602a      	str	r2, [r5, #0]
 800539e:	682a      	ldr	r2, [r5, #0]
 80053a0:	49bc      	ldr	r1, [pc, #752]	; (8005694 <HAL_RCC_OscConfig+0x344>)
 80053a2:	400a      	ands	r2, r1
 80053a4:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d000      	beq.n	80053ac <HAL_RCC_OscConfig+0x5c>
 80053aa:	e0f1      	b.n	8005590 <HAL_RCC_OscConfig+0x240>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ac:	f7fe fe3e 	bl	800402c <HAL_GetTick>

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053b0:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80053b2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053b4:	02bf      	lsls	r7, r7, #10
 80053b6:	e005      	b.n	80053c4 <HAL_RCC_OscConfig+0x74>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053b8:	f7fe fe38 	bl	800402c <HAL_GetTick>
 80053bc:	1b80      	subs	r0, r0, r6
 80053be:	2864      	cmp	r0, #100	; 0x64
 80053c0:	d900      	bls.n	80053c4 <HAL_RCC_OscConfig+0x74>
 80053c2:	e139      	b.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053c4:	682b      	ldr	r3, [r5, #0]
 80053c6:	423b      	tst	r3, r7
 80053c8:	d1f6      	bne.n	80053b8 <HAL_RCC_OscConfig+0x68>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053ca:	6823      	ldr	r3, [r4, #0]
 80053cc:	079a      	lsls	r2, r3, #30
 80053ce:	d52c      	bpl.n	800542a <HAL_RCC_OscConfig+0xda>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053d0:	2338      	movs	r3, #56	; 0x38
 80053d2:	4aae      	ldr	r2, [pc, #696]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 80053d4:	6891      	ldr	r1, [r2, #8]
 80053d6:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053d8:	68d1      	ldr	r1, [r2, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80053da:	2b10      	cmp	r3, #16
 80053dc:	d100      	bne.n	80053e0 <HAL_RCC_OscConfig+0x90>
 80053de:	e0e8      	b.n	80055b2 <HAL_RCC_OscConfig+0x262>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d000      	beq.n	80053e6 <HAL_RCC_OscConfig+0x96>
 80053e4:	e0ea      	b.n	80055bc <HAL_RCC_OscConfig+0x26c>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80053e6:	6813      	ldr	r3, [r2, #0]
 80053e8:	055b      	lsls	r3, r3, #21
 80053ea:	d500      	bpl.n	80053ee <HAL_RCC_OscConfig+0x9e>
 80053ec:	e0ab      	b.n	8005546 <HAL_RCC_OscConfig+0x1f6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053ee:	6851      	ldr	r1, [r2, #4]
 80053f0:	6963      	ldr	r3, [r4, #20]
 80053f2:	48a9      	ldr	r0, [pc, #676]	; (8005698 <HAL_RCC_OscConfig+0x348>)
 80053f4:	021b      	lsls	r3, r3, #8
 80053f6:	4001      	ands	r1, r0
 80053f8:	430b      	orrs	r3, r1
 80053fa:	6053      	str	r3, [r2, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80053fc:	4aa3      	ldr	r2, [pc, #652]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 80053fe:	49a7      	ldr	r1, [pc, #668]	; (800569c <HAL_RCC_OscConfig+0x34c>)
 8005400:	6813      	ldr	r3, [r2, #0]
 8005402:	400b      	ands	r3, r1
 8005404:	6921      	ldr	r1, [r4, #16]
 8005406:	430b      	orrs	r3, r1
 8005408:	6013      	str	r3, [r2, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800540a:	6813      	ldr	r3, [r2, #0]
 800540c:	4aa4      	ldr	r2, [pc, #656]	; (80056a0 <HAL_RCC_OscConfig+0x350>)
 800540e:	049b      	lsls	r3, r3, #18
 8005410:	0f5b      	lsrs	r3, r3, #29
 8005412:	40da      	lsrs	r2, r3
 8005414:	0013      	movs	r3, r2
 8005416:	4aa3      	ldr	r2, [pc, #652]	; (80056a4 <HAL_RCC_OscConfig+0x354>)
 8005418:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800541a:	4ba3      	ldr	r3, [pc, #652]	; (80056a8 <HAL_RCC_OscConfig+0x358>)
 800541c:	6818      	ldr	r0, [r3, #0]
 800541e:	f7fe fdbf 	bl	8003fa0 <HAL_InitTick>
 8005422:	2800      	cmp	r0, #0
 8005424:	d000      	beq.n	8005428 <HAL_RCC_OscConfig+0xd8>
 8005426:	e092      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005428:	6823      	ldr	r3, [r4, #0]
 800542a:	071a      	lsls	r2, r3, #28
 800542c:	d46d      	bmi.n	800550a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800542e:	075b      	lsls	r3, r3, #29
 8005430:	d545      	bpl.n	80054be <HAL_RCC_OscConfig+0x16e>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005432:	2338      	movs	r3, #56	; 0x38
 8005434:	4a95      	ldr	r2, [pc, #596]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 8005436:	6891      	ldr	r1, [r2, #8]
 8005438:	400b      	ands	r3, r1
 800543a:	2b20      	cmp	r3, #32
 800543c:	d100      	bne.n	8005440 <HAL_RCC_OscConfig+0xf0>
 800543e:	e0e3      	b.n	8005608 <HAL_RCC_OscConfig+0x2b8>
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005440:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8005442:	2000      	movs	r0, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005444:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005446:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8005448:	4681      	mov	r9, r0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800544a:	4219      	tst	r1, r3
 800544c:	d108      	bne.n	8005460 <HAL_RCC_OscConfig+0x110>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800544e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005450:	4319      	orrs	r1, r3
 8005452:	63d1      	str	r1, [r2, #60]	; 0x3c
 8005454:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005456:	4013      	ands	r3, r2
 8005458:	9301      	str	r3, [sp, #4]
 800545a:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 800545c:	2301      	movs	r3, #1
 800545e:	4699      	mov	r9, r3
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005460:	2780      	movs	r7, #128	; 0x80
 8005462:	4e92      	ldr	r6, [pc, #584]	; (80056ac <HAL_RCC_OscConfig+0x35c>)
 8005464:	007f      	lsls	r7, r7, #1
 8005466:	6833      	ldr	r3, [r6, #0]
 8005468:	423b      	tst	r3, r7
 800546a:	d100      	bne.n	800546e <HAL_RCC_OscConfig+0x11e>
 800546c:	e0d5      	b.n	800561a <HAL_RCC_OscConfig+0x2ca>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800546e:	68a3      	ldr	r3, [r4, #8]
 8005470:	2b01      	cmp	r3, #1
 8005472:	d100      	bne.n	8005476 <HAL_RCC_OscConfig+0x126>
 8005474:	e124      	b.n	80056c0 <HAL_RCC_OscConfig+0x370>
 8005476:	2b05      	cmp	r3, #5
 8005478:	d100      	bne.n	800547c <HAL_RCC_OscConfig+0x12c>
 800547a:	e1c4      	b.n	8005806 <HAL_RCC_OscConfig+0x4b6>
 800547c:	2101      	movs	r1, #1
 800547e:	4e83      	ldr	r6, [pc, #524]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 8005480:	6df2      	ldr	r2, [r6, #92]	; 0x5c
 8005482:	438a      	bics	r2, r1
 8005484:	65f2      	str	r2, [r6, #92]	; 0x5c
 8005486:	6df2      	ldr	r2, [r6, #92]	; 0x5c
 8005488:	3103      	adds	r1, #3
 800548a:	438a      	bics	r2, r1
 800548c:	65f2      	str	r2, [r6, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800548e:	2b00      	cmp	r3, #0
 8005490:	d000      	beq.n	8005494 <HAL_RCC_OscConfig+0x144>
 8005492:	e119      	b.n	80056c8 <HAL_RCC_OscConfig+0x378>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005494:	f7fe fdca 	bl	800402c <HAL_GetTick>

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005498:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 800549a:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800549c:	4698      	mov	r8, r3
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800549e:	4d84      	ldr	r5, [pc, #528]	; (80056b0 <HAL_RCC_OscConfig+0x360>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054a0:	e005      	b.n	80054ae <HAL_RCC_OscConfig+0x15e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054a2:	f7fe fdc3 	bl	800402c <HAL_GetTick>
 80054a6:	1bc0      	subs	r0, r0, r7
 80054a8:	42a8      	cmp	r0, r5
 80054aa:	d900      	bls.n	80054ae <HAL_RCC_OscConfig+0x15e>
 80054ac:	e0c4      	b.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054ae:	4642      	mov	r2, r8
 80054b0:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 80054b2:	421a      	tst	r2, r3
 80054b4:	d1f5      	bne.n	80054a2 <HAL_RCC_OscConfig+0x152>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80054b6:	464b      	mov	r3, r9
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d100      	bne.n	80054be <HAL_RCC_OscConfig+0x16e>
 80054bc:	e15d      	b.n	800577a <HAL_RCC_OscConfig+0x42a>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80054be:	69e3      	ldr	r3, [r4, #28]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d020      	beq.n	8005506 <HAL_RCC_OscConfig+0x1b6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054c4:	2238      	movs	r2, #56	; 0x38
 80054c6:	4d71      	ldr	r5, [pc, #452]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 80054c8:	68a9      	ldr	r1, [r5, #8]
 80054ca:	400a      	ands	r2, r1
 80054cc:	2a10      	cmp	r2, #16
 80054ce:	d100      	bne.n	80054d2 <HAL_RCC_OscConfig+0x182>
 80054d0:	e10c      	b.n	80056ec <HAL_RCC_OscConfig+0x39c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	d100      	bne.n	80054d8 <HAL_RCC_OscConfig+0x188>
 80054d6:	e156      	b.n	8005786 <HAL_RCC_OscConfig+0x436>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054d8:	682b      	ldr	r3, [r5, #0]
 80054da:	4a76      	ldr	r2, [pc, #472]	; (80056b4 <HAL_RCC_OscConfig+0x364>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054dc:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80054de:	4013      	ands	r3, r2
 80054e0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80054e2:	f7fe fda3 	bl	800402c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054e6:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 80054e8:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054ea:	e005      	b.n	80054f8 <HAL_RCC_OscConfig+0x1a8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054ec:	f7fe fd9e 	bl	800402c <HAL_GetTick>
 80054f0:	1b00      	subs	r0, r0, r4
 80054f2:	2802      	cmp	r0, #2
 80054f4:	d900      	bls.n	80054f8 <HAL_RCC_OscConfig+0x1a8>
 80054f6:	e09f      	b.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	4233      	tst	r3, r6
 80054fc:	d1f6      	bne.n	80054ec <HAL_RCC_OscConfig+0x19c>
            return HAL_TIMEOUT;
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80054fe:	68eb      	ldr	r3, [r5, #12]
 8005500:	4a6d      	ldr	r2, [pc, #436]	; (80056b8 <HAL_RCC_OscConfig+0x368>)
 8005502:	4013      	ands	r3, r2
 8005504:	60eb      	str	r3, [r5, #12]
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8005506:	2000      	movs	r0, #0
 8005508:	e022      	b.n	8005550 <HAL_RCC_OscConfig+0x200>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800550a:	2238      	movs	r2, #56	; 0x38
 800550c:	4d5f      	ldr	r5, [pc, #380]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 800550e:	68a9      	ldr	r1, [r5, #8]
 8005510:	400a      	ands	r2, r1
 8005512:	2a18      	cmp	r2, #24
 8005514:	d02f      	beq.n	8005576 <HAL_RCC_OscConfig+0x226>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005516:	69a3      	ldr	r3, [r4, #24]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d100      	bne.n	800551e <HAL_RCC_OscConfig+0x1ce>
 800551c:	e08e      	b.n	800563c <HAL_RCC_OscConfig+0x2ec>
        __HAL_RCC_LSI_ENABLE();
 800551e:	2201      	movs	r2, #1
 8005520:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005522:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8005524:	4313      	orrs	r3, r2
 8005526:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8005528:	f7fe fd80 	bl	800402c <HAL_GetTick>
 800552c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800552e:	e005      	b.n	800553c <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005530:	f7fe fd7c 	bl	800402c <HAL_GetTick>
 8005534:	1b80      	subs	r0, r0, r6
 8005536:	2802      	cmp	r0, #2
 8005538:	d900      	bls.n	800553c <HAL_RCC_OscConfig+0x1ec>
 800553a:	e07d      	b.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800553c:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 800553e:	421f      	tst	r7, r3
 8005540:	d0f6      	beq.n	8005530 <HAL_RCC_OscConfig+0x1e0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005542:	6823      	ldr	r3, [r4, #0]
 8005544:	e773      	b.n	800542e <HAL_RCC_OscConfig+0xde>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005546:	68e3      	ldr	r3, [r4, #12]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d000      	beq.n	800554e <HAL_RCC_OscConfig+0x1fe>
 800554c:	e74f      	b.n	80053ee <HAL_RCC_OscConfig+0x9e>
    return HAL_ERROR;
 800554e:	2001      	movs	r0, #1
}
 8005550:	b003      	add	sp, #12
 8005552:	bcc0      	pop	{r6, r7}
 8005554:	46b9      	mov	r9, r7
 8005556:	46b0      	mov	r8, r6
 8005558:	bdf0      	pop	{r4, r5, r6, r7, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800555a:	43c9      	mvns	r1, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800555c:	078a      	lsls	r2, r1, #30
 800555e:	d000      	beq.n	8005562 <HAL_RCC_OscConfig+0x212>
 8005560:	e70d      	b.n	800537e <HAL_RCC_OscConfig+0x2e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005562:	4a4a      	ldr	r2, [pc, #296]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 8005564:	6812      	ldr	r2, [r2, #0]
 8005566:	0392      	lsls	r2, r2, #14
 8005568:	d400      	bmi.n	800556c <HAL_RCC_OscConfig+0x21c>
 800556a:	e72f      	b.n	80053cc <HAL_RCC_OscConfig+0x7c>
 800556c:	6862      	ldr	r2, [r4, #4]
 800556e:	2a00      	cmp	r2, #0
 8005570:	d000      	beq.n	8005574 <HAL_RCC_OscConfig+0x224>
 8005572:	e72b      	b.n	80053cc <HAL_RCC_OscConfig+0x7c>
 8005574:	e7eb      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005576:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8005578:	0792      	lsls	r2, r2, #30
 800557a:	d400      	bmi.n	800557e <HAL_RCC_OscConfig+0x22e>
 800557c:	e757      	b.n	800542e <HAL_RCC_OscConfig+0xde>
 800557e:	69a2      	ldr	r2, [r4, #24]
 8005580:	2a00      	cmp	r2, #0
 8005582:	d000      	beq.n	8005586 <HAL_RCC_OscConfig+0x236>
 8005584:	e753      	b.n	800542e <HAL_RCC_OscConfig+0xde>
 8005586:	e7e2      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005588:	4a40      	ldr	r2, [pc, #256]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 800558a:	6811      	ldr	r1, [r2, #0]
 800558c:	430b      	orrs	r3, r1
 800558e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005590:	f7fe fd4c 	bl	800402c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005594:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8005596:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005598:	4f3c      	ldr	r7, [pc, #240]	; (800568c <HAL_RCC_OscConfig+0x33c>)
 800559a:	02b6      	lsls	r6, r6, #10
 800559c:	e004      	b.n	80055a8 <HAL_RCC_OscConfig+0x258>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800559e:	f7fe fd45 	bl	800402c <HAL_GetTick>
 80055a2:	1b40      	subs	r0, r0, r5
 80055a4:	2864      	cmp	r0, #100	; 0x64
 80055a6:	d847      	bhi.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	4233      	tst	r3, r6
 80055ac:	d0f7      	beq.n	800559e <HAL_RCC_OscConfig+0x24e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055ae:	6823      	ldr	r3, [r4, #0]
 80055b0:	e70c      	b.n	80053cc <HAL_RCC_OscConfig+0x7c>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055b2:	3b0d      	subs	r3, #13
 80055b4:	400b      	ands	r3, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d100      	bne.n	80055bc <HAL_RCC_OscConfig+0x26c>
 80055ba:	e0cf      	b.n	800575c <HAL_RCC_OscConfig+0x40c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055bc:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80055be:	4d33      	ldr	r5, [pc, #204]	; (800568c <HAL_RCC_OscConfig+0x33c>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d04e      	beq.n	8005662 <HAL_RCC_OscConfig+0x312>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80055c4:	682b      	ldr	r3, [r5, #0]
 80055c6:	4a35      	ldr	r2, [pc, #212]	; (800569c <HAL_RCC_OscConfig+0x34c>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055c8:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80055ca:	4013      	ands	r3, r2
 80055cc:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055ce:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80055d0:	4313      	orrs	r3, r2
 80055d2:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 80055d4:	2380      	movs	r3, #128	; 0x80
 80055d6:	682a      	ldr	r2, [r5, #0]
 80055d8:	005b      	lsls	r3, r3, #1
 80055da:	4313      	orrs	r3, r2
 80055dc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80055de:	f7fe fd25 	bl	800402c <HAL_GetTick>
 80055e2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055e4:	e004      	b.n	80055f0 <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055e6:	f7fe fd21 	bl	800402c <HAL_GetTick>
 80055ea:	1b80      	subs	r0, r0, r6
 80055ec:	2802      	cmp	r0, #2
 80055ee:	d823      	bhi.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055f0:	682b      	ldr	r3, [r5, #0]
 80055f2:	423b      	tst	r3, r7
 80055f4:	d0f7      	beq.n	80055e6 <HAL_RCC_OscConfig+0x296>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055f6:	686a      	ldr	r2, [r5, #4]
 80055f8:	6963      	ldr	r3, [r4, #20]
 80055fa:	4927      	ldr	r1, [pc, #156]	; (8005698 <HAL_RCC_OscConfig+0x348>)
 80055fc:	021b      	lsls	r3, r3, #8
 80055fe:	400a      	ands	r2, r1
 8005600:	4313      	orrs	r3, r2
 8005602:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005604:	6823      	ldr	r3, [r4, #0]
 8005606:	e710      	b.n	800542a <HAL_RCC_OscConfig+0xda>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005608:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 800560a:	079b      	lsls	r3, r3, #30
 800560c:	d400      	bmi.n	8005610 <HAL_RCC_OscConfig+0x2c0>
 800560e:	e756      	b.n	80054be <HAL_RCC_OscConfig+0x16e>
 8005610:	68a3      	ldr	r3, [r4, #8]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d000      	beq.n	8005618 <HAL_RCC_OscConfig+0x2c8>
 8005616:	e752      	b.n	80054be <HAL_RCC_OscConfig+0x16e>
 8005618:	e799      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800561a:	6833      	ldr	r3, [r6, #0]
 800561c:	433b      	orrs	r3, r7
 800561e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8005620:	f7fe fd04 	bl	800402c <HAL_GetTick>
 8005624:	0005      	movs	r5, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005626:	6833      	ldr	r3, [r6, #0]
 8005628:	423b      	tst	r3, r7
 800562a:	d000      	beq.n	800562e <HAL_RCC_OscConfig+0x2de>
 800562c:	e71f      	b.n	800546e <HAL_RCC_OscConfig+0x11e>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800562e:	f7fe fcfd 	bl	800402c <HAL_GetTick>
 8005632:	1b40      	subs	r0, r0, r5
 8005634:	2802      	cmp	r0, #2
 8005636:	d9f6      	bls.n	8005626 <HAL_RCC_OscConfig+0x2d6>
            return HAL_TIMEOUT;
 8005638:	2003      	movs	r0, #3
 800563a:	e789      	b.n	8005550 <HAL_RCC_OscConfig+0x200>
        __HAL_RCC_LSI_DISABLE();
 800563c:	2201      	movs	r2, #1
 800563e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005640:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8005642:	4393      	bics	r3, r2
 8005644:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8005646:	f7fe fcf1 	bl	800402c <HAL_GetTick>
 800564a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800564c:	e004      	b.n	8005658 <HAL_RCC_OscConfig+0x308>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800564e:	f7fe fced 	bl	800402c <HAL_GetTick>
 8005652:	1b80      	subs	r0, r0, r6
 8005654:	2802      	cmp	r0, #2
 8005656:	d8ef      	bhi.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005658:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 800565a:	421f      	tst	r7, r3
 800565c:	d1f7      	bne.n	800564e <HAL_RCC_OscConfig+0x2fe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800565e:	6823      	ldr	r3, [r4, #0]
 8005660:	e6e5      	b.n	800542e <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 8005662:	682b      	ldr	r3, [r5, #0]
 8005664:	4a15      	ldr	r2, [pc, #84]	; (80056bc <HAL_RCC_OscConfig+0x36c>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005666:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_DISABLE();
 8005668:	4013      	ands	r3, r2
 800566a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800566c:	f7fe fcde 	bl	800402c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005670:	00ff      	lsls	r7, r7, #3
        tickstart = HAL_GetTick();
 8005672:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005674:	e004      	b.n	8005680 <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005676:	f7fe fcd9 	bl	800402c <HAL_GetTick>
 800567a:	1b80      	subs	r0, r0, r6
 800567c:	2802      	cmp	r0, #2
 800567e:	d8db      	bhi.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005680:	682b      	ldr	r3, [r5, #0]
 8005682:	423b      	tst	r3, r7
 8005684:	d1f7      	bne.n	8005676 <HAL_RCC_OscConfig+0x326>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005686:	6823      	ldr	r3, [r4, #0]
 8005688:	e6cf      	b.n	800542a <HAL_RCC_OscConfig+0xda>
 800568a:	46c0      	nop			; (mov r8, r8)
 800568c:	40021000 	.word	0x40021000
 8005690:	fffeffff 	.word	0xfffeffff
 8005694:	fffbffff 	.word	0xfffbffff
 8005698:	ffff80ff 	.word	0xffff80ff
 800569c:	ffffc7ff 	.word	0xffffc7ff
 80056a0:	00f42400 	.word	0x00f42400
 80056a4:	20000000 	.word	0x20000000
 80056a8:	20000008 	.word	0x20000008
 80056ac:	40007000 	.word	0x40007000
 80056b0:	00001388 	.word	0x00001388
 80056b4:	feffffff 	.word	0xfeffffff
 80056b8:	eefefffc 	.word	0xeefefffc
 80056bc:	fffffeff 	.word	0xfffffeff
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056c0:	4956      	ldr	r1, [pc, #344]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80056c2:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 80056c4:	4313      	orrs	r3, r2
 80056c6:	65cb      	str	r3, [r1, #92]	; 0x5c
        tickstart = HAL_GetTick();
 80056c8:	f7fe fcb0 	bl	800402c <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056cc:	4b53      	ldr	r3, [pc, #332]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
        tickstart = HAL_GetTick();
 80056ce:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056d0:	4698      	mov	r8, r3
 80056d2:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056d4:	4d52      	ldr	r5, [pc, #328]	; (8005820 <HAL_RCC_OscConfig+0x4d0>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056d6:	e004      	b.n	80056e2 <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056d8:	f7fe fca8 	bl	800402c <HAL_GetTick>
 80056dc:	1b80      	subs	r0, r0, r6
 80056de:	42a8      	cmp	r0, r5
 80056e0:	d8aa      	bhi.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056e2:	4643      	mov	r3, r8
 80056e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056e6:	421f      	tst	r7, r3
 80056e8:	d0f6      	beq.n	80056d8 <HAL_RCC_OscConfig+0x388>
 80056ea:	e6e4      	b.n	80054b6 <HAL_RCC_OscConfig+0x166>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d100      	bne.n	80056f2 <HAL_RCC_OscConfig+0x3a2>
 80056f0:	e72d      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056f2:	2303      	movs	r3, #3
        temp_pllckcfg = RCC->PLLCFGR;
 80056f4:	68ea      	ldr	r2, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056f6:	6a21      	ldr	r1, [r4, #32]
 80056f8:	4013      	ands	r3, r2
 80056fa:	428b      	cmp	r3, r1
 80056fc:	d000      	beq.n	8005700 <HAL_RCC_OscConfig+0x3b0>
 80056fe:	e726      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005700:	2370      	movs	r3, #112	; 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005702:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005704:	4013      	ands	r3, r2
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005706:	428b      	cmp	r3, r1
 8005708:	d000      	beq.n	800570c <HAL_RCC_OscConfig+0x3bc>
 800570a:	e720      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800570c:	21fe      	movs	r1, #254	; 0xfe
 800570e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005710:	01c9      	lsls	r1, r1, #7
 8005712:	4011      	ands	r1, r2
 8005714:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005716:	4299      	cmp	r1, r3
 8005718:	d000      	beq.n	800571c <HAL_RCC_OscConfig+0x3cc>
 800571a:	e718      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800571c:	23f8      	movs	r3, #248	; 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800571e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005720:	039b      	lsls	r3, r3, #14
 8005722:	4013      	ands	r3, r2
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005724:	428b      	cmp	r3, r1
 8005726:	d000      	beq.n	800572a <HAL_RCC_OscConfig+0x3da>
 8005728:	e711      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800572a:	23e0      	movs	r3, #224	; 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800572c:	6b21      	ldr	r1, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800572e:	051b      	lsls	r3, r3, #20
 8005730:	4013      	ands	r3, r2
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005732:	428b      	cmp	r3, r1
 8005734:	d000      	beq.n	8005738 <HAL_RCC_OscConfig+0x3e8>
 8005736:	e70a      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005738:	6b63      	ldr	r3, [r4, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800573a:	0f52      	lsrs	r2, r2, #29
 800573c:	0752      	lsls	r2, r2, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800573e:	429a      	cmp	r2, r3
 8005740:	d000      	beq.n	8005744 <HAL_RCC_OscConfig+0x3f4>
 8005742:	e704      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
  return HAL_OK;
 8005744:	2000      	movs	r0, #0
 8005746:	e703      	b.n	8005550 <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005748:	2180      	movs	r1, #128	; 0x80
 800574a:	4b34      	ldr	r3, [pc, #208]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 800574c:	02c9      	lsls	r1, r1, #11
 800574e:	6818      	ldr	r0, [r3, #0]
 8005750:	4301      	orrs	r1, r0
 8005752:	6019      	str	r1, [r3, #0]
 8005754:	6819      	ldr	r1, [r3, #0]
 8005756:	430a      	orrs	r2, r1
 8005758:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800575a:	e719      	b.n	8005590 <HAL_RCC_OscConfig+0x240>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800575c:	6813      	ldr	r3, [r2, #0]
 800575e:	055b      	lsls	r3, r3, #21
 8005760:	d503      	bpl.n	800576a <HAL_RCC_OscConfig+0x41a>
 8005762:	68e3      	ldr	r3, [r4, #12]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d100      	bne.n	800576a <HAL_RCC_OscConfig+0x41a>
 8005768:	e6f1      	b.n	800554e <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800576a:	6851      	ldr	r1, [r2, #4]
 800576c:	6963      	ldr	r3, [r4, #20]
 800576e:	482d      	ldr	r0, [pc, #180]	; (8005824 <HAL_RCC_OscConfig+0x4d4>)
 8005770:	021b      	lsls	r3, r3, #8
 8005772:	4001      	ands	r1, r0
 8005774:	430b      	orrs	r3, r1
 8005776:	6053      	str	r3, [r2, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005778:	e64f      	b.n	800541a <HAL_RCC_OscConfig+0xca>
        __HAL_RCC_PWR_CLK_DISABLE();
 800577a:	4a28      	ldr	r2, [pc, #160]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 800577c:	492a      	ldr	r1, [pc, #168]	; (8005828 <HAL_RCC_OscConfig+0x4d8>)
 800577e:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8005780:	400b      	ands	r3, r1
 8005782:	63d3      	str	r3, [r2, #60]	; 0x3c
 8005784:	e69b      	b.n	80054be <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_PLL_DISABLE();
 8005786:	682b      	ldr	r3, [r5, #0]
 8005788:	4a28      	ldr	r2, [pc, #160]	; (800582c <HAL_RCC_OscConfig+0x4dc>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800578a:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800578c:	4013      	ands	r3, r2
 800578e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005790:	f7fe fc4c 	bl	800402c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005794:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8005796:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005798:	e005      	b.n	80057a6 <HAL_RCC_OscConfig+0x456>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800579a:	f7fe fc47 	bl	800402c <HAL_GetTick>
 800579e:	1b80      	subs	r0, r0, r6
 80057a0:	2802      	cmp	r0, #2
 80057a2:	d900      	bls.n	80057a6 <HAL_RCC_OscConfig+0x456>
 80057a4:	e748      	b.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057a6:	682b      	ldr	r3, [r5, #0]
 80057a8:	423b      	tst	r3, r7
 80057aa:	d1f6      	bne.n	800579a <HAL_RCC_OscConfig+0x44a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80057ae:	6a23      	ldr	r3, [r4, #32]
 80057b0:	68ea      	ldr	r2, [r5, #12]
 80057b2:	430b      	orrs	r3, r1
 80057b4:	491e      	ldr	r1, [pc, #120]	; (8005830 <HAL_RCC_OscConfig+0x4e0>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057b6:	4e19      	ldr	r6, [pc, #100]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057b8:	400a      	ands	r2, r1
 80057ba:	4313      	orrs	r3, r2
 80057bc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80057be:	4313      	orrs	r3, r2
 80057c0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80057c2:	4313      	orrs	r3, r2
 80057c4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80057c6:	4313      	orrs	r3, r2
 80057c8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80057ca:	0212      	lsls	r2, r2, #8
 80057cc:	4313      	orrs	r3, r2
 80057ce:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 80057d0:	2380      	movs	r3, #128	; 0x80
 80057d2:	682a      	ldr	r2, [r5, #0]
 80057d4:	045b      	lsls	r3, r3, #17
 80057d6:	4313      	orrs	r3, r2
 80057d8:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80057da:	2380      	movs	r3, #128	; 0x80
 80057dc:	68ea      	ldr	r2, [r5, #12]
 80057de:	055b      	lsls	r3, r3, #21
 80057e0:	4313      	orrs	r3, r2
 80057e2:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 80057e4:	f7fe fc22 	bl	800402c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057e8:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 80057ea:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057ec:	04ad      	lsls	r5, r5, #18
 80057ee:	e005      	b.n	80057fc <HAL_RCC_OscConfig+0x4ac>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057f0:	f7fe fc1c 	bl	800402c <HAL_GetTick>
 80057f4:	1b00      	subs	r0, r0, r4
 80057f6:	2802      	cmp	r0, #2
 80057f8:	d900      	bls.n	80057fc <HAL_RCC_OscConfig+0x4ac>
 80057fa:	e71d      	b.n	8005638 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057fc:	6833      	ldr	r3, [r6, #0]
 80057fe:	422b      	tst	r3, r5
 8005800:	d0f6      	beq.n	80057f0 <HAL_RCC_OscConfig+0x4a0>
  return HAL_OK;
 8005802:	2000      	movs	r0, #0
 8005804:	e6a4      	b.n	8005550 <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005806:	2104      	movs	r1, #4
 8005808:	4b04      	ldr	r3, [pc, #16]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 800580a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800580c:	430a      	orrs	r2, r1
 800580e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005810:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005812:	3903      	subs	r1, #3
 8005814:	430a      	orrs	r2, r1
 8005816:	65da      	str	r2, [r3, #92]	; 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005818:	e756      	b.n	80056c8 <HAL_RCC_OscConfig+0x378>
 800581a:	46c0      	nop			; (mov r8, r8)
 800581c:	40021000 	.word	0x40021000
 8005820:	00001388 	.word	0x00001388
 8005824:	ffff80ff 	.word	0xffff80ff
 8005828:	efffffff 	.word	0xefffffff
 800582c:	feffffff 	.word	0xfeffffff
 8005830:	11c1808c 	.word	0x11c1808c

08005834 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005834:	2338      	movs	r3, #56	; 0x38
 8005836:	4a20      	ldr	r2, [pc, #128]	; (80058b8 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8005838:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800583a:	6891      	ldr	r1, [r2, #8]
 800583c:	420b      	tst	r3, r1
 800583e:	d105      	bne.n	800584c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005840:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005842:	481e      	ldr	r0, [pc, #120]	; (80058bc <HAL_RCC_GetSysClockFreq+0x88>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005844:	049b      	lsls	r3, r3, #18
 8005846:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005848:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 800584a:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800584c:	6891      	ldr	r1, [r2, #8]
 800584e:	4019      	ands	r1, r3
 8005850:	2908      	cmp	r1, #8
 8005852:	d011      	beq.n	8005878 <HAL_RCC_GetSysClockFreq+0x44>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005854:	6891      	ldr	r1, [r2, #8]
 8005856:	4019      	ands	r1, r3
 8005858:	2910      	cmp	r1, #16
 800585a:	d00f      	beq.n	800587c <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800585c:	6891      	ldr	r1, [r2, #8]
 800585e:	4019      	ands	r1, r3
 8005860:	2920      	cmp	r1, #32
 8005862:	d021      	beq.n	80058a8 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005864:	6890      	ldr	r0, [r2, #8]
 8005866:	4018      	ands	r0, r3
    sysclockfreq = 0U;
 8005868:	3818      	subs	r0, #24
 800586a:	4243      	negs	r3, r0
 800586c:	4158      	adcs	r0, r3
 800586e:	23fa      	movs	r3, #250	; 0xfa
 8005870:	4240      	negs	r0, r0
 8005872:	01db      	lsls	r3, r3, #7
 8005874:	4018      	ands	r0, r3
 8005876:	e7e8      	b.n	800584a <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8005878:	4811      	ldr	r0, [pc, #68]	; (80058c0 <HAL_RCC_GetSysClockFreq+0x8c>)
 800587a:	e7e6      	b.n	800584a <HAL_RCC_GetSysClockFreq+0x16>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800587c:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800587e:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005880:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005882:	68d0      	ldr	r0, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005884:	0649      	lsls	r1, r1, #25
 8005886:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005888:	0440      	lsls	r0, r0, #17
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800588a:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800588c:	0e44      	lsrs	r4, r0, #25
    switch (pllsource)
 800588e:	079b      	lsls	r3, r3, #30
 8005890:	d00d      	beq.n	80058ae <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005892:	480a      	ldr	r0, [pc, #40]	; (80058bc <HAL_RCC_GetSysClockFreq+0x88>)
 8005894:	f7fa fc52 	bl	800013c <__udivsi3>
 8005898:	4360      	muls	r0, r4
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800589a:	4b07      	ldr	r3, [pc, #28]	; (80058b8 <HAL_RCC_GetSysClockFreq+0x84>)
 800589c:	68d9      	ldr	r1, [r3, #12]
 800589e:	0f49      	lsrs	r1, r1, #29
 80058a0:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 80058a2:	f7fa fc4b 	bl	800013c <__udivsi3>
  return sysclockfreq;
 80058a6:	e7d0      	b.n	800584a <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 80058a8:	2080      	movs	r0, #128	; 0x80
 80058aa:	0200      	lsls	r0, r0, #8
 80058ac:	e7cd      	b.n	800584a <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058ae:	4804      	ldr	r0, [pc, #16]	; (80058c0 <HAL_RCC_GetSysClockFreq+0x8c>)
 80058b0:	f7fa fc44 	bl	800013c <__udivsi3>
 80058b4:	4360      	muls	r0, r4
        break;
 80058b6:	e7f0      	b.n	800589a <HAL_RCC_GetSysClockFreq+0x66>
 80058b8:	40021000 	.word	0x40021000
 80058bc:	00f42400 	.word	0x00f42400
 80058c0:	007a1200 	.word	0x007a1200

080058c4 <HAL_RCC_ClockConfig>:
{
 80058c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058c6:	46ce      	mov	lr, r9
 80058c8:	4647      	mov	r7, r8
 80058ca:	0005      	movs	r5, r0
 80058cc:	000c      	movs	r4, r1
 80058ce:	b580      	push	{r7, lr}
  if (RCC_ClkInitStruct == NULL)
 80058d0:	2800      	cmp	r0, #0
 80058d2:	d026      	beq.n	8005922 <HAL_RCC_ClockConfig+0x5e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058d4:	2207      	movs	r2, #7
 80058d6:	4e57      	ldr	r6, [pc, #348]	; (8005a34 <HAL_RCC_ClockConfig+0x170>)
 80058d8:	6833      	ldr	r3, [r6, #0]
 80058da:	4013      	ands	r3, r2
 80058dc:	428b      	cmp	r3, r1
 80058de:	d35e      	bcc.n	800599e <HAL_RCC_ClockConfig+0xda>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058e0:	682b      	ldr	r3, [r5, #0]
 80058e2:	079a      	lsls	r2, r3, #30
 80058e4:	d50e      	bpl.n	8005904 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058e6:	075a      	lsls	r2, r3, #29
 80058e8:	d505      	bpl.n	80058f6 <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80058ea:	22e0      	movs	r2, #224	; 0xe0
 80058ec:	4952      	ldr	r1, [pc, #328]	; (8005a38 <HAL_RCC_ClockConfig+0x174>)
 80058ee:	01d2      	lsls	r2, r2, #7
 80058f0:	6888      	ldr	r0, [r1, #8]
 80058f2:	4302      	orrs	r2, r0
 80058f4:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058f6:	4950      	ldr	r1, [pc, #320]	; (8005a38 <HAL_RCC_ClockConfig+0x174>)
 80058f8:	4850      	ldr	r0, [pc, #320]	; (8005a3c <HAL_RCC_ClockConfig+0x178>)
 80058fa:	688a      	ldr	r2, [r1, #8]
 80058fc:	4002      	ands	r2, r0
 80058fe:	68a8      	ldr	r0, [r5, #8]
 8005900:	4302      	orrs	r2, r0
 8005902:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005904:	07db      	lsls	r3, r3, #31
 8005906:	d52b      	bpl.n	8005960 <HAL_RCC_ClockConfig+0x9c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005908:	686b      	ldr	r3, [r5, #4]
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800590a:	4a4b      	ldr	r2, [pc, #300]	; (8005a38 <HAL_RCC_ClockConfig+0x174>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800590c:	2b01      	cmp	r3, #1
 800590e:	d100      	bne.n	8005912 <HAL_RCC_ClockConfig+0x4e>
 8005910:	e07c      	b.n	8005a0c <HAL_RCC_ClockConfig+0x148>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005912:	2b02      	cmp	r3, #2
 8005914:	d007      	beq.n	8005926 <HAL_RCC_ClockConfig+0x62>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005916:	2b00      	cmp	r3, #0
 8005918:	d000      	beq.n	800591c <HAL_RCC_ClockConfig+0x58>
 800591a:	e07d      	b.n	8005a18 <HAL_RCC_ClockConfig+0x154>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800591c:	6812      	ldr	r2, [r2, #0]
 800591e:	0552      	lsls	r2, r2, #21
 8005920:	d404      	bmi.n	800592c <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005922:	2001      	movs	r0, #1
 8005924:	e037      	b.n	8005996 <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005926:	6812      	ldr	r2, [r2, #0]
 8005928:	0192      	lsls	r2, r2, #6
 800592a:	d5fa      	bpl.n	8005922 <HAL_RCC_ClockConfig+0x5e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800592c:	2107      	movs	r1, #7
 800592e:	4e42      	ldr	r6, [pc, #264]	; (8005a38 <HAL_RCC_ClockConfig+0x174>)
 8005930:	68b2      	ldr	r2, [r6, #8]
 8005932:	438a      	bics	r2, r1
 8005934:	4313      	orrs	r3, r2
 8005936:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8005938:	f7fe fb78 	bl	800402c <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800593c:	2338      	movs	r3, #56	; 0x38
 800593e:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005940:	4b3f      	ldr	r3, [pc, #252]	; (8005a40 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8005942:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005944:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005946:	e004      	b.n	8005952 <HAL_RCC_ClockConfig+0x8e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005948:	f7fe fb70 	bl	800402c <HAL_GetTick>
 800594c:	1bc0      	subs	r0, r0, r7
 800594e:	4548      	cmp	r0, r9
 8005950:	d83b      	bhi.n	80059ca <HAL_RCC_ClockConfig+0x106>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005952:	4643      	mov	r3, r8
 8005954:	68b2      	ldr	r2, [r6, #8]
 8005956:	401a      	ands	r2, r3
 8005958:	686b      	ldr	r3, [r5, #4]
 800595a:	00db      	lsls	r3, r3, #3
 800595c:	429a      	cmp	r2, r3
 800595e:	d1f3      	bne.n	8005948 <HAL_RCC_ClockConfig+0x84>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005960:	2207      	movs	r2, #7
 8005962:	4e34      	ldr	r6, [pc, #208]	; (8005a34 <HAL_RCC_ClockConfig+0x170>)
 8005964:	6833      	ldr	r3, [r6, #0]
 8005966:	4013      	ands	r3, r2
 8005968:	42a3      	cmp	r3, r4
 800596a:	d838      	bhi.n	80059de <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800596c:	682b      	ldr	r3, [r5, #0]
 800596e:	075b      	lsls	r3, r3, #29
 8005970:	d42d      	bmi.n	80059ce <HAL_RCC_ClockConfig+0x10a>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005972:	f7ff ff5f 	bl	8005834 <HAL_RCC_GetSysClockFreq>
 8005976:	4b30      	ldr	r3, [pc, #192]	; (8005a38 <HAL_RCC_ClockConfig+0x174>)
 8005978:	4a32      	ldr	r2, [pc, #200]	; (8005a44 <HAL_RCC_ClockConfig+0x180>)
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	051b      	lsls	r3, r3, #20
 800597e:	0f1b      	lsrs	r3, r3, #28
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	589b      	ldr	r3, [r3, r2]
 8005984:	221f      	movs	r2, #31
 8005986:	4013      	ands	r3, r2
 8005988:	40d8      	lsrs	r0, r3
 800598a:	4b2f      	ldr	r3, [pc, #188]	; (8005a48 <HAL_RCC_ClockConfig+0x184>)
 800598c:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 800598e:	4b2f      	ldr	r3, [pc, #188]	; (8005a4c <HAL_RCC_ClockConfig+0x188>)
 8005990:	6818      	ldr	r0, [r3, #0]
 8005992:	f7fe fb05 	bl	8003fa0 <HAL_InitTick>
}
 8005996:	bcc0      	pop	{r6, r7}
 8005998:	46b9      	mov	r9, r7
 800599a:	46b0      	mov	r8, r6
 800599c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800599e:	6833      	ldr	r3, [r6, #0]
 80059a0:	4393      	bics	r3, r2
 80059a2:	430b      	orrs	r3, r1
 80059a4:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80059a6:	f7fe fb41 	bl	800402c <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80059aa:	2307      	movs	r3, #7
 80059ac:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059ae:	4b24      	ldr	r3, [pc, #144]	; (8005a40 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 80059b0:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059b2:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80059b4:	4642      	mov	r2, r8
 80059b6:	6833      	ldr	r3, [r6, #0]
 80059b8:	4013      	ands	r3, r2
 80059ba:	42a3      	cmp	r3, r4
 80059bc:	d100      	bne.n	80059c0 <HAL_RCC_ClockConfig+0xfc>
 80059be:	e78f      	b.n	80058e0 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059c0:	f7fe fb34 	bl	800402c <HAL_GetTick>
 80059c4:	1bc0      	subs	r0, r0, r7
 80059c6:	4548      	cmp	r0, r9
 80059c8:	d9f4      	bls.n	80059b4 <HAL_RCC_ClockConfig+0xf0>
        return HAL_TIMEOUT;
 80059ca:	2003      	movs	r0, #3
 80059cc:	e7e3      	b.n	8005996 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80059ce:	4a1a      	ldr	r2, [pc, #104]	; (8005a38 <HAL_RCC_ClockConfig+0x174>)
 80059d0:	491f      	ldr	r1, [pc, #124]	; (8005a50 <HAL_RCC_ClockConfig+0x18c>)
 80059d2:	6893      	ldr	r3, [r2, #8]
 80059d4:	400b      	ands	r3, r1
 80059d6:	68e9      	ldr	r1, [r5, #12]
 80059d8:	430b      	orrs	r3, r1
 80059da:	6093      	str	r3, [r2, #8]
 80059dc:	e7c9      	b.n	8005972 <HAL_RCC_ClockConfig+0xae>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059de:	6833      	ldr	r3, [r6, #0]
 80059e0:	4393      	bics	r3, r2
 80059e2:	4323      	orrs	r3, r4
 80059e4:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80059e6:	f7fe fb21 	bl	800402c <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80059ea:	2307      	movs	r3, #7
 80059ec:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059ee:	4b14      	ldr	r3, [pc, #80]	; (8005a40 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 80059f0:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059f2:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80059f4:	4642      	mov	r2, r8
 80059f6:	6833      	ldr	r3, [r6, #0]
 80059f8:	4013      	ands	r3, r2
 80059fa:	42a3      	cmp	r3, r4
 80059fc:	d0b6      	beq.n	800596c <HAL_RCC_ClockConfig+0xa8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059fe:	f7fe fb15 	bl	800402c <HAL_GetTick>
 8005a02:	1bc0      	subs	r0, r0, r7
 8005a04:	4548      	cmp	r0, r9
 8005a06:	d9f5      	bls.n	80059f4 <HAL_RCC_ClockConfig+0x130>
        return HAL_TIMEOUT;
 8005a08:	2003      	movs	r0, #3
 8005a0a:	e7c4      	b.n	8005996 <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a0c:	6812      	ldr	r2, [r2, #0]
 8005a0e:	0392      	lsls	r2, r2, #14
 8005a10:	d500      	bpl.n	8005a14 <HAL_RCC_ClockConfig+0x150>
 8005a12:	e78b      	b.n	800592c <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005a14:	2001      	movs	r0, #1
 8005a16:	e7be      	b.n	8005996 <HAL_RCC_ClockConfig+0xd2>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005a18:	2b03      	cmp	r3, #3
 8005a1a:	d005      	beq.n	8005a28 <HAL_RCC_ClockConfig+0x164>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a1c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005a1e:	0792      	lsls	r2, r2, #30
 8005a20:	d500      	bpl.n	8005a24 <HAL_RCC_ClockConfig+0x160>
 8005a22:	e783      	b.n	800592c <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005a24:	2001      	movs	r0, #1
 8005a26:	e7b6      	b.n	8005996 <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a28:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8005a2a:	0792      	lsls	r2, r2, #30
 8005a2c:	d500      	bpl.n	8005a30 <HAL_RCC_ClockConfig+0x16c>
 8005a2e:	e77d      	b.n	800592c <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005a30:	2001      	movs	r0, #1
 8005a32:	e7b0      	b.n	8005996 <HAL_RCC_ClockConfig+0xd2>
 8005a34:	40022000 	.word	0x40022000
 8005a38:	40021000 	.word	0x40021000
 8005a3c:	fffff0ff 	.word	0xfffff0ff
 8005a40:	00001388 	.word	0x00001388
 8005a44:	0800b5ac 	.word	0x0800b5ac
 8005a48:	20000000 	.word	0x20000000
 8005a4c:	20000008 	.word	0x20000008
 8005a50:	ffff8fff 	.word	0xffff8fff

08005a54 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8005a54:	4b06      	ldr	r3, [pc, #24]	; (8005a70 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005a56:	4a07      	ldr	r2, [pc, #28]	; (8005a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	045b      	lsls	r3, r3, #17
 8005a5c:	0f5b      	lsrs	r3, r3, #29
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	589b      	ldr	r3, [r3, r2]
 8005a62:	221f      	movs	r2, #31
 8005a64:	4013      	ands	r3, r2
 8005a66:	4a04      	ldr	r2, [pc, #16]	; (8005a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a68:	6810      	ldr	r0, [r2, #0]
 8005a6a:	40d8      	lsrs	r0, r3
}
 8005a6c:	4770      	bx	lr
 8005a6e:	46c0      	nop			; (mov r8, r8)
 8005a70:	40021000 	.word	0x40021000
 8005a74:	0800b5ec 	.word	0x0800b5ec
 8005a78:	20000000 	.word	0x20000000

08005a7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a7e:	46ce      	mov	lr, r9
 8005a80:	4647      	mov	r7, r8
 8005a82:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a84:	6803      	ldr	r3, [r0, #0]
{
 8005a86:	0004      	movs	r4, r0
 8005a88:	b083      	sub	sp, #12
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a8a:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a8c:	039a      	lsls	r2, r3, #14
 8005a8e:	d551      	bpl.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0xb8>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a90:	2280      	movs	r2, #128	; 0x80
 8005a92:	4b69      	ldr	r3, [pc, #420]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a94:	0552      	lsls	r2, r2, #21
 8005a96:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8005a98:	4680      	mov	r8, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a9a:	4211      	tst	r1, r2
 8005a9c:	d100      	bne.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8005a9e:	e0a2      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x16a>
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005aa0:	2780      	movs	r7, #128	; 0x80
 8005aa2:	4d66      	ldr	r5, [pc, #408]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005aa4:	007f      	lsls	r7, r7, #1
 8005aa6:	682b      	ldr	r3, [r5, #0]
 8005aa8:	433b      	orrs	r3, r7
 8005aaa:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005aac:	f7fe fabe 	bl	800402c <HAL_GetTick>
 8005ab0:	0006      	movs	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ab2:	e005      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ab4:	f7fe faba 	bl	800402c <HAL_GetTick>
 8005ab8:	1b80      	subs	r0, r0, r6
 8005aba:	2802      	cmp	r0, #2
 8005abc:	d900      	bls.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005abe:	e09c      	b.n	8005bfa <HAL_RCCEx_PeriphCLKConfig+0x17e>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ac0:	682b      	ldr	r3, [r5, #0]
 8005ac2:	423b      	tst	r3, r7
 8005ac4:	d0f6      	beq.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x38>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005ac6:	4d5c      	ldr	r5, [pc, #368]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ac8:	23c0      	movs	r3, #192	; 0xc0
 8005aca:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	0011      	movs	r1, r2
 8005ad0:	4019      	ands	r1, r3

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005ad2:	421a      	tst	r2, r3
 8005ad4:	d022      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8005ad6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005ad8:	4288      	cmp	r0, r1
 8005ada:	d020      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0xa2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005adc:	2280      	movs	r2, #128	; 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005ade:	6de9      	ldr	r1, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ae0:	6dee      	ldr	r6, [r5, #92]	; 0x5c
 8005ae2:	0252      	lsls	r2, r2, #9
 8005ae4:	4332      	orrs	r2, r6
 8005ae6:	65ea      	str	r2, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ae8:	6dea      	ldr	r2, [r5, #92]	; 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005aea:	4b55      	ldr	r3, [pc, #340]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005aec:	4e55      	ldr	r6, [pc, #340]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005aee:	400b      	ands	r3, r1
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005af0:	4032      	ands	r2, r6
 8005af2:	65ea      	str	r2, [r5, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005af4:	65eb      	str	r3, [r5, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005af6:	07cb      	lsls	r3, r1, #31
 8005af8:	d400      	bmi.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x80>
 8005afa:	e09b      	b.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005afc:	f7fe fa96 	bl	800402c <HAL_GetTick>

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b00:	4b51      	ldr	r3, [pc, #324]	; (8005c48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
        tickstart = HAL_GetTick();
 8005b02:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b04:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b06:	4699      	mov	r9, r3
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b08:	e005      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b0a:	f7fe fa8f 	bl	800402c <HAL_GetTick>
 8005b0e:	1b80      	subs	r0, r0, r6
 8005b10:	4548      	cmp	r0, r9
 8005b12:	d900      	bls.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8005b14:	e071      	b.n	8005bfa <HAL_RCCEx_PeriphCLKConfig+0x17e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b16:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8005b18:	421f      	tst	r7, r3
 8005b1a:	d0f6      	beq.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b1c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005b1e:	4a46      	ldr	r2, [pc, #280]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b20:	4847      	ldr	r0, [pc, #284]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005b22:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8005b24:	4003      	ands	r3, r0
 8005b26:	430b      	orrs	r3, r1
 8005b28:	65d3      	str	r3, [r2, #92]	; 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b2a:	4643      	mov	r3, r8
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b2c:	2000      	movs	r0, #0
    if (pwrclkchanged == SET)
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d067      	beq.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x186>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	07da      	lsls	r2, r3, #31
 8005b36:	d506      	bpl.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b38:	2503      	movs	r5, #3
 8005b3a:	493f      	ldr	r1, [pc, #252]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b3c:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005b3e:	43aa      	bics	r2, r5
 8005b40:	6865      	ldr	r5, [r4, #4]
 8005b42:	432a      	orrs	r2, r5
 8005b44:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b46:	06da      	lsls	r2, r3, #27
 8005b48:	d506      	bpl.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b4a:	493b      	ldr	r1, [pc, #236]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b4c:	4d3f      	ldr	r5, [pc, #252]	; (8005c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b4e:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005b50:	402a      	ands	r2, r5
 8005b52:	68a5      	ldr	r5, [r4, #8]
 8005b54:	432a      	orrs	r2, r5
 8005b56:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b58:	059a      	lsls	r2, r3, #22
 8005b5a:	d506      	bpl.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0xee>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b5c:	4936      	ldr	r1, [pc, #216]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b5e:	4d3c      	ldr	r5, [pc, #240]	; (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005b60:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005b62:	402a      	ands	r2, r5
 8005b64:	6965      	ldr	r5, [r4, #20]
 8005b66:	432a      	orrs	r2, r5
 8005b68:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b6a:	055a      	lsls	r2, r3, #21
 8005b6c:	d506      	bpl.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b6e:	4932      	ldr	r1, [pc, #200]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b70:	4d38      	ldr	r5, [pc, #224]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005b72:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005b74:	402a      	ands	r2, r5
 8005b76:	69a5      	ldr	r5, [r4, #24]
 8005b78:	432a      	orrs	r2, r5
 8005b7a:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b7c:	069a      	lsls	r2, r3, #26
 8005b7e:	d506      	bpl.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b80:	492d      	ldr	r1, [pc, #180]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b82:	4d35      	ldr	r5, [pc, #212]	; (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005b84:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005b86:	402a      	ands	r2, r5
 8005b88:	68e5      	ldr	r5, [r4, #12]
 8005b8a:	432a      	orrs	r2, r5
 8005b8c:	654a      	str	r2, [r1, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b8e:	045a      	lsls	r2, r3, #17
 8005b90:	d50a      	bpl.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b92:	4929      	ldr	r1, [pc, #164]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b94:	69e5      	ldr	r5, [r4, #28]
 8005b96:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005b98:	0092      	lsls	r2, r2, #2
 8005b9a:	0892      	lsrs	r2, r2, #2
 8005b9c:	432a      	orrs	r2, r5
 8005b9e:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005ba0:	2280      	movs	r2, #128	; 0x80
 8005ba2:	05d2      	lsls	r2, r2, #23
 8005ba4:	4295      	cmp	r5, r2
 8005ba6:	d033      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x194>
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005ba8:	029a      	lsls	r2, r3, #10
 8005baa:	d50a      	bpl.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x146>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005bac:	4922      	ldr	r1, [pc, #136]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bae:	4e2b      	ldr	r6, [pc, #172]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005bb0:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005bb2:	6a25      	ldr	r5, [r4, #32]
 8005bb4:	4032      	ands	r2, r6
 8005bb6:	432a      	orrs	r2, r5
 8005bb8:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005bba:	2280      	movs	r2, #128	; 0x80
 8005bbc:	03d2      	lsls	r2, r2, #15
 8005bbe:	4295      	cmp	r5, r2
 8005bc0:	d02c      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005bc2:	051b      	lsls	r3, r3, #20
 8005bc4:	d50a      	bpl.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005bc6:	4a1c      	ldr	r2, [pc, #112]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bc8:	6921      	ldr	r1, [r4, #16]
 8005bca:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005bcc:	4c24      	ldr	r4, [pc, #144]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005bce:	4023      	ands	r3, r4
 8005bd0:	430b      	orrs	r3, r1
 8005bd2:	6553      	str	r3, [r2, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005bd4:	2380      	movs	r3, #128	; 0x80
 8005bd6:	01db      	lsls	r3, r3, #7
 8005bd8:	4299      	cmp	r1, r3
 8005bda:	d025      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8005bdc:	b003      	add	sp, #12
 8005bde:	bcc0      	pop	{r6, r7}
 8005be0:	46b9      	mov	r9, r7
 8005be2:	46b0      	mov	r8, r6
 8005be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005be6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005be8:	4311      	orrs	r1, r2
 8005bea:	63d9      	str	r1, [r3, #60]	; 0x3c
 8005bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bee:	401a      	ands	r2, r3
 8005bf0:	9201      	str	r2, [sp, #4]
 8005bf2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	4698      	mov	r8, r3
 8005bf8:	e752      	b.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x24>
    if (pwrclkchanged == SET)
 8005bfa:	4643      	mov	r3, r8
        ret = HAL_TIMEOUT;
 8005bfc:	2003      	movs	r0, #3
    if (pwrclkchanged == SET)
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d197      	bne.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c02:	4a0d      	ldr	r2, [pc, #52]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c04:	4917      	ldr	r1, [pc, #92]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005c06:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8005c08:	400b      	ands	r3, r1
 8005c0a:	63d3      	str	r3, [r2, #60]	; 0x3c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c0c:	6823      	ldr	r3, [r4, #0]
 8005c0e:	e791      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005c10:	2280      	movs	r2, #128	; 0x80
 8005c12:	68cd      	ldr	r5, [r1, #12]
 8005c14:	0252      	lsls	r2, r2, #9
 8005c16:	432a      	orrs	r2, r5
 8005c18:	60ca      	str	r2, [r1, #12]
 8005c1a:	e7c5      	b.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005c1c:	2280      	movs	r2, #128	; 0x80
 8005c1e:	68cd      	ldr	r5, [r1, #12]
 8005c20:	0452      	lsls	r2, r2, #17
 8005c22:	432a      	orrs	r2, r5
 8005c24:	60ca      	str	r2, [r1, #12]
 8005c26:	e7cc      	b.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x146>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005c28:	2380      	movs	r3, #128	; 0x80
 8005c2a:	68d1      	ldr	r1, [r2, #12]
 8005c2c:	025b      	lsls	r3, r3, #9
 8005c2e:	430b      	orrs	r3, r1
 8005c30:	60d3      	str	r3, [r2, #12]
  return status;
 8005c32:	e7d3      	b.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005c34:	0001      	movs	r1, r0
 8005c36:	e772      	b.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005c38:	40021000 	.word	0x40021000
 8005c3c:	40007000 	.word	0x40007000
 8005c40:	fffffcff 	.word	0xfffffcff
 8005c44:	fffeffff 	.word	0xfffeffff
 8005c48:	00001388 	.word	0x00001388
 8005c4c:	fffff3ff 	.word	0xfffff3ff
 8005c50:	fff3ffff 	.word	0xfff3ffff
 8005c54:	ffcfffff 	.word	0xffcfffff
 8005c58:	ffffcfff 	.word	0xffffcfff
 8005c5c:	ffbfffff 	.word	0xffbfffff
 8005c60:	ffff3fff 	.word	0xffff3fff
 8005c64:	efffffff 	.word	0xefffffff

08005c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c68:	b510      	push	{r4, lr}
 8005c6a:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c6c:	d06a      	beq.n	8005d44 <HAL_TIM_Base_Init+0xdc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c6e:	233d      	movs	r3, #61	; 0x3d
 8005c70:	5cc3      	ldrb	r3, [r0, r3]
 8005c72:	b2da      	uxtb	r2, r3
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d045      	beq.n	8005d04 <HAL_TIM_Base_Init+0x9c>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c78:	233d      	movs	r3, #61	; 0x3d
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	54e2      	strb	r2, [r4, r3]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c7e:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c80:	4931      	ldr	r1, [pc, #196]	; (8005d48 <HAL_TIM_Base_Init+0xe0>)
  tmpcr1 = TIMx->CR1;
 8005c82:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c84:	428a      	cmp	r2, r1
 8005c86:	d049      	beq.n	8005d1c <HAL_TIM_Base_Init+0xb4>
 8005c88:	2180      	movs	r1, #128	; 0x80
 8005c8a:	05c9      	lsls	r1, r1, #23
 8005c8c:	428a      	cmp	r2, r1
 8005c8e:	d030      	beq.n	8005cf2 <HAL_TIM_Base_Init+0x8a>
 8005c90:	492e      	ldr	r1, [pc, #184]	; (8005d4c <HAL_TIM_Base_Init+0xe4>)
 8005c92:	428a      	cmp	r2, r1
 8005c94:	d02d      	beq.n	8005cf2 <HAL_TIM_Base_Init+0x8a>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c96:	492e      	ldr	r1, [pc, #184]	; (8005d50 <HAL_TIM_Base_Init+0xe8>)
 8005c98:	428a      	cmp	r2, r1
 8005c9a:	d02e      	beq.n	8005cfa <HAL_TIM_Base_Init+0x92>
 8005c9c:	492d      	ldr	r1, [pc, #180]	; (8005d54 <HAL_TIM_Base_Init+0xec>)
 8005c9e:	428a      	cmp	r2, r1
 8005ca0:	d040      	beq.n	8005d24 <HAL_TIM_Base_Init+0xbc>
 8005ca2:	492d      	ldr	r1, [pc, #180]	; (8005d58 <HAL_TIM_Base_Init+0xf0>)
 8005ca4:	428a      	cmp	r2, r1
 8005ca6:	d03d      	beq.n	8005d24 <HAL_TIM_Base_Init+0xbc>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ca8:	2180      	movs	r1, #128	; 0x80
 8005caa:	438b      	bics	r3, r1
 8005cac:	69a1      	ldr	r1, [r4, #24]
 8005cae:	430b      	orrs	r3, r1

  TIMx->CR1 = tmpcr1;
 8005cb0:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cb2:	68e3      	ldr	r3, [r4, #12]
 8005cb4:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cb6:	6863      	ldr	r3, [r4, #4]
 8005cb8:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cbe:	2248      	movs	r2, #72	; 0x48
  return HAL_OK;
 8005cc0:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cc2:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cc4:	3a0a      	subs	r2, #10
 8005cc6:	54a3      	strb	r3, [r4, r2]
 8005cc8:	3201      	adds	r2, #1
 8005cca:	54a3      	strb	r3, [r4, r2]
 8005ccc:	3201      	adds	r2, #1
 8005cce:	54a3      	strb	r3, [r4, r2]
 8005cd0:	3201      	adds	r2, #1
 8005cd2:	54a3      	strb	r3, [r4, r2]
 8005cd4:	3201      	adds	r2, #1
 8005cd6:	54a3      	strb	r3, [r4, r2]
 8005cd8:	3201      	adds	r2, #1
 8005cda:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cdc:	3201      	adds	r2, #1
 8005cde:	54a3      	strb	r3, [r4, r2]
 8005ce0:	3201      	adds	r2, #1
 8005ce2:	54a3      	strb	r3, [r4, r2]
 8005ce4:	3201      	adds	r2, #1
 8005ce6:	54a3      	strb	r3, [r4, r2]
 8005ce8:	3201      	adds	r2, #1
 8005cea:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8005cec:	3a0a      	subs	r2, #10
 8005cee:	54a3      	strb	r3, [r4, r2]
}
 8005cf0:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cf2:	2170      	movs	r1, #112	; 0x70
 8005cf4:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8005cf6:	68a1      	ldr	r1, [r4, #8]
 8005cf8:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cfa:	4918      	ldr	r1, [pc, #96]	; (8005d5c <HAL_TIM_Base_Init+0xf4>)
 8005cfc:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cfe:	6921      	ldr	r1, [r4, #16]
 8005d00:	430b      	orrs	r3, r1
 8005d02:	e7d1      	b.n	8005ca8 <HAL_TIM_Base_Init+0x40>
    htim->Lock = HAL_UNLOCKED;
 8005d04:	333c      	adds	r3, #60	; 0x3c
 8005d06:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8005d08:	f7fd ffbc 	bl	8003c84 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005d0c:	233d      	movs	r3, #61	; 0x3d
 8005d0e:	2202      	movs	r2, #2
 8005d10:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d12:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d14:	490c      	ldr	r1, [pc, #48]	; (8005d48 <HAL_TIM_Base_Init+0xe0>)
  tmpcr1 = TIMx->CR1;
 8005d16:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d18:	428a      	cmp	r2, r1
 8005d1a:	d1b5      	bne.n	8005c88 <HAL_TIM_Base_Init+0x20>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d1c:	2170      	movs	r1, #112	; 0x70
 8005d1e:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8005d20:	68a1      	ldr	r1, [r4, #8]
 8005d22:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d24:	490d      	ldr	r1, [pc, #52]	; (8005d5c <HAL_TIM_Base_Init+0xf4>)
 8005d26:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d28:	6921      	ldr	r1, [r4, #16]
 8005d2a:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d2c:	2180      	movs	r1, #128	; 0x80
 8005d2e:	438b      	bics	r3, r1
 8005d30:	69a1      	ldr	r1, [r4, #24]
 8005d32:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005d34:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d36:	68e3      	ldr	r3, [r4, #12]
 8005d38:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005d3a:	6863      	ldr	r3, [r4, #4]
 8005d3c:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005d3e:	6963      	ldr	r3, [r4, #20]
 8005d40:	6313      	str	r3, [r2, #48]	; 0x30
 8005d42:	e7ba      	b.n	8005cba <HAL_TIM_Base_Init+0x52>
    return HAL_ERROR;
 8005d44:	2001      	movs	r0, #1
 8005d46:	e7d3      	b.n	8005cf0 <HAL_TIM_Base_Init+0x88>
 8005d48:	40012c00 	.word	0x40012c00
 8005d4c:	40000400 	.word	0x40000400
 8005d50:	40002000 	.word	0x40002000
 8005d54:	40014400 	.word	0x40014400
 8005d58:	40014800 	.word	0x40014800
 8005d5c:	fffffcff 	.word	0xfffffcff

08005d60 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005d60:	223d      	movs	r2, #61	; 0x3d
 8005d62:	5c81      	ldrb	r1, [r0, r2]
{
 8005d64:	0003      	movs	r3, r0
    return HAL_ERROR;
 8005d66:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8005d68:	2901      	cmp	r1, #1
 8005d6a:	d113      	bne.n	8005d94 <HAL_TIM_Base_Start_IT+0x34>
  htim->State = HAL_TIM_STATE_BUSY;
 8005d6c:	3101      	adds	r1, #1
 8005d6e:	5499      	strb	r1, [r3, r2]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68da      	ldr	r2, [r3, #12]
 8005d74:	4302      	orrs	r2, r0
 8005d76:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d78:	4a0f      	ldr	r2, [pc, #60]	; (8005db8 <HAL_TIM_Base_Start_IT+0x58>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d00b      	beq.n	8005d96 <HAL_TIM_Base_Start_IT+0x36>
 8005d7e:	2280      	movs	r2, #128	; 0x80
 8005d80:	05d2      	lsls	r2, r2, #23
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d007      	beq.n	8005d96 <HAL_TIM_Base_Start_IT+0x36>
 8005d86:	4a0d      	ldr	r2, [pc, #52]	; (8005dbc <HAL_TIM_Base_Start_IT+0x5c>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d004      	beq.n	8005d96 <HAL_TIM_Base_Start_IT+0x36>
    __HAL_TIM_ENABLE(htim);
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	4310      	orrs	r0, r2
 8005d90:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8005d92:	2000      	movs	r0, #0
}
 8005d94:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d96:	689a      	ldr	r2, [r3, #8]
 8005d98:	4909      	ldr	r1, [pc, #36]	; (8005dc0 <HAL_TIM_Base_Start_IT+0x60>)
 8005d9a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d9c:	2a06      	cmp	r2, #6
 8005d9e:	d008      	beq.n	8005db2 <HAL_TIM_Base_Start_IT+0x52>
 8005da0:	3907      	subs	r1, #7
 8005da2:	428a      	cmp	r2, r1
 8005da4:	d005      	beq.n	8005db2 <HAL_TIM_Base_Start_IT+0x52>
      __HAL_TIM_ENABLE(htim);
 8005da6:	2101      	movs	r1, #1
 8005da8:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8005daa:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8005dac:	430a      	orrs	r2, r1
 8005dae:	601a      	str	r2, [r3, #0]
 8005db0:	e7f0      	b.n	8005d94 <HAL_TIM_Base_Start_IT+0x34>
  return HAL_OK;
 8005db2:	2000      	movs	r0, #0
 8005db4:	e7ee      	b.n	8005d94 <HAL_TIM_Base_Start_IT+0x34>
 8005db6:	46c0      	nop			; (mov r8, r8)
 8005db8:	40012c00 	.word	0x40012c00
 8005dbc:	40000400 	.word	0x40000400
 8005dc0:	00010007 	.word	0x00010007

08005dc4 <HAL_TIM_OC_DelayElapsedCallback>:
 8005dc4:	4770      	bx	lr
 8005dc6:	46c0      	nop			; (mov r8, r8)

08005dc8 <HAL_TIM_IC_CaptureCallback>:
 8005dc8:	4770      	bx	lr
 8005dca:	46c0      	nop			; (mov r8, r8)

08005dcc <HAL_TIM_PWM_PulseFinishedCallback>:
 8005dcc:	4770      	bx	lr
 8005dce:	46c0      	nop			; (mov r8, r8)

08005dd0 <HAL_TIM_TriggerCallback>:
 8005dd0:	4770      	bx	lr
 8005dd2:	46c0      	nop			; (mov r8, r8)

08005dd4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dd4:	2202      	movs	r2, #2
 8005dd6:	6803      	ldr	r3, [r0, #0]
{
 8005dd8:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dda:	6919      	ldr	r1, [r3, #16]
{
 8005ddc:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dde:	420a      	tst	r2, r1
 8005de0:	d003      	beq.n	8005dea <HAL_TIM_IRQHandler+0x16>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005de2:	68d9      	ldr	r1, [r3, #12]
 8005de4:	420a      	tst	r2, r1
 8005de6:	d000      	beq.n	8005dea <HAL_TIM_IRQHandler+0x16>
 8005de8:	e06e      	b.n	8005ec8 <HAL_TIM_IRQHandler+0xf4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005dea:	2204      	movs	r2, #4
 8005dec:	6919      	ldr	r1, [r3, #16]
 8005dee:	420a      	tst	r2, r1
 8005df0:	d002      	beq.n	8005df8 <HAL_TIM_IRQHandler+0x24>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005df2:	68d9      	ldr	r1, [r3, #12]
 8005df4:	420a      	tst	r2, r1
 8005df6:	d154      	bne.n	8005ea2 <HAL_TIM_IRQHandler+0xce>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005df8:	2208      	movs	r2, #8
 8005dfa:	6919      	ldr	r1, [r3, #16]
 8005dfc:	420a      	tst	r2, r1
 8005dfe:	d002      	beq.n	8005e06 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e00:	68d9      	ldr	r1, [r3, #12]
 8005e02:	420a      	tst	r2, r1
 8005e04:	d13c      	bne.n	8005e80 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e06:	2210      	movs	r2, #16
 8005e08:	6919      	ldr	r1, [r3, #16]
 8005e0a:	420a      	tst	r2, r1
 8005e0c:	d002      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x40>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e0e:	68d9      	ldr	r1, [r3, #12]
 8005e10:	420a      	tst	r2, r1
 8005e12:	d122      	bne.n	8005e5a <HAL_TIM_IRQHandler+0x86>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e14:	2201      	movs	r2, #1
 8005e16:	6919      	ldr	r1, [r3, #16]
 8005e18:	420a      	tst	r2, r1
 8005e1a:	d002      	beq.n	8005e22 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e1c:	68d9      	ldr	r1, [r3, #12]
 8005e1e:	420a      	tst	r2, r1
 8005e20:	d168      	bne.n	8005ef4 <HAL_TIM_IRQHandler+0x120>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e22:	2280      	movs	r2, #128	; 0x80
 8005e24:	6919      	ldr	r1, [r3, #16]
 8005e26:	420a      	tst	r2, r1
 8005e28:	d002      	beq.n	8005e30 <HAL_TIM_IRQHandler+0x5c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e2a:	68d9      	ldr	r1, [r3, #12]
 8005e2c:	420a      	tst	r2, r1
 8005e2e:	d168      	bne.n	8005f02 <HAL_TIM_IRQHandler+0x12e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005e30:	691a      	ldr	r2, [r3, #16]
 8005e32:	05d2      	lsls	r2, r2, #23
 8005e34:	d502      	bpl.n	8005e3c <HAL_TIM_IRQHandler+0x68>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e36:	68da      	ldr	r2, [r3, #12]
 8005e38:	0612      	lsls	r2, r2, #24
 8005e3a:	d46a      	bmi.n	8005f12 <HAL_TIM_IRQHandler+0x13e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e3c:	2240      	movs	r2, #64	; 0x40
 8005e3e:	6919      	ldr	r1, [r3, #16]
 8005e40:	420a      	tst	r2, r1
 8005e42:	d002      	beq.n	8005e4a <HAL_TIM_IRQHandler+0x76>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e44:	68d9      	ldr	r1, [r3, #12]
 8005e46:	420a      	tst	r2, r1
 8005e48:	d16a      	bne.n	8005f20 <HAL_TIM_IRQHandler+0x14c>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e4a:	2220      	movs	r2, #32
 8005e4c:	6919      	ldr	r1, [r3, #16]
 8005e4e:	420a      	tst	r2, r1
 8005e50:	d002      	beq.n	8005e58 <HAL_TIM_IRQHandler+0x84>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e52:	68d9      	ldr	r1, [r3, #12]
 8005e54:	420a      	tst	r2, r1
 8005e56:	d147      	bne.n	8005ee8 <HAL_TIM_IRQHandler+0x114>
}
 8005e58:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e5a:	3a21      	subs	r2, #33	; 0x21
 8005e5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e5e:	3219      	adds	r2, #25
 8005e60:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e62:	69da      	ldr	r2, [r3, #28]
 8005e64:	23c0      	movs	r3, #192	; 0xc0
 8005e66:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8005e68:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e6a:	421a      	tst	r2, r3
 8005e6c:	d168      	bne.n	8005f40 <HAL_TIM_IRQHandler+0x16c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e6e:	f7ff ffa9 	bl	8005dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e72:	0020      	movs	r0, r4
 8005e74:	f7ff ffaa 	bl	8005dcc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	e7c9      	b.n	8005e14 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e80:	3a11      	subs	r2, #17
 8005e82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e84:	320d      	adds	r2, #13
 8005e86:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e88:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8005e8a:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e8c:	079b      	lsls	r3, r3, #30
 8005e8e:	d154      	bne.n	8005f3a <HAL_TIM_IRQHandler+0x166>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e90:	f7ff ff98 	bl	8005dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e94:	0020      	movs	r0, r4
 8005e96:	f7ff ff99 	bl	8005dcc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e9e:	6823      	ldr	r3, [r4, #0]
 8005ea0:	e7b1      	b.n	8005e06 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ea2:	3a09      	subs	r2, #9
 8005ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ea6:	3207      	adds	r2, #7
 8005ea8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005eaa:	699a      	ldr	r2, [r3, #24]
 8005eac:	23c0      	movs	r3, #192	; 0xc0
 8005eae:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8005eb0:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005eb2:	421a      	tst	r2, r3
 8005eb4:	d13e      	bne.n	8005f34 <HAL_TIM_IRQHandler+0x160>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eb6:	f7ff ff85 	bl	8005dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eba:	0020      	movs	r0, r4
 8005ebc:	f7ff ff86 	bl	8005dcc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ec4:	6823      	ldr	r3, [r4, #0]
 8005ec6:	e797      	b.n	8005df8 <HAL_TIM_IRQHandler+0x24>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005ec8:	3a05      	subs	r2, #5
 8005eca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ecc:	3204      	adds	r2, #4
 8005ece:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ed0:	699b      	ldr	r3, [r3, #24]
 8005ed2:	079b      	lsls	r3, r3, #30
 8005ed4:	d12b      	bne.n	8005f2e <HAL_TIM_IRQHandler+0x15a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ed6:	f7ff ff75 	bl	8005dc4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eda:	0020      	movs	r0, r4
 8005edc:	f7ff ff76 	bl	8005dcc <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ee4:	6823      	ldr	r3, [r4, #0]
 8005ee6:	e780      	b.n	8005dea <HAL_TIM_IRQHandler+0x16>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ee8:	3a41      	subs	r2, #65	; 0x41
      HAL_TIMEx_CommutCallback(htim);
 8005eea:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005eec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005eee:	f000 f82d 	bl	8005f4c <HAL_TIMEx_CommutCallback>
}
 8005ef2:	e7b1      	b.n	8005e58 <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ef4:	3a03      	subs	r2, #3
 8005ef6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ef8:	0020      	movs	r0, r4
 8005efa:	f7fd fa23 	bl	8003344 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005efe:	6823      	ldr	r3, [r4, #0]
 8005f00:	e78f      	b.n	8005e22 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f02:	3a02      	subs	r2, #2
 8005f04:	3aff      	subs	r2, #255	; 0xff
 8005f06:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005f08:	0020      	movs	r0, r4
 8005f0a:	f000 f821 	bl	8005f50 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005f0e:	6823      	ldr	r3, [r4, #0]
 8005f10:	e78e      	b.n	8005e30 <HAL_TIM_IRQHandler+0x5c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f12:	4a0d      	ldr	r2, [pc, #52]	; (8005f48 <HAL_TIM_IRQHandler+0x174>)
      HAL_TIMEx_Break2Callback(htim);
 8005f14:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f16:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005f18:	f000 f81c 	bl	8005f54 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f1c:	6823      	ldr	r3, [r4, #0]
 8005f1e:	e78d      	b.n	8005e3c <HAL_TIM_IRQHandler+0x68>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f20:	3a81      	subs	r2, #129	; 0x81
 8005f22:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005f24:	0020      	movs	r0, r4
 8005f26:	f7ff ff53 	bl	8005dd0 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f2a:	6823      	ldr	r3, [r4, #0]
 8005f2c:	e78d      	b.n	8005e4a <HAL_TIM_IRQHandler+0x76>
          HAL_TIM_IC_CaptureCallback(htim);
 8005f2e:	f7ff ff4b 	bl	8005dc8 <HAL_TIM_IC_CaptureCallback>
 8005f32:	e7d5      	b.n	8005ee0 <HAL_TIM_IRQHandler+0x10c>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f34:	f7ff ff48 	bl	8005dc8 <HAL_TIM_IC_CaptureCallback>
 8005f38:	e7c2      	b.n	8005ec0 <HAL_TIM_IRQHandler+0xec>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f3a:	f7ff ff45 	bl	8005dc8 <HAL_TIM_IC_CaptureCallback>
 8005f3e:	e7ac      	b.n	8005e9a <HAL_TIM_IRQHandler+0xc6>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f40:	f7ff ff42 	bl	8005dc8 <HAL_TIM_IC_CaptureCallback>
 8005f44:	e798      	b.n	8005e78 <HAL_TIM_IRQHandler+0xa4>
 8005f46:	46c0      	nop			; (mov r8, r8)
 8005f48:	fffffeff 	.word	0xfffffeff

08005f4c <HAL_TIMEx_CommutCallback>:
 8005f4c:	4770      	bx	lr
 8005f4e:	46c0      	nop			; (mov r8, r8)

08005f50 <HAL_TIMEx_BreakCallback>:
 8005f50:	4770      	bx	lr
 8005f52:	46c0      	nop			; (mov r8, r8)

08005f54 <HAL_TIMEx_Break2Callback>:
 8005f54:	4770      	bx	lr
 8005f56:	46c0      	nop			; (mov r8, r8)

08005f58 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f5a:	0004      	movs	r4, r0
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f5c:	208c      	movs	r0, #140	; 0x8c
 8005f5e:	5820      	ldr	r0, [r4, r0]
 8005f60:	2820      	cmp	r0, #32
 8005f62:	d000      	beq.n	8005f66 <HAL_UART_Receive_DMA+0xe>
 8005f64:	e070      	b.n	8006048 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f66:	2900      	cmp	r1, #0
 8005f68:	d045      	beq.n	8005ff6 <HAL_UART_Receive_DMA+0x9e>
 8005f6a:	2a00      	cmp	r2, #0
 8005f6c:	d043      	beq.n	8005ff6 <HAL_UART_Receive_DMA+0x9e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f6e:	2380      	movs	r3, #128	; 0x80
 8005f70:	68a0      	ldr	r0, [r4, #8]
 8005f72:	015b      	lsls	r3, r3, #5
 8005f74:	4298      	cmp	r0, r3
 8005f76:	d105      	bne.n	8005f84 <HAL_UART_Receive_DMA+0x2c>
 8005f78:	6923      	ldr	r3, [r4, #16]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d102      	bne.n	8005f84 <HAL_UART_Receive_DMA+0x2c>
      return HAL_ERROR;
 8005f7e:	2001      	movs	r0, #1
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005f80:	07cb      	lsls	r3, r1, #31
 8005f82:	d439      	bmi.n	8005ff8 <HAL_UART_Receive_DMA+0xa0>
        return  HAL_ERROR;
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f84:	2300      	movs	r3, #0

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f86:	4831      	ldr	r0, [pc, #196]	; (800604c <HAL_UART_Receive_DMA+0xf4>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f88:	66e3      	str	r3, [r4, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f8a:	6823      	ldr	r3, [r4, #0]
 8005f8c:	4283      	cmp	r3, r0
 8005f8e:	d00f      	beq.n	8005fb0 <HAL_UART_Receive_DMA+0x58>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	021b      	lsls	r3, r3, #8
 8005f94:	d50c      	bpl.n	8005fb0 <HAL_UART_Receive_DMA+0x58>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f96:	f3ef 8510 	mrs	r5, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	f383 8810 	msr	PRIMASK, r3
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005fa0:	2380      	movs	r3, #128	; 0x80
 8005fa2:	6820      	ldr	r0, [r4, #0]
 8005fa4:	04db      	lsls	r3, r3, #19
 8005fa6:	6806      	ldr	r6, [r0, #0]
 8005fa8:	4333      	orrs	r3, r6
 8005faa:	6003      	str	r3, [r0, #0]
 8005fac:	f385 8810 	msr	PRIMASK, r5
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  huart->pRxBuffPtr = pData;
  huart->RxXferSize = Size;
 8005fb0:	235c      	movs	r3, #92	; 0x5c
  huart->pRxBuffPtr = pData;
 8005fb2:	65a1      	str	r1, [r4, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fb4:	2022      	movs	r0, #34	; 0x22
  huart->RxXferSize = Size;
 8005fb6:	52e2      	strh	r2, [r4, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fb8:	2690      	movs	r6, #144	; 0x90
 8005fba:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fbc:	258c      	movs	r5, #140	; 0x8c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fbe:	51a3      	str	r3, [r4, r6]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fc0:	5160      	str	r0, [r4, r5]

  if (huart->hdmarx != NULL)
 8005fc2:	305e      	adds	r0, #94	; 0x5e
 8005fc4:	5820      	ldr	r0, [r4, r0]
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	d017      	beq.n	8005ffa <HAL_UART_Receive_DMA+0xa2>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005fca:	4f21      	ldr	r7, [pc, #132]	; (8006050 <HAL_UART_Receive_DMA+0xf8>)

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005fcc:	6383      	str	r3, [r0, #56]	; 0x38
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005fce:	62c7      	str	r7, [r0, #44]	; 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005fd0:	4f20      	ldr	r7, [pc, #128]	; (8006054 <HAL_UART_Receive_DMA+0xfc>)

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005fd2:	0013      	movs	r3, r2
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005fd4:	6307      	str	r7, [r0, #48]	; 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005fd6:	4f20      	ldr	r7, [pc, #128]	; (8006058 <HAL_UART_Receive_DMA+0x100>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005fd8:	000a      	movs	r2, r1
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005fda:	6347      	str	r7, [r0, #52]	; 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005fdc:	6827      	ldr	r7, [r4, #0]
 8005fde:	3724      	adds	r7, #36	; 0x24
 8005fe0:	0039      	movs	r1, r7
 8005fe2:	f7fe fc81 	bl	80048e8 <HAL_DMA_Start_IT>
 8005fe6:	2800      	cmp	r0, #0
 8005fe8:	d007      	beq.n	8005ffa <HAL_UART_Receive_DMA+0xa2>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005fea:	2310      	movs	r3, #16
 8005fec:	51a3      	str	r3, [r4, r6]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fee:	3310      	adds	r3, #16

      return HAL_ERROR;
 8005ff0:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 8005ff2:	5163      	str	r3, [r4, r5]
      return HAL_ERROR;
 8005ff4:	e000      	b.n	8005ff8 <HAL_UART_Receive_DMA+0xa0>
      return HAL_ERROR;
 8005ff6:	2001      	movs	r0, #1
}
 8005ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005ffa:	6923      	ldr	r3, [r4, #16]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d00b      	beq.n	8006018 <HAL_UART_Receive_DMA+0xc0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006000:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006004:	2301      	movs	r3, #1
 8006006:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800600a:	6822      	ldr	r2, [r4, #0]
 800600c:	33ff      	adds	r3, #255	; 0xff
 800600e:	6810      	ldr	r0, [r2, #0]
 8006010:	4303      	orrs	r3, r0
 8006012:	6013      	str	r3, [r2, #0]
 8006014:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006018:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800601c:	2301      	movs	r3, #1
 800601e:	f383 8810 	msr	PRIMASK, r3
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006022:	6821      	ldr	r1, [r4, #0]
 8006024:	688a      	ldr	r2, [r1, #8]
 8006026:	431a      	orrs	r2, r3
 8006028:	608a      	str	r2, [r1, #8]
 800602a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800602e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006032:	f383 8810 	msr	PRIMASK, r3

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006036:	2040      	movs	r0, #64	; 0x40
 8006038:	6822      	ldr	r2, [r4, #0]
 800603a:	6893      	ldr	r3, [r2, #8]
 800603c:	4303      	orrs	r3, r0
 800603e:	6093      	str	r3, [r2, #8]
 8006040:	f381 8810 	msr	PRIMASK, r1

  return HAL_OK;
 8006044:	2000      	movs	r0, #0
 8006046:	e7d7      	b.n	8005ff8 <HAL_UART_Receive_DMA+0xa0>
    return HAL_BUSY;
 8006048:	2002      	movs	r0, #2
 800604a:	e7d5      	b.n	8005ff8 <HAL_UART_Receive_DMA+0xa0>
 800604c:	40008000 	.word	0x40008000
 8006050:	08006161 	.word	0x08006161
 8006054:	08006141 	.word	0x08006141
 8006058:	08006065 	.word	0x08006065

0800605c <HAL_UART_RxHalfCpltCallback>:
 800605c:	4770      	bx	lr
 800605e:	46c0      	nop			; (mov r8, r8)

08006060 <HAL_UART_ErrorCallback>:
 8006060:	4770      	bx	lr
 8006062:	46c0      	nop			; (mov r8, r8)

08006064 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006066:	2288      	movs	r2, #136	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006068:	238c      	movs	r3, #140	; 0x8c
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800606a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800606c:	5885      	ldr	r5, [r0, r2]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800606e:	58c4      	ldr	r4, [r0, r3]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006070:	6803      	ldr	r3, [r0, #0]
 8006072:	6899      	ldr	r1, [r3, #8]
 8006074:	0609      	lsls	r1, r1, #24
 8006076:	d501      	bpl.n	800607c <UART_DMAError+0x18>
 8006078:	2d21      	cmp	r5, #33	; 0x21
 800607a:	d00c      	beq.n	8006096 <UART_DMAError+0x32>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	065b      	lsls	r3, r3, #25
 8006080:	d501      	bpl.n	8006086 <UART_DMAError+0x22>
 8006082:	2c22      	cmp	r4, #34	; 0x22
 8006084:	d025      	beq.n	80060d2 <UART_DMAError+0x6e>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006086:	2290      	movs	r2, #144	; 0x90
 8006088:	2110      	movs	r1, #16
 800608a:	5883      	ldr	r3, [r0, r2]
 800608c:	430b      	orrs	r3, r1
 800608e:	5083      	str	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006090:	f7ff ffe6 	bl	8006060 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->TxXferCount = 0U;
 8006096:	2356      	movs	r3, #86	; 0x56
 8006098:	2100      	movs	r1, #0
 800609a:	52c1      	strh	r1, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800609c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060a0:	3101      	adds	r1, #1
 80060a2:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80060a6:	27c0      	movs	r7, #192	; 0xc0
 80060a8:	6805      	ldr	r5, [r0, #0]
 80060aa:	682b      	ldr	r3, [r5, #0]
 80060ac:	43bb      	bics	r3, r7
 80060ae:	602b      	str	r3, [r5, #0]
 80060b0:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060b4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060b8:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80060bc:	6801      	ldr	r1, [r0, #0]
 80060be:	4e1c      	ldr	r6, [pc, #112]	; (8006130 <UART_DMAError+0xcc>)
 80060c0:	688b      	ldr	r3, [r1, #8]
 80060c2:	4033      	ands	r3, r6
 80060c4:	608b      	str	r3, [r1, #8]
 80060c6:	f385 8810 	msr	PRIMASK, r5
  huart->gState = HAL_UART_STATE_READY;
 80060ca:	2320      	movs	r3, #32
 80060cc:	5083      	str	r3, [r0, r2]
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80060ce:	6803      	ldr	r3, [r0, #0]
}
 80060d0:	e7d4      	b.n	800607c <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 80060d2:	235e      	movs	r3, #94	; 0x5e
 80060d4:	2200      	movs	r2, #0
 80060d6:	52c2      	strh	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060d8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060dc:	3201      	adds	r2, #1
 80060de:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80060e2:	6801      	ldr	r1, [r0, #0]
 80060e4:	4d13      	ldr	r5, [pc, #76]	; (8006134 <UART_DMAError+0xd0>)
 80060e6:	680b      	ldr	r3, [r1, #0]
 80060e8:	402b      	ands	r3, r5
 80060ea:	600b      	str	r3, [r1, #0]
 80060ec:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060f0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060f4:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80060f8:	6802      	ldr	r2, [r0, #0]
 80060fa:	4c0f      	ldr	r4, [pc, #60]	; (8006138 <UART_DMAError+0xd4>)
 80060fc:	6893      	ldr	r3, [r2, #8]
 80060fe:	4023      	ands	r3, r4
 8006100:	6093      	str	r3, [r2, #8]
 8006102:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006106:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006108:	2b01      	cmp	r3, #1
 800610a:	d10a      	bne.n	8006122 <UART_DMAError+0xbe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800610c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006110:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006114:	2410      	movs	r4, #16
 8006116:	6802      	ldr	r2, [r0, #0]
 8006118:	6813      	ldr	r3, [r2, #0]
 800611a:	43a3      	bics	r3, r4
 800611c:	6013      	str	r3, [r2, #0]
 800611e:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8006122:	238c      	movs	r3, #140	; 0x8c
 8006124:	2220      	movs	r2, #32
 8006126:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006128:	2300      	movs	r3, #0
 800612a:	66c3      	str	r3, [r0, #108]	; 0x6c
  huart->RxISR = NULL;
 800612c:	6743      	str	r3, [r0, #116]	; 0x74
}
 800612e:	e7aa      	b.n	8006086 <UART_DMAError+0x22>
 8006130:	ff7fffff 	.word	0xff7fffff
 8006134:	fffffedf 	.word	0xfffffedf
 8006138:	effffffe 	.word	0xeffffffe

0800613c <HAL_UARTEx_RxEventCallback>:
}
 800613c:	4770      	bx	lr
 800613e:	46c0      	nop			; (mov r8, r8)

08006140 <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006140:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006142:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8006144:	b510      	push	{r4, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006146:	6703      	str	r3, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006148:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800614a:	2b01      	cmp	r3, #1
 800614c:	d002      	beq.n	8006154 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 800614e:	f7ff ff85 	bl	800605c <HAL_UART_RxHalfCpltCallback>
}
 8006152:	bd10      	pop	{r4, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006154:	335b      	adds	r3, #91	; 0x5b
 8006156:	5ac1      	ldrh	r1, [r0, r3]
 8006158:	0849      	lsrs	r1, r1, #1
 800615a:	f7ff ffef 	bl	800613c <HAL_UARTEx_RxEventCallback>
 800615e:	e7f8      	b.n	8006152 <UART_DMARxHalfCplt+0x12>

08006160 <UART_DMAReceiveCplt>:
{
 8006160:	0003      	movs	r3, r0
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006162:	681b      	ldr	r3, [r3, #0]
{
 8006164:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	2320      	movs	r3, #32
 800616a:	0019      	movs	r1, r3
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800616c:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800616e:	4011      	ands	r1, r2
 8006170:	4213      	tst	r3, r2
 8006172:	d127      	bne.n	80061c4 <UART_DMAReceiveCplt+0x64>
    huart->RxXferCount = 0U;
 8006174:	225e      	movs	r2, #94	; 0x5e
 8006176:	5281      	strh	r1, [r0, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006178:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800617c:	3a5d      	subs	r2, #93	; 0x5d
 800617e:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006182:	6804      	ldr	r4, [r0, #0]
 8006184:	4e1c      	ldr	r6, [pc, #112]	; (80061f8 <UART_DMAReceiveCplt+0x98>)
 8006186:	6821      	ldr	r1, [r4, #0]
 8006188:	4031      	ands	r1, r6
 800618a:	6021      	str	r1, [r4, #0]
 800618c:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006190:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006194:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006198:	6804      	ldr	r4, [r0, #0]
 800619a:	68a1      	ldr	r1, [r4, #8]
 800619c:	4391      	bics	r1, r2
 800619e:	60a1      	str	r1, [r4, #8]
 80061a0:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061a4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061a8:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061ac:	2540      	movs	r5, #64	; 0x40
 80061ae:	6801      	ldr	r1, [r0, #0]
 80061b0:	688a      	ldr	r2, [r1, #8]
 80061b2:	43aa      	bics	r2, r5
 80061b4:	608a      	str	r2, [r1, #8]
 80061b6:	f384 8810 	msr	PRIMASK, r4
    huart->RxState = HAL_UART_STATE_READY;
 80061ba:	228c      	movs	r2, #140	; 0x8c
 80061bc:	5083      	str	r3, [r0, r2]
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061be:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d00c      	beq.n	80061de <UART_DMAReceiveCplt+0x7e>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061c4:	2300      	movs	r3, #0
 80061c6:	6703      	str	r3, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061c8:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d002      	beq.n	80061d4 <UART_DMAReceiveCplt+0x74>
    HAL_UART_RxCpltCallback(huart);
 80061ce:	f7fd f8a9 	bl	8003324 <HAL_UART_RxCpltCallback>
}
 80061d2:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061d4:	335b      	adds	r3, #91	; 0x5b
 80061d6:	5ac1      	ldrh	r1, [r0, r3]
 80061d8:	f7ff ffb0 	bl	800613c <HAL_UARTEx_RxEventCallback>
 80061dc:	e7f9      	b.n	80061d2 <UART_DMAReceiveCplt+0x72>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061de:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061e2:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061e6:	2410      	movs	r4, #16
 80061e8:	6802      	ldr	r2, [r0, #0]
 80061ea:	6813      	ldr	r3, [r2, #0]
 80061ec:	43a3      	bics	r3, r4
 80061ee:	6013      	str	r3, [r2, #0]
 80061f0:	f381 8810 	msr	PRIMASK, r1
}
 80061f4:	e7e6      	b.n	80061c4 <UART_DMAReceiveCplt+0x64>
 80061f6:	46c0      	nop			; (mov r8, r8)
 80061f8:	fffffeff 	.word	0xfffffeff

080061fc <UART_SetConfig>:
{
 80061fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061fe:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006200:	6925      	ldr	r5, [r4, #16]
 8006202:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8006204:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006206:	432a      	orrs	r2, r5
 8006208:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800620a:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800620c:	69c0      	ldr	r0, [r0, #28]
 800620e:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006210:	4d75      	ldr	r5, [pc, #468]	; (80063e8 <UART_SetConfig+0x1ec>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006212:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006214:	4029      	ands	r1, r5
 8006216:	430a      	orrs	r2, r1
 8006218:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800621a:	685a      	ldr	r2, [r3, #4]
 800621c:	4973      	ldr	r1, [pc, #460]	; (80063ec <UART_SetConfig+0x1f0>)
 800621e:	400a      	ands	r2, r1
 8006220:	68e1      	ldr	r1, [r4, #12]
 8006222:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006224:	4972      	ldr	r1, [pc, #456]	; (80063f0 <UART_SetConfig+0x1f4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006226:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006228:	69a2      	ldr	r2, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800622a:	428b      	cmp	r3, r1
 800622c:	d04c      	beq.n	80062c8 <UART_SetConfig+0xcc>
    tmpreg |= huart->Init.OneBitSampling;
 800622e:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006230:	6899      	ldr	r1, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8006232:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006234:	4d6f      	ldr	r5, [pc, #444]	; (80063f4 <UART_SetConfig+0x1f8>)
 8006236:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006238:	250f      	movs	r5, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800623a:	430a      	orrs	r2, r1
 800623c:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800623e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006240:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006242:	43aa      	bics	r2, r5
 8006244:	430a      	orrs	r2, r1
 8006246:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006248:	4a6b      	ldr	r2, [pc, #428]	; (80063f8 <UART_SetConfig+0x1fc>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d009      	beq.n	8006262 <UART_SetConfig+0x66>
 800624e:	4a6b      	ldr	r2, [pc, #428]	; (80063fc <UART_SetConfig+0x200>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d01c      	beq.n	800628e <UART_SetConfig+0x92>
        ret = HAL_ERROR;
 8006254:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 8006256:	4b6a      	ldr	r3, [pc, #424]	; (8006400 <UART_SetConfig+0x204>)
 8006258:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 800625a:	2300      	movs	r3, #0
 800625c:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 800625e:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8006260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006262:	4b68      	ldr	r3, [pc, #416]	; (8006404 <UART_SetConfig+0x208>)
 8006264:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006266:	2303      	movs	r3, #3
 8006268:	4013      	ands	r3, r2
 800626a:	3b01      	subs	r3, #1
 800626c:	2b02      	cmp	r3, #2
 800626e:	d80e      	bhi.n	800628e <UART_SetConfig+0x92>
 8006270:	4a65      	ldr	r2, [pc, #404]	; (8006408 <UART_SetConfig+0x20c>)
 8006272:	5cd2      	ldrb	r2, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006274:	2380      	movs	r3, #128	; 0x80
 8006276:	021b      	lsls	r3, r3, #8
 8006278:	4298      	cmp	r0, r3
 800627a:	d100      	bne.n	800627e <UART_SetConfig+0x82>
 800627c:	e0a4      	b.n	80063c8 <UART_SetConfig+0x1cc>
    switch (clocksource)
 800627e:	2a04      	cmp	r2, #4
 8006280:	d100      	bne.n	8006284 <UART_SetConfig+0x88>
 8006282:	e07c      	b.n	800637e <UART_SetConfig+0x182>
 8006284:	d974      	bls.n	8006370 <UART_SetConfig+0x174>
 8006286:	0018      	movs	r0, r3
 8006288:	2a08      	cmp	r2, #8
 800628a:	d009      	beq.n	80062a0 <UART_SetConfig+0xa4>
 800628c:	e7e2      	b.n	8006254 <UART_SetConfig+0x58>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800628e:	2380      	movs	r3, #128	; 0x80
 8006290:	021b      	lsls	r3, r3, #8
 8006292:	4298      	cmp	r0, r3
 8006294:	d078      	beq.n	8006388 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006296:	f7ff fbdd 	bl	8005a54 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800629a:	2800      	cmp	r0, #0
 800629c:	d012      	beq.n	80062c4 <UART_SetConfig+0xc8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800629e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80062a0:	4b5a      	ldr	r3, [pc, #360]	; (800640c <UART_SetConfig+0x210>)
 80062a2:	0049      	lsls	r1, r1, #1
 80062a4:	5ac9      	ldrh	r1, [r1, r3]
 80062a6:	f7f9 ff49 	bl	800013c <__udivsi3>
 80062aa:	6865      	ldr	r5, [r4, #4]
 80062ac:	086b      	lsrs	r3, r5, #1
 80062ae:	18c0      	adds	r0, r0, r3
 80062b0:	0029      	movs	r1, r5
 80062b2:	f7f9 ff43 	bl	800013c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062b6:	0002      	movs	r2, r0
 80062b8:	4b55      	ldr	r3, [pc, #340]	; (8006410 <UART_SetConfig+0x214>)
 80062ba:	3a10      	subs	r2, #16
 80062bc:	429a      	cmp	r2, r3
 80062be:	d8c9      	bhi.n	8006254 <UART_SetConfig+0x58>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80062c0:	6823      	ldr	r3, [r4, #0]
 80062c2:	60d8      	str	r0, [r3, #12]
 80062c4:	2000      	movs	r0, #0
 80062c6:	e7c6      	b.n	8006256 <UART_SetConfig+0x5a>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062c8:	6899      	ldr	r1, [r3, #8]
 80062ca:	484a      	ldr	r0, [pc, #296]	; (80063f4 <UART_SetConfig+0x1f8>)
 80062cc:	4001      	ands	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80062ce:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062d0:	430a      	orrs	r2, r1
 80062d2:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80062d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80062d8:	4382      	bics	r2, r0
 80062da:	430a      	orrs	r2, r1
 80062dc:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062de:	22c0      	movs	r2, #192	; 0xc0
 80062e0:	2080      	movs	r0, #128	; 0x80
 80062e2:	4b48      	ldr	r3, [pc, #288]	; (8006404 <UART_SetConfig+0x208>)
 80062e4:	0112      	lsls	r2, r2, #4
 80062e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e8:	0100      	lsls	r0, r0, #4
 80062ea:	4013      	ands	r3, r2
 80062ec:	4283      	cmp	r3, r0
 80062ee:	d049      	beq.n	8006384 <UART_SetConfig+0x188>
 80062f0:	d809      	bhi.n	8006306 <UART_SetConfig+0x10a>
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d035      	beq.n	8006362 <UART_SetConfig+0x166>
 80062f6:	2280      	movs	r2, #128	; 0x80
 80062f8:	00d2      	lsls	r2, r2, #3
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d1aa      	bne.n	8006254 <UART_SetConfig+0x58>
        pclk = HAL_RCC_GetSysClockFreq();
 80062fe:	f7ff fa99 	bl	8005834 <HAL_RCC_GetSysClockFreq>
 8006302:	0005      	movs	r5, r0
        break;
 8006304:	e030      	b.n	8006368 <UART_SetConfig+0x16c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006306:	4293      	cmp	r3, r2
 8006308:	d1a4      	bne.n	8006254 <UART_SetConfig+0x58>
        pclk = (uint32_t) LSE_VALUE;
 800630a:	2580      	movs	r5, #128	; 0x80
 800630c:	022d      	lsls	r5, r5, #8
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800630e:	4b3f      	ldr	r3, [pc, #252]	; (800640c <UART_SetConfig+0x210>)
 8006310:	0049      	lsls	r1, r1, #1
 8006312:	5acf      	ldrh	r7, [r1, r3]
 8006314:	0028      	movs	r0, r5
 8006316:	0039      	movs	r1, r7
 8006318:	f7f9 ff10 	bl	800013c <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800631c:	6866      	ldr	r6, [r4, #4]
 800631e:	0073      	lsls	r3, r6, #1
 8006320:	199b      	adds	r3, r3, r6
 8006322:	4283      	cmp	r3, r0
 8006324:	d900      	bls.n	8006328 <UART_SetConfig+0x12c>
 8006326:	e795      	b.n	8006254 <UART_SetConfig+0x58>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006328:	0333      	lsls	r3, r6, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800632a:	4283      	cmp	r3, r0
 800632c:	d200      	bcs.n	8006330 <UART_SetConfig+0x134>
 800632e:	e791      	b.n	8006254 <UART_SetConfig+0x58>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006330:	003a      	movs	r2, r7
 8006332:	2300      	movs	r3, #0
 8006334:	0028      	movs	r0, r5
 8006336:	2100      	movs	r1, #0
 8006338:	f7fa f8ee 	bl	8000518 <__aeabi_uldivmod>
 800633c:	020b      	lsls	r3, r1, #8
 800633e:	2100      	movs	r1, #0
 8006340:	0e05      	lsrs	r5, r0, #24
 8006342:	0202      	lsls	r2, r0, #8
 8006344:	432b      	orrs	r3, r5
 8006346:	0870      	lsrs	r0, r6, #1
 8006348:	1880      	adds	r0, r0, r2
 800634a:	4159      	adcs	r1, r3
 800634c:	0032      	movs	r2, r6
 800634e:	2300      	movs	r3, #0
 8006350:	f7fa f8e2 	bl	8000518 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006354:	4b2f      	ldr	r3, [pc, #188]	; (8006414 <UART_SetConfig+0x218>)
 8006356:	18c2      	adds	r2, r0, r3
 8006358:	4b2f      	ldr	r3, [pc, #188]	; (8006418 <UART_SetConfig+0x21c>)
 800635a:	429a      	cmp	r2, r3
 800635c:	d900      	bls.n	8006360 <UART_SetConfig+0x164>
 800635e:	e779      	b.n	8006254 <UART_SetConfig+0x58>
 8006360:	e7ae      	b.n	80062c0 <UART_SetConfig+0xc4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006362:	f7ff fb77 	bl	8005a54 <HAL_RCC_GetPCLK1Freq>
 8006366:	0005      	movs	r5, r0
    if (pclk != 0U)
 8006368:	2d00      	cmp	r5, #0
 800636a:	d0ab      	beq.n	80062c4 <UART_SetConfig+0xc8>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800636c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800636e:	e7ce      	b.n	800630e <UART_SetConfig+0x112>
    switch (clocksource)
 8006370:	2a00      	cmp	r2, #0
 8006372:	d090      	beq.n	8006296 <UART_SetConfig+0x9a>
 8006374:	2a02      	cmp	r2, #2
 8006376:	d000      	beq.n	800637a <UART_SetConfig+0x17e>
 8006378:	e76c      	b.n	8006254 <UART_SetConfig+0x58>
        pclk = (uint32_t) HSI_VALUE;
 800637a:	4828      	ldr	r0, [pc, #160]	; (800641c <UART_SetConfig+0x220>)
 800637c:	e790      	b.n	80062a0 <UART_SetConfig+0xa4>
        pclk = HAL_RCC_GetSysClockFreq();
 800637e:	f7ff fa59 	bl	8005834 <HAL_RCC_GetSysClockFreq>
        break;
 8006382:	e78a      	b.n	800629a <UART_SetConfig+0x9e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006384:	4d25      	ldr	r5, [pc, #148]	; (800641c <UART_SetConfig+0x220>)
 8006386:	e7c2      	b.n	800630e <UART_SetConfig+0x112>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006388:	f7ff fb64 	bl	8005a54 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800638c:	2800      	cmp	r0, #0
 800638e:	d099      	beq.n	80062c4 <UART_SetConfig+0xc8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006390:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006392:	4b1e      	ldr	r3, [pc, #120]	; (800640c <UART_SetConfig+0x210>)
 8006394:	0049      	lsls	r1, r1, #1
 8006396:	5ac9      	ldrh	r1, [r1, r3]
 8006398:	f7f9 fed0 	bl	800013c <__udivsi3>
 800639c:	6865      	ldr	r5, [r4, #4]
 800639e:	0040      	lsls	r0, r0, #1
 80063a0:	086b      	lsrs	r3, r5, #1
 80063a2:	18c0      	adds	r0, r0, r3
 80063a4:	0029      	movs	r1, r5
 80063a6:	f7f9 fec9 	bl	800013c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063aa:	0002      	movs	r2, r0
 80063ac:	4b18      	ldr	r3, [pc, #96]	; (8006410 <UART_SetConfig+0x214>)
 80063ae:	3a10      	subs	r2, #16
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d900      	bls.n	80063b6 <UART_SetConfig+0x1ba>
 80063b4:	e74e      	b.n	8006254 <UART_SetConfig+0x58>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063b6:	4b1a      	ldr	r3, [pc, #104]	; (8006420 <UART_SetConfig+0x224>)
        huart->Instance->BRR = brrtemp;
 80063b8:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063ba:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063bc:	0700      	lsls	r0, r0, #28
 80063be:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80063c0:	4318      	orrs	r0, r3
 80063c2:	60d0      	str	r0, [r2, #12]
 80063c4:	2000      	movs	r0, #0
 80063c6:	e746      	b.n	8006256 <UART_SetConfig+0x5a>
    switch (clocksource)
 80063c8:	2a04      	cmp	r2, #4
 80063ca:	d007      	beq.n	80063dc <UART_SetConfig+0x1e0>
 80063cc:	d809      	bhi.n	80063e2 <UART_SetConfig+0x1e6>
 80063ce:	2a00      	cmp	r2, #0
 80063d0:	d0da      	beq.n	8006388 <UART_SetConfig+0x18c>
 80063d2:	2a02      	cmp	r2, #2
 80063d4:	d000      	beq.n	80063d8 <UART_SetConfig+0x1dc>
 80063d6:	e73d      	b.n	8006254 <UART_SetConfig+0x58>
        pclk = (uint32_t) HSI_VALUE;
 80063d8:	4810      	ldr	r0, [pc, #64]	; (800641c <UART_SetConfig+0x220>)
 80063da:	e7da      	b.n	8006392 <UART_SetConfig+0x196>
        pclk = HAL_RCC_GetSysClockFreq();
 80063dc:	f7ff fa2a 	bl	8005834 <HAL_RCC_GetSysClockFreq>
        break;
 80063e0:	e7d4      	b.n	800638c <UART_SetConfig+0x190>
    switch (clocksource)
 80063e2:	2a08      	cmp	r2, #8
 80063e4:	d0d5      	beq.n	8006392 <UART_SetConfig+0x196>
 80063e6:	e735      	b.n	8006254 <UART_SetConfig+0x58>
 80063e8:	cfff69f3 	.word	0xcfff69f3
 80063ec:	ffffcfff 	.word	0xffffcfff
 80063f0:	40008000 	.word	0x40008000
 80063f4:	11fff4ff 	.word	0x11fff4ff
 80063f8:	40013800 	.word	0x40013800
 80063fc:	40004400 	.word	0x40004400
 8006400:	00010001 	.word	0x00010001
 8006404:	40021000 	.word	0x40021000
 8006408:	0800b60c 	.word	0x0800b60c
 800640c:	0800b610 	.word	0x0800b610
 8006410:	0000ffef 	.word	0x0000ffef
 8006414:	fffffd00 	.word	0xfffffd00
 8006418:	000ffcff 	.word	0x000ffcff
 800641c:	00f42400 	.word	0x00f42400
 8006420:	0000fff0 	.word	0x0000fff0

08006424 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006424:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8006426:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006428:	07da      	lsls	r2, r3, #31
 800642a:	d506      	bpl.n	800643a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800642c:	6801      	ldr	r1, [r0, #0]
 800642e:	4c28      	ldr	r4, [pc, #160]	; (80064d0 <UART_AdvFeatureConfig+0xac>)
 8006430:	684a      	ldr	r2, [r1, #4]
 8006432:	4022      	ands	r2, r4
 8006434:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8006436:	4322      	orrs	r2, r4
 8006438:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800643a:	079a      	lsls	r2, r3, #30
 800643c:	d506      	bpl.n	800644c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800643e:	6801      	ldr	r1, [r0, #0]
 8006440:	4c24      	ldr	r4, [pc, #144]	; (80064d4 <UART_AdvFeatureConfig+0xb0>)
 8006442:	684a      	ldr	r2, [r1, #4]
 8006444:	4022      	ands	r2, r4
 8006446:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8006448:	4322      	orrs	r2, r4
 800644a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800644c:	075a      	lsls	r2, r3, #29
 800644e:	d506      	bpl.n	800645e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006450:	6801      	ldr	r1, [r0, #0]
 8006452:	4c21      	ldr	r4, [pc, #132]	; (80064d8 <UART_AdvFeatureConfig+0xb4>)
 8006454:	684a      	ldr	r2, [r1, #4]
 8006456:	4022      	ands	r2, r4
 8006458:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800645a:	4322      	orrs	r2, r4
 800645c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800645e:	071a      	lsls	r2, r3, #28
 8006460:	d506      	bpl.n	8006470 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006462:	6801      	ldr	r1, [r0, #0]
 8006464:	4c1d      	ldr	r4, [pc, #116]	; (80064dc <UART_AdvFeatureConfig+0xb8>)
 8006466:	684a      	ldr	r2, [r1, #4]
 8006468:	4022      	ands	r2, r4
 800646a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800646c:	4322      	orrs	r2, r4
 800646e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006470:	06da      	lsls	r2, r3, #27
 8006472:	d506      	bpl.n	8006482 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006474:	6801      	ldr	r1, [r0, #0]
 8006476:	4c1a      	ldr	r4, [pc, #104]	; (80064e0 <UART_AdvFeatureConfig+0xbc>)
 8006478:	688a      	ldr	r2, [r1, #8]
 800647a:	4022      	ands	r2, r4
 800647c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800647e:	4322      	orrs	r2, r4
 8006480:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006482:	069a      	lsls	r2, r3, #26
 8006484:	d506      	bpl.n	8006494 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006486:	6801      	ldr	r1, [r0, #0]
 8006488:	4c16      	ldr	r4, [pc, #88]	; (80064e4 <UART_AdvFeatureConfig+0xc0>)
 800648a:	688a      	ldr	r2, [r1, #8]
 800648c:	4022      	ands	r2, r4
 800648e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006490:	4322      	orrs	r2, r4
 8006492:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006494:	065a      	lsls	r2, r3, #25
 8006496:	d50a      	bpl.n	80064ae <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006498:	6801      	ldr	r1, [r0, #0]
 800649a:	4d13      	ldr	r5, [pc, #76]	; (80064e8 <UART_AdvFeatureConfig+0xc4>)
 800649c:	684a      	ldr	r2, [r1, #4]
 800649e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80064a0:	402a      	ands	r2, r5
 80064a2:	4322      	orrs	r2, r4
 80064a4:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064a6:	2280      	movs	r2, #128	; 0x80
 80064a8:	0352      	lsls	r2, r2, #13
 80064aa:	4294      	cmp	r4, r2
 80064ac:	d009      	beq.n	80064c2 <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064ae:	061b      	lsls	r3, r3, #24
 80064b0:	d506      	bpl.n	80064c0 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064b2:	6802      	ldr	r2, [r0, #0]
 80064b4:	490d      	ldr	r1, [pc, #52]	; (80064ec <UART_AdvFeatureConfig+0xc8>)
 80064b6:	6853      	ldr	r3, [r2, #4]
 80064b8:	400b      	ands	r3, r1
 80064ba:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80064bc:	430b      	orrs	r3, r1
 80064be:	6053      	str	r3, [r2, #4]
}
 80064c0:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064c2:	684a      	ldr	r2, [r1, #4]
 80064c4:	4c0a      	ldr	r4, [pc, #40]	; (80064f0 <UART_AdvFeatureConfig+0xcc>)
 80064c6:	4022      	ands	r2, r4
 80064c8:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80064ca:	4322      	orrs	r2, r4
 80064cc:	604a      	str	r2, [r1, #4]
 80064ce:	e7ee      	b.n	80064ae <UART_AdvFeatureConfig+0x8a>
 80064d0:	fffdffff 	.word	0xfffdffff
 80064d4:	fffeffff 	.word	0xfffeffff
 80064d8:	fffbffff 	.word	0xfffbffff
 80064dc:	ffff7fff 	.word	0xffff7fff
 80064e0:	ffffefff 	.word	0xffffefff
 80064e4:	ffffdfff 	.word	0xffffdfff
 80064e8:	ffefffff 	.word	0xffefffff
 80064ec:	fff7ffff 	.word	0xfff7ffff
 80064f0:	ff9fffff 	.word	0xff9fffff

080064f4 <UART_WaitOnFlagUntilTimeout>:
{
 80064f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064f6:	4646      	mov	r6, r8
 80064f8:	4698      	mov	r8, r3
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80064fa:	2304      	movs	r3, #4
{
 80064fc:	464f      	mov	r7, r9
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80064fe:	4699      	mov	r9, r3
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006500:	2380      	movs	r3, #128	; 0x80
{
 8006502:	46d6      	mov	lr, sl
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006504:	011b      	lsls	r3, r3, #4
{
 8006506:	b5c0      	push	{r6, r7, lr}
 8006508:	0015      	movs	r5, r2
 800650a:	0007      	movs	r7, r0
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800650c:	469a      	mov	sl, r3
{
 800650e:	000c      	movs	r4, r1
 8006510:	9e08      	ldr	r6, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006512:	6801      	ldr	r1, [r0, #0]
 8006514:	1c73      	adds	r3, r6, #1
 8006516:	d10c      	bne.n	8006532 <UART_WaitOnFlagUntilTimeout+0x3e>
 8006518:	69cb      	ldr	r3, [r1, #28]
 800651a:	4023      	ands	r3, r4
 800651c:	1b1b      	subs	r3, r3, r4
 800651e:	425a      	negs	r2, r3
 8006520:	4153      	adcs	r3, r2
 8006522:	42ab      	cmp	r3, r5
 8006524:	d0f8      	beq.n	8006518 <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8006526:	2000      	movs	r0, #0
}
 8006528:	bce0      	pop	{r5, r6, r7}
 800652a:	46ba      	mov	sl, r7
 800652c:	46b1      	mov	r9, r6
 800652e:	46a8      	mov	r8, r5
 8006530:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006532:	69cb      	ldr	r3, [r1, #28]
 8006534:	4023      	ands	r3, r4
 8006536:	1b1b      	subs	r3, r3, r4
 8006538:	425a      	negs	r2, r3
 800653a:	4153      	adcs	r3, r2
 800653c:	42ab      	cmp	r3, r5
 800653e:	d1f2      	bne.n	8006526 <UART_WaitOnFlagUntilTimeout+0x32>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006540:	f7fd fd74 	bl	800402c <HAL_GetTick>
 8006544:	4643      	mov	r3, r8
 8006546:	1ac0      	subs	r0, r0, r3
 8006548:	42b0      	cmp	r0, r6
 800654a:	d82d      	bhi.n	80065a8 <UART_WaitOnFlagUntilTimeout+0xb4>
 800654c:	2e00      	cmp	r6, #0
 800654e:	d02b      	beq.n	80065a8 <UART_WaitOnFlagUntilTimeout+0xb4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006550:	464a      	mov	r2, r9
 8006552:	6839      	ldr	r1, [r7, #0]
 8006554:	680b      	ldr	r3, [r1, #0]
 8006556:	421a      	tst	r2, r3
 8006558:	d0dc      	beq.n	8006514 <UART_WaitOnFlagUntilTimeout+0x20>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800655a:	4652      	mov	r2, sl
 800655c:	69cb      	ldr	r3, [r1, #28]
 800655e:	4213      	tst	r3, r2
 8006560:	d0d8      	beq.n	8006514 <UART_WaitOnFlagUntilTimeout+0x20>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006562:	620a      	str	r2, [r1, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006564:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006568:	2201      	movs	r2, #1
 800656a:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800656e:	6839      	ldr	r1, [r7, #0]
 8006570:	4c1a      	ldr	r4, [pc, #104]	; (80065dc <UART_WaitOnFlagUntilTimeout+0xe8>)
 8006572:	680b      	ldr	r3, [r1, #0]
 8006574:	4023      	ands	r3, r4
 8006576:	600b      	str	r3, [r1, #0]
 8006578:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800657c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006580:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006584:	6839      	ldr	r1, [r7, #0]
 8006586:	688b      	ldr	r3, [r1, #8]
 8006588:	4393      	bics	r3, r2
 800658a:	608b      	str	r3, [r1, #8]
 800658c:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8006590:	2320      	movs	r3, #32
 8006592:	3287      	adds	r2, #135	; 0x87
 8006594:	50bb      	str	r3, [r7, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006596:	3204      	adds	r2, #4
 8006598:	50bb      	str	r3, [r7, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800659a:	3204      	adds	r2, #4
 800659c:	50bb      	str	r3, [r7, r2]
          __HAL_UNLOCK(huart);
 800659e:	2200      	movs	r2, #0
 80065a0:	3364      	adds	r3, #100	; 0x64
          return HAL_TIMEOUT;
 80065a2:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 80065a4:	54fa      	strb	r2, [r7, r3]
          return HAL_TIMEOUT;
 80065a6:	e7bf      	b.n	8006528 <UART_WaitOnFlagUntilTimeout+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065a8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065ac:	2201      	movs	r2, #1
 80065ae:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80065b2:	6839      	ldr	r1, [r7, #0]
 80065b4:	4c09      	ldr	r4, [pc, #36]	; (80065dc <UART_WaitOnFlagUntilTimeout+0xe8>)
 80065b6:	680b      	ldr	r3, [r1, #0]
 80065b8:	4023      	ands	r3, r4
 80065ba:	600b      	str	r3, [r1, #0]
 80065bc:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065c0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065c4:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	688b      	ldr	r3, [r1, #8]
 80065cc:	4393      	bics	r3, r2
 80065ce:	608b      	str	r3, [r1, #8]
 80065d0:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 80065d4:	2320      	movs	r3, #32
 80065d6:	3287      	adds	r2, #135	; 0x87
 80065d8:	e7de      	b.n	8006598 <UART_WaitOnFlagUntilTimeout+0xa4>
 80065da:	46c0      	nop			; (mov r8, r8)
 80065dc:	fffffe5f 	.word	0xfffffe5f

080065e0 <HAL_UART_Transmit>:
{
 80065e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065e2:	4657      	mov	r7, sl
 80065e4:	464e      	mov	r6, r9
 80065e6:	4645      	mov	r5, r8
 80065e8:	46de      	mov	lr, fp
 80065ea:	b5e0      	push	{r5, r6, r7, lr}
 80065ec:	001e      	movs	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80065ee:	2388      	movs	r3, #136	; 0x88
 80065f0:	58c3      	ldr	r3, [r0, r3]
{
 80065f2:	0005      	movs	r5, r0
 80065f4:	000f      	movs	r7, r1
 80065f6:	0014      	movs	r4, r2
 80065f8:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 80065fa:	2b20      	cmp	r3, #32
 80065fc:	d000      	beq.n	8006600 <HAL_UART_Transmit+0x20>
 80065fe:	e096      	b.n	800672e <HAL_UART_Transmit+0x14e>
    if ((pData == NULL) || (Size == 0U))
 8006600:	2900      	cmp	r1, #0
 8006602:	d049      	beq.n	8006698 <HAL_UART_Transmit+0xb8>
 8006604:	2a00      	cmp	r2, #0
 8006606:	d047      	beq.n	8006698 <HAL_UART_Transmit+0xb8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006608:	2380      	movs	r3, #128	; 0x80
 800660a:	6882      	ldr	r2, [r0, #8]
 800660c:	015b      	lsls	r3, r3, #5
 800660e:	429a      	cmp	r2, r3
 8006610:	d104      	bne.n	800661c <HAL_UART_Transmit+0x3c>
 8006612:	6903      	ldr	r3, [r0, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d101      	bne.n	800661c <HAL_UART_Transmit+0x3c>
      if ((((uint32_t)pData) & 1U) != 0U)
 8006618:	07cb      	lsls	r3, r1, #31
 800661a:	d43d      	bmi.n	8006698 <HAL_UART_Transmit+0xb8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800661c:	2390      	movs	r3, #144	; 0x90
 800661e:	2200      	movs	r2, #0
 8006620:	50ea      	str	r2, [r5, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006622:	3b08      	subs	r3, #8
 8006624:	3221      	adds	r2, #33	; 0x21
 8006626:	50ea      	str	r2, [r5, r3]
    tickstart = HAL_GetTick();
 8006628:	f7fd fd00 	bl	800402c <HAL_GetTick>
    huart->TxXferSize  = Size;
 800662c:	2354      	movs	r3, #84	; 0x54
      pdata16bits = NULL;
 800662e:	2200      	movs	r2, #0
    huart->TxXferSize  = Size;
 8006630:	52ec      	strh	r4, [r5, r3]
    huart->TxXferCount = Size;
 8006632:	3302      	adds	r3, #2
 8006634:	52ec      	strh	r4, [r5, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006636:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 8006638:	4693      	mov	fp, r2
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800663a:	68aa      	ldr	r2, [r5, #8]
    tickstart = HAL_GetTick();
 800663c:	4681      	mov	r9, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800663e:	015b      	lsls	r3, r3, #5
 8006640:	429a      	cmp	r2, r3
 8006642:	d100      	bne.n	8006646 <HAL_UART_Transmit+0x66>
 8006644:	e095      	b.n	8006772 <HAL_UART_Transmit+0x192>
    while (huart->TxXferCount > 0U)
 8006646:	2356      	movs	r3, #86	; 0x56
 8006648:	5aeb      	ldrh	r3, [r5, r3]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d016      	beq.n	800667c <HAL_UART_Transmit+0x9c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800664e:	2480      	movs	r4, #128	; 0x80
 8006650:	682a      	ldr	r2, [r5, #0]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006652:	2380      	movs	r3, #128	; 0x80
 8006654:	011b      	lsls	r3, r3, #4
 8006656:	4698      	mov	r8, r3
 8006658:	1c73      	adds	r3, r6, #1
 800665a:	d125      	bne.n	80066a8 <HAL_UART_Transmit+0xc8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800665c:	69d3      	ldr	r3, [r2, #28]
 800665e:	421c      	tst	r4, r3
 8006660:	d0fc      	beq.n	800665c <HAL_UART_Transmit+0x7c>
      if (pdata8bits == NULL)
 8006662:	2f00      	cmp	r7, #0
 8006664:	d05a      	beq.n	800671c <HAL_UART_Transmit+0x13c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006666:	783b      	ldrb	r3, [r7, #0]
        pdata8bits++;
 8006668:	3701      	adds	r7, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800666a:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800666c:	2156      	movs	r1, #86	; 0x56
 800666e:	5a6b      	ldrh	r3, [r5, r1]
 8006670:	3b01      	subs	r3, #1
 8006672:	b29b      	uxth	r3, r3
 8006674:	526b      	strh	r3, [r5, r1]
    while (huart->TxXferCount > 0U)
 8006676:	5a6b      	ldrh	r3, [r5, r1]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1ea      	bne.n	8006652 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800667c:	464b      	mov	r3, r9
 800667e:	2200      	movs	r2, #0
 8006680:	2140      	movs	r1, #64	; 0x40
 8006682:	0028      	movs	r0, r5
 8006684:	9600      	str	r6, [sp, #0]
 8006686:	f7ff ff35 	bl	80064f4 <UART_WaitOnFlagUntilTimeout>
 800668a:	2800      	cmp	r0, #0
 800668c:	d000      	beq.n	8006690 <HAL_UART_Transmit+0xb0>
 800668e:	e077      	b.n	8006780 <HAL_UART_Transmit+0x1a0>
    huart->gState = HAL_UART_STATE_READY;
 8006690:	2388      	movs	r3, #136	; 0x88
 8006692:	2220      	movs	r2, #32
 8006694:	50ea      	str	r2, [r5, r3]
    return HAL_OK;
 8006696:	e000      	b.n	800669a <HAL_UART_Transmit+0xba>
      return  HAL_ERROR;
 8006698:	2001      	movs	r0, #1
}
 800669a:	b003      	add	sp, #12
 800669c:	bcf0      	pop	{r4, r5, r6, r7}
 800669e:	46bb      	mov	fp, r7
 80066a0:	46b2      	mov	sl, r6
 80066a2:	46a9      	mov	r9, r5
 80066a4:	46a0      	mov	r8, r4
 80066a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066a8:	0021      	movs	r1, r4
 80066aa:	69d3      	ldr	r3, [r2, #28]
 80066ac:	4019      	ands	r1, r3
 80066ae:	468a      	mov	sl, r1
 80066b0:	421c      	tst	r4, r3
 80066b2:	d1d6      	bne.n	8006662 <HAL_UART_Transmit+0x82>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066b4:	f7fd fcba 	bl	800402c <HAL_GetTick>
 80066b8:	464b      	mov	r3, r9
 80066ba:	1ac0      	subs	r0, r0, r3
 80066bc:	4286      	cmp	r6, r0
 80066be:	d338      	bcc.n	8006732 <HAL_UART_Transmit+0x152>
 80066c0:	2e00      	cmp	r6, #0
 80066c2:	d036      	beq.n	8006732 <HAL_UART_Transmit+0x152>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80066c4:	2104      	movs	r1, #4
 80066c6:	682a      	ldr	r2, [r5, #0]
 80066c8:	6813      	ldr	r3, [r2, #0]
 80066ca:	4219      	tst	r1, r3
 80066cc:	d0c4      	beq.n	8006658 <HAL_UART_Transmit+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066ce:	4641      	mov	r1, r8
 80066d0:	69d3      	ldr	r3, [r2, #28]
 80066d2:	420b      	tst	r3, r1
 80066d4:	d0c0      	beq.n	8006658 <HAL_UART_Transmit+0x78>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066d6:	6211      	str	r1, [r2, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066d8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066dc:	2201      	movs	r2, #1
 80066de:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80066e2:	6829      	ldr	r1, [r5, #0]
 80066e4:	4c27      	ldr	r4, [pc, #156]	; (8006784 <HAL_UART_Transmit+0x1a4>)
 80066e6:	680b      	ldr	r3, [r1, #0]
 80066e8:	4023      	ands	r3, r4
 80066ea:	600b      	str	r3, [r1, #0]
 80066ec:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066f0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066f4:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066f8:	6829      	ldr	r1, [r5, #0]
 80066fa:	688b      	ldr	r3, [r1, #8]
 80066fc:	4393      	bics	r3, r2
 80066fe:	608b      	str	r3, [r1, #8]
 8006700:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8006704:	2320      	movs	r3, #32
 8006706:	3287      	adds	r2, #135	; 0x87
 8006708:	50ab      	str	r3, [r5, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800670a:	3204      	adds	r2, #4
 800670c:	50ab      	str	r3, [r5, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800670e:	3204      	adds	r2, #4
 8006710:	50ab      	str	r3, [r5, r2]
          __HAL_UNLOCK(huart);
 8006712:	4652      	mov	r2, sl
 8006714:	3364      	adds	r3, #100	; 0x64
        return HAL_TIMEOUT;
 8006716:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8006718:	54ea      	strb	r2, [r5, r3]
          return HAL_TIMEOUT;
 800671a:	e7be      	b.n	800669a <HAL_UART_Transmit+0xba>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800671c:	465b      	mov	r3, fp
 800671e:	881b      	ldrh	r3, [r3, #0]
 8006720:	05db      	lsls	r3, r3, #23
 8006722:	0ddb      	lsrs	r3, r3, #23
 8006724:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8006726:	2302      	movs	r3, #2
 8006728:	469c      	mov	ip, r3
 800672a:	44e3      	add	fp, ip
      huart->TxXferCount--;
 800672c:	e79e      	b.n	800666c <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 800672e:	2002      	movs	r0, #2
 8006730:	e7b3      	b.n	800669a <HAL_UART_Transmit+0xba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006732:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006736:	2201      	movs	r2, #1
 8006738:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800673c:	6829      	ldr	r1, [r5, #0]
 800673e:	4c11      	ldr	r4, [pc, #68]	; (8006784 <HAL_UART_Transmit+0x1a4>)
 8006740:	680b      	ldr	r3, [r1, #0]
 8006742:	4023      	ands	r3, r4
 8006744:	600b      	str	r3, [r1, #0]
 8006746:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800674a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800674e:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006752:	6829      	ldr	r1, [r5, #0]
 8006754:	688b      	ldr	r3, [r1, #8]
 8006756:	4393      	bics	r3, r2
 8006758:	608b      	str	r3, [r1, #8]
 800675a:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 800675e:	2320      	movs	r3, #32
 8006760:	3287      	adds	r2, #135	; 0x87
 8006762:	50ab      	str	r3, [r5, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006764:	3204      	adds	r2, #4
 8006766:	50ab      	str	r3, [r5, r2]
        __HAL_UNLOCK(huart);
 8006768:	2200      	movs	r2, #0
 800676a:	3364      	adds	r3, #100	; 0x64
        return HAL_TIMEOUT;
 800676c:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800676e:	54ea      	strb	r2, [r5, r3]
        return HAL_TIMEOUT;
 8006770:	e793      	b.n	800669a <HAL_UART_Transmit+0xba>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006772:	692b      	ldr	r3, [r5, #16]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d000      	beq.n	800677a <HAL_UART_Transmit+0x19a>
 8006778:	e765      	b.n	8006646 <HAL_UART_Transmit+0x66>
 800677a:	46bb      	mov	fp, r7
      pdata8bits  = NULL;
 800677c:	2700      	movs	r7, #0
 800677e:	e762      	b.n	8006646 <HAL_UART_Transmit+0x66>
      return HAL_TIMEOUT;
 8006780:	2003      	movs	r0, #3
 8006782:	e78a      	b.n	800669a <HAL_UART_Transmit+0xba>
 8006784:	fffffe5f 	.word	0xfffffe5f

08006788 <HAL_UART_Init>:
{
 8006788:	b530      	push	{r4, r5, lr}
 800678a:	0004      	movs	r4, r0
 800678c:	b083      	sub	sp, #12
  if (huart == NULL)
 800678e:	2800      	cmp	r0, #0
 8006790:	d04e      	beq.n	8006830 <HAL_UART_Init+0xa8>
  if (huart->gState == HAL_UART_STATE_RESET)
 8006792:	2388      	movs	r3, #136	; 0x88
 8006794:	58c3      	ldr	r3, [r0, r3]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d04c      	beq.n	8006834 <HAL_UART_Init+0xac>
  huart->gState = HAL_UART_STATE_BUSY;
 800679a:	2388      	movs	r3, #136	; 0x88
 800679c:	2224      	movs	r2, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800679e:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80067a0:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 80067a2:	6822      	ldr	r2, [r4, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067a4:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80067a6:	6813      	ldr	r3, [r2, #0]
 80067a8:	438b      	bics	r3, r1
 80067aa:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067ac:	f7ff fd26 	bl	80061fc <UART_SetConfig>
 80067b0:	2801      	cmp	r0, #1
 80067b2:	d03d      	beq.n	8006830 <HAL_UART_Init+0xa8>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80067b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d136      	bne.n	8006828 <HAL_UART_Init+0xa0>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	4926      	ldr	r1, [pc, #152]	; (8006858 <HAL_UART_Init+0xd0>)
 80067be:	685a      	ldr	r2, [r3, #4]
 80067c0:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067c2:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067c4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067c6:	689a      	ldr	r2, [r3, #8]
 80067c8:	438a      	bics	r2, r1
 80067ca:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	3929      	subs	r1, #41	; 0x29
 80067d0:	430a      	orrs	r2, r1
 80067d2:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d4:	2390      	movs	r3, #144	; 0x90
 80067d6:	2200      	movs	r2, #0
 80067d8:	50e2      	str	r2, [r4, r3]
  tickstart = HAL_GetTick();
 80067da:	f7fd fc27 	bl	800402c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067de:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80067e0:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	0712      	lsls	r2, r2, #28
 80067e6:	d40f      	bmi.n	8006808 <HAL_UART_Init+0x80>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	075b      	lsls	r3, r3, #29
 80067ec:	d427      	bmi.n	800683e <HAL_UART_Init+0xb6>
  huart->gState = HAL_UART_STATE_READY;
 80067ee:	2320      	movs	r3, #32
 80067f0:	2288      	movs	r2, #136	; 0x88
 80067f2:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80067f4:	3204      	adds	r2, #4
 80067f6:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067f8:	2300      	movs	r3, #0
  return HAL_OK;
 80067fa:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 80067fc:	3a08      	subs	r2, #8
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067fe:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006800:	6723      	str	r3, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 8006802:	54a3      	strb	r3, [r4, r2]
}
 8006804:	b003      	add	sp, #12
 8006806:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006808:	2180      	movs	r1, #128	; 0x80
 800680a:	4b14      	ldr	r3, [pc, #80]	; (800685c <HAL_UART_Init+0xd4>)
 800680c:	2200      	movs	r2, #0
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	0389      	lsls	r1, r1, #14
 8006812:	0003      	movs	r3, r0
 8006814:	0020      	movs	r0, r4
 8006816:	f7ff fe6d 	bl	80064f4 <UART_WaitOnFlagUntilTimeout>
 800681a:	2800      	cmp	r0, #0
 800681c:	d11a      	bne.n	8006854 <HAL_UART_Init+0xcc>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800681e:	6823      	ldr	r3, [r4, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	075b      	lsls	r3, r3, #29
 8006824:	d5e3      	bpl.n	80067ee <HAL_UART_Init+0x66>
 8006826:	e00a      	b.n	800683e <HAL_UART_Init+0xb6>
    UART_AdvFeatureConfig(huart);
 8006828:	0020      	movs	r0, r4
 800682a:	f7ff fdfb 	bl	8006424 <UART_AdvFeatureConfig>
 800682e:	e7c4      	b.n	80067ba <HAL_UART_Init+0x32>
    return HAL_ERROR;
 8006830:	2001      	movs	r0, #1
 8006832:	e7e7      	b.n	8006804 <HAL_UART_Init+0x7c>
    huart->Lock = HAL_UNLOCKED;
 8006834:	2284      	movs	r2, #132	; 0x84
 8006836:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8006838:	f7fd fa74 	bl	8003d24 <HAL_UART_MspInit>
 800683c:	e7ad      	b.n	800679a <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800683e:	2180      	movs	r1, #128	; 0x80
 8006840:	4b06      	ldr	r3, [pc, #24]	; (800685c <HAL_UART_Init+0xd4>)
 8006842:	2200      	movs	r2, #0
 8006844:	9300      	str	r3, [sp, #0]
 8006846:	0020      	movs	r0, r4
 8006848:	002b      	movs	r3, r5
 800684a:	03c9      	lsls	r1, r1, #15
 800684c:	f7ff fe52 	bl	80064f4 <UART_WaitOnFlagUntilTimeout>
 8006850:	2800      	cmp	r0, #0
 8006852:	d0cc      	beq.n	80067ee <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 8006854:	2003      	movs	r0, #3
 8006856:	e7d5      	b.n	8006804 <HAL_UART_Init+0x7c>
 8006858:	ffffb7ff 	.word	0xffffb7ff
 800685c:	01ffffff 	.word	0x01ffffff

08006860 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006860:	b570      	push	{r4, r5, r6, lr}

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006862:	2484      	movs	r4, #132	; 0x84
 8006864:	5d03      	ldrb	r3, [r0, r4]
 8006866:	2b01      	cmp	r3, #1
 8006868:	d012      	beq.n	8006890 <HAL_UARTEx_DisableFifoMode+0x30>

  huart->gState = HAL_UART_STATE_BUSY;
 800686a:	2588      	movs	r5, #136	; 0x88
 800686c:	2324      	movs	r3, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800686e:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 8006870:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006872:	6803      	ldr	r3, [r0, #0]
 8006874:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006876:	6819      	ldr	r1, [r3, #0]
 8006878:	43b1      	bics	r1, r6
 800687a:	6019      	str	r1, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800687c:	4905      	ldr	r1, [pc, #20]	; (8006894 <HAL_UARTEx_DisableFifoMode+0x34>)
 800687e:	400a      	ands	r2, r1
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006880:	2100      	movs	r1, #0
 8006882:	6641      	str	r1, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006884:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006886:	2320      	movs	r3, #32
 8006888:	5143      	str	r3, [r0, r5]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800688a:	5501      	strb	r1, [r0, r4]

  return HAL_OK;
 800688c:	2000      	movs	r0, #0
}
 800688e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8006890:	2002      	movs	r0, #2
 8006892:	e7fc      	b.n	800688e <HAL_UARTEx_DisableFifoMode+0x2e>
 8006894:	dfffffff 	.word	0xdfffffff

08006898 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800689a:	46d6      	mov	lr, sl
 800689c:	464f      	mov	r7, r9
 800689e:	4646      	mov	r6, r8
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068a0:	2384      	movs	r3, #132	; 0x84
{
 80068a2:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 80068a4:	5cc3      	ldrb	r3, [r0, r3]
{
 80068a6:	0004      	movs	r4, r0
 80068a8:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d03d      	beq.n	800692a <HAL_UARTEx_SetTxFifoThreshold+0x92>

  huart->gState = HAL_UART_STATE_BUSY;
 80068ae:	2388      	movs	r3, #136	; 0x88
 80068b0:	2124      	movs	r1, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068b2:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80068b4:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068b6:	682e      	ldr	r6, [r5, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068b8:	682b      	ldr	r3, [r5, #0]
 80068ba:	3923      	subs	r1, #35	; 0x23
 80068bc:	438b      	bics	r3, r1
 80068be:	602b      	str	r3, [r5, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80068c0:	68ab      	ldr	r3, [r5, #8]
 80068c2:	00db      	lsls	r3, r3, #3
 80068c4:	08d9      	lsrs	r1, r3, #3
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80068c6:	6e43      	ldr	r3, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80068c8:	4311      	orrs	r1, r2
 80068ca:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d029      	beq.n	8006924 <HAL_UARTEx_SetTxFifoThreshold+0x8c>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068d0:	68ab      	ldr	r3, [r5, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068d2:	4a17      	ldr	r2, [pc, #92]	; (8006930 <HAL_UARTEx_SetTxFifoThreshold+0x98>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068d4:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068d6:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80068d8:	68ab      	ldr	r3, [r5, #8]
 80068da:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068dc:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 80068de:	4a15      	ldr	r2, [pc, #84]	; (8006934 <HAL_UARTEx_SetTxFifoThreshold+0x9c>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068e0:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80068e2:	5cd1      	ldrb	r1, [r2, r3]
 80068e4:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068e6:	f7f9 fcb3 	bl	8000250 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068ea:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068ec:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068ee:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068f0:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068f2:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068f4:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 80068f6:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068f8:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80068fa:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068fc:	f7f9 fca8 	bl	8000250 <__divsi3>
 8006900:	b280      	uxth	r0, r0
 8006902:	2368      	movs	r3, #104	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 8006904:	2220      	movs	r2, #32
 8006906:	52e0      	strh	r0, [r4, r3]
 8006908:	3302      	adds	r3, #2
 800690a:	52e7      	strh	r7, [r4, r3]
 800690c:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800690e:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006910:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 8006912:	2200      	movs	r2, #0
  return HAL_OK;
 8006914:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 8006916:	3b04      	subs	r3, #4
 8006918:	54e2      	strb	r2, [r4, r3]
}
 800691a:	bce0      	pop	{r5, r6, r7}
 800691c:	46ba      	mov	sl, r7
 800691e:	46b1      	mov	r9, r6
 8006920:	46a8      	mov	r8, r5
 8006922:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 8006924:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 8006926:	2701      	movs	r7, #1
 8006928:	e7eb      	b.n	8006902 <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 800692a:	2002      	movs	r0, #2
 800692c:	e7f5      	b.n	800691a <HAL_UARTEx_SetTxFifoThreshold+0x82>
 800692e:	46c0      	nop			; (mov r8, r8)
 8006930:	0800b630 	.word	0x0800b630
 8006934:	0800b628 	.word	0x0800b628

08006938 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8006938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800693a:	46d6      	mov	lr, sl
 800693c:	464f      	mov	r7, r9
 800693e:	4646      	mov	r6, r8
  __HAL_LOCK(huart);
 8006940:	2384      	movs	r3, #132	; 0x84
{
 8006942:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 8006944:	5cc3      	ldrb	r3, [r0, r3]
{
 8006946:	0004      	movs	r4, r0
 8006948:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 800694a:	2b01      	cmp	r3, #1
 800694c:	d03d      	beq.n	80069ca <HAL_UARTEx_SetRxFifoThreshold+0x92>
  huart->gState = HAL_UART_STATE_BUSY;
 800694e:	2388      	movs	r3, #136	; 0x88
 8006950:	2124      	movs	r1, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006952:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006954:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006956:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8006958:	682b      	ldr	r3, [r5, #0]
 800695a:	3923      	subs	r1, #35	; 0x23
 800695c:	438b      	bics	r3, r1
 800695e:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006960:	68a9      	ldr	r1, [r5, #8]
 8006962:	4b1b      	ldr	r3, [pc, #108]	; (80069d0 <HAL_UARTEx_SetRxFifoThreshold+0x98>)
 8006964:	4019      	ands	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006966:	6e43      	ldr	r3, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006968:	4311      	orrs	r1, r2
 800696a:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800696c:	2b00      	cmp	r3, #0
 800696e:	d029      	beq.n	80069c4 <HAL_UARTEx_SetRxFifoThreshold+0x8c>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006970:	68ab      	ldr	r3, [r5, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006972:	4a18      	ldr	r2, [pc, #96]	; (80069d4 <HAL_UARTEx_SetRxFifoThreshold+0x9c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006974:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006976:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006978:	68ab      	ldr	r3, [r5, #8]
 800697a:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800697c:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 800697e:	4a16      	ldr	r2, [pc, #88]	; (80069d8 <HAL_UARTEx_SetRxFifoThreshold+0xa0>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006980:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006982:	5cd1      	ldrb	r1, [r2, r3]
 8006984:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006986:	f7f9 fc63 	bl	8000250 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800698a:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800698c:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800698e:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006990:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006992:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006994:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 8006996:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006998:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 800699a:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800699c:	f7f9 fc58 	bl	8000250 <__divsi3>
 80069a0:	b280      	uxth	r0, r0
 80069a2:	2368      	movs	r3, #104	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 80069a4:	2220      	movs	r2, #32
 80069a6:	52e0      	strh	r0, [r4, r3]
 80069a8:	3302      	adds	r3, #2
 80069aa:	52e7      	strh	r7, [r4, r3]
 80069ac:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069ae:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 80069b0:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 80069b2:	2200      	movs	r2, #0
  return HAL_OK;
 80069b4:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 80069b6:	3b04      	subs	r3, #4
 80069b8:	54e2      	strb	r2, [r4, r3]
}
 80069ba:	bce0      	pop	{r5, r6, r7}
 80069bc:	46ba      	mov	sl, r7
 80069be:	46b1      	mov	r9, r6
 80069c0:	46a8      	mov	r8, r5
 80069c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 80069c4:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 80069c6:	2701      	movs	r7, #1
 80069c8:	e7eb      	b.n	80069a2 <HAL_UARTEx_SetRxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 80069ca:	2002      	movs	r0, #2
 80069cc:	e7f5      	b.n	80069ba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 80069ce:	46c0      	nop			; (mov r8, r8)
 80069d0:	f1ffffff 	.word	0xf1ffffff
 80069d4:	0800b630 	.word	0x0800b630
 80069d8:	0800b628 	.word	0x0800b628

080069dc <atoi>:
 80069dc:	b510      	push	{r4, lr}
 80069de:	220a      	movs	r2, #10
 80069e0:	2100      	movs	r1, #0
 80069e2:	f001 fe9b 	bl	800871c <strtol>
 80069e6:	bd10      	pop	{r4, pc}

080069e8 <__errno>:
 80069e8:	4b01      	ldr	r3, [pc, #4]	; (80069f0 <__errno+0x8>)
 80069ea:	6818      	ldr	r0, [r3, #0]
 80069ec:	4770      	bx	lr
 80069ee:	46c0      	nop			; (mov r8, r8)
 80069f0:	2000000c 	.word	0x2000000c

080069f4 <__libc_init_array>:
 80069f4:	b570      	push	{r4, r5, r6, lr}
 80069f6:	2600      	movs	r6, #0
 80069f8:	4d0c      	ldr	r5, [pc, #48]	; (8006a2c <__libc_init_array+0x38>)
 80069fa:	4c0d      	ldr	r4, [pc, #52]	; (8006a30 <__libc_init_array+0x3c>)
 80069fc:	1b64      	subs	r4, r4, r5
 80069fe:	10a4      	asrs	r4, r4, #2
 8006a00:	42a6      	cmp	r6, r4
 8006a02:	d109      	bne.n	8006a18 <__libc_init_array+0x24>
 8006a04:	2600      	movs	r6, #0
 8006a06:	f004 fd53 	bl	800b4b0 <_init>
 8006a0a:	4d0a      	ldr	r5, [pc, #40]	; (8006a34 <__libc_init_array+0x40>)
 8006a0c:	4c0a      	ldr	r4, [pc, #40]	; (8006a38 <__libc_init_array+0x44>)
 8006a0e:	1b64      	subs	r4, r4, r5
 8006a10:	10a4      	asrs	r4, r4, #2
 8006a12:	42a6      	cmp	r6, r4
 8006a14:	d105      	bne.n	8006a22 <__libc_init_array+0x2e>
 8006a16:	bd70      	pop	{r4, r5, r6, pc}
 8006a18:	00b3      	lsls	r3, r6, #2
 8006a1a:	58eb      	ldr	r3, [r5, r3]
 8006a1c:	4798      	blx	r3
 8006a1e:	3601      	adds	r6, #1
 8006a20:	e7ee      	b.n	8006a00 <__libc_init_array+0xc>
 8006a22:	00b3      	lsls	r3, r6, #2
 8006a24:	58eb      	ldr	r3, [r5, r3]
 8006a26:	4798      	blx	r3
 8006a28:	3601      	adds	r6, #1
 8006a2a:	e7f2      	b.n	8006a12 <__libc_init_array+0x1e>
 8006a2c:	0800baec 	.word	0x0800baec
 8006a30:	0800baec 	.word	0x0800baec
 8006a34:	0800baec 	.word	0x0800baec
 8006a38:	0800baf0 	.word	0x0800baf0

08006a3c <malloc>:
 8006a3c:	b510      	push	{r4, lr}
 8006a3e:	4b03      	ldr	r3, [pc, #12]	; (8006a4c <malloc+0x10>)
 8006a40:	0001      	movs	r1, r0
 8006a42:	6818      	ldr	r0, [r3, #0]
 8006a44:	f000 f882 	bl	8006b4c <_malloc_r>
 8006a48:	bd10      	pop	{r4, pc}
 8006a4a:	46c0      	nop			; (mov r8, r8)
 8006a4c:	2000000c 	.word	0x2000000c

08006a50 <memcpy>:
 8006a50:	2300      	movs	r3, #0
 8006a52:	b510      	push	{r4, lr}
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d100      	bne.n	8006a5a <memcpy+0xa>
 8006a58:	bd10      	pop	{r4, pc}
 8006a5a:	5ccc      	ldrb	r4, [r1, r3]
 8006a5c:	54c4      	strb	r4, [r0, r3]
 8006a5e:	3301      	adds	r3, #1
 8006a60:	e7f8      	b.n	8006a54 <memcpy+0x4>

08006a62 <memset>:
 8006a62:	0003      	movs	r3, r0
 8006a64:	1882      	adds	r2, r0, r2
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d100      	bne.n	8006a6c <memset+0xa>
 8006a6a:	4770      	bx	lr
 8006a6c:	7019      	strb	r1, [r3, #0]
 8006a6e:	3301      	adds	r3, #1
 8006a70:	e7f9      	b.n	8006a66 <memset+0x4>
	...

08006a74 <_free_r>:
 8006a74:	b570      	push	{r4, r5, r6, lr}
 8006a76:	0005      	movs	r5, r0
 8006a78:	2900      	cmp	r1, #0
 8006a7a:	d010      	beq.n	8006a9e <_free_r+0x2a>
 8006a7c:	1f0c      	subs	r4, r1, #4
 8006a7e:	6823      	ldr	r3, [r4, #0]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	da00      	bge.n	8006a86 <_free_r+0x12>
 8006a84:	18e4      	adds	r4, r4, r3
 8006a86:	0028      	movs	r0, r5
 8006a88:	f003 f890 	bl	8009bac <__malloc_lock>
 8006a8c:	4a1d      	ldr	r2, [pc, #116]	; (8006b04 <_free_r+0x90>)
 8006a8e:	6813      	ldr	r3, [r2, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d105      	bne.n	8006aa0 <_free_r+0x2c>
 8006a94:	6063      	str	r3, [r4, #4]
 8006a96:	6014      	str	r4, [r2, #0]
 8006a98:	0028      	movs	r0, r5
 8006a9a:	f003 f88f 	bl	8009bbc <__malloc_unlock>
 8006a9e:	bd70      	pop	{r4, r5, r6, pc}
 8006aa0:	42a3      	cmp	r3, r4
 8006aa2:	d908      	bls.n	8006ab6 <_free_r+0x42>
 8006aa4:	6821      	ldr	r1, [r4, #0]
 8006aa6:	1860      	adds	r0, r4, r1
 8006aa8:	4283      	cmp	r3, r0
 8006aaa:	d1f3      	bne.n	8006a94 <_free_r+0x20>
 8006aac:	6818      	ldr	r0, [r3, #0]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	1841      	adds	r1, r0, r1
 8006ab2:	6021      	str	r1, [r4, #0]
 8006ab4:	e7ee      	b.n	8006a94 <_free_r+0x20>
 8006ab6:	001a      	movs	r2, r3
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d001      	beq.n	8006ac2 <_free_r+0x4e>
 8006abe:	42a3      	cmp	r3, r4
 8006ac0:	d9f9      	bls.n	8006ab6 <_free_r+0x42>
 8006ac2:	6811      	ldr	r1, [r2, #0]
 8006ac4:	1850      	adds	r0, r2, r1
 8006ac6:	42a0      	cmp	r0, r4
 8006ac8:	d10b      	bne.n	8006ae2 <_free_r+0x6e>
 8006aca:	6820      	ldr	r0, [r4, #0]
 8006acc:	1809      	adds	r1, r1, r0
 8006ace:	1850      	adds	r0, r2, r1
 8006ad0:	6011      	str	r1, [r2, #0]
 8006ad2:	4283      	cmp	r3, r0
 8006ad4:	d1e0      	bne.n	8006a98 <_free_r+0x24>
 8006ad6:	6818      	ldr	r0, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	1841      	adds	r1, r0, r1
 8006adc:	6011      	str	r1, [r2, #0]
 8006ade:	6053      	str	r3, [r2, #4]
 8006ae0:	e7da      	b.n	8006a98 <_free_r+0x24>
 8006ae2:	42a0      	cmp	r0, r4
 8006ae4:	d902      	bls.n	8006aec <_free_r+0x78>
 8006ae6:	230c      	movs	r3, #12
 8006ae8:	602b      	str	r3, [r5, #0]
 8006aea:	e7d5      	b.n	8006a98 <_free_r+0x24>
 8006aec:	6821      	ldr	r1, [r4, #0]
 8006aee:	1860      	adds	r0, r4, r1
 8006af0:	4283      	cmp	r3, r0
 8006af2:	d103      	bne.n	8006afc <_free_r+0x88>
 8006af4:	6818      	ldr	r0, [r3, #0]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	1841      	adds	r1, r0, r1
 8006afa:	6021      	str	r1, [r4, #0]
 8006afc:	6063      	str	r3, [r4, #4]
 8006afe:	6054      	str	r4, [r2, #4]
 8006b00:	e7ca      	b.n	8006a98 <_free_r+0x24>
 8006b02:	46c0      	nop			; (mov r8, r8)
 8006b04:	20000540 	.word	0x20000540

08006b08 <sbrk_aligned>:
 8006b08:	b570      	push	{r4, r5, r6, lr}
 8006b0a:	4e0f      	ldr	r6, [pc, #60]	; (8006b48 <sbrk_aligned+0x40>)
 8006b0c:	000d      	movs	r5, r1
 8006b0e:	6831      	ldr	r1, [r6, #0]
 8006b10:	0004      	movs	r4, r0
 8006b12:	2900      	cmp	r1, #0
 8006b14:	d102      	bne.n	8006b1c <sbrk_aligned+0x14>
 8006b16:	f000 ff05 	bl	8007924 <_sbrk_r>
 8006b1a:	6030      	str	r0, [r6, #0]
 8006b1c:	0029      	movs	r1, r5
 8006b1e:	0020      	movs	r0, r4
 8006b20:	f000 ff00 	bl	8007924 <_sbrk_r>
 8006b24:	1c43      	adds	r3, r0, #1
 8006b26:	d00a      	beq.n	8006b3e <sbrk_aligned+0x36>
 8006b28:	2303      	movs	r3, #3
 8006b2a:	1cc5      	adds	r5, r0, #3
 8006b2c:	439d      	bics	r5, r3
 8006b2e:	42a8      	cmp	r0, r5
 8006b30:	d007      	beq.n	8006b42 <sbrk_aligned+0x3a>
 8006b32:	1a29      	subs	r1, r5, r0
 8006b34:	0020      	movs	r0, r4
 8006b36:	f000 fef5 	bl	8007924 <_sbrk_r>
 8006b3a:	1c43      	adds	r3, r0, #1
 8006b3c:	d101      	bne.n	8006b42 <sbrk_aligned+0x3a>
 8006b3e:	2501      	movs	r5, #1
 8006b40:	426d      	negs	r5, r5
 8006b42:	0028      	movs	r0, r5
 8006b44:	bd70      	pop	{r4, r5, r6, pc}
 8006b46:	46c0      	nop			; (mov r8, r8)
 8006b48:	20000544 	.word	0x20000544

08006b4c <_malloc_r>:
 8006b4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b4e:	2203      	movs	r2, #3
 8006b50:	1ccb      	adds	r3, r1, #3
 8006b52:	4393      	bics	r3, r2
 8006b54:	3308      	adds	r3, #8
 8006b56:	0006      	movs	r6, r0
 8006b58:	001f      	movs	r7, r3
 8006b5a:	2b0c      	cmp	r3, #12
 8006b5c:	d232      	bcs.n	8006bc4 <_malloc_r+0x78>
 8006b5e:	270c      	movs	r7, #12
 8006b60:	42b9      	cmp	r1, r7
 8006b62:	d831      	bhi.n	8006bc8 <_malloc_r+0x7c>
 8006b64:	0030      	movs	r0, r6
 8006b66:	f003 f821 	bl	8009bac <__malloc_lock>
 8006b6a:	4d32      	ldr	r5, [pc, #200]	; (8006c34 <_malloc_r+0xe8>)
 8006b6c:	682b      	ldr	r3, [r5, #0]
 8006b6e:	001c      	movs	r4, r3
 8006b70:	2c00      	cmp	r4, #0
 8006b72:	d12e      	bne.n	8006bd2 <_malloc_r+0x86>
 8006b74:	0039      	movs	r1, r7
 8006b76:	0030      	movs	r0, r6
 8006b78:	f7ff ffc6 	bl	8006b08 <sbrk_aligned>
 8006b7c:	0004      	movs	r4, r0
 8006b7e:	1c43      	adds	r3, r0, #1
 8006b80:	d11e      	bne.n	8006bc0 <_malloc_r+0x74>
 8006b82:	682c      	ldr	r4, [r5, #0]
 8006b84:	0025      	movs	r5, r4
 8006b86:	2d00      	cmp	r5, #0
 8006b88:	d14a      	bne.n	8006c20 <_malloc_r+0xd4>
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	0029      	movs	r1, r5
 8006b8e:	18e3      	adds	r3, r4, r3
 8006b90:	0030      	movs	r0, r6
 8006b92:	9301      	str	r3, [sp, #4]
 8006b94:	f000 fec6 	bl	8007924 <_sbrk_r>
 8006b98:	9b01      	ldr	r3, [sp, #4]
 8006b9a:	4283      	cmp	r3, r0
 8006b9c:	d143      	bne.n	8006c26 <_malloc_r+0xda>
 8006b9e:	6823      	ldr	r3, [r4, #0]
 8006ba0:	3703      	adds	r7, #3
 8006ba2:	1aff      	subs	r7, r7, r3
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	439f      	bics	r7, r3
 8006ba8:	3708      	adds	r7, #8
 8006baa:	2f0c      	cmp	r7, #12
 8006bac:	d200      	bcs.n	8006bb0 <_malloc_r+0x64>
 8006bae:	270c      	movs	r7, #12
 8006bb0:	0039      	movs	r1, r7
 8006bb2:	0030      	movs	r0, r6
 8006bb4:	f7ff ffa8 	bl	8006b08 <sbrk_aligned>
 8006bb8:	1c43      	adds	r3, r0, #1
 8006bba:	d034      	beq.n	8006c26 <_malloc_r+0xda>
 8006bbc:	6823      	ldr	r3, [r4, #0]
 8006bbe:	19df      	adds	r7, r3, r7
 8006bc0:	6027      	str	r7, [r4, #0]
 8006bc2:	e013      	b.n	8006bec <_malloc_r+0xa0>
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	dacb      	bge.n	8006b60 <_malloc_r+0x14>
 8006bc8:	230c      	movs	r3, #12
 8006bca:	2500      	movs	r5, #0
 8006bcc:	6033      	str	r3, [r6, #0]
 8006bce:	0028      	movs	r0, r5
 8006bd0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006bd2:	6822      	ldr	r2, [r4, #0]
 8006bd4:	1bd1      	subs	r1, r2, r7
 8006bd6:	d420      	bmi.n	8006c1a <_malloc_r+0xce>
 8006bd8:	290b      	cmp	r1, #11
 8006bda:	d917      	bls.n	8006c0c <_malloc_r+0xc0>
 8006bdc:	19e2      	adds	r2, r4, r7
 8006bde:	6027      	str	r7, [r4, #0]
 8006be0:	42a3      	cmp	r3, r4
 8006be2:	d111      	bne.n	8006c08 <_malloc_r+0xbc>
 8006be4:	602a      	str	r2, [r5, #0]
 8006be6:	6863      	ldr	r3, [r4, #4]
 8006be8:	6011      	str	r1, [r2, #0]
 8006bea:	6053      	str	r3, [r2, #4]
 8006bec:	0030      	movs	r0, r6
 8006bee:	0025      	movs	r5, r4
 8006bf0:	f002 ffe4 	bl	8009bbc <__malloc_unlock>
 8006bf4:	2207      	movs	r2, #7
 8006bf6:	350b      	adds	r5, #11
 8006bf8:	1d23      	adds	r3, r4, #4
 8006bfa:	4395      	bics	r5, r2
 8006bfc:	1aea      	subs	r2, r5, r3
 8006bfe:	429d      	cmp	r5, r3
 8006c00:	d0e5      	beq.n	8006bce <_malloc_r+0x82>
 8006c02:	1b5b      	subs	r3, r3, r5
 8006c04:	50a3      	str	r3, [r4, r2]
 8006c06:	e7e2      	b.n	8006bce <_malloc_r+0x82>
 8006c08:	605a      	str	r2, [r3, #4]
 8006c0a:	e7ec      	b.n	8006be6 <_malloc_r+0x9a>
 8006c0c:	6862      	ldr	r2, [r4, #4]
 8006c0e:	42a3      	cmp	r3, r4
 8006c10:	d101      	bne.n	8006c16 <_malloc_r+0xca>
 8006c12:	602a      	str	r2, [r5, #0]
 8006c14:	e7ea      	b.n	8006bec <_malloc_r+0xa0>
 8006c16:	605a      	str	r2, [r3, #4]
 8006c18:	e7e8      	b.n	8006bec <_malloc_r+0xa0>
 8006c1a:	0023      	movs	r3, r4
 8006c1c:	6864      	ldr	r4, [r4, #4]
 8006c1e:	e7a7      	b.n	8006b70 <_malloc_r+0x24>
 8006c20:	002c      	movs	r4, r5
 8006c22:	686d      	ldr	r5, [r5, #4]
 8006c24:	e7af      	b.n	8006b86 <_malloc_r+0x3a>
 8006c26:	230c      	movs	r3, #12
 8006c28:	0030      	movs	r0, r6
 8006c2a:	6033      	str	r3, [r6, #0]
 8006c2c:	f002 ffc6 	bl	8009bbc <__malloc_unlock>
 8006c30:	e7cd      	b.n	8006bce <_malloc_r+0x82>
 8006c32:	46c0      	nop			; (mov r8, r8)
 8006c34:	20000540 	.word	0x20000540

08006c38 <__cvt>:
 8006c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c3a:	001e      	movs	r6, r3
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	0014      	movs	r4, r2
 8006c40:	b08b      	sub	sp, #44	; 0x2c
 8006c42:	429e      	cmp	r6, r3
 8006c44:	da04      	bge.n	8006c50 <__cvt+0x18>
 8006c46:	2180      	movs	r1, #128	; 0x80
 8006c48:	0609      	lsls	r1, r1, #24
 8006c4a:	1873      	adds	r3, r6, r1
 8006c4c:	001e      	movs	r6, r3
 8006c4e:	232d      	movs	r3, #45	; 0x2d
 8006c50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c52:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006c54:	7013      	strb	r3, [r2, #0]
 8006c56:	2320      	movs	r3, #32
 8006c58:	2203      	movs	r2, #3
 8006c5a:	439f      	bics	r7, r3
 8006c5c:	2f46      	cmp	r7, #70	; 0x46
 8006c5e:	d007      	beq.n	8006c70 <__cvt+0x38>
 8006c60:	003b      	movs	r3, r7
 8006c62:	3b45      	subs	r3, #69	; 0x45
 8006c64:	4259      	negs	r1, r3
 8006c66:	414b      	adcs	r3, r1
 8006c68:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006c6a:	3a01      	subs	r2, #1
 8006c6c:	18cb      	adds	r3, r1, r3
 8006c6e:	9310      	str	r3, [sp, #64]	; 0x40
 8006c70:	ab09      	add	r3, sp, #36	; 0x24
 8006c72:	9304      	str	r3, [sp, #16]
 8006c74:	ab08      	add	r3, sp, #32
 8006c76:	9303      	str	r3, [sp, #12]
 8006c78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006c7a:	9200      	str	r2, [sp, #0]
 8006c7c:	9302      	str	r3, [sp, #8]
 8006c7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c80:	0022      	movs	r2, r4
 8006c82:	9301      	str	r3, [sp, #4]
 8006c84:	0033      	movs	r3, r6
 8006c86:	f001 fde1 	bl	800884c <_dtoa_r>
 8006c8a:	0005      	movs	r5, r0
 8006c8c:	2f47      	cmp	r7, #71	; 0x47
 8006c8e:	d102      	bne.n	8006c96 <__cvt+0x5e>
 8006c90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c92:	07db      	lsls	r3, r3, #31
 8006c94:	d528      	bpl.n	8006ce8 <__cvt+0xb0>
 8006c96:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c98:	18eb      	adds	r3, r5, r3
 8006c9a:	9307      	str	r3, [sp, #28]
 8006c9c:	2f46      	cmp	r7, #70	; 0x46
 8006c9e:	d114      	bne.n	8006cca <__cvt+0x92>
 8006ca0:	782b      	ldrb	r3, [r5, #0]
 8006ca2:	2b30      	cmp	r3, #48	; 0x30
 8006ca4:	d10c      	bne.n	8006cc0 <__cvt+0x88>
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	2300      	movs	r3, #0
 8006caa:	0020      	movs	r0, r4
 8006cac:	0031      	movs	r1, r6
 8006cae:	f7f9 fbcb 	bl	8000448 <__aeabi_dcmpeq>
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	d104      	bne.n	8006cc0 <__cvt+0x88>
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006cba:	1a9b      	subs	r3, r3, r2
 8006cbc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006cbe:	6013      	str	r3, [r2, #0]
 8006cc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cc2:	9a07      	ldr	r2, [sp, #28]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	18d3      	adds	r3, r2, r3
 8006cc8:	9307      	str	r3, [sp, #28]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2300      	movs	r3, #0
 8006cce:	0020      	movs	r0, r4
 8006cd0:	0031      	movs	r1, r6
 8006cd2:	f7f9 fbb9 	bl	8000448 <__aeabi_dcmpeq>
 8006cd6:	2800      	cmp	r0, #0
 8006cd8:	d001      	beq.n	8006cde <__cvt+0xa6>
 8006cda:	9b07      	ldr	r3, [sp, #28]
 8006cdc:	9309      	str	r3, [sp, #36]	; 0x24
 8006cde:	2230      	movs	r2, #48	; 0x30
 8006ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ce2:	9907      	ldr	r1, [sp, #28]
 8006ce4:	428b      	cmp	r3, r1
 8006ce6:	d306      	bcc.n	8006cf6 <__cvt+0xbe>
 8006ce8:	0028      	movs	r0, r5
 8006cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cec:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006cee:	1b5b      	subs	r3, r3, r5
 8006cf0:	6013      	str	r3, [r2, #0]
 8006cf2:	b00b      	add	sp, #44	; 0x2c
 8006cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cf6:	1c59      	adds	r1, r3, #1
 8006cf8:	9109      	str	r1, [sp, #36]	; 0x24
 8006cfa:	701a      	strb	r2, [r3, #0]
 8006cfc:	e7f0      	b.n	8006ce0 <__cvt+0xa8>

08006cfe <__exponent>:
 8006cfe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d00:	1c83      	adds	r3, r0, #2
 8006d02:	b087      	sub	sp, #28
 8006d04:	9303      	str	r3, [sp, #12]
 8006d06:	0005      	movs	r5, r0
 8006d08:	000c      	movs	r4, r1
 8006d0a:	232b      	movs	r3, #43	; 0x2b
 8006d0c:	7002      	strb	r2, [r0, #0]
 8006d0e:	2900      	cmp	r1, #0
 8006d10:	da01      	bge.n	8006d16 <__exponent+0x18>
 8006d12:	424c      	negs	r4, r1
 8006d14:	3302      	adds	r3, #2
 8006d16:	706b      	strb	r3, [r5, #1]
 8006d18:	2c09      	cmp	r4, #9
 8006d1a:	dd31      	ble.n	8006d80 <__exponent+0x82>
 8006d1c:	270a      	movs	r7, #10
 8006d1e:	ab04      	add	r3, sp, #16
 8006d20:	1dde      	adds	r6, r3, #7
 8006d22:	0020      	movs	r0, r4
 8006d24:	0039      	movs	r1, r7
 8006d26:	9601      	str	r6, [sp, #4]
 8006d28:	f7f9 fb78 	bl	800041c <__aeabi_idivmod>
 8006d2c:	3e01      	subs	r6, #1
 8006d2e:	3130      	adds	r1, #48	; 0x30
 8006d30:	0020      	movs	r0, r4
 8006d32:	7031      	strb	r1, [r6, #0]
 8006d34:	0039      	movs	r1, r7
 8006d36:	9402      	str	r4, [sp, #8]
 8006d38:	f7f9 fa8a 	bl	8000250 <__divsi3>
 8006d3c:	9b02      	ldr	r3, [sp, #8]
 8006d3e:	0004      	movs	r4, r0
 8006d40:	2b63      	cmp	r3, #99	; 0x63
 8006d42:	dcee      	bgt.n	8006d22 <__exponent+0x24>
 8006d44:	9b01      	ldr	r3, [sp, #4]
 8006d46:	3430      	adds	r4, #48	; 0x30
 8006d48:	1e9a      	subs	r2, r3, #2
 8006d4a:	0013      	movs	r3, r2
 8006d4c:	9903      	ldr	r1, [sp, #12]
 8006d4e:	7014      	strb	r4, [r2, #0]
 8006d50:	a804      	add	r0, sp, #16
 8006d52:	3007      	adds	r0, #7
 8006d54:	4298      	cmp	r0, r3
 8006d56:	d80e      	bhi.n	8006d76 <__exponent+0x78>
 8006d58:	ab04      	add	r3, sp, #16
 8006d5a:	3307      	adds	r3, #7
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d804      	bhi.n	8006d6c <__exponent+0x6e>
 8006d62:	ab04      	add	r3, sp, #16
 8006d64:	3009      	adds	r0, #9
 8006d66:	18c0      	adds	r0, r0, r3
 8006d68:	9b01      	ldr	r3, [sp, #4]
 8006d6a:	1ac0      	subs	r0, r0, r3
 8006d6c:	9b03      	ldr	r3, [sp, #12]
 8006d6e:	1818      	adds	r0, r3, r0
 8006d70:	1b40      	subs	r0, r0, r5
 8006d72:	b007      	add	sp, #28
 8006d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d76:	7818      	ldrb	r0, [r3, #0]
 8006d78:	3301      	adds	r3, #1
 8006d7a:	7008      	strb	r0, [r1, #0]
 8006d7c:	3101      	adds	r1, #1
 8006d7e:	e7e7      	b.n	8006d50 <__exponent+0x52>
 8006d80:	2330      	movs	r3, #48	; 0x30
 8006d82:	18e4      	adds	r4, r4, r3
 8006d84:	70ab      	strb	r3, [r5, #2]
 8006d86:	1d28      	adds	r0, r5, #4
 8006d88:	70ec      	strb	r4, [r5, #3]
 8006d8a:	e7f1      	b.n	8006d70 <__exponent+0x72>

08006d8c <_printf_float>:
 8006d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d8e:	b095      	sub	sp, #84	; 0x54
 8006d90:	000c      	movs	r4, r1
 8006d92:	9209      	str	r2, [sp, #36]	; 0x24
 8006d94:	001e      	movs	r6, r3
 8006d96:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006d98:	0007      	movs	r7, r0
 8006d9a:	f002 fee5 	bl	8009b68 <_localeconv_r>
 8006d9e:	6803      	ldr	r3, [r0, #0]
 8006da0:	0018      	movs	r0, r3
 8006da2:	930c      	str	r3, [sp, #48]	; 0x30
 8006da4:	f7f9 f9ae 	bl	8000104 <strlen>
 8006da8:	2300      	movs	r3, #0
 8006daa:	9312      	str	r3, [sp, #72]	; 0x48
 8006dac:	7e23      	ldrb	r3, [r4, #24]
 8006dae:	2207      	movs	r2, #7
 8006db0:	930a      	str	r3, [sp, #40]	; 0x28
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	900e      	str	r0, [sp, #56]	; 0x38
 8006db6:	930d      	str	r3, [sp, #52]	; 0x34
 8006db8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006dba:	682b      	ldr	r3, [r5, #0]
 8006dbc:	05c9      	lsls	r1, r1, #23
 8006dbe:	d547      	bpl.n	8006e50 <_printf_float+0xc4>
 8006dc0:	189b      	adds	r3, r3, r2
 8006dc2:	4393      	bics	r3, r2
 8006dc4:	001a      	movs	r2, r3
 8006dc6:	3208      	adds	r2, #8
 8006dc8:	602a      	str	r2, [r5, #0]
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	64a2      	str	r2, [r4, #72]	; 0x48
 8006dd0:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006dd6:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006dd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006dda:	006b      	lsls	r3, r5, #1
 8006ddc:	085b      	lsrs	r3, r3, #1
 8006dde:	930f      	str	r3, [sp, #60]	; 0x3c
 8006de0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006de2:	4ba7      	ldr	r3, [pc, #668]	; (8007080 <_printf_float+0x2f4>)
 8006de4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006de6:	4252      	negs	r2, r2
 8006de8:	f7fb fe32 	bl	8002a50 <__aeabi_dcmpun>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	d131      	bne.n	8006e54 <_printf_float+0xc8>
 8006df0:	2201      	movs	r2, #1
 8006df2:	4ba3      	ldr	r3, [pc, #652]	; (8007080 <_printf_float+0x2f4>)
 8006df4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006df6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006df8:	4252      	negs	r2, r2
 8006dfa:	f7f9 fb35 	bl	8000468 <__aeabi_dcmple>
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	d128      	bne.n	8006e54 <_printf_float+0xc8>
 8006e02:	2200      	movs	r2, #0
 8006e04:	2300      	movs	r3, #0
 8006e06:	0029      	movs	r1, r5
 8006e08:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006e0a:	f7f9 fb23 	bl	8000454 <__aeabi_dcmplt>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	d003      	beq.n	8006e1a <_printf_float+0x8e>
 8006e12:	0023      	movs	r3, r4
 8006e14:	222d      	movs	r2, #45	; 0x2d
 8006e16:	3343      	adds	r3, #67	; 0x43
 8006e18:	701a      	strb	r2, [r3, #0]
 8006e1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e1c:	4d99      	ldr	r5, [pc, #612]	; (8007084 <_printf_float+0x2f8>)
 8006e1e:	2b47      	cmp	r3, #71	; 0x47
 8006e20:	d900      	bls.n	8006e24 <_printf_float+0x98>
 8006e22:	4d99      	ldr	r5, [pc, #612]	; (8007088 <_printf_float+0x2fc>)
 8006e24:	2303      	movs	r3, #3
 8006e26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e28:	6123      	str	r3, [r4, #16]
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	439a      	bics	r2, r3
 8006e2e:	2300      	movs	r3, #0
 8006e30:	6022      	str	r2, [r4, #0]
 8006e32:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e36:	0021      	movs	r1, r4
 8006e38:	0038      	movs	r0, r7
 8006e3a:	9600      	str	r6, [sp, #0]
 8006e3c:	aa13      	add	r2, sp, #76	; 0x4c
 8006e3e:	f000 f9e7 	bl	8007210 <_printf_common>
 8006e42:	1c43      	adds	r3, r0, #1
 8006e44:	d000      	beq.n	8006e48 <_printf_float+0xbc>
 8006e46:	e0a2      	b.n	8006f8e <_printf_float+0x202>
 8006e48:	2001      	movs	r0, #1
 8006e4a:	4240      	negs	r0, r0
 8006e4c:	b015      	add	sp, #84	; 0x54
 8006e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e50:	3307      	adds	r3, #7
 8006e52:	e7b6      	b.n	8006dc2 <_printf_float+0x36>
 8006e54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e56:	002b      	movs	r3, r5
 8006e58:	0010      	movs	r0, r2
 8006e5a:	0029      	movs	r1, r5
 8006e5c:	f7fb fdf8 	bl	8002a50 <__aeabi_dcmpun>
 8006e60:	2800      	cmp	r0, #0
 8006e62:	d00b      	beq.n	8006e7c <_printf_float+0xf0>
 8006e64:	2d00      	cmp	r5, #0
 8006e66:	da03      	bge.n	8006e70 <_printf_float+0xe4>
 8006e68:	0023      	movs	r3, r4
 8006e6a:	222d      	movs	r2, #45	; 0x2d
 8006e6c:	3343      	adds	r3, #67	; 0x43
 8006e6e:	701a      	strb	r2, [r3, #0]
 8006e70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e72:	4d86      	ldr	r5, [pc, #536]	; (800708c <_printf_float+0x300>)
 8006e74:	2b47      	cmp	r3, #71	; 0x47
 8006e76:	d9d5      	bls.n	8006e24 <_printf_float+0x98>
 8006e78:	4d85      	ldr	r5, [pc, #532]	; (8007090 <_printf_float+0x304>)
 8006e7a:	e7d3      	b.n	8006e24 <_printf_float+0x98>
 8006e7c:	2220      	movs	r2, #32
 8006e7e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006e80:	6863      	ldr	r3, [r4, #4]
 8006e82:	4391      	bics	r1, r2
 8006e84:	910f      	str	r1, [sp, #60]	; 0x3c
 8006e86:	1c5a      	adds	r2, r3, #1
 8006e88:	d149      	bne.n	8006f1e <_printf_float+0x192>
 8006e8a:	3307      	adds	r3, #7
 8006e8c:	6063      	str	r3, [r4, #4]
 8006e8e:	2380      	movs	r3, #128	; 0x80
 8006e90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e92:	00db      	lsls	r3, r3, #3
 8006e94:	4313      	orrs	r3, r2
 8006e96:	2200      	movs	r2, #0
 8006e98:	9206      	str	r2, [sp, #24]
 8006e9a:	aa12      	add	r2, sp, #72	; 0x48
 8006e9c:	9205      	str	r2, [sp, #20]
 8006e9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ea0:	a908      	add	r1, sp, #32
 8006ea2:	9204      	str	r2, [sp, #16]
 8006ea4:	aa11      	add	r2, sp, #68	; 0x44
 8006ea6:	9203      	str	r2, [sp, #12]
 8006ea8:	2223      	movs	r2, #35	; 0x23
 8006eaa:	6023      	str	r3, [r4, #0]
 8006eac:	9301      	str	r3, [sp, #4]
 8006eae:	6863      	ldr	r3, [r4, #4]
 8006eb0:	1852      	adds	r2, r2, r1
 8006eb2:	9202      	str	r2, [sp, #8]
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	0038      	movs	r0, r7
 8006eb8:	002b      	movs	r3, r5
 8006eba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ebc:	f7ff febc 	bl	8006c38 <__cvt>
 8006ec0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ec2:	0005      	movs	r5, r0
 8006ec4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006ec6:	2b47      	cmp	r3, #71	; 0x47
 8006ec8:	d108      	bne.n	8006edc <_printf_float+0x150>
 8006eca:	1ccb      	adds	r3, r1, #3
 8006ecc:	db02      	blt.n	8006ed4 <_printf_float+0x148>
 8006ece:	6863      	ldr	r3, [r4, #4]
 8006ed0:	4299      	cmp	r1, r3
 8006ed2:	dd48      	ble.n	8006f66 <_printf_float+0x1da>
 8006ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ed6:	3b02      	subs	r3, #2
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	930a      	str	r3, [sp, #40]	; 0x28
 8006edc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ede:	2b65      	cmp	r3, #101	; 0x65
 8006ee0:	d824      	bhi.n	8006f2c <_printf_float+0x1a0>
 8006ee2:	0020      	movs	r0, r4
 8006ee4:	001a      	movs	r2, r3
 8006ee6:	3901      	subs	r1, #1
 8006ee8:	3050      	adds	r0, #80	; 0x50
 8006eea:	9111      	str	r1, [sp, #68]	; 0x44
 8006eec:	f7ff ff07 	bl	8006cfe <__exponent>
 8006ef0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006ef2:	900b      	str	r0, [sp, #44]	; 0x2c
 8006ef4:	1813      	adds	r3, r2, r0
 8006ef6:	6123      	str	r3, [r4, #16]
 8006ef8:	2a01      	cmp	r2, #1
 8006efa:	dc02      	bgt.n	8006f02 <_printf_float+0x176>
 8006efc:	6822      	ldr	r2, [r4, #0]
 8006efe:	07d2      	lsls	r2, r2, #31
 8006f00:	d501      	bpl.n	8006f06 <_printf_float+0x17a>
 8006f02:	3301      	adds	r3, #1
 8006f04:	6123      	str	r3, [r4, #16]
 8006f06:	2323      	movs	r3, #35	; 0x23
 8006f08:	aa08      	add	r2, sp, #32
 8006f0a:	189b      	adds	r3, r3, r2
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d100      	bne.n	8006f14 <_printf_float+0x188>
 8006f12:	e78f      	b.n	8006e34 <_printf_float+0xa8>
 8006f14:	0023      	movs	r3, r4
 8006f16:	222d      	movs	r2, #45	; 0x2d
 8006f18:	3343      	adds	r3, #67	; 0x43
 8006f1a:	701a      	strb	r2, [r3, #0]
 8006f1c:	e78a      	b.n	8006e34 <_printf_float+0xa8>
 8006f1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f20:	2a47      	cmp	r2, #71	; 0x47
 8006f22:	d1b4      	bne.n	8006e8e <_printf_float+0x102>
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d1b2      	bne.n	8006e8e <_printf_float+0x102>
 8006f28:	3301      	adds	r3, #1
 8006f2a:	e7af      	b.n	8006e8c <_printf_float+0x100>
 8006f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f2e:	2b66      	cmp	r3, #102	; 0x66
 8006f30:	d11b      	bne.n	8006f6a <_printf_float+0x1de>
 8006f32:	6863      	ldr	r3, [r4, #4]
 8006f34:	2900      	cmp	r1, #0
 8006f36:	dd0d      	ble.n	8006f54 <_printf_float+0x1c8>
 8006f38:	6121      	str	r1, [r4, #16]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d102      	bne.n	8006f44 <_printf_float+0x1b8>
 8006f3e:	6822      	ldr	r2, [r4, #0]
 8006f40:	07d2      	lsls	r2, r2, #31
 8006f42:	d502      	bpl.n	8006f4a <_printf_float+0x1be>
 8006f44:	3301      	adds	r3, #1
 8006f46:	1859      	adds	r1, r3, r1
 8006f48:	6121      	str	r1, [r4, #16]
 8006f4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f4c:	65a3      	str	r3, [r4, #88]	; 0x58
 8006f4e:	2300      	movs	r3, #0
 8006f50:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f52:	e7d8      	b.n	8006f06 <_printf_float+0x17a>
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d103      	bne.n	8006f60 <_printf_float+0x1d4>
 8006f58:	2201      	movs	r2, #1
 8006f5a:	6821      	ldr	r1, [r4, #0]
 8006f5c:	4211      	tst	r1, r2
 8006f5e:	d000      	beq.n	8006f62 <_printf_float+0x1d6>
 8006f60:	1c9a      	adds	r2, r3, #2
 8006f62:	6122      	str	r2, [r4, #16]
 8006f64:	e7f1      	b.n	8006f4a <_printf_float+0x1be>
 8006f66:	2367      	movs	r3, #103	; 0x67
 8006f68:	930a      	str	r3, [sp, #40]	; 0x28
 8006f6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	db06      	blt.n	8006f80 <_printf_float+0x1f4>
 8006f72:	6822      	ldr	r2, [r4, #0]
 8006f74:	6123      	str	r3, [r4, #16]
 8006f76:	07d2      	lsls	r2, r2, #31
 8006f78:	d5e7      	bpl.n	8006f4a <_printf_float+0x1be>
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	6123      	str	r3, [r4, #16]
 8006f7e:	e7e4      	b.n	8006f4a <_printf_float+0x1be>
 8006f80:	2101      	movs	r1, #1
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	dc01      	bgt.n	8006f8a <_printf_float+0x1fe>
 8006f86:	1849      	adds	r1, r1, r1
 8006f88:	1ac9      	subs	r1, r1, r3
 8006f8a:	1852      	adds	r2, r2, r1
 8006f8c:	e7e9      	b.n	8006f62 <_printf_float+0x1d6>
 8006f8e:	6822      	ldr	r2, [r4, #0]
 8006f90:	0553      	lsls	r3, r2, #21
 8006f92:	d407      	bmi.n	8006fa4 <_printf_float+0x218>
 8006f94:	6923      	ldr	r3, [r4, #16]
 8006f96:	002a      	movs	r2, r5
 8006f98:	0038      	movs	r0, r7
 8006f9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f9c:	47b0      	blx	r6
 8006f9e:	1c43      	adds	r3, r0, #1
 8006fa0:	d128      	bne.n	8006ff4 <_printf_float+0x268>
 8006fa2:	e751      	b.n	8006e48 <_printf_float+0xbc>
 8006fa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fa6:	2b65      	cmp	r3, #101	; 0x65
 8006fa8:	d800      	bhi.n	8006fac <_printf_float+0x220>
 8006faa:	e0e1      	b.n	8007170 <_printf_float+0x3e4>
 8006fac:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006fae:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	f7f9 fa48 	bl	8000448 <__aeabi_dcmpeq>
 8006fb8:	2800      	cmp	r0, #0
 8006fba:	d031      	beq.n	8007020 <_printf_float+0x294>
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	0038      	movs	r0, r7
 8006fc0:	4a34      	ldr	r2, [pc, #208]	; (8007094 <_printf_float+0x308>)
 8006fc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fc4:	47b0      	blx	r6
 8006fc6:	1c43      	adds	r3, r0, #1
 8006fc8:	d100      	bne.n	8006fcc <_printf_float+0x240>
 8006fca:	e73d      	b.n	8006e48 <_printf_float+0xbc>
 8006fcc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	db02      	blt.n	8006fda <_printf_float+0x24e>
 8006fd4:	6823      	ldr	r3, [r4, #0]
 8006fd6:	07db      	lsls	r3, r3, #31
 8006fd8:	d50c      	bpl.n	8006ff4 <_printf_float+0x268>
 8006fda:	0038      	movs	r0, r7
 8006fdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fe0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fe2:	47b0      	blx	r6
 8006fe4:	2500      	movs	r5, #0
 8006fe6:	1c43      	adds	r3, r0, #1
 8006fe8:	d100      	bne.n	8006fec <_printf_float+0x260>
 8006fea:	e72d      	b.n	8006e48 <_printf_float+0xbc>
 8006fec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006fee:	3b01      	subs	r3, #1
 8006ff0:	42ab      	cmp	r3, r5
 8006ff2:	dc0a      	bgt.n	800700a <_printf_float+0x27e>
 8006ff4:	6823      	ldr	r3, [r4, #0]
 8006ff6:	079b      	lsls	r3, r3, #30
 8006ff8:	d500      	bpl.n	8006ffc <_printf_float+0x270>
 8006ffa:	e106      	b.n	800720a <_printf_float+0x47e>
 8006ffc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ffe:	68e0      	ldr	r0, [r4, #12]
 8007000:	4298      	cmp	r0, r3
 8007002:	db00      	blt.n	8007006 <_printf_float+0x27a>
 8007004:	e722      	b.n	8006e4c <_printf_float+0xc0>
 8007006:	0018      	movs	r0, r3
 8007008:	e720      	b.n	8006e4c <_printf_float+0xc0>
 800700a:	0022      	movs	r2, r4
 800700c:	2301      	movs	r3, #1
 800700e:	0038      	movs	r0, r7
 8007010:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007012:	321a      	adds	r2, #26
 8007014:	47b0      	blx	r6
 8007016:	1c43      	adds	r3, r0, #1
 8007018:	d100      	bne.n	800701c <_printf_float+0x290>
 800701a:	e715      	b.n	8006e48 <_printf_float+0xbc>
 800701c:	3501      	adds	r5, #1
 800701e:	e7e5      	b.n	8006fec <_printf_float+0x260>
 8007020:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007022:	2b00      	cmp	r3, #0
 8007024:	dc38      	bgt.n	8007098 <_printf_float+0x30c>
 8007026:	2301      	movs	r3, #1
 8007028:	0038      	movs	r0, r7
 800702a:	4a1a      	ldr	r2, [pc, #104]	; (8007094 <_printf_float+0x308>)
 800702c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800702e:	47b0      	blx	r6
 8007030:	1c43      	adds	r3, r0, #1
 8007032:	d100      	bne.n	8007036 <_printf_float+0x2aa>
 8007034:	e708      	b.n	8006e48 <_printf_float+0xbc>
 8007036:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007038:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800703a:	4313      	orrs	r3, r2
 800703c:	d102      	bne.n	8007044 <_printf_float+0x2b8>
 800703e:	6823      	ldr	r3, [r4, #0]
 8007040:	07db      	lsls	r3, r3, #31
 8007042:	d5d7      	bpl.n	8006ff4 <_printf_float+0x268>
 8007044:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007046:	0038      	movs	r0, r7
 8007048:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800704a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800704c:	47b0      	blx	r6
 800704e:	1c43      	adds	r3, r0, #1
 8007050:	d100      	bne.n	8007054 <_printf_float+0x2c8>
 8007052:	e6f9      	b.n	8006e48 <_printf_float+0xbc>
 8007054:	2300      	movs	r3, #0
 8007056:	930a      	str	r3, [sp, #40]	; 0x28
 8007058:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800705a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800705c:	425b      	negs	r3, r3
 800705e:	4293      	cmp	r3, r2
 8007060:	dc01      	bgt.n	8007066 <_printf_float+0x2da>
 8007062:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007064:	e797      	b.n	8006f96 <_printf_float+0x20a>
 8007066:	0022      	movs	r2, r4
 8007068:	2301      	movs	r3, #1
 800706a:	0038      	movs	r0, r7
 800706c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800706e:	321a      	adds	r2, #26
 8007070:	47b0      	blx	r6
 8007072:	1c43      	adds	r3, r0, #1
 8007074:	d100      	bne.n	8007078 <_printf_float+0x2ec>
 8007076:	e6e7      	b.n	8006e48 <_printf_float+0xbc>
 8007078:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800707a:	3301      	adds	r3, #1
 800707c:	e7eb      	b.n	8007056 <_printf_float+0x2ca>
 800707e:	46c0      	nop			; (mov r8, r8)
 8007080:	7fefffff 	.word	0x7fefffff
 8007084:	0800b740 	.word	0x0800b740
 8007088:	0800b744 	.word	0x0800b744
 800708c:	0800b748 	.word	0x0800b748
 8007090:	0800b74c 	.word	0x0800b74c
 8007094:	0800b750 	.word	0x0800b750
 8007098:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800709a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800709c:	920a      	str	r2, [sp, #40]	; 0x28
 800709e:	429a      	cmp	r2, r3
 80070a0:	dd00      	ble.n	80070a4 <_printf_float+0x318>
 80070a2:	930a      	str	r3, [sp, #40]	; 0x28
 80070a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	dc3c      	bgt.n	8007124 <_printf_float+0x398>
 80070aa:	2300      	movs	r3, #0
 80070ac:	930d      	str	r3, [sp, #52]	; 0x34
 80070ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070b0:	43db      	mvns	r3, r3
 80070b2:	17db      	asrs	r3, r3, #31
 80070b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80070b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80070ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80070bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070be:	4013      	ands	r3, r2
 80070c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80070c2:	1ad3      	subs	r3, r2, r3
 80070c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80070c6:	4293      	cmp	r3, r2
 80070c8:	dc34      	bgt.n	8007134 <_printf_float+0x3a8>
 80070ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070ce:	4293      	cmp	r3, r2
 80070d0:	db3d      	blt.n	800714e <_printf_float+0x3c2>
 80070d2:	6823      	ldr	r3, [r4, #0]
 80070d4:	07db      	lsls	r3, r3, #31
 80070d6:	d43a      	bmi.n	800714e <_printf_float+0x3c2>
 80070d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070dc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	1a52      	subs	r2, r2, r1
 80070e2:	920a      	str	r2, [sp, #40]	; 0x28
 80070e4:	429a      	cmp	r2, r3
 80070e6:	dd00      	ble.n	80070ea <_printf_float+0x35e>
 80070e8:	930a      	str	r3, [sp, #40]	; 0x28
 80070ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	dc36      	bgt.n	800715e <_printf_float+0x3d2>
 80070f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070f2:	2500      	movs	r5, #0
 80070f4:	43db      	mvns	r3, r3
 80070f6:	17db      	asrs	r3, r3, #31
 80070f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80070fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80070fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007100:	1a9b      	subs	r3, r3, r2
 8007102:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007104:	400a      	ands	r2, r1
 8007106:	1a9b      	subs	r3, r3, r2
 8007108:	42ab      	cmp	r3, r5
 800710a:	dc00      	bgt.n	800710e <_printf_float+0x382>
 800710c:	e772      	b.n	8006ff4 <_printf_float+0x268>
 800710e:	0022      	movs	r2, r4
 8007110:	2301      	movs	r3, #1
 8007112:	0038      	movs	r0, r7
 8007114:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007116:	321a      	adds	r2, #26
 8007118:	47b0      	blx	r6
 800711a:	1c43      	adds	r3, r0, #1
 800711c:	d100      	bne.n	8007120 <_printf_float+0x394>
 800711e:	e693      	b.n	8006e48 <_printf_float+0xbc>
 8007120:	3501      	adds	r5, #1
 8007122:	e7ea      	b.n	80070fa <_printf_float+0x36e>
 8007124:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007126:	002a      	movs	r2, r5
 8007128:	0038      	movs	r0, r7
 800712a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800712c:	47b0      	blx	r6
 800712e:	1c43      	adds	r3, r0, #1
 8007130:	d1bb      	bne.n	80070aa <_printf_float+0x31e>
 8007132:	e689      	b.n	8006e48 <_printf_float+0xbc>
 8007134:	0022      	movs	r2, r4
 8007136:	2301      	movs	r3, #1
 8007138:	0038      	movs	r0, r7
 800713a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800713c:	321a      	adds	r2, #26
 800713e:	47b0      	blx	r6
 8007140:	1c43      	adds	r3, r0, #1
 8007142:	d100      	bne.n	8007146 <_printf_float+0x3ba>
 8007144:	e680      	b.n	8006e48 <_printf_float+0xbc>
 8007146:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007148:	3301      	adds	r3, #1
 800714a:	930d      	str	r3, [sp, #52]	; 0x34
 800714c:	e7b3      	b.n	80070b6 <_printf_float+0x32a>
 800714e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007150:	0038      	movs	r0, r7
 8007152:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007154:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007156:	47b0      	blx	r6
 8007158:	1c43      	adds	r3, r0, #1
 800715a:	d1bd      	bne.n	80070d8 <_printf_float+0x34c>
 800715c:	e674      	b.n	8006e48 <_printf_float+0xbc>
 800715e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007160:	0038      	movs	r0, r7
 8007162:	18ea      	adds	r2, r5, r3
 8007164:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007168:	47b0      	blx	r6
 800716a:	1c43      	adds	r3, r0, #1
 800716c:	d1c0      	bne.n	80070f0 <_printf_float+0x364>
 800716e:	e66b      	b.n	8006e48 <_printf_float+0xbc>
 8007170:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007172:	2b01      	cmp	r3, #1
 8007174:	dc02      	bgt.n	800717c <_printf_float+0x3f0>
 8007176:	2301      	movs	r3, #1
 8007178:	421a      	tst	r2, r3
 800717a:	d034      	beq.n	80071e6 <_printf_float+0x45a>
 800717c:	2301      	movs	r3, #1
 800717e:	002a      	movs	r2, r5
 8007180:	0038      	movs	r0, r7
 8007182:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007184:	47b0      	blx	r6
 8007186:	1c43      	adds	r3, r0, #1
 8007188:	d100      	bne.n	800718c <_printf_float+0x400>
 800718a:	e65d      	b.n	8006e48 <_printf_float+0xbc>
 800718c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800718e:	0038      	movs	r0, r7
 8007190:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007192:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007194:	47b0      	blx	r6
 8007196:	1c43      	adds	r3, r0, #1
 8007198:	d100      	bne.n	800719c <_printf_float+0x410>
 800719a:	e655      	b.n	8006e48 <_printf_float+0xbc>
 800719c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800719e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80071a0:	2200      	movs	r2, #0
 80071a2:	2300      	movs	r3, #0
 80071a4:	f7f9 f950 	bl	8000448 <__aeabi_dcmpeq>
 80071a8:	2800      	cmp	r0, #0
 80071aa:	d11a      	bne.n	80071e2 <_printf_float+0x456>
 80071ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071ae:	1c6a      	adds	r2, r5, #1
 80071b0:	3b01      	subs	r3, #1
 80071b2:	0038      	movs	r0, r7
 80071b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071b6:	47b0      	blx	r6
 80071b8:	1c43      	adds	r3, r0, #1
 80071ba:	d10e      	bne.n	80071da <_printf_float+0x44e>
 80071bc:	e644      	b.n	8006e48 <_printf_float+0xbc>
 80071be:	0022      	movs	r2, r4
 80071c0:	2301      	movs	r3, #1
 80071c2:	0038      	movs	r0, r7
 80071c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071c6:	321a      	adds	r2, #26
 80071c8:	47b0      	blx	r6
 80071ca:	1c43      	adds	r3, r0, #1
 80071cc:	d100      	bne.n	80071d0 <_printf_float+0x444>
 80071ce:	e63b      	b.n	8006e48 <_printf_float+0xbc>
 80071d0:	3501      	adds	r5, #1
 80071d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071d4:	3b01      	subs	r3, #1
 80071d6:	42ab      	cmp	r3, r5
 80071d8:	dcf1      	bgt.n	80071be <_printf_float+0x432>
 80071da:	0022      	movs	r2, r4
 80071dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071de:	3250      	adds	r2, #80	; 0x50
 80071e0:	e6da      	b.n	8006f98 <_printf_float+0x20c>
 80071e2:	2500      	movs	r5, #0
 80071e4:	e7f5      	b.n	80071d2 <_printf_float+0x446>
 80071e6:	002a      	movs	r2, r5
 80071e8:	e7e3      	b.n	80071b2 <_printf_float+0x426>
 80071ea:	0022      	movs	r2, r4
 80071ec:	2301      	movs	r3, #1
 80071ee:	0038      	movs	r0, r7
 80071f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071f2:	3219      	adds	r2, #25
 80071f4:	47b0      	blx	r6
 80071f6:	1c43      	adds	r3, r0, #1
 80071f8:	d100      	bne.n	80071fc <_printf_float+0x470>
 80071fa:	e625      	b.n	8006e48 <_printf_float+0xbc>
 80071fc:	3501      	adds	r5, #1
 80071fe:	68e3      	ldr	r3, [r4, #12]
 8007200:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007202:	1a9b      	subs	r3, r3, r2
 8007204:	42ab      	cmp	r3, r5
 8007206:	dcf0      	bgt.n	80071ea <_printf_float+0x45e>
 8007208:	e6f8      	b.n	8006ffc <_printf_float+0x270>
 800720a:	2500      	movs	r5, #0
 800720c:	e7f7      	b.n	80071fe <_printf_float+0x472>
 800720e:	46c0      	nop			; (mov r8, r8)

08007210 <_printf_common>:
 8007210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007212:	0015      	movs	r5, r2
 8007214:	9301      	str	r3, [sp, #4]
 8007216:	688a      	ldr	r2, [r1, #8]
 8007218:	690b      	ldr	r3, [r1, #16]
 800721a:	000c      	movs	r4, r1
 800721c:	9000      	str	r0, [sp, #0]
 800721e:	4293      	cmp	r3, r2
 8007220:	da00      	bge.n	8007224 <_printf_common+0x14>
 8007222:	0013      	movs	r3, r2
 8007224:	0022      	movs	r2, r4
 8007226:	602b      	str	r3, [r5, #0]
 8007228:	3243      	adds	r2, #67	; 0x43
 800722a:	7812      	ldrb	r2, [r2, #0]
 800722c:	2a00      	cmp	r2, #0
 800722e:	d001      	beq.n	8007234 <_printf_common+0x24>
 8007230:	3301      	adds	r3, #1
 8007232:	602b      	str	r3, [r5, #0]
 8007234:	6823      	ldr	r3, [r4, #0]
 8007236:	069b      	lsls	r3, r3, #26
 8007238:	d502      	bpl.n	8007240 <_printf_common+0x30>
 800723a:	682b      	ldr	r3, [r5, #0]
 800723c:	3302      	adds	r3, #2
 800723e:	602b      	str	r3, [r5, #0]
 8007240:	6822      	ldr	r2, [r4, #0]
 8007242:	2306      	movs	r3, #6
 8007244:	0017      	movs	r7, r2
 8007246:	401f      	ands	r7, r3
 8007248:	421a      	tst	r2, r3
 800724a:	d027      	beq.n	800729c <_printf_common+0x8c>
 800724c:	0023      	movs	r3, r4
 800724e:	3343      	adds	r3, #67	; 0x43
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	1e5a      	subs	r2, r3, #1
 8007254:	4193      	sbcs	r3, r2
 8007256:	6822      	ldr	r2, [r4, #0]
 8007258:	0692      	lsls	r2, r2, #26
 800725a:	d430      	bmi.n	80072be <_printf_common+0xae>
 800725c:	0022      	movs	r2, r4
 800725e:	9901      	ldr	r1, [sp, #4]
 8007260:	9800      	ldr	r0, [sp, #0]
 8007262:	9e08      	ldr	r6, [sp, #32]
 8007264:	3243      	adds	r2, #67	; 0x43
 8007266:	47b0      	blx	r6
 8007268:	1c43      	adds	r3, r0, #1
 800726a:	d025      	beq.n	80072b8 <_printf_common+0xa8>
 800726c:	2306      	movs	r3, #6
 800726e:	6820      	ldr	r0, [r4, #0]
 8007270:	682a      	ldr	r2, [r5, #0]
 8007272:	68e1      	ldr	r1, [r4, #12]
 8007274:	2500      	movs	r5, #0
 8007276:	4003      	ands	r3, r0
 8007278:	2b04      	cmp	r3, #4
 800727a:	d103      	bne.n	8007284 <_printf_common+0x74>
 800727c:	1a8d      	subs	r5, r1, r2
 800727e:	43eb      	mvns	r3, r5
 8007280:	17db      	asrs	r3, r3, #31
 8007282:	401d      	ands	r5, r3
 8007284:	68a3      	ldr	r3, [r4, #8]
 8007286:	6922      	ldr	r2, [r4, #16]
 8007288:	4293      	cmp	r3, r2
 800728a:	dd01      	ble.n	8007290 <_printf_common+0x80>
 800728c:	1a9b      	subs	r3, r3, r2
 800728e:	18ed      	adds	r5, r5, r3
 8007290:	2700      	movs	r7, #0
 8007292:	42bd      	cmp	r5, r7
 8007294:	d120      	bne.n	80072d8 <_printf_common+0xc8>
 8007296:	2000      	movs	r0, #0
 8007298:	e010      	b.n	80072bc <_printf_common+0xac>
 800729a:	3701      	adds	r7, #1
 800729c:	68e3      	ldr	r3, [r4, #12]
 800729e:	682a      	ldr	r2, [r5, #0]
 80072a0:	1a9b      	subs	r3, r3, r2
 80072a2:	42bb      	cmp	r3, r7
 80072a4:	ddd2      	ble.n	800724c <_printf_common+0x3c>
 80072a6:	0022      	movs	r2, r4
 80072a8:	2301      	movs	r3, #1
 80072aa:	9901      	ldr	r1, [sp, #4]
 80072ac:	9800      	ldr	r0, [sp, #0]
 80072ae:	9e08      	ldr	r6, [sp, #32]
 80072b0:	3219      	adds	r2, #25
 80072b2:	47b0      	blx	r6
 80072b4:	1c43      	adds	r3, r0, #1
 80072b6:	d1f0      	bne.n	800729a <_printf_common+0x8a>
 80072b8:	2001      	movs	r0, #1
 80072ba:	4240      	negs	r0, r0
 80072bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80072be:	2030      	movs	r0, #48	; 0x30
 80072c0:	18e1      	adds	r1, r4, r3
 80072c2:	3143      	adds	r1, #67	; 0x43
 80072c4:	7008      	strb	r0, [r1, #0]
 80072c6:	0021      	movs	r1, r4
 80072c8:	1c5a      	adds	r2, r3, #1
 80072ca:	3145      	adds	r1, #69	; 0x45
 80072cc:	7809      	ldrb	r1, [r1, #0]
 80072ce:	18a2      	adds	r2, r4, r2
 80072d0:	3243      	adds	r2, #67	; 0x43
 80072d2:	3302      	adds	r3, #2
 80072d4:	7011      	strb	r1, [r2, #0]
 80072d6:	e7c1      	b.n	800725c <_printf_common+0x4c>
 80072d8:	0022      	movs	r2, r4
 80072da:	2301      	movs	r3, #1
 80072dc:	9901      	ldr	r1, [sp, #4]
 80072de:	9800      	ldr	r0, [sp, #0]
 80072e0:	9e08      	ldr	r6, [sp, #32]
 80072e2:	321a      	adds	r2, #26
 80072e4:	47b0      	blx	r6
 80072e6:	1c43      	adds	r3, r0, #1
 80072e8:	d0e6      	beq.n	80072b8 <_printf_common+0xa8>
 80072ea:	3701      	adds	r7, #1
 80072ec:	e7d1      	b.n	8007292 <_printf_common+0x82>
	...

080072f0 <_printf_i>:
 80072f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072f2:	b08b      	sub	sp, #44	; 0x2c
 80072f4:	9206      	str	r2, [sp, #24]
 80072f6:	000a      	movs	r2, r1
 80072f8:	3243      	adds	r2, #67	; 0x43
 80072fa:	9307      	str	r3, [sp, #28]
 80072fc:	9005      	str	r0, [sp, #20]
 80072fe:	9204      	str	r2, [sp, #16]
 8007300:	7e0a      	ldrb	r2, [r1, #24]
 8007302:	000c      	movs	r4, r1
 8007304:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007306:	2a78      	cmp	r2, #120	; 0x78
 8007308:	d807      	bhi.n	800731a <_printf_i+0x2a>
 800730a:	2a62      	cmp	r2, #98	; 0x62
 800730c:	d809      	bhi.n	8007322 <_printf_i+0x32>
 800730e:	2a00      	cmp	r2, #0
 8007310:	d100      	bne.n	8007314 <_printf_i+0x24>
 8007312:	e0c1      	b.n	8007498 <_printf_i+0x1a8>
 8007314:	2a58      	cmp	r2, #88	; 0x58
 8007316:	d100      	bne.n	800731a <_printf_i+0x2a>
 8007318:	e08c      	b.n	8007434 <_printf_i+0x144>
 800731a:	0026      	movs	r6, r4
 800731c:	3642      	adds	r6, #66	; 0x42
 800731e:	7032      	strb	r2, [r6, #0]
 8007320:	e022      	b.n	8007368 <_printf_i+0x78>
 8007322:	0010      	movs	r0, r2
 8007324:	3863      	subs	r0, #99	; 0x63
 8007326:	2815      	cmp	r0, #21
 8007328:	d8f7      	bhi.n	800731a <_printf_i+0x2a>
 800732a:	f7f8 fefd 	bl	8000128 <__gnu_thumb1_case_shi>
 800732e:	0016      	.short	0x0016
 8007330:	fff6001f 	.word	0xfff6001f
 8007334:	fff6fff6 	.word	0xfff6fff6
 8007338:	001ffff6 	.word	0x001ffff6
 800733c:	fff6fff6 	.word	0xfff6fff6
 8007340:	fff6fff6 	.word	0xfff6fff6
 8007344:	003600a8 	.word	0x003600a8
 8007348:	fff6009a 	.word	0xfff6009a
 800734c:	00b9fff6 	.word	0x00b9fff6
 8007350:	0036fff6 	.word	0x0036fff6
 8007354:	fff6fff6 	.word	0xfff6fff6
 8007358:	009e      	.short	0x009e
 800735a:	0026      	movs	r6, r4
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	3642      	adds	r6, #66	; 0x42
 8007360:	1d11      	adds	r1, r2, #4
 8007362:	6019      	str	r1, [r3, #0]
 8007364:	6813      	ldr	r3, [r2, #0]
 8007366:	7033      	strb	r3, [r6, #0]
 8007368:	2301      	movs	r3, #1
 800736a:	e0a7      	b.n	80074bc <_printf_i+0x1cc>
 800736c:	6808      	ldr	r0, [r1, #0]
 800736e:	6819      	ldr	r1, [r3, #0]
 8007370:	1d0a      	adds	r2, r1, #4
 8007372:	0605      	lsls	r5, r0, #24
 8007374:	d50b      	bpl.n	800738e <_printf_i+0x9e>
 8007376:	680d      	ldr	r5, [r1, #0]
 8007378:	601a      	str	r2, [r3, #0]
 800737a:	2d00      	cmp	r5, #0
 800737c:	da03      	bge.n	8007386 <_printf_i+0x96>
 800737e:	232d      	movs	r3, #45	; 0x2d
 8007380:	9a04      	ldr	r2, [sp, #16]
 8007382:	426d      	negs	r5, r5
 8007384:	7013      	strb	r3, [r2, #0]
 8007386:	4b61      	ldr	r3, [pc, #388]	; (800750c <_printf_i+0x21c>)
 8007388:	270a      	movs	r7, #10
 800738a:	9303      	str	r3, [sp, #12]
 800738c:	e01b      	b.n	80073c6 <_printf_i+0xd6>
 800738e:	680d      	ldr	r5, [r1, #0]
 8007390:	601a      	str	r2, [r3, #0]
 8007392:	0641      	lsls	r1, r0, #25
 8007394:	d5f1      	bpl.n	800737a <_printf_i+0x8a>
 8007396:	b22d      	sxth	r5, r5
 8007398:	e7ef      	b.n	800737a <_printf_i+0x8a>
 800739a:	680d      	ldr	r5, [r1, #0]
 800739c:	6819      	ldr	r1, [r3, #0]
 800739e:	1d08      	adds	r0, r1, #4
 80073a0:	6018      	str	r0, [r3, #0]
 80073a2:	062e      	lsls	r6, r5, #24
 80073a4:	d501      	bpl.n	80073aa <_printf_i+0xba>
 80073a6:	680d      	ldr	r5, [r1, #0]
 80073a8:	e003      	b.n	80073b2 <_printf_i+0xc2>
 80073aa:	066d      	lsls	r5, r5, #25
 80073ac:	d5fb      	bpl.n	80073a6 <_printf_i+0xb6>
 80073ae:	680d      	ldr	r5, [r1, #0]
 80073b0:	b2ad      	uxth	r5, r5
 80073b2:	4b56      	ldr	r3, [pc, #344]	; (800750c <_printf_i+0x21c>)
 80073b4:	2708      	movs	r7, #8
 80073b6:	9303      	str	r3, [sp, #12]
 80073b8:	2a6f      	cmp	r2, #111	; 0x6f
 80073ba:	d000      	beq.n	80073be <_printf_i+0xce>
 80073bc:	3702      	adds	r7, #2
 80073be:	0023      	movs	r3, r4
 80073c0:	2200      	movs	r2, #0
 80073c2:	3343      	adds	r3, #67	; 0x43
 80073c4:	701a      	strb	r2, [r3, #0]
 80073c6:	6863      	ldr	r3, [r4, #4]
 80073c8:	60a3      	str	r3, [r4, #8]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	db03      	blt.n	80073d6 <_printf_i+0xe6>
 80073ce:	2204      	movs	r2, #4
 80073d0:	6821      	ldr	r1, [r4, #0]
 80073d2:	4391      	bics	r1, r2
 80073d4:	6021      	str	r1, [r4, #0]
 80073d6:	2d00      	cmp	r5, #0
 80073d8:	d102      	bne.n	80073e0 <_printf_i+0xf0>
 80073da:	9e04      	ldr	r6, [sp, #16]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d00c      	beq.n	80073fa <_printf_i+0x10a>
 80073e0:	9e04      	ldr	r6, [sp, #16]
 80073e2:	0028      	movs	r0, r5
 80073e4:	0039      	movs	r1, r7
 80073e6:	f7f8 ff2f 	bl	8000248 <__aeabi_uidivmod>
 80073ea:	9b03      	ldr	r3, [sp, #12]
 80073ec:	3e01      	subs	r6, #1
 80073ee:	5c5b      	ldrb	r3, [r3, r1]
 80073f0:	7033      	strb	r3, [r6, #0]
 80073f2:	002b      	movs	r3, r5
 80073f4:	0005      	movs	r5, r0
 80073f6:	429f      	cmp	r7, r3
 80073f8:	d9f3      	bls.n	80073e2 <_printf_i+0xf2>
 80073fa:	2f08      	cmp	r7, #8
 80073fc:	d109      	bne.n	8007412 <_printf_i+0x122>
 80073fe:	6823      	ldr	r3, [r4, #0]
 8007400:	07db      	lsls	r3, r3, #31
 8007402:	d506      	bpl.n	8007412 <_printf_i+0x122>
 8007404:	6863      	ldr	r3, [r4, #4]
 8007406:	6922      	ldr	r2, [r4, #16]
 8007408:	4293      	cmp	r3, r2
 800740a:	dc02      	bgt.n	8007412 <_printf_i+0x122>
 800740c:	2330      	movs	r3, #48	; 0x30
 800740e:	3e01      	subs	r6, #1
 8007410:	7033      	strb	r3, [r6, #0]
 8007412:	9b04      	ldr	r3, [sp, #16]
 8007414:	1b9b      	subs	r3, r3, r6
 8007416:	6123      	str	r3, [r4, #16]
 8007418:	9b07      	ldr	r3, [sp, #28]
 800741a:	0021      	movs	r1, r4
 800741c:	9300      	str	r3, [sp, #0]
 800741e:	9805      	ldr	r0, [sp, #20]
 8007420:	9b06      	ldr	r3, [sp, #24]
 8007422:	aa09      	add	r2, sp, #36	; 0x24
 8007424:	f7ff fef4 	bl	8007210 <_printf_common>
 8007428:	1c43      	adds	r3, r0, #1
 800742a:	d14c      	bne.n	80074c6 <_printf_i+0x1d6>
 800742c:	2001      	movs	r0, #1
 800742e:	4240      	negs	r0, r0
 8007430:	b00b      	add	sp, #44	; 0x2c
 8007432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007434:	3145      	adds	r1, #69	; 0x45
 8007436:	700a      	strb	r2, [r1, #0]
 8007438:	4a34      	ldr	r2, [pc, #208]	; (800750c <_printf_i+0x21c>)
 800743a:	9203      	str	r2, [sp, #12]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	6821      	ldr	r1, [r4, #0]
 8007440:	ca20      	ldmia	r2!, {r5}
 8007442:	601a      	str	r2, [r3, #0]
 8007444:	0608      	lsls	r0, r1, #24
 8007446:	d516      	bpl.n	8007476 <_printf_i+0x186>
 8007448:	07cb      	lsls	r3, r1, #31
 800744a:	d502      	bpl.n	8007452 <_printf_i+0x162>
 800744c:	2320      	movs	r3, #32
 800744e:	4319      	orrs	r1, r3
 8007450:	6021      	str	r1, [r4, #0]
 8007452:	2710      	movs	r7, #16
 8007454:	2d00      	cmp	r5, #0
 8007456:	d1b2      	bne.n	80073be <_printf_i+0xce>
 8007458:	2320      	movs	r3, #32
 800745a:	6822      	ldr	r2, [r4, #0]
 800745c:	439a      	bics	r2, r3
 800745e:	6022      	str	r2, [r4, #0]
 8007460:	e7ad      	b.n	80073be <_printf_i+0xce>
 8007462:	2220      	movs	r2, #32
 8007464:	6809      	ldr	r1, [r1, #0]
 8007466:	430a      	orrs	r2, r1
 8007468:	6022      	str	r2, [r4, #0]
 800746a:	0022      	movs	r2, r4
 800746c:	2178      	movs	r1, #120	; 0x78
 800746e:	3245      	adds	r2, #69	; 0x45
 8007470:	7011      	strb	r1, [r2, #0]
 8007472:	4a27      	ldr	r2, [pc, #156]	; (8007510 <_printf_i+0x220>)
 8007474:	e7e1      	b.n	800743a <_printf_i+0x14a>
 8007476:	0648      	lsls	r0, r1, #25
 8007478:	d5e6      	bpl.n	8007448 <_printf_i+0x158>
 800747a:	b2ad      	uxth	r5, r5
 800747c:	e7e4      	b.n	8007448 <_printf_i+0x158>
 800747e:	681a      	ldr	r2, [r3, #0]
 8007480:	680d      	ldr	r5, [r1, #0]
 8007482:	1d10      	adds	r0, r2, #4
 8007484:	6949      	ldr	r1, [r1, #20]
 8007486:	6018      	str	r0, [r3, #0]
 8007488:	6813      	ldr	r3, [r2, #0]
 800748a:	062e      	lsls	r6, r5, #24
 800748c:	d501      	bpl.n	8007492 <_printf_i+0x1a2>
 800748e:	6019      	str	r1, [r3, #0]
 8007490:	e002      	b.n	8007498 <_printf_i+0x1a8>
 8007492:	066d      	lsls	r5, r5, #25
 8007494:	d5fb      	bpl.n	800748e <_printf_i+0x19e>
 8007496:	8019      	strh	r1, [r3, #0]
 8007498:	2300      	movs	r3, #0
 800749a:	9e04      	ldr	r6, [sp, #16]
 800749c:	6123      	str	r3, [r4, #16]
 800749e:	e7bb      	b.n	8007418 <_printf_i+0x128>
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	1d11      	adds	r1, r2, #4
 80074a4:	6019      	str	r1, [r3, #0]
 80074a6:	6816      	ldr	r6, [r2, #0]
 80074a8:	2100      	movs	r1, #0
 80074aa:	0030      	movs	r0, r6
 80074ac:	6862      	ldr	r2, [r4, #4]
 80074ae:	f002 fb71 	bl	8009b94 <memchr>
 80074b2:	2800      	cmp	r0, #0
 80074b4:	d001      	beq.n	80074ba <_printf_i+0x1ca>
 80074b6:	1b80      	subs	r0, r0, r6
 80074b8:	6060      	str	r0, [r4, #4]
 80074ba:	6863      	ldr	r3, [r4, #4]
 80074bc:	6123      	str	r3, [r4, #16]
 80074be:	2300      	movs	r3, #0
 80074c0:	9a04      	ldr	r2, [sp, #16]
 80074c2:	7013      	strb	r3, [r2, #0]
 80074c4:	e7a8      	b.n	8007418 <_printf_i+0x128>
 80074c6:	6923      	ldr	r3, [r4, #16]
 80074c8:	0032      	movs	r2, r6
 80074ca:	9906      	ldr	r1, [sp, #24]
 80074cc:	9805      	ldr	r0, [sp, #20]
 80074ce:	9d07      	ldr	r5, [sp, #28]
 80074d0:	47a8      	blx	r5
 80074d2:	1c43      	adds	r3, r0, #1
 80074d4:	d0aa      	beq.n	800742c <_printf_i+0x13c>
 80074d6:	6823      	ldr	r3, [r4, #0]
 80074d8:	079b      	lsls	r3, r3, #30
 80074da:	d415      	bmi.n	8007508 <_printf_i+0x218>
 80074dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074de:	68e0      	ldr	r0, [r4, #12]
 80074e0:	4298      	cmp	r0, r3
 80074e2:	daa5      	bge.n	8007430 <_printf_i+0x140>
 80074e4:	0018      	movs	r0, r3
 80074e6:	e7a3      	b.n	8007430 <_printf_i+0x140>
 80074e8:	0022      	movs	r2, r4
 80074ea:	2301      	movs	r3, #1
 80074ec:	9906      	ldr	r1, [sp, #24]
 80074ee:	9805      	ldr	r0, [sp, #20]
 80074f0:	9e07      	ldr	r6, [sp, #28]
 80074f2:	3219      	adds	r2, #25
 80074f4:	47b0      	blx	r6
 80074f6:	1c43      	adds	r3, r0, #1
 80074f8:	d098      	beq.n	800742c <_printf_i+0x13c>
 80074fa:	3501      	adds	r5, #1
 80074fc:	68e3      	ldr	r3, [r4, #12]
 80074fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007500:	1a9b      	subs	r3, r3, r2
 8007502:	42ab      	cmp	r3, r5
 8007504:	dcf0      	bgt.n	80074e8 <_printf_i+0x1f8>
 8007506:	e7e9      	b.n	80074dc <_printf_i+0x1ec>
 8007508:	2500      	movs	r5, #0
 800750a:	e7f7      	b.n	80074fc <_printf_i+0x20c>
 800750c:	0800b752 	.word	0x0800b752
 8007510:	0800b763 	.word	0x0800b763

08007514 <_scanf_float>:
 8007514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007516:	b08b      	sub	sp, #44	; 0x2c
 8007518:	0015      	movs	r5, r2
 800751a:	9001      	str	r0, [sp, #4]
 800751c:	22ae      	movs	r2, #174	; 0xae
 800751e:	2000      	movs	r0, #0
 8007520:	9306      	str	r3, [sp, #24]
 8007522:	688b      	ldr	r3, [r1, #8]
 8007524:	000e      	movs	r6, r1
 8007526:	1e59      	subs	r1, r3, #1
 8007528:	0052      	lsls	r2, r2, #1
 800752a:	9005      	str	r0, [sp, #20]
 800752c:	4291      	cmp	r1, r2
 800752e:	d905      	bls.n	800753c <_scanf_float+0x28>
 8007530:	3b5e      	subs	r3, #94	; 0x5e
 8007532:	3bff      	subs	r3, #255	; 0xff
 8007534:	9305      	str	r3, [sp, #20]
 8007536:	235e      	movs	r3, #94	; 0x5e
 8007538:	33ff      	adds	r3, #255	; 0xff
 800753a:	60b3      	str	r3, [r6, #8]
 800753c:	23f0      	movs	r3, #240	; 0xf0
 800753e:	6832      	ldr	r2, [r6, #0]
 8007540:	00db      	lsls	r3, r3, #3
 8007542:	4313      	orrs	r3, r2
 8007544:	6033      	str	r3, [r6, #0]
 8007546:	0033      	movs	r3, r6
 8007548:	2400      	movs	r4, #0
 800754a:	331c      	adds	r3, #28
 800754c:	001f      	movs	r7, r3
 800754e:	9303      	str	r3, [sp, #12]
 8007550:	9402      	str	r4, [sp, #8]
 8007552:	9408      	str	r4, [sp, #32]
 8007554:	9407      	str	r4, [sp, #28]
 8007556:	9400      	str	r4, [sp, #0]
 8007558:	9404      	str	r4, [sp, #16]
 800755a:	68b2      	ldr	r2, [r6, #8]
 800755c:	2a00      	cmp	r2, #0
 800755e:	d00a      	beq.n	8007576 <_scanf_float+0x62>
 8007560:	682b      	ldr	r3, [r5, #0]
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	2b4e      	cmp	r3, #78	; 0x4e
 8007566:	d844      	bhi.n	80075f2 <_scanf_float+0xde>
 8007568:	0018      	movs	r0, r3
 800756a:	2b40      	cmp	r3, #64	; 0x40
 800756c:	d82c      	bhi.n	80075c8 <_scanf_float+0xb4>
 800756e:	382b      	subs	r0, #43	; 0x2b
 8007570:	b2c1      	uxtb	r1, r0
 8007572:	290e      	cmp	r1, #14
 8007574:	d92a      	bls.n	80075cc <_scanf_float+0xb8>
 8007576:	9b00      	ldr	r3, [sp, #0]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d003      	beq.n	8007584 <_scanf_float+0x70>
 800757c:	6832      	ldr	r2, [r6, #0]
 800757e:	4ba4      	ldr	r3, [pc, #656]	; (8007810 <_scanf_float+0x2fc>)
 8007580:	4013      	ands	r3, r2
 8007582:	6033      	str	r3, [r6, #0]
 8007584:	9b02      	ldr	r3, [sp, #8]
 8007586:	3b01      	subs	r3, #1
 8007588:	2b01      	cmp	r3, #1
 800758a:	d900      	bls.n	800758e <_scanf_float+0x7a>
 800758c:	e0f9      	b.n	8007782 <_scanf_float+0x26e>
 800758e:	24be      	movs	r4, #190	; 0xbe
 8007590:	0064      	lsls	r4, r4, #1
 8007592:	9b03      	ldr	r3, [sp, #12]
 8007594:	429f      	cmp	r7, r3
 8007596:	d900      	bls.n	800759a <_scanf_float+0x86>
 8007598:	e0e9      	b.n	800776e <_scanf_float+0x25a>
 800759a:	2301      	movs	r3, #1
 800759c:	9302      	str	r3, [sp, #8]
 800759e:	e185      	b.n	80078ac <_scanf_float+0x398>
 80075a0:	0018      	movs	r0, r3
 80075a2:	3861      	subs	r0, #97	; 0x61
 80075a4:	280d      	cmp	r0, #13
 80075a6:	d8e6      	bhi.n	8007576 <_scanf_float+0x62>
 80075a8:	f7f8 fdbe 	bl	8000128 <__gnu_thumb1_case_shi>
 80075ac:	ffe50083 	.word	0xffe50083
 80075b0:	ffe5ffe5 	.word	0xffe5ffe5
 80075b4:	00a200b6 	.word	0x00a200b6
 80075b8:	ffe5ffe5 	.word	0xffe5ffe5
 80075bc:	ffe50089 	.word	0xffe50089
 80075c0:	ffe5ffe5 	.word	0xffe5ffe5
 80075c4:	0065ffe5 	.word	0x0065ffe5
 80075c8:	3841      	subs	r0, #65	; 0x41
 80075ca:	e7eb      	b.n	80075a4 <_scanf_float+0x90>
 80075cc:	280e      	cmp	r0, #14
 80075ce:	d8d2      	bhi.n	8007576 <_scanf_float+0x62>
 80075d0:	f7f8 fdaa 	bl	8000128 <__gnu_thumb1_case_shi>
 80075d4:	ffd1004b 	.word	0xffd1004b
 80075d8:	0098004b 	.word	0x0098004b
 80075dc:	0020ffd1 	.word	0x0020ffd1
 80075e0:	00400040 	.word	0x00400040
 80075e4:	00400040 	.word	0x00400040
 80075e8:	00400040 	.word	0x00400040
 80075ec:	00400040 	.word	0x00400040
 80075f0:	0040      	.short	0x0040
 80075f2:	2b6e      	cmp	r3, #110	; 0x6e
 80075f4:	d809      	bhi.n	800760a <_scanf_float+0xf6>
 80075f6:	2b60      	cmp	r3, #96	; 0x60
 80075f8:	d8d2      	bhi.n	80075a0 <_scanf_float+0x8c>
 80075fa:	2b54      	cmp	r3, #84	; 0x54
 80075fc:	d07d      	beq.n	80076fa <_scanf_float+0x1e6>
 80075fe:	2b59      	cmp	r3, #89	; 0x59
 8007600:	d1b9      	bne.n	8007576 <_scanf_float+0x62>
 8007602:	2c07      	cmp	r4, #7
 8007604:	d1b7      	bne.n	8007576 <_scanf_float+0x62>
 8007606:	2408      	movs	r4, #8
 8007608:	e02c      	b.n	8007664 <_scanf_float+0x150>
 800760a:	2b74      	cmp	r3, #116	; 0x74
 800760c:	d075      	beq.n	80076fa <_scanf_float+0x1e6>
 800760e:	2b79      	cmp	r3, #121	; 0x79
 8007610:	d0f7      	beq.n	8007602 <_scanf_float+0xee>
 8007612:	e7b0      	b.n	8007576 <_scanf_float+0x62>
 8007614:	6831      	ldr	r1, [r6, #0]
 8007616:	05c8      	lsls	r0, r1, #23
 8007618:	d51c      	bpl.n	8007654 <_scanf_float+0x140>
 800761a:	2380      	movs	r3, #128	; 0x80
 800761c:	4399      	bics	r1, r3
 800761e:	9b00      	ldr	r3, [sp, #0]
 8007620:	6031      	str	r1, [r6, #0]
 8007622:	3301      	adds	r3, #1
 8007624:	9300      	str	r3, [sp, #0]
 8007626:	9b05      	ldr	r3, [sp, #20]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d003      	beq.n	8007634 <_scanf_float+0x120>
 800762c:	3b01      	subs	r3, #1
 800762e:	3201      	adds	r2, #1
 8007630:	9305      	str	r3, [sp, #20]
 8007632:	60b2      	str	r2, [r6, #8]
 8007634:	68b3      	ldr	r3, [r6, #8]
 8007636:	3b01      	subs	r3, #1
 8007638:	60b3      	str	r3, [r6, #8]
 800763a:	6933      	ldr	r3, [r6, #16]
 800763c:	3301      	adds	r3, #1
 800763e:	6133      	str	r3, [r6, #16]
 8007640:	686b      	ldr	r3, [r5, #4]
 8007642:	3b01      	subs	r3, #1
 8007644:	606b      	str	r3, [r5, #4]
 8007646:	2b00      	cmp	r3, #0
 8007648:	dc00      	bgt.n	800764c <_scanf_float+0x138>
 800764a:	e086      	b.n	800775a <_scanf_float+0x246>
 800764c:	682b      	ldr	r3, [r5, #0]
 800764e:	3301      	adds	r3, #1
 8007650:	602b      	str	r3, [r5, #0]
 8007652:	e782      	b.n	800755a <_scanf_float+0x46>
 8007654:	9a02      	ldr	r2, [sp, #8]
 8007656:	1912      	adds	r2, r2, r4
 8007658:	2a00      	cmp	r2, #0
 800765a:	d18c      	bne.n	8007576 <_scanf_float+0x62>
 800765c:	4a6d      	ldr	r2, [pc, #436]	; (8007814 <_scanf_float+0x300>)
 800765e:	6831      	ldr	r1, [r6, #0]
 8007660:	400a      	ands	r2, r1
 8007662:	6032      	str	r2, [r6, #0]
 8007664:	703b      	strb	r3, [r7, #0]
 8007666:	3701      	adds	r7, #1
 8007668:	e7e4      	b.n	8007634 <_scanf_float+0x120>
 800766a:	2180      	movs	r1, #128	; 0x80
 800766c:	6832      	ldr	r2, [r6, #0]
 800766e:	420a      	tst	r2, r1
 8007670:	d081      	beq.n	8007576 <_scanf_float+0x62>
 8007672:	438a      	bics	r2, r1
 8007674:	e7f5      	b.n	8007662 <_scanf_float+0x14e>
 8007676:	9a02      	ldr	r2, [sp, #8]
 8007678:	2a00      	cmp	r2, #0
 800767a:	d10f      	bne.n	800769c <_scanf_float+0x188>
 800767c:	9a00      	ldr	r2, [sp, #0]
 800767e:	2a00      	cmp	r2, #0
 8007680:	d10f      	bne.n	80076a2 <_scanf_float+0x18e>
 8007682:	6832      	ldr	r2, [r6, #0]
 8007684:	21e0      	movs	r1, #224	; 0xe0
 8007686:	0010      	movs	r0, r2
 8007688:	00c9      	lsls	r1, r1, #3
 800768a:	4008      	ands	r0, r1
 800768c:	4288      	cmp	r0, r1
 800768e:	d108      	bne.n	80076a2 <_scanf_float+0x18e>
 8007690:	4961      	ldr	r1, [pc, #388]	; (8007818 <_scanf_float+0x304>)
 8007692:	400a      	ands	r2, r1
 8007694:	6032      	str	r2, [r6, #0]
 8007696:	2201      	movs	r2, #1
 8007698:	9202      	str	r2, [sp, #8]
 800769a:	e7e3      	b.n	8007664 <_scanf_float+0x150>
 800769c:	9a02      	ldr	r2, [sp, #8]
 800769e:	2a02      	cmp	r2, #2
 80076a0:	d059      	beq.n	8007756 <_scanf_float+0x242>
 80076a2:	2c01      	cmp	r4, #1
 80076a4:	d002      	beq.n	80076ac <_scanf_float+0x198>
 80076a6:	2c04      	cmp	r4, #4
 80076a8:	d000      	beq.n	80076ac <_scanf_float+0x198>
 80076aa:	e764      	b.n	8007576 <_scanf_float+0x62>
 80076ac:	3401      	adds	r4, #1
 80076ae:	b2e4      	uxtb	r4, r4
 80076b0:	e7d8      	b.n	8007664 <_scanf_float+0x150>
 80076b2:	9a02      	ldr	r2, [sp, #8]
 80076b4:	2a01      	cmp	r2, #1
 80076b6:	d000      	beq.n	80076ba <_scanf_float+0x1a6>
 80076b8:	e75d      	b.n	8007576 <_scanf_float+0x62>
 80076ba:	2202      	movs	r2, #2
 80076bc:	e7ec      	b.n	8007698 <_scanf_float+0x184>
 80076be:	2c00      	cmp	r4, #0
 80076c0:	d110      	bne.n	80076e4 <_scanf_float+0x1d0>
 80076c2:	9a00      	ldr	r2, [sp, #0]
 80076c4:	2a00      	cmp	r2, #0
 80076c6:	d000      	beq.n	80076ca <_scanf_float+0x1b6>
 80076c8:	e758      	b.n	800757c <_scanf_float+0x68>
 80076ca:	6832      	ldr	r2, [r6, #0]
 80076cc:	21e0      	movs	r1, #224	; 0xe0
 80076ce:	0010      	movs	r0, r2
 80076d0:	00c9      	lsls	r1, r1, #3
 80076d2:	4008      	ands	r0, r1
 80076d4:	4288      	cmp	r0, r1
 80076d6:	d000      	beq.n	80076da <_scanf_float+0x1c6>
 80076d8:	e754      	b.n	8007584 <_scanf_float+0x70>
 80076da:	494f      	ldr	r1, [pc, #316]	; (8007818 <_scanf_float+0x304>)
 80076dc:	3401      	adds	r4, #1
 80076de:	400a      	ands	r2, r1
 80076e0:	6032      	str	r2, [r6, #0]
 80076e2:	e7bf      	b.n	8007664 <_scanf_float+0x150>
 80076e4:	21fd      	movs	r1, #253	; 0xfd
 80076e6:	1ee2      	subs	r2, r4, #3
 80076e8:	420a      	tst	r2, r1
 80076ea:	d000      	beq.n	80076ee <_scanf_float+0x1da>
 80076ec:	e743      	b.n	8007576 <_scanf_float+0x62>
 80076ee:	e7dd      	b.n	80076ac <_scanf_float+0x198>
 80076f0:	2c02      	cmp	r4, #2
 80076f2:	d000      	beq.n	80076f6 <_scanf_float+0x1e2>
 80076f4:	e73f      	b.n	8007576 <_scanf_float+0x62>
 80076f6:	2403      	movs	r4, #3
 80076f8:	e7b4      	b.n	8007664 <_scanf_float+0x150>
 80076fa:	2c06      	cmp	r4, #6
 80076fc:	d000      	beq.n	8007700 <_scanf_float+0x1ec>
 80076fe:	e73a      	b.n	8007576 <_scanf_float+0x62>
 8007700:	2407      	movs	r4, #7
 8007702:	e7af      	b.n	8007664 <_scanf_float+0x150>
 8007704:	6832      	ldr	r2, [r6, #0]
 8007706:	0591      	lsls	r1, r2, #22
 8007708:	d400      	bmi.n	800770c <_scanf_float+0x1f8>
 800770a:	e734      	b.n	8007576 <_scanf_float+0x62>
 800770c:	4943      	ldr	r1, [pc, #268]	; (800781c <_scanf_float+0x308>)
 800770e:	400a      	ands	r2, r1
 8007710:	6032      	str	r2, [r6, #0]
 8007712:	9a00      	ldr	r2, [sp, #0]
 8007714:	9204      	str	r2, [sp, #16]
 8007716:	e7a5      	b.n	8007664 <_scanf_float+0x150>
 8007718:	21a0      	movs	r1, #160	; 0xa0
 800771a:	2080      	movs	r0, #128	; 0x80
 800771c:	6832      	ldr	r2, [r6, #0]
 800771e:	00c9      	lsls	r1, r1, #3
 8007720:	4011      	ands	r1, r2
 8007722:	00c0      	lsls	r0, r0, #3
 8007724:	4281      	cmp	r1, r0
 8007726:	d006      	beq.n	8007736 <_scanf_float+0x222>
 8007728:	4202      	tst	r2, r0
 800772a:	d100      	bne.n	800772e <_scanf_float+0x21a>
 800772c:	e723      	b.n	8007576 <_scanf_float+0x62>
 800772e:	9900      	ldr	r1, [sp, #0]
 8007730:	2900      	cmp	r1, #0
 8007732:	d100      	bne.n	8007736 <_scanf_float+0x222>
 8007734:	e726      	b.n	8007584 <_scanf_float+0x70>
 8007736:	0591      	lsls	r1, r2, #22
 8007738:	d404      	bmi.n	8007744 <_scanf_float+0x230>
 800773a:	9900      	ldr	r1, [sp, #0]
 800773c:	9804      	ldr	r0, [sp, #16]
 800773e:	9708      	str	r7, [sp, #32]
 8007740:	1a09      	subs	r1, r1, r0
 8007742:	9107      	str	r1, [sp, #28]
 8007744:	4934      	ldr	r1, [pc, #208]	; (8007818 <_scanf_float+0x304>)
 8007746:	400a      	ands	r2, r1
 8007748:	21c0      	movs	r1, #192	; 0xc0
 800774a:	0049      	lsls	r1, r1, #1
 800774c:	430a      	orrs	r2, r1
 800774e:	6032      	str	r2, [r6, #0]
 8007750:	2200      	movs	r2, #0
 8007752:	9200      	str	r2, [sp, #0]
 8007754:	e786      	b.n	8007664 <_scanf_float+0x150>
 8007756:	2203      	movs	r2, #3
 8007758:	e79e      	b.n	8007698 <_scanf_float+0x184>
 800775a:	23c0      	movs	r3, #192	; 0xc0
 800775c:	005b      	lsls	r3, r3, #1
 800775e:	0029      	movs	r1, r5
 8007760:	58f3      	ldr	r3, [r6, r3]
 8007762:	9801      	ldr	r0, [sp, #4]
 8007764:	4798      	blx	r3
 8007766:	2800      	cmp	r0, #0
 8007768:	d100      	bne.n	800776c <_scanf_float+0x258>
 800776a:	e6f6      	b.n	800755a <_scanf_float+0x46>
 800776c:	e703      	b.n	8007576 <_scanf_float+0x62>
 800776e:	3f01      	subs	r7, #1
 8007770:	5933      	ldr	r3, [r6, r4]
 8007772:	002a      	movs	r2, r5
 8007774:	7839      	ldrb	r1, [r7, #0]
 8007776:	9801      	ldr	r0, [sp, #4]
 8007778:	4798      	blx	r3
 800777a:	6933      	ldr	r3, [r6, #16]
 800777c:	3b01      	subs	r3, #1
 800777e:	6133      	str	r3, [r6, #16]
 8007780:	e707      	b.n	8007592 <_scanf_float+0x7e>
 8007782:	1e63      	subs	r3, r4, #1
 8007784:	2b06      	cmp	r3, #6
 8007786:	d80e      	bhi.n	80077a6 <_scanf_float+0x292>
 8007788:	9702      	str	r7, [sp, #8]
 800778a:	2c02      	cmp	r4, #2
 800778c:	d920      	bls.n	80077d0 <_scanf_float+0x2bc>
 800778e:	1be3      	subs	r3, r4, r7
 8007790:	b2db      	uxtb	r3, r3
 8007792:	9305      	str	r3, [sp, #20]
 8007794:	9b02      	ldr	r3, [sp, #8]
 8007796:	9a05      	ldr	r2, [sp, #20]
 8007798:	189b      	adds	r3, r3, r2
 800779a:	b2db      	uxtb	r3, r3
 800779c:	2b03      	cmp	r3, #3
 800779e:	d827      	bhi.n	80077f0 <_scanf_float+0x2dc>
 80077a0:	3c03      	subs	r4, #3
 80077a2:	b2e4      	uxtb	r4, r4
 80077a4:	1b3f      	subs	r7, r7, r4
 80077a6:	6833      	ldr	r3, [r6, #0]
 80077a8:	05da      	lsls	r2, r3, #23
 80077aa:	d554      	bpl.n	8007856 <_scanf_float+0x342>
 80077ac:	055b      	lsls	r3, r3, #21
 80077ae:	d537      	bpl.n	8007820 <_scanf_float+0x30c>
 80077b0:	24be      	movs	r4, #190	; 0xbe
 80077b2:	0064      	lsls	r4, r4, #1
 80077b4:	9b03      	ldr	r3, [sp, #12]
 80077b6:	429f      	cmp	r7, r3
 80077b8:	d800      	bhi.n	80077bc <_scanf_float+0x2a8>
 80077ba:	e6ee      	b.n	800759a <_scanf_float+0x86>
 80077bc:	3f01      	subs	r7, #1
 80077be:	5933      	ldr	r3, [r6, r4]
 80077c0:	002a      	movs	r2, r5
 80077c2:	7839      	ldrb	r1, [r7, #0]
 80077c4:	9801      	ldr	r0, [sp, #4]
 80077c6:	4798      	blx	r3
 80077c8:	6933      	ldr	r3, [r6, #16]
 80077ca:	3b01      	subs	r3, #1
 80077cc:	6133      	str	r3, [r6, #16]
 80077ce:	e7f1      	b.n	80077b4 <_scanf_float+0x2a0>
 80077d0:	24be      	movs	r4, #190	; 0xbe
 80077d2:	0064      	lsls	r4, r4, #1
 80077d4:	9b03      	ldr	r3, [sp, #12]
 80077d6:	429f      	cmp	r7, r3
 80077d8:	d800      	bhi.n	80077dc <_scanf_float+0x2c8>
 80077da:	e6de      	b.n	800759a <_scanf_float+0x86>
 80077dc:	3f01      	subs	r7, #1
 80077de:	5933      	ldr	r3, [r6, r4]
 80077e0:	002a      	movs	r2, r5
 80077e2:	7839      	ldrb	r1, [r7, #0]
 80077e4:	9801      	ldr	r0, [sp, #4]
 80077e6:	4798      	blx	r3
 80077e8:	6933      	ldr	r3, [r6, #16]
 80077ea:	3b01      	subs	r3, #1
 80077ec:	6133      	str	r3, [r6, #16]
 80077ee:	e7f1      	b.n	80077d4 <_scanf_float+0x2c0>
 80077f0:	9b02      	ldr	r3, [sp, #8]
 80077f2:	002a      	movs	r2, r5
 80077f4:	3b01      	subs	r3, #1
 80077f6:	7819      	ldrb	r1, [r3, #0]
 80077f8:	9302      	str	r3, [sp, #8]
 80077fa:	23be      	movs	r3, #190	; 0xbe
 80077fc:	005b      	lsls	r3, r3, #1
 80077fe:	58f3      	ldr	r3, [r6, r3]
 8007800:	9801      	ldr	r0, [sp, #4]
 8007802:	9309      	str	r3, [sp, #36]	; 0x24
 8007804:	4798      	blx	r3
 8007806:	6933      	ldr	r3, [r6, #16]
 8007808:	3b01      	subs	r3, #1
 800780a:	6133      	str	r3, [r6, #16]
 800780c:	e7c2      	b.n	8007794 <_scanf_float+0x280>
 800780e:	46c0      	nop			; (mov r8, r8)
 8007810:	fffffeff 	.word	0xfffffeff
 8007814:	fffffe7f 	.word	0xfffffe7f
 8007818:	fffff87f 	.word	0xfffff87f
 800781c:	fffffd7f 	.word	0xfffffd7f
 8007820:	6933      	ldr	r3, [r6, #16]
 8007822:	1e7c      	subs	r4, r7, #1
 8007824:	7821      	ldrb	r1, [r4, #0]
 8007826:	3b01      	subs	r3, #1
 8007828:	6133      	str	r3, [r6, #16]
 800782a:	2965      	cmp	r1, #101	; 0x65
 800782c:	d00c      	beq.n	8007848 <_scanf_float+0x334>
 800782e:	2945      	cmp	r1, #69	; 0x45
 8007830:	d00a      	beq.n	8007848 <_scanf_float+0x334>
 8007832:	23be      	movs	r3, #190	; 0xbe
 8007834:	005b      	lsls	r3, r3, #1
 8007836:	58f3      	ldr	r3, [r6, r3]
 8007838:	002a      	movs	r2, r5
 800783a:	9801      	ldr	r0, [sp, #4]
 800783c:	4798      	blx	r3
 800783e:	6933      	ldr	r3, [r6, #16]
 8007840:	1ebc      	subs	r4, r7, #2
 8007842:	3b01      	subs	r3, #1
 8007844:	7821      	ldrb	r1, [r4, #0]
 8007846:	6133      	str	r3, [r6, #16]
 8007848:	23be      	movs	r3, #190	; 0xbe
 800784a:	005b      	lsls	r3, r3, #1
 800784c:	002a      	movs	r2, r5
 800784e:	58f3      	ldr	r3, [r6, r3]
 8007850:	9801      	ldr	r0, [sp, #4]
 8007852:	4798      	blx	r3
 8007854:	0027      	movs	r7, r4
 8007856:	6832      	ldr	r2, [r6, #0]
 8007858:	2310      	movs	r3, #16
 800785a:	0011      	movs	r1, r2
 800785c:	4019      	ands	r1, r3
 800785e:	9102      	str	r1, [sp, #8]
 8007860:	421a      	tst	r2, r3
 8007862:	d158      	bne.n	8007916 <_scanf_float+0x402>
 8007864:	23c0      	movs	r3, #192	; 0xc0
 8007866:	7039      	strb	r1, [r7, #0]
 8007868:	6832      	ldr	r2, [r6, #0]
 800786a:	00db      	lsls	r3, r3, #3
 800786c:	4013      	ands	r3, r2
 800786e:	2280      	movs	r2, #128	; 0x80
 8007870:	00d2      	lsls	r2, r2, #3
 8007872:	4293      	cmp	r3, r2
 8007874:	d11d      	bne.n	80078b2 <_scanf_float+0x39e>
 8007876:	9b04      	ldr	r3, [sp, #16]
 8007878:	9a00      	ldr	r2, [sp, #0]
 800787a:	9900      	ldr	r1, [sp, #0]
 800787c:	1a9a      	subs	r2, r3, r2
 800787e:	428b      	cmp	r3, r1
 8007880:	d124      	bne.n	80078cc <_scanf_float+0x3b8>
 8007882:	2200      	movs	r2, #0
 8007884:	9903      	ldr	r1, [sp, #12]
 8007886:	9801      	ldr	r0, [sp, #4]
 8007888:	f000 feae 	bl	80085e8 <_strtod_r>
 800788c:	9b06      	ldr	r3, [sp, #24]
 800788e:	000d      	movs	r5, r1
 8007890:	6831      	ldr	r1, [r6, #0]
 8007892:	0004      	movs	r4, r0
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	078a      	lsls	r2, r1, #30
 8007898:	d525      	bpl.n	80078e6 <_scanf_float+0x3d2>
 800789a:	1d1a      	adds	r2, r3, #4
 800789c:	9906      	ldr	r1, [sp, #24]
 800789e:	600a      	str	r2, [r1, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	601c      	str	r4, [r3, #0]
 80078a4:	605d      	str	r5, [r3, #4]
 80078a6:	68f3      	ldr	r3, [r6, #12]
 80078a8:	3301      	adds	r3, #1
 80078aa:	60f3      	str	r3, [r6, #12]
 80078ac:	9802      	ldr	r0, [sp, #8]
 80078ae:	b00b      	add	sp, #44	; 0x2c
 80078b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078b2:	9b07      	ldr	r3, [sp, #28]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d0e4      	beq.n	8007882 <_scanf_float+0x36e>
 80078b8:	9b08      	ldr	r3, [sp, #32]
 80078ba:	9a02      	ldr	r2, [sp, #8]
 80078bc:	1c59      	adds	r1, r3, #1
 80078be:	9801      	ldr	r0, [sp, #4]
 80078c0:	230a      	movs	r3, #10
 80078c2:	f000 ff27 	bl	8008714 <_strtol_r>
 80078c6:	9b07      	ldr	r3, [sp, #28]
 80078c8:	9f08      	ldr	r7, [sp, #32]
 80078ca:	1ac2      	subs	r2, r0, r3
 80078cc:	0033      	movs	r3, r6
 80078ce:	3370      	adds	r3, #112	; 0x70
 80078d0:	33ff      	adds	r3, #255	; 0xff
 80078d2:	429f      	cmp	r7, r3
 80078d4:	d302      	bcc.n	80078dc <_scanf_float+0x3c8>
 80078d6:	0037      	movs	r7, r6
 80078d8:	376f      	adds	r7, #111	; 0x6f
 80078da:	37ff      	adds	r7, #255	; 0xff
 80078dc:	0038      	movs	r0, r7
 80078de:	490f      	ldr	r1, [pc, #60]	; (800791c <_scanf_float+0x408>)
 80078e0:	f000 f836 	bl	8007950 <siprintf>
 80078e4:	e7cd      	b.n	8007882 <_scanf_float+0x36e>
 80078e6:	1d1a      	adds	r2, r3, #4
 80078e8:	0749      	lsls	r1, r1, #29
 80078ea:	d4d7      	bmi.n	800789c <_scanf_float+0x388>
 80078ec:	9906      	ldr	r1, [sp, #24]
 80078ee:	0020      	movs	r0, r4
 80078f0:	600a      	str	r2, [r1, #0]
 80078f2:	681f      	ldr	r7, [r3, #0]
 80078f4:	0022      	movs	r2, r4
 80078f6:	002b      	movs	r3, r5
 80078f8:	0029      	movs	r1, r5
 80078fa:	f7fb f8a9 	bl	8002a50 <__aeabi_dcmpun>
 80078fe:	2800      	cmp	r0, #0
 8007900:	d004      	beq.n	800790c <_scanf_float+0x3f8>
 8007902:	4807      	ldr	r0, [pc, #28]	; (8007920 <_scanf_float+0x40c>)
 8007904:	f000 f820 	bl	8007948 <nanf>
 8007908:	6038      	str	r0, [r7, #0]
 800790a:	e7cc      	b.n	80078a6 <_scanf_float+0x392>
 800790c:	0020      	movs	r0, r4
 800790e:	0029      	movs	r1, r5
 8007910:	f7fb f948 	bl	8002ba4 <__aeabi_d2f>
 8007914:	e7f8      	b.n	8007908 <_scanf_float+0x3f4>
 8007916:	2300      	movs	r3, #0
 8007918:	e640      	b.n	800759c <_scanf_float+0x88>
 800791a:	46c0      	nop			; (mov r8, r8)
 800791c:	0800b774 	.word	0x0800b774
 8007920:	0800ba80 	.word	0x0800ba80

08007924 <_sbrk_r>:
 8007924:	2300      	movs	r3, #0
 8007926:	b570      	push	{r4, r5, r6, lr}
 8007928:	4d06      	ldr	r5, [pc, #24]	; (8007944 <_sbrk_r+0x20>)
 800792a:	0004      	movs	r4, r0
 800792c:	0008      	movs	r0, r1
 800792e:	602b      	str	r3, [r5, #0]
 8007930:	f7fc fad6 	bl	8003ee0 <_sbrk>
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	d103      	bne.n	8007940 <_sbrk_r+0x1c>
 8007938:	682b      	ldr	r3, [r5, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d000      	beq.n	8007940 <_sbrk_r+0x1c>
 800793e:	6023      	str	r3, [r4, #0]
 8007940:	bd70      	pop	{r4, r5, r6, pc}
 8007942:	46c0      	nop			; (mov r8, r8)
 8007944:	20000548 	.word	0x20000548

08007948 <nanf>:
 8007948:	4800      	ldr	r0, [pc, #0]	; (800794c <nanf+0x4>)
 800794a:	4770      	bx	lr
 800794c:	7fc00000 	.word	0x7fc00000

08007950 <siprintf>:
 8007950:	b40e      	push	{r1, r2, r3}
 8007952:	b500      	push	{lr}
 8007954:	490b      	ldr	r1, [pc, #44]	; (8007984 <siprintf+0x34>)
 8007956:	b09c      	sub	sp, #112	; 0x70
 8007958:	ab1d      	add	r3, sp, #116	; 0x74
 800795a:	9002      	str	r0, [sp, #8]
 800795c:	9006      	str	r0, [sp, #24]
 800795e:	9107      	str	r1, [sp, #28]
 8007960:	9104      	str	r1, [sp, #16]
 8007962:	4809      	ldr	r0, [pc, #36]	; (8007988 <siprintf+0x38>)
 8007964:	4909      	ldr	r1, [pc, #36]	; (800798c <siprintf+0x3c>)
 8007966:	cb04      	ldmia	r3!, {r2}
 8007968:	9105      	str	r1, [sp, #20]
 800796a:	6800      	ldr	r0, [r0, #0]
 800796c:	a902      	add	r1, sp, #8
 800796e:	9301      	str	r3, [sp, #4]
 8007970:	f002 fe84 	bl	800a67c <_svfiprintf_r>
 8007974:	2300      	movs	r3, #0
 8007976:	9a02      	ldr	r2, [sp, #8]
 8007978:	7013      	strb	r3, [r2, #0]
 800797a:	b01c      	add	sp, #112	; 0x70
 800797c:	bc08      	pop	{r3}
 800797e:	b003      	add	sp, #12
 8007980:	4718      	bx	r3
 8007982:	46c0      	nop			; (mov r8, r8)
 8007984:	7fffffff 	.word	0x7fffffff
 8007988:	2000000c 	.word	0x2000000c
 800798c:	ffff0208 	.word	0xffff0208

08007990 <sulp>:
 8007990:	b570      	push	{r4, r5, r6, lr}
 8007992:	0016      	movs	r6, r2
 8007994:	000d      	movs	r5, r1
 8007996:	f002 fc9d 	bl	800a2d4 <__ulp>
 800799a:	2e00      	cmp	r6, #0
 800799c:	d00d      	beq.n	80079ba <sulp+0x2a>
 800799e:	236b      	movs	r3, #107	; 0x6b
 80079a0:	006a      	lsls	r2, r5, #1
 80079a2:	0d52      	lsrs	r2, r2, #21
 80079a4:	1a9b      	subs	r3, r3, r2
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	dd07      	ble.n	80079ba <sulp+0x2a>
 80079aa:	2400      	movs	r4, #0
 80079ac:	4a03      	ldr	r2, [pc, #12]	; (80079bc <sulp+0x2c>)
 80079ae:	051b      	lsls	r3, r3, #20
 80079b0:	189d      	adds	r5, r3, r2
 80079b2:	002b      	movs	r3, r5
 80079b4:	0022      	movs	r2, r4
 80079b6:	f7fa fa4d 	bl	8001e54 <__aeabi_dmul>
 80079ba:	bd70      	pop	{r4, r5, r6, pc}
 80079bc:	3ff00000 	.word	0x3ff00000

080079c0 <_strtod_l>:
 80079c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079c2:	001d      	movs	r5, r3
 80079c4:	2300      	movs	r3, #0
 80079c6:	b0a5      	sub	sp, #148	; 0x94
 80079c8:	9320      	str	r3, [sp, #128]	; 0x80
 80079ca:	4bac      	ldr	r3, [pc, #688]	; (8007c7c <_strtod_l+0x2bc>)
 80079cc:	9005      	str	r0, [sp, #20]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	9108      	str	r1, [sp, #32]
 80079d2:	0018      	movs	r0, r3
 80079d4:	9307      	str	r3, [sp, #28]
 80079d6:	921b      	str	r2, [sp, #108]	; 0x6c
 80079d8:	f7f8 fb94 	bl	8000104 <strlen>
 80079dc:	2600      	movs	r6, #0
 80079de:	0004      	movs	r4, r0
 80079e0:	2700      	movs	r7, #0
 80079e2:	9b08      	ldr	r3, [sp, #32]
 80079e4:	931f      	str	r3, [sp, #124]	; 0x7c
 80079e6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80079e8:	7813      	ldrb	r3, [r2, #0]
 80079ea:	2b2b      	cmp	r3, #43	; 0x2b
 80079ec:	d058      	beq.n	8007aa0 <_strtod_l+0xe0>
 80079ee:	d844      	bhi.n	8007a7a <_strtod_l+0xba>
 80079f0:	2b0d      	cmp	r3, #13
 80079f2:	d83d      	bhi.n	8007a70 <_strtod_l+0xb0>
 80079f4:	2b08      	cmp	r3, #8
 80079f6:	d83d      	bhi.n	8007a74 <_strtod_l+0xb4>
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d047      	beq.n	8007a8c <_strtod_l+0xcc>
 80079fc:	2300      	movs	r3, #0
 80079fe:	930e      	str	r3, [sp, #56]	; 0x38
 8007a00:	2200      	movs	r2, #0
 8007a02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a04:	920a      	str	r2, [sp, #40]	; 0x28
 8007a06:	9306      	str	r3, [sp, #24]
 8007a08:	781b      	ldrb	r3, [r3, #0]
 8007a0a:	2b30      	cmp	r3, #48	; 0x30
 8007a0c:	d000      	beq.n	8007a10 <_strtod_l+0x50>
 8007a0e:	e07f      	b.n	8007b10 <_strtod_l+0x150>
 8007a10:	9b06      	ldr	r3, [sp, #24]
 8007a12:	3220      	adds	r2, #32
 8007a14:	785b      	ldrb	r3, [r3, #1]
 8007a16:	4393      	bics	r3, r2
 8007a18:	2b58      	cmp	r3, #88	; 0x58
 8007a1a:	d000      	beq.n	8007a1e <_strtod_l+0x5e>
 8007a1c:	e06e      	b.n	8007afc <_strtod_l+0x13c>
 8007a1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a20:	9502      	str	r5, [sp, #8]
 8007a22:	9301      	str	r3, [sp, #4]
 8007a24:	ab20      	add	r3, sp, #128	; 0x80
 8007a26:	9300      	str	r3, [sp, #0]
 8007a28:	4a95      	ldr	r2, [pc, #596]	; (8007c80 <_strtod_l+0x2c0>)
 8007a2a:	ab21      	add	r3, sp, #132	; 0x84
 8007a2c:	9805      	ldr	r0, [sp, #20]
 8007a2e:	a91f      	add	r1, sp, #124	; 0x7c
 8007a30:	f001 fd90 	bl	8009554 <__gethex>
 8007a34:	2307      	movs	r3, #7
 8007a36:	0005      	movs	r5, r0
 8007a38:	0004      	movs	r4, r0
 8007a3a:	401d      	ands	r5, r3
 8007a3c:	4218      	tst	r0, r3
 8007a3e:	d006      	beq.n	8007a4e <_strtod_l+0x8e>
 8007a40:	2d06      	cmp	r5, #6
 8007a42:	d12f      	bne.n	8007aa4 <_strtod_l+0xe4>
 8007a44:	9b06      	ldr	r3, [sp, #24]
 8007a46:	3301      	adds	r3, #1
 8007a48:	931f      	str	r3, [sp, #124]	; 0x7c
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	930e      	str	r3, [sp, #56]	; 0x38
 8007a4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d002      	beq.n	8007a5a <_strtod_l+0x9a>
 8007a54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a56:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007a58:	601a      	str	r2, [r3, #0]
 8007a5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d01c      	beq.n	8007a9a <_strtod_l+0xda>
 8007a60:	2380      	movs	r3, #128	; 0x80
 8007a62:	0032      	movs	r2, r6
 8007a64:	061b      	lsls	r3, r3, #24
 8007a66:	18fb      	adds	r3, r7, r3
 8007a68:	0010      	movs	r0, r2
 8007a6a:	0019      	movs	r1, r3
 8007a6c:	b025      	add	sp, #148	; 0x94
 8007a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a70:	2b20      	cmp	r3, #32
 8007a72:	d1c3      	bne.n	80079fc <_strtod_l+0x3c>
 8007a74:	3201      	adds	r2, #1
 8007a76:	921f      	str	r2, [sp, #124]	; 0x7c
 8007a78:	e7b5      	b.n	80079e6 <_strtod_l+0x26>
 8007a7a:	2b2d      	cmp	r3, #45	; 0x2d
 8007a7c:	d1be      	bne.n	80079fc <_strtod_l+0x3c>
 8007a7e:	3b2c      	subs	r3, #44	; 0x2c
 8007a80:	930e      	str	r3, [sp, #56]	; 0x38
 8007a82:	1c53      	adds	r3, r2, #1
 8007a84:	931f      	str	r3, [sp, #124]	; 0x7c
 8007a86:	7853      	ldrb	r3, [r2, #1]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d1b9      	bne.n	8007a00 <_strtod_l+0x40>
 8007a8c:	9b08      	ldr	r3, [sp, #32]
 8007a8e:	931f      	str	r3, [sp, #124]	; 0x7c
 8007a90:	2300      	movs	r3, #0
 8007a92:	930e      	str	r3, [sp, #56]	; 0x38
 8007a94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d1dc      	bne.n	8007a54 <_strtod_l+0x94>
 8007a9a:	0032      	movs	r2, r6
 8007a9c:	003b      	movs	r3, r7
 8007a9e:	e7e3      	b.n	8007a68 <_strtod_l+0xa8>
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	e7ed      	b.n	8007a80 <_strtod_l+0xc0>
 8007aa4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007aa6:	2a00      	cmp	r2, #0
 8007aa8:	d007      	beq.n	8007aba <_strtod_l+0xfa>
 8007aaa:	2135      	movs	r1, #53	; 0x35
 8007aac:	a822      	add	r0, sp, #136	; 0x88
 8007aae:	f002 fd12 	bl	800a4d6 <__copybits>
 8007ab2:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007ab4:	9805      	ldr	r0, [sp, #20]
 8007ab6:	f002 f8cd 	bl	8009c54 <_Bfree>
 8007aba:	1e68      	subs	r0, r5, #1
 8007abc:	2804      	cmp	r0, #4
 8007abe:	d806      	bhi.n	8007ace <_strtod_l+0x10e>
 8007ac0:	f7f8 fb28 	bl	8000114 <__gnu_thumb1_case_uqi>
 8007ac4:	1816030b 	.word	0x1816030b
 8007ac8:	0b          	.byte	0x0b
 8007ac9:	00          	.byte	0x00
 8007aca:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007acc:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8007ace:	0723      	lsls	r3, r4, #28
 8007ad0:	d5bd      	bpl.n	8007a4e <_strtod_l+0x8e>
 8007ad2:	2380      	movs	r3, #128	; 0x80
 8007ad4:	061b      	lsls	r3, r3, #24
 8007ad6:	431f      	orrs	r7, r3
 8007ad8:	e7b9      	b.n	8007a4e <_strtod_l+0x8e>
 8007ada:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007adc:	4a69      	ldr	r2, [pc, #420]	; (8007c84 <_strtod_l+0x2c4>)
 8007ade:	496a      	ldr	r1, [pc, #424]	; (8007c88 <_strtod_l+0x2c8>)
 8007ae0:	401a      	ands	r2, r3
 8007ae2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ae4:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007ae6:	185b      	adds	r3, r3, r1
 8007ae8:	051b      	lsls	r3, r3, #20
 8007aea:	431a      	orrs	r2, r3
 8007aec:	0017      	movs	r7, r2
 8007aee:	e7ee      	b.n	8007ace <_strtod_l+0x10e>
 8007af0:	4f66      	ldr	r7, [pc, #408]	; (8007c8c <_strtod_l+0x2cc>)
 8007af2:	e7ec      	b.n	8007ace <_strtod_l+0x10e>
 8007af4:	2601      	movs	r6, #1
 8007af6:	4f66      	ldr	r7, [pc, #408]	; (8007c90 <_strtod_l+0x2d0>)
 8007af8:	4276      	negs	r6, r6
 8007afa:	e7e8      	b.n	8007ace <_strtod_l+0x10e>
 8007afc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007afe:	1c5a      	adds	r2, r3, #1
 8007b00:	921f      	str	r2, [sp, #124]	; 0x7c
 8007b02:	785b      	ldrb	r3, [r3, #1]
 8007b04:	2b30      	cmp	r3, #48	; 0x30
 8007b06:	d0f9      	beq.n	8007afc <_strtod_l+0x13c>
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d0a0      	beq.n	8007a4e <_strtod_l+0x8e>
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	930a      	str	r3, [sp, #40]	; 0x28
 8007b10:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b12:	220a      	movs	r2, #10
 8007b14:	9310      	str	r3, [sp, #64]	; 0x40
 8007b16:	2300      	movs	r3, #0
 8007b18:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b1c:	9309      	str	r3, [sp, #36]	; 0x24
 8007b1e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8007b20:	7805      	ldrb	r5, [r0, #0]
 8007b22:	002b      	movs	r3, r5
 8007b24:	3b30      	subs	r3, #48	; 0x30
 8007b26:	b2d9      	uxtb	r1, r3
 8007b28:	2909      	cmp	r1, #9
 8007b2a:	d927      	bls.n	8007b7c <_strtod_l+0x1bc>
 8007b2c:	0022      	movs	r2, r4
 8007b2e:	9907      	ldr	r1, [sp, #28]
 8007b30:	f002 feaa 	bl	800a888 <strncmp>
 8007b34:	2800      	cmp	r0, #0
 8007b36:	d033      	beq.n	8007ba0 <_strtod_l+0x1e0>
 8007b38:	2000      	movs	r0, #0
 8007b3a:	002b      	movs	r3, r5
 8007b3c:	4684      	mov	ip, r0
 8007b3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b40:	900c      	str	r0, [sp, #48]	; 0x30
 8007b42:	9206      	str	r2, [sp, #24]
 8007b44:	2220      	movs	r2, #32
 8007b46:	0019      	movs	r1, r3
 8007b48:	4391      	bics	r1, r2
 8007b4a:	000a      	movs	r2, r1
 8007b4c:	2100      	movs	r1, #0
 8007b4e:	9107      	str	r1, [sp, #28]
 8007b50:	2a45      	cmp	r2, #69	; 0x45
 8007b52:	d000      	beq.n	8007b56 <_strtod_l+0x196>
 8007b54:	e0c5      	b.n	8007ce2 <_strtod_l+0x322>
 8007b56:	9b06      	ldr	r3, [sp, #24]
 8007b58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b5a:	4303      	orrs	r3, r0
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	428b      	cmp	r3, r1
 8007b60:	d094      	beq.n	8007a8c <_strtod_l+0xcc>
 8007b62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b64:	9308      	str	r3, [sp, #32]
 8007b66:	3301      	adds	r3, #1
 8007b68:	931f      	str	r3, [sp, #124]	; 0x7c
 8007b6a:	9b08      	ldr	r3, [sp, #32]
 8007b6c:	785b      	ldrb	r3, [r3, #1]
 8007b6e:	2b2b      	cmp	r3, #43	; 0x2b
 8007b70:	d076      	beq.n	8007c60 <_strtod_l+0x2a0>
 8007b72:	000c      	movs	r4, r1
 8007b74:	2b2d      	cmp	r3, #45	; 0x2d
 8007b76:	d179      	bne.n	8007c6c <_strtod_l+0x2ac>
 8007b78:	2401      	movs	r4, #1
 8007b7a:	e072      	b.n	8007c62 <_strtod_l+0x2a2>
 8007b7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b7e:	2908      	cmp	r1, #8
 8007b80:	dc09      	bgt.n	8007b96 <_strtod_l+0x1d6>
 8007b82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b84:	4351      	muls	r1, r2
 8007b86:	185b      	adds	r3, r3, r1
 8007b88:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b8c:	3001      	adds	r0, #1
 8007b8e:	3301      	adds	r3, #1
 8007b90:	9309      	str	r3, [sp, #36]	; 0x24
 8007b92:	901f      	str	r0, [sp, #124]	; 0x7c
 8007b94:	e7c3      	b.n	8007b1e <_strtod_l+0x15e>
 8007b96:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007b98:	4351      	muls	r1, r2
 8007b9a:	185b      	adds	r3, r3, r1
 8007b9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b9e:	e7f4      	b.n	8007b8a <_strtod_l+0x1ca>
 8007ba0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007ba2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ba4:	191c      	adds	r4, r3, r4
 8007ba6:	941f      	str	r4, [sp, #124]	; 0x7c
 8007ba8:	7823      	ldrb	r3, [r4, #0]
 8007baa:	2a00      	cmp	r2, #0
 8007bac:	d039      	beq.n	8007c22 <_strtod_l+0x262>
 8007bae:	900c      	str	r0, [sp, #48]	; 0x30
 8007bb0:	9206      	str	r2, [sp, #24]
 8007bb2:	001a      	movs	r2, r3
 8007bb4:	3a30      	subs	r2, #48	; 0x30
 8007bb6:	2a09      	cmp	r2, #9
 8007bb8:	d912      	bls.n	8007be0 <_strtod_l+0x220>
 8007bba:	2201      	movs	r2, #1
 8007bbc:	4694      	mov	ip, r2
 8007bbe:	e7c1      	b.n	8007b44 <_strtod_l+0x184>
 8007bc0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	1c5a      	adds	r2, r3, #1
 8007bc6:	921f      	str	r2, [sp, #124]	; 0x7c
 8007bc8:	785b      	ldrb	r3, [r3, #1]
 8007bca:	2b30      	cmp	r3, #48	; 0x30
 8007bcc:	d0f8      	beq.n	8007bc0 <_strtod_l+0x200>
 8007bce:	001a      	movs	r2, r3
 8007bd0:	3a31      	subs	r2, #49	; 0x31
 8007bd2:	2a08      	cmp	r2, #8
 8007bd4:	d83f      	bhi.n	8007c56 <_strtod_l+0x296>
 8007bd6:	900c      	str	r0, [sp, #48]	; 0x30
 8007bd8:	2000      	movs	r0, #0
 8007bda:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007bdc:	9006      	str	r0, [sp, #24]
 8007bde:	9210      	str	r2, [sp, #64]	; 0x40
 8007be0:	001a      	movs	r2, r3
 8007be2:	1c41      	adds	r1, r0, #1
 8007be4:	3a30      	subs	r2, #48	; 0x30
 8007be6:	2b30      	cmp	r3, #48	; 0x30
 8007be8:	d015      	beq.n	8007c16 <_strtod_l+0x256>
 8007bea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bec:	185b      	adds	r3, r3, r1
 8007bee:	210a      	movs	r1, #10
 8007bf0:	930c      	str	r3, [sp, #48]	; 0x30
 8007bf2:	9b06      	ldr	r3, [sp, #24]
 8007bf4:	18c4      	adds	r4, r0, r3
 8007bf6:	42a3      	cmp	r3, r4
 8007bf8:	d115      	bne.n	8007c26 <_strtod_l+0x266>
 8007bfa:	9906      	ldr	r1, [sp, #24]
 8007bfc:	9b06      	ldr	r3, [sp, #24]
 8007bfe:	3101      	adds	r1, #1
 8007c00:	1809      	adds	r1, r1, r0
 8007c02:	181b      	adds	r3, r3, r0
 8007c04:	9106      	str	r1, [sp, #24]
 8007c06:	2b08      	cmp	r3, #8
 8007c08:	dc1b      	bgt.n	8007c42 <_strtod_l+0x282>
 8007c0a:	230a      	movs	r3, #10
 8007c0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c0e:	434b      	muls	r3, r1
 8007c10:	2100      	movs	r1, #0
 8007c12:	18d3      	adds	r3, r2, r3
 8007c14:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c16:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007c18:	0008      	movs	r0, r1
 8007c1a:	1c5a      	adds	r2, r3, #1
 8007c1c:	921f      	str	r2, [sp, #124]	; 0x7c
 8007c1e:	785b      	ldrb	r3, [r3, #1]
 8007c20:	e7c7      	b.n	8007bb2 <_strtod_l+0x1f2>
 8007c22:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c24:	e7d1      	b.n	8007bca <_strtod_l+0x20a>
 8007c26:	2b08      	cmp	r3, #8
 8007c28:	dc04      	bgt.n	8007c34 <_strtod_l+0x274>
 8007c2a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007c2c:	434d      	muls	r5, r1
 8007c2e:	950b      	str	r5, [sp, #44]	; 0x2c
 8007c30:	3301      	adds	r3, #1
 8007c32:	e7e0      	b.n	8007bf6 <_strtod_l+0x236>
 8007c34:	1c5d      	adds	r5, r3, #1
 8007c36:	2d10      	cmp	r5, #16
 8007c38:	dcfa      	bgt.n	8007c30 <_strtod_l+0x270>
 8007c3a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007c3c:	434d      	muls	r5, r1
 8007c3e:	950f      	str	r5, [sp, #60]	; 0x3c
 8007c40:	e7f6      	b.n	8007c30 <_strtod_l+0x270>
 8007c42:	9b06      	ldr	r3, [sp, #24]
 8007c44:	2100      	movs	r1, #0
 8007c46:	2b10      	cmp	r3, #16
 8007c48:	dce5      	bgt.n	8007c16 <_strtod_l+0x256>
 8007c4a:	230a      	movs	r3, #10
 8007c4c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007c4e:	4343      	muls	r3, r0
 8007c50:	18d3      	adds	r3, r2, r3
 8007c52:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c54:	e7df      	b.n	8007c16 <_strtod_l+0x256>
 8007c56:	2200      	movs	r2, #0
 8007c58:	920c      	str	r2, [sp, #48]	; 0x30
 8007c5a:	9206      	str	r2, [sp, #24]
 8007c5c:	3201      	adds	r2, #1
 8007c5e:	e7ad      	b.n	8007bbc <_strtod_l+0x1fc>
 8007c60:	2400      	movs	r4, #0
 8007c62:	9b08      	ldr	r3, [sp, #32]
 8007c64:	3302      	adds	r3, #2
 8007c66:	931f      	str	r3, [sp, #124]	; 0x7c
 8007c68:	9b08      	ldr	r3, [sp, #32]
 8007c6a:	789b      	ldrb	r3, [r3, #2]
 8007c6c:	001a      	movs	r2, r3
 8007c6e:	3a30      	subs	r2, #48	; 0x30
 8007c70:	2a09      	cmp	r2, #9
 8007c72:	d913      	bls.n	8007c9c <_strtod_l+0x2dc>
 8007c74:	9a08      	ldr	r2, [sp, #32]
 8007c76:	921f      	str	r2, [sp, #124]	; 0x7c
 8007c78:	2200      	movs	r2, #0
 8007c7a:	e031      	b.n	8007ce0 <_strtod_l+0x320>
 8007c7c:	0800b8c8 	.word	0x0800b8c8
 8007c80:	0800b77c 	.word	0x0800b77c
 8007c84:	ffefffff 	.word	0xffefffff
 8007c88:	00000433 	.word	0x00000433
 8007c8c:	7ff00000 	.word	0x7ff00000
 8007c90:	7fffffff 	.word	0x7fffffff
 8007c94:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007c96:	1c5a      	adds	r2, r3, #1
 8007c98:	921f      	str	r2, [sp, #124]	; 0x7c
 8007c9a:	785b      	ldrb	r3, [r3, #1]
 8007c9c:	2b30      	cmp	r3, #48	; 0x30
 8007c9e:	d0f9      	beq.n	8007c94 <_strtod_l+0x2d4>
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	9207      	str	r2, [sp, #28]
 8007ca4:	001a      	movs	r2, r3
 8007ca6:	3a31      	subs	r2, #49	; 0x31
 8007ca8:	2a08      	cmp	r2, #8
 8007caa:	d81a      	bhi.n	8007ce2 <_strtod_l+0x322>
 8007cac:	3b30      	subs	r3, #48	; 0x30
 8007cae:	001a      	movs	r2, r3
 8007cb0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007cb2:	9307      	str	r3, [sp, #28]
 8007cb4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007cb6:	1c59      	adds	r1, r3, #1
 8007cb8:	911f      	str	r1, [sp, #124]	; 0x7c
 8007cba:	785b      	ldrb	r3, [r3, #1]
 8007cbc:	001d      	movs	r5, r3
 8007cbe:	3d30      	subs	r5, #48	; 0x30
 8007cc0:	2d09      	cmp	r5, #9
 8007cc2:	d939      	bls.n	8007d38 <_strtod_l+0x378>
 8007cc4:	9d07      	ldr	r5, [sp, #28]
 8007cc6:	1b49      	subs	r1, r1, r5
 8007cc8:	4db0      	ldr	r5, [pc, #704]	; (8007f8c <_strtod_l+0x5cc>)
 8007cca:	9507      	str	r5, [sp, #28]
 8007ccc:	2908      	cmp	r1, #8
 8007cce:	dc03      	bgt.n	8007cd8 <_strtod_l+0x318>
 8007cd0:	9207      	str	r2, [sp, #28]
 8007cd2:	42aa      	cmp	r2, r5
 8007cd4:	dd00      	ble.n	8007cd8 <_strtod_l+0x318>
 8007cd6:	9507      	str	r5, [sp, #28]
 8007cd8:	2c00      	cmp	r4, #0
 8007cda:	d002      	beq.n	8007ce2 <_strtod_l+0x322>
 8007cdc:	9a07      	ldr	r2, [sp, #28]
 8007cde:	4252      	negs	r2, r2
 8007ce0:	9207      	str	r2, [sp, #28]
 8007ce2:	9a06      	ldr	r2, [sp, #24]
 8007ce4:	2a00      	cmp	r2, #0
 8007ce6:	d14b      	bne.n	8007d80 <_strtod_l+0x3c0>
 8007ce8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cea:	4310      	orrs	r0, r2
 8007cec:	d000      	beq.n	8007cf0 <_strtod_l+0x330>
 8007cee:	e6ae      	b.n	8007a4e <_strtod_l+0x8e>
 8007cf0:	4662      	mov	r2, ip
 8007cf2:	2a00      	cmp	r2, #0
 8007cf4:	d000      	beq.n	8007cf8 <_strtod_l+0x338>
 8007cf6:	e6c9      	b.n	8007a8c <_strtod_l+0xcc>
 8007cf8:	2b69      	cmp	r3, #105	; 0x69
 8007cfa:	d025      	beq.n	8007d48 <_strtod_l+0x388>
 8007cfc:	dc21      	bgt.n	8007d42 <_strtod_l+0x382>
 8007cfe:	2b49      	cmp	r3, #73	; 0x49
 8007d00:	d022      	beq.n	8007d48 <_strtod_l+0x388>
 8007d02:	2b4e      	cmp	r3, #78	; 0x4e
 8007d04:	d000      	beq.n	8007d08 <_strtod_l+0x348>
 8007d06:	e6c1      	b.n	8007a8c <_strtod_l+0xcc>
 8007d08:	49a1      	ldr	r1, [pc, #644]	; (8007f90 <_strtod_l+0x5d0>)
 8007d0a:	a81f      	add	r0, sp, #124	; 0x7c
 8007d0c:	f001 fe70 	bl	80099f0 <__match>
 8007d10:	2800      	cmp	r0, #0
 8007d12:	d100      	bne.n	8007d16 <_strtod_l+0x356>
 8007d14:	e6ba      	b.n	8007a8c <_strtod_l+0xcc>
 8007d16:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	2b28      	cmp	r3, #40	; 0x28
 8007d1c:	d12a      	bne.n	8007d74 <_strtod_l+0x3b4>
 8007d1e:	499d      	ldr	r1, [pc, #628]	; (8007f94 <_strtod_l+0x5d4>)
 8007d20:	aa22      	add	r2, sp, #136	; 0x88
 8007d22:	a81f      	add	r0, sp, #124	; 0x7c
 8007d24:	f001 fe78 	bl	8009a18 <__hexnan>
 8007d28:	2805      	cmp	r0, #5
 8007d2a:	d123      	bne.n	8007d74 <_strtod_l+0x3b4>
 8007d2c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d2e:	4a9a      	ldr	r2, [pc, #616]	; (8007f98 <_strtod_l+0x5d8>)
 8007d30:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007d32:	431a      	orrs	r2, r3
 8007d34:	0017      	movs	r7, r2
 8007d36:	e68a      	b.n	8007a4e <_strtod_l+0x8e>
 8007d38:	210a      	movs	r1, #10
 8007d3a:	434a      	muls	r2, r1
 8007d3c:	18d2      	adds	r2, r2, r3
 8007d3e:	3a30      	subs	r2, #48	; 0x30
 8007d40:	e7b8      	b.n	8007cb4 <_strtod_l+0x2f4>
 8007d42:	2b6e      	cmp	r3, #110	; 0x6e
 8007d44:	d0e0      	beq.n	8007d08 <_strtod_l+0x348>
 8007d46:	e6a1      	b.n	8007a8c <_strtod_l+0xcc>
 8007d48:	4994      	ldr	r1, [pc, #592]	; (8007f9c <_strtod_l+0x5dc>)
 8007d4a:	a81f      	add	r0, sp, #124	; 0x7c
 8007d4c:	f001 fe50 	bl	80099f0 <__match>
 8007d50:	2800      	cmp	r0, #0
 8007d52:	d100      	bne.n	8007d56 <_strtod_l+0x396>
 8007d54:	e69a      	b.n	8007a8c <_strtod_l+0xcc>
 8007d56:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d58:	4991      	ldr	r1, [pc, #580]	; (8007fa0 <_strtod_l+0x5e0>)
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	a81f      	add	r0, sp, #124	; 0x7c
 8007d5e:	931f      	str	r3, [sp, #124]	; 0x7c
 8007d60:	f001 fe46 	bl	80099f0 <__match>
 8007d64:	2800      	cmp	r0, #0
 8007d66:	d102      	bne.n	8007d6e <_strtod_l+0x3ae>
 8007d68:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	931f      	str	r3, [sp, #124]	; 0x7c
 8007d6e:	2600      	movs	r6, #0
 8007d70:	4f89      	ldr	r7, [pc, #548]	; (8007f98 <_strtod_l+0x5d8>)
 8007d72:	e66c      	b.n	8007a4e <_strtod_l+0x8e>
 8007d74:	488b      	ldr	r0, [pc, #556]	; (8007fa4 <_strtod_l+0x5e4>)
 8007d76:	f002 fd81 	bl	800a87c <nan>
 8007d7a:	0006      	movs	r6, r0
 8007d7c:	000f      	movs	r7, r1
 8007d7e:	e666      	b.n	8007a4e <_strtod_l+0x8e>
 8007d80:	9b07      	ldr	r3, [sp, #28]
 8007d82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d84:	1a9b      	subs	r3, r3, r2
 8007d86:	930a      	str	r3, [sp, #40]	; 0x28
 8007d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d101      	bne.n	8007d92 <_strtod_l+0x3d2>
 8007d8e:	9b06      	ldr	r3, [sp, #24]
 8007d90:	9309      	str	r3, [sp, #36]	; 0x24
 8007d92:	9c06      	ldr	r4, [sp, #24]
 8007d94:	2c10      	cmp	r4, #16
 8007d96:	dd00      	ble.n	8007d9a <_strtod_l+0x3da>
 8007d98:	2410      	movs	r4, #16
 8007d9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007d9c:	f7fa fedc 	bl	8002b58 <__aeabi_ui2d>
 8007da0:	9b06      	ldr	r3, [sp, #24]
 8007da2:	0006      	movs	r6, r0
 8007da4:	000f      	movs	r7, r1
 8007da6:	2b09      	cmp	r3, #9
 8007da8:	dd15      	ble.n	8007dd6 <_strtod_l+0x416>
 8007daa:	0022      	movs	r2, r4
 8007dac:	4b7e      	ldr	r3, [pc, #504]	; (8007fa8 <_strtod_l+0x5e8>)
 8007dae:	3a09      	subs	r2, #9
 8007db0:	00d2      	lsls	r2, r2, #3
 8007db2:	189b      	adds	r3, r3, r2
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	f7fa f84c 	bl	8001e54 <__aeabi_dmul>
 8007dbc:	0006      	movs	r6, r0
 8007dbe:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007dc0:	000f      	movs	r7, r1
 8007dc2:	f7fa fec9 	bl	8002b58 <__aeabi_ui2d>
 8007dc6:	0002      	movs	r2, r0
 8007dc8:	000b      	movs	r3, r1
 8007dca:	0030      	movs	r0, r6
 8007dcc:	0039      	movs	r1, r7
 8007dce:	f7f9 f903 	bl	8000fd8 <__aeabi_dadd>
 8007dd2:	0006      	movs	r6, r0
 8007dd4:	000f      	movs	r7, r1
 8007dd6:	9b06      	ldr	r3, [sp, #24]
 8007dd8:	2b0f      	cmp	r3, #15
 8007dda:	dc39      	bgt.n	8007e50 <_strtod_l+0x490>
 8007ddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d100      	bne.n	8007de4 <_strtod_l+0x424>
 8007de2:	e634      	b.n	8007a4e <_strtod_l+0x8e>
 8007de4:	dd24      	ble.n	8007e30 <_strtod_l+0x470>
 8007de6:	2b16      	cmp	r3, #22
 8007de8:	dc09      	bgt.n	8007dfe <_strtod_l+0x43e>
 8007dea:	496f      	ldr	r1, [pc, #444]	; (8007fa8 <_strtod_l+0x5e8>)
 8007dec:	00db      	lsls	r3, r3, #3
 8007dee:	18c9      	adds	r1, r1, r3
 8007df0:	0032      	movs	r2, r6
 8007df2:	6808      	ldr	r0, [r1, #0]
 8007df4:	6849      	ldr	r1, [r1, #4]
 8007df6:	003b      	movs	r3, r7
 8007df8:	f7fa f82c 	bl	8001e54 <__aeabi_dmul>
 8007dfc:	e7bd      	b.n	8007d7a <_strtod_l+0x3ba>
 8007dfe:	2325      	movs	r3, #37	; 0x25
 8007e00:	9a06      	ldr	r2, [sp, #24]
 8007e02:	1a9b      	subs	r3, r3, r2
 8007e04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e06:	4293      	cmp	r3, r2
 8007e08:	db22      	blt.n	8007e50 <_strtod_l+0x490>
 8007e0a:	240f      	movs	r4, #15
 8007e0c:	9b06      	ldr	r3, [sp, #24]
 8007e0e:	4d66      	ldr	r5, [pc, #408]	; (8007fa8 <_strtod_l+0x5e8>)
 8007e10:	1ae4      	subs	r4, r4, r3
 8007e12:	00e1      	lsls	r1, r4, #3
 8007e14:	1869      	adds	r1, r5, r1
 8007e16:	0032      	movs	r2, r6
 8007e18:	6808      	ldr	r0, [r1, #0]
 8007e1a:	6849      	ldr	r1, [r1, #4]
 8007e1c:	003b      	movs	r3, r7
 8007e1e:	f7fa f819 	bl	8001e54 <__aeabi_dmul>
 8007e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e24:	1b1c      	subs	r4, r3, r4
 8007e26:	00e4      	lsls	r4, r4, #3
 8007e28:	192c      	adds	r4, r5, r4
 8007e2a:	6822      	ldr	r2, [r4, #0]
 8007e2c:	6863      	ldr	r3, [r4, #4]
 8007e2e:	e7e3      	b.n	8007df8 <_strtod_l+0x438>
 8007e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e32:	3316      	adds	r3, #22
 8007e34:	db0c      	blt.n	8007e50 <_strtod_l+0x490>
 8007e36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e38:	9a07      	ldr	r2, [sp, #28]
 8007e3a:	0030      	movs	r0, r6
 8007e3c:	1a9a      	subs	r2, r3, r2
 8007e3e:	4b5a      	ldr	r3, [pc, #360]	; (8007fa8 <_strtod_l+0x5e8>)
 8007e40:	00d2      	lsls	r2, r2, #3
 8007e42:	189b      	adds	r3, r3, r2
 8007e44:	0039      	movs	r1, r7
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	f7f9 fc01 	bl	8001650 <__aeabi_ddiv>
 8007e4e:	e794      	b.n	8007d7a <_strtod_l+0x3ba>
 8007e50:	9b06      	ldr	r3, [sp, #24]
 8007e52:	1b1c      	subs	r4, r3, r4
 8007e54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e56:	18e4      	adds	r4, r4, r3
 8007e58:	2c00      	cmp	r4, #0
 8007e5a:	dd72      	ble.n	8007f42 <_strtod_l+0x582>
 8007e5c:	230f      	movs	r3, #15
 8007e5e:	0021      	movs	r1, r4
 8007e60:	4019      	ands	r1, r3
 8007e62:	421c      	tst	r4, r3
 8007e64:	d00a      	beq.n	8007e7c <_strtod_l+0x4bc>
 8007e66:	00cb      	lsls	r3, r1, #3
 8007e68:	494f      	ldr	r1, [pc, #316]	; (8007fa8 <_strtod_l+0x5e8>)
 8007e6a:	0032      	movs	r2, r6
 8007e6c:	18c9      	adds	r1, r1, r3
 8007e6e:	6808      	ldr	r0, [r1, #0]
 8007e70:	6849      	ldr	r1, [r1, #4]
 8007e72:	003b      	movs	r3, r7
 8007e74:	f7f9 ffee 	bl	8001e54 <__aeabi_dmul>
 8007e78:	0006      	movs	r6, r0
 8007e7a:	000f      	movs	r7, r1
 8007e7c:	230f      	movs	r3, #15
 8007e7e:	439c      	bics	r4, r3
 8007e80:	d04a      	beq.n	8007f18 <_strtod_l+0x558>
 8007e82:	3326      	adds	r3, #38	; 0x26
 8007e84:	33ff      	adds	r3, #255	; 0xff
 8007e86:	429c      	cmp	r4, r3
 8007e88:	dd22      	ble.n	8007ed0 <_strtod_l+0x510>
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	9306      	str	r3, [sp, #24]
 8007e8e:	9307      	str	r3, [sp, #28]
 8007e90:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e92:	9309      	str	r3, [sp, #36]	; 0x24
 8007e94:	2322      	movs	r3, #34	; 0x22
 8007e96:	2600      	movs	r6, #0
 8007e98:	9a05      	ldr	r2, [sp, #20]
 8007e9a:	4f3f      	ldr	r7, [pc, #252]	; (8007f98 <_strtod_l+0x5d8>)
 8007e9c:	6013      	str	r3, [r2, #0]
 8007e9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ea0:	42b3      	cmp	r3, r6
 8007ea2:	d100      	bne.n	8007ea6 <_strtod_l+0x4e6>
 8007ea4:	e5d3      	b.n	8007a4e <_strtod_l+0x8e>
 8007ea6:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007ea8:	9805      	ldr	r0, [sp, #20]
 8007eaa:	f001 fed3 	bl	8009c54 <_Bfree>
 8007eae:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007eb0:	9805      	ldr	r0, [sp, #20]
 8007eb2:	f001 fecf 	bl	8009c54 <_Bfree>
 8007eb6:	9907      	ldr	r1, [sp, #28]
 8007eb8:	9805      	ldr	r0, [sp, #20]
 8007eba:	f001 fecb 	bl	8009c54 <_Bfree>
 8007ebe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ec0:	9805      	ldr	r0, [sp, #20]
 8007ec2:	f001 fec7 	bl	8009c54 <_Bfree>
 8007ec6:	9906      	ldr	r1, [sp, #24]
 8007ec8:	9805      	ldr	r0, [sp, #20]
 8007eca:	f001 fec3 	bl	8009c54 <_Bfree>
 8007ece:	e5be      	b.n	8007a4e <_strtod_l+0x8e>
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	0030      	movs	r0, r6
 8007ed4:	0039      	movs	r1, r7
 8007ed6:	4d35      	ldr	r5, [pc, #212]	; (8007fac <_strtod_l+0x5ec>)
 8007ed8:	1124      	asrs	r4, r4, #4
 8007eda:	9308      	str	r3, [sp, #32]
 8007edc:	2c01      	cmp	r4, #1
 8007ede:	dc1e      	bgt.n	8007f1e <_strtod_l+0x55e>
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d001      	beq.n	8007ee8 <_strtod_l+0x528>
 8007ee4:	0006      	movs	r6, r0
 8007ee6:	000f      	movs	r7, r1
 8007ee8:	4b31      	ldr	r3, [pc, #196]	; (8007fb0 <_strtod_l+0x5f0>)
 8007eea:	0032      	movs	r2, r6
 8007eec:	18ff      	adds	r7, r7, r3
 8007eee:	9b08      	ldr	r3, [sp, #32]
 8007ef0:	00dd      	lsls	r5, r3, #3
 8007ef2:	4b2e      	ldr	r3, [pc, #184]	; (8007fac <_strtod_l+0x5ec>)
 8007ef4:	195d      	adds	r5, r3, r5
 8007ef6:	6828      	ldr	r0, [r5, #0]
 8007ef8:	6869      	ldr	r1, [r5, #4]
 8007efa:	003b      	movs	r3, r7
 8007efc:	f7f9 ffaa 	bl	8001e54 <__aeabi_dmul>
 8007f00:	4b25      	ldr	r3, [pc, #148]	; (8007f98 <_strtod_l+0x5d8>)
 8007f02:	4a2c      	ldr	r2, [pc, #176]	; (8007fb4 <_strtod_l+0x5f4>)
 8007f04:	0006      	movs	r6, r0
 8007f06:	400b      	ands	r3, r1
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d8be      	bhi.n	8007e8a <_strtod_l+0x4ca>
 8007f0c:	4a2a      	ldr	r2, [pc, #168]	; (8007fb8 <_strtod_l+0x5f8>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d913      	bls.n	8007f3a <_strtod_l+0x57a>
 8007f12:	2601      	movs	r6, #1
 8007f14:	4f29      	ldr	r7, [pc, #164]	; (8007fbc <_strtod_l+0x5fc>)
 8007f16:	4276      	negs	r6, r6
 8007f18:	2300      	movs	r3, #0
 8007f1a:	9308      	str	r3, [sp, #32]
 8007f1c:	e087      	b.n	800802e <_strtod_l+0x66e>
 8007f1e:	2201      	movs	r2, #1
 8007f20:	4214      	tst	r4, r2
 8007f22:	d004      	beq.n	8007f2e <_strtod_l+0x56e>
 8007f24:	682a      	ldr	r2, [r5, #0]
 8007f26:	686b      	ldr	r3, [r5, #4]
 8007f28:	f7f9 ff94 	bl	8001e54 <__aeabi_dmul>
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	9a08      	ldr	r2, [sp, #32]
 8007f30:	1064      	asrs	r4, r4, #1
 8007f32:	3201      	adds	r2, #1
 8007f34:	9208      	str	r2, [sp, #32]
 8007f36:	3508      	adds	r5, #8
 8007f38:	e7d0      	b.n	8007edc <_strtod_l+0x51c>
 8007f3a:	23d4      	movs	r3, #212	; 0xd4
 8007f3c:	049b      	lsls	r3, r3, #18
 8007f3e:	18cf      	adds	r7, r1, r3
 8007f40:	e7ea      	b.n	8007f18 <_strtod_l+0x558>
 8007f42:	2c00      	cmp	r4, #0
 8007f44:	d0e8      	beq.n	8007f18 <_strtod_l+0x558>
 8007f46:	4264      	negs	r4, r4
 8007f48:	220f      	movs	r2, #15
 8007f4a:	0023      	movs	r3, r4
 8007f4c:	4013      	ands	r3, r2
 8007f4e:	4214      	tst	r4, r2
 8007f50:	d00a      	beq.n	8007f68 <_strtod_l+0x5a8>
 8007f52:	00da      	lsls	r2, r3, #3
 8007f54:	4b14      	ldr	r3, [pc, #80]	; (8007fa8 <_strtod_l+0x5e8>)
 8007f56:	0030      	movs	r0, r6
 8007f58:	189b      	adds	r3, r3, r2
 8007f5a:	0039      	movs	r1, r7
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	f7f9 fb76 	bl	8001650 <__aeabi_ddiv>
 8007f64:	0006      	movs	r6, r0
 8007f66:	000f      	movs	r7, r1
 8007f68:	1124      	asrs	r4, r4, #4
 8007f6a:	d0d5      	beq.n	8007f18 <_strtod_l+0x558>
 8007f6c:	2c1f      	cmp	r4, #31
 8007f6e:	dd27      	ble.n	8007fc0 <_strtod_l+0x600>
 8007f70:	2300      	movs	r3, #0
 8007f72:	9306      	str	r3, [sp, #24]
 8007f74:	9307      	str	r3, [sp, #28]
 8007f76:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f78:	9309      	str	r3, [sp, #36]	; 0x24
 8007f7a:	2322      	movs	r3, #34	; 0x22
 8007f7c:	9a05      	ldr	r2, [sp, #20]
 8007f7e:	2600      	movs	r6, #0
 8007f80:	6013      	str	r3, [r2, #0]
 8007f82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f84:	2700      	movs	r7, #0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d18d      	bne.n	8007ea6 <_strtod_l+0x4e6>
 8007f8a:	e560      	b.n	8007a4e <_strtod_l+0x8e>
 8007f8c:	00004e1f 	.word	0x00004e1f
 8007f90:	0800b74d 	.word	0x0800b74d
 8007f94:	0800b790 	.word	0x0800b790
 8007f98:	7ff00000 	.word	0x7ff00000
 8007f9c:	0800b745 	.word	0x0800b745
 8007fa0:	0800b7d3 	.word	0x0800b7d3
 8007fa4:	0800ba80 	.word	0x0800ba80
 8007fa8:	0800b960 	.word	0x0800b960
 8007fac:	0800b938 	.word	0x0800b938
 8007fb0:	fcb00000 	.word	0xfcb00000
 8007fb4:	7ca00000 	.word	0x7ca00000
 8007fb8:	7c900000 	.word	0x7c900000
 8007fbc:	7fefffff 	.word	0x7fefffff
 8007fc0:	2310      	movs	r3, #16
 8007fc2:	0022      	movs	r2, r4
 8007fc4:	401a      	ands	r2, r3
 8007fc6:	9208      	str	r2, [sp, #32]
 8007fc8:	421c      	tst	r4, r3
 8007fca:	d001      	beq.n	8007fd0 <_strtod_l+0x610>
 8007fcc:	335a      	adds	r3, #90	; 0x5a
 8007fce:	9308      	str	r3, [sp, #32]
 8007fd0:	0030      	movs	r0, r6
 8007fd2:	0039      	movs	r1, r7
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	4dc5      	ldr	r5, [pc, #788]	; (80082ec <_strtod_l+0x92c>)
 8007fd8:	2201      	movs	r2, #1
 8007fda:	4214      	tst	r4, r2
 8007fdc:	d004      	beq.n	8007fe8 <_strtod_l+0x628>
 8007fde:	682a      	ldr	r2, [r5, #0]
 8007fe0:	686b      	ldr	r3, [r5, #4]
 8007fe2:	f7f9 ff37 	bl	8001e54 <__aeabi_dmul>
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	1064      	asrs	r4, r4, #1
 8007fea:	3508      	adds	r5, #8
 8007fec:	2c00      	cmp	r4, #0
 8007fee:	d1f3      	bne.n	8007fd8 <_strtod_l+0x618>
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d001      	beq.n	8007ff8 <_strtod_l+0x638>
 8007ff4:	0006      	movs	r6, r0
 8007ff6:	000f      	movs	r7, r1
 8007ff8:	9b08      	ldr	r3, [sp, #32]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d00f      	beq.n	800801e <_strtod_l+0x65e>
 8007ffe:	236b      	movs	r3, #107	; 0x6b
 8008000:	007a      	lsls	r2, r7, #1
 8008002:	0d52      	lsrs	r2, r2, #21
 8008004:	0039      	movs	r1, r7
 8008006:	1a9b      	subs	r3, r3, r2
 8008008:	2b00      	cmp	r3, #0
 800800a:	dd08      	ble.n	800801e <_strtod_l+0x65e>
 800800c:	2b1f      	cmp	r3, #31
 800800e:	dc00      	bgt.n	8008012 <_strtod_l+0x652>
 8008010:	e124      	b.n	800825c <_strtod_l+0x89c>
 8008012:	2600      	movs	r6, #0
 8008014:	2b34      	cmp	r3, #52	; 0x34
 8008016:	dc00      	bgt.n	800801a <_strtod_l+0x65a>
 8008018:	e119      	b.n	800824e <_strtod_l+0x88e>
 800801a:	27dc      	movs	r7, #220	; 0xdc
 800801c:	04bf      	lsls	r7, r7, #18
 800801e:	2200      	movs	r2, #0
 8008020:	2300      	movs	r3, #0
 8008022:	0030      	movs	r0, r6
 8008024:	0039      	movs	r1, r7
 8008026:	f7f8 fa0f 	bl	8000448 <__aeabi_dcmpeq>
 800802a:	2800      	cmp	r0, #0
 800802c:	d1a0      	bne.n	8007f70 <_strtod_l+0x5b0>
 800802e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008030:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008032:	9300      	str	r3, [sp, #0]
 8008034:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008036:	9b06      	ldr	r3, [sp, #24]
 8008038:	9805      	ldr	r0, [sp, #20]
 800803a:	f001 fe73 	bl	8009d24 <__s2b>
 800803e:	900b      	str	r0, [sp, #44]	; 0x2c
 8008040:	2800      	cmp	r0, #0
 8008042:	d100      	bne.n	8008046 <_strtod_l+0x686>
 8008044:	e721      	b.n	8007e8a <_strtod_l+0x4ca>
 8008046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008048:	9907      	ldr	r1, [sp, #28]
 800804a:	17da      	asrs	r2, r3, #31
 800804c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800804e:	1a5b      	subs	r3, r3, r1
 8008050:	401a      	ands	r2, r3
 8008052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008054:	9215      	str	r2, [sp, #84]	; 0x54
 8008056:	43db      	mvns	r3, r3
 8008058:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800805a:	17db      	asrs	r3, r3, #31
 800805c:	401a      	ands	r2, r3
 800805e:	2300      	movs	r3, #0
 8008060:	921a      	str	r2, [sp, #104]	; 0x68
 8008062:	9306      	str	r3, [sp, #24]
 8008064:	9307      	str	r3, [sp, #28]
 8008066:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008068:	9805      	ldr	r0, [sp, #20]
 800806a:	6859      	ldr	r1, [r3, #4]
 800806c:	f001 fdae 	bl	8009bcc <_Balloc>
 8008070:	9009      	str	r0, [sp, #36]	; 0x24
 8008072:	2800      	cmp	r0, #0
 8008074:	d100      	bne.n	8008078 <_strtod_l+0x6b8>
 8008076:	e70d      	b.n	8007e94 <_strtod_l+0x4d4>
 8008078:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800807a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	310c      	adds	r1, #12
 8008080:	1c9a      	adds	r2, r3, #2
 8008082:	0092      	lsls	r2, r2, #2
 8008084:	300c      	adds	r0, #12
 8008086:	930c      	str	r3, [sp, #48]	; 0x30
 8008088:	f7fe fce2 	bl	8006a50 <memcpy>
 800808c:	ab22      	add	r3, sp, #136	; 0x88
 800808e:	9301      	str	r3, [sp, #4]
 8008090:	ab21      	add	r3, sp, #132	; 0x84
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	0032      	movs	r2, r6
 8008096:	003b      	movs	r3, r7
 8008098:	9805      	ldr	r0, [sp, #20]
 800809a:	9612      	str	r6, [sp, #72]	; 0x48
 800809c:	9713      	str	r7, [sp, #76]	; 0x4c
 800809e:	f002 f98d 	bl	800a3bc <__d2b>
 80080a2:	9020      	str	r0, [sp, #128]	; 0x80
 80080a4:	2800      	cmp	r0, #0
 80080a6:	d100      	bne.n	80080aa <_strtod_l+0x6ea>
 80080a8:	e6f4      	b.n	8007e94 <_strtod_l+0x4d4>
 80080aa:	2101      	movs	r1, #1
 80080ac:	9805      	ldr	r0, [sp, #20]
 80080ae:	f001 fecd 	bl	8009e4c <__i2b>
 80080b2:	9007      	str	r0, [sp, #28]
 80080b4:	2800      	cmp	r0, #0
 80080b6:	d100      	bne.n	80080ba <_strtod_l+0x6fa>
 80080b8:	e6ec      	b.n	8007e94 <_strtod_l+0x4d4>
 80080ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080bc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80080be:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80080c0:	1ad4      	subs	r4, r2, r3
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	db01      	blt.n	80080ca <_strtod_l+0x70a>
 80080c6:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 80080c8:	195d      	adds	r5, r3, r5
 80080ca:	9908      	ldr	r1, [sp, #32]
 80080cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80080ce:	1a5b      	subs	r3, r3, r1
 80080d0:	2136      	movs	r1, #54	; 0x36
 80080d2:	189b      	adds	r3, r3, r2
 80080d4:	1a8a      	subs	r2, r1, r2
 80080d6:	4986      	ldr	r1, [pc, #536]	; (80082f0 <_strtod_l+0x930>)
 80080d8:	2001      	movs	r0, #1
 80080da:	468c      	mov	ip, r1
 80080dc:	2100      	movs	r1, #0
 80080de:	3b01      	subs	r3, #1
 80080e0:	9110      	str	r1, [sp, #64]	; 0x40
 80080e2:	9014      	str	r0, [sp, #80]	; 0x50
 80080e4:	4563      	cmp	r3, ip
 80080e6:	da07      	bge.n	80080f8 <_strtod_l+0x738>
 80080e8:	4661      	mov	r1, ip
 80080ea:	1ac9      	subs	r1, r1, r3
 80080ec:	1a52      	subs	r2, r2, r1
 80080ee:	291f      	cmp	r1, #31
 80080f0:	dd00      	ble.n	80080f4 <_strtod_l+0x734>
 80080f2:	e0b8      	b.n	8008266 <_strtod_l+0x8a6>
 80080f4:	4088      	lsls	r0, r1
 80080f6:	9014      	str	r0, [sp, #80]	; 0x50
 80080f8:	18ab      	adds	r3, r5, r2
 80080fa:	930c      	str	r3, [sp, #48]	; 0x30
 80080fc:	18a4      	adds	r4, r4, r2
 80080fe:	9b08      	ldr	r3, [sp, #32]
 8008100:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008102:	191c      	adds	r4, r3, r4
 8008104:	002b      	movs	r3, r5
 8008106:	4295      	cmp	r5, r2
 8008108:	dd00      	ble.n	800810c <_strtod_l+0x74c>
 800810a:	0013      	movs	r3, r2
 800810c:	42a3      	cmp	r3, r4
 800810e:	dd00      	ble.n	8008112 <_strtod_l+0x752>
 8008110:	0023      	movs	r3, r4
 8008112:	2b00      	cmp	r3, #0
 8008114:	dd04      	ble.n	8008120 <_strtod_l+0x760>
 8008116:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008118:	1ae4      	subs	r4, r4, r3
 800811a:	1ad2      	subs	r2, r2, r3
 800811c:	920c      	str	r2, [sp, #48]	; 0x30
 800811e:	1aed      	subs	r5, r5, r3
 8008120:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008122:	2b00      	cmp	r3, #0
 8008124:	dd17      	ble.n	8008156 <_strtod_l+0x796>
 8008126:	001a      	movs	r2, r3
 8008128:	9907      	ldr	r1, [sp, #28]
 800812a:	9805      	ldr	r0, [sp, #20]
 800812c:	f001 ff54 	bl	8009fd8 <__pow5mult>
 8008130:	9007      	str	r0, [sp, #28]
 8008132:	2800      	cmp	r0, #0
 8008134:	d100      	bne.n	8008138 <_strtod_l+0x778>
 8008136:	e6ad      	b.n	8007e94 <_strtod_l+0x4d4>
 8008138:	0001      	movs	r1, r0
 800813a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800813c:	9805      	ldr	r0, [sp, #20]
 800813e:	f001 fe9b 	bl	8009e78 <__multiply>
 8008142:	900f      	str	r0, [sp, #60]	; 0x3c
 8008144:	2800      	cmp	r0, #0
 8008146:	d100      	bne.n	800814a <_strtod_l+0x78a>
 8008148:	e6a4      	b.n	8007e94 <_strtod_l+0x4d4>
 800814a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800814c:	9805      	ldr	r0, [sp, #20]
 800814e:	f001 fd81 	bl	8009c54 <_Bfree>
 8008152:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008154:	9320      	str	r3, [sp, #128]	; 0x80
 8008156:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008158:	2b00      	cmp	r3, #0
 800815a:	dd00      	ble.n	800815e <_strtod_l+0x79e>
 800815c:	e089      	b.n	8008272 <_strtod_l+0x8b2>
 800815e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008160:	2b00      	cmp	r3, #0
 8008162:	dd08      	ble.n	8008176 <_strtod_l+0x7b6>
 8008164:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008166:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008168:	9805      	ldr	r0, [sp, #20]
 800816a:	f001 ff35 	bl	8009fd8 <__pow5mult>
 800816e:	9009      	str	r0, [sp, #36]	; 0x24
 8008170:	2800      	cmp	r0, #0
 8008172:	d100      	bne.n	8008176 <_strtod_l+0x7b6>
 8008174:	e68e      	b.n	8007e94 <_strtod_l+0x4d4>
 8008176:	2c00      	cmp	r4, #0
 8008178:	dd08      	ble.n	800818c <_strtod_l+0x7cc>
 800817a:	0022      	movs	r2, r4
 800817c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800817e:	9805      	ldr	r0, [sp, #20]
 8008180:	f001 ff86 	bl	800a090 <__lshift>
 8008184:	9009      	str	r0, [sp, #36]	; 0x24
 8008186:	2800      	cmp	r0, #0
 8008188:	d100      	bne.n	800818c <_strtod_l+0x7cc>
 800818a:	e683      	b.n	8007e94 <_strtod_l+0x4d4>
 800818c:	2d00      	cmp	r5, #0
 800818e:	dd08      	ble.n	80081a2 <_strtod_l+0x7e2>
 8008190:	002a      	movs	r2, r5
 8008192:	9907      	ldr	r1, [sp, #28]
 8008194:	9805      	ldr	r0, [sp, #20]
 8008196:	f001 ff7b 	bl	800a090 <__lshift>
 800819a:	9007      	str	r0, [sp, #28]
 800819c:	2800      	cmp	r0, #0
 800819e:	d100      	bne.n	80081a2 <_strtod_l+0x7e2>
 80081a0:	e678      	b.n	8007e94 <_strtod_l+0x4d4>
 80081a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081a4:	9920      	ldr	r1, [sp, #128]	; 0x80
 80081a6:	9805      	ldr	r0, [sp, #20]
 80081a8:	f001 fffc 	bl	800a1a4 <__mdiff>
 80081ac:	9006      	str	r0, [sp, #24]
 80081ae:	2800      	cmp	r0, #0
 80081b0:	d100      	bne.n	80081b4 <_strtod_l+0x7f4>
 80081b2:	e66f      	b.n	8007e94 <_strtod_l+0x4d4>
 80081b4:	2200      	movs	r2, #0
 80081b6:	68c3      	ldr	r3, [r0, #12]
 80081b8:	9907      	ldr	r1, [sp, #28]
 80081ba:	60c2      	str	r2, [r0, #12]
 80081bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80081be:	f001 ffd5 	bl	800a16c <__mcmp>
 80081c2:	2800      	cmp	r0, #0
 80081c4:	da5f      	bge.n	8008286 <_strtod_l+0x8c6>
 80081c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081c8:	4333      	orrs	r3, r6
 80081ca:	d000      	beq.n	80081ce <_strtod_l+0x80e>
 80081cc:	e08a      	b.n	80082e4 <_strtod_l+0x924>
 80081ce:	033b      	lsls	r3, r7, #12
 80081d0:	d000      	beq.n	80081d4 <_strtod_l+0x814>
 80081d2:	e087      	b.n	80082e4 <_strtod_l+0x924>
 80081d4:	22d6      	movs	r2, #214	; 0xd6
 80081d6:	4b47      	ldr	r3, [pc, #284]	; (80082f4 <_strtod_l+0x934>)
 80081d8:	04d2      	lsls	r2, r2, #19
 80081da:	403b      	ands	r3, r7
 80081dc:	4293      	cmp	r3, r2
 80081de:	d800      	bhi.n	80081e2 <_strtod_l+0x822>
 80081e0:	e080      	b.n	80082e4 <_strtod_l+0x924>
 80081e2:	9b06      	ldr	r3, [sp, #24]
 80081e4:	695b      	ldr	r3, [r3, #20]
 80081e6:	930a      	str	r3, [sp, #40]	; 0x28
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d104      	bne.n	80081f6 <_strtod_l+0x836>
 80081ec:	9b06      	ldr	r3, [sp, #24]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	930a      	str	r3, [sp, #40]	; 0x28
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	dd76      	ble.n	80082e4 <_strtod_l+0x924>
 80081f6:	9906      	ldr	r1, [sp, #24]
 80081f8:	2201      	movs	r2, #1
 80081fa:	9805      	ldr	r0, [sp, #20]
 80081fc:	f001 ff48 	bl	800a090 <__lshift>
 8008200:	9907      	ldr	r1, [sp, #28]
 8008202:	9006      	str	r0, [sp, #24]
 8008204:	f001 ffb2 	bl	800a16c <__mcmp>
 8008208:	2800      	cmp	r0, #0
 800820a:	dd6b      	ble.n	80082e4 <_strtod_l+0x924>
 800820c:	9908      	ldr	r1, [sp, #32]
 800820e:	003b      	movs	r3, r7
 8008210:	4a38      	ldr	r2, [pc, #224]	; (80082f4 <_strtod_l+0x934>)
 8008212:	2900      	cmp	r1, #0
 8008214:	d100      	bne.n	8008218 <_strtod_l+0x858>
 8008216:	e092      	b.n	800833e <_strtod_l+0x97e>
 8008218:	0011      	movs	r1, r2
 800821a:	20d6      	movs	r0, #214	; 0xd6
 800821c:	4039      	ands	r1, r7
 800821e:	04c0      	lsls	r0, r0, #19
 8008220:	4281      	cmp	r1, r0
 8008222:	dd00      	ble.n	8008226 <_strtod_l+0x866>
 8008224:	e08b      	b.n	800833e <_strtod_l+0x97e>
 8008226:	23dc      	movs	r3, #220	; 0xdc
 8008228:	049b      	lsls	r3, r3, #18
 800822a:	4299      	cmp	r1, r3
 800822c:	dc00      	bgt.n	8008230 <_strtod_l+0x870>
 800822e:	e6a4      	b.n	8007f7a <_strtod_l+0x5ba>
 8008230:	0030      	movs	r0, r6
 8008232:	0039      	movs	r1, r7
 8008234:	2200      	movs	r2, #0
 8008236:	4b30      	ldr	r3, [pc, #192]	; (80082f8 <_strtod_l+0x938>)
 8008238:	f7f9 fe0c 	bl	8001e54 <__aeabi_dmul>
 800823c:	0006      	movs	r6, r0
 800823e:	000f      	movs	r7, r1
 8008240:	4308      	orrs	r0, r1
 8008242:	d000      	beq.n	8008246 <_strtod_l+0x886>
 8008244:	e62f      	b.n	8007ea6 <_strtod_l+0x4e6>
 8008246:	2322      	movs	r3, #34	; 0x22
 8008248:	9a05      	ldr	r2, [sp, #20]
 800824a:	6013      	str	r3, [r2, #0]
 800824c:	e62b      	b.n	8007ea6 <_strtod_l+0x4e6>
 800824e:	234b      	movs	r3, #75	; 0x4b
 8008250:	1a9a      	subs	r2, r3, r2
 8008252:	3b4c      	subs	r3, #76	; 0x4c
 8008254:	4093      	lsls	r3, r2
 8008256:	4019      	ands	r1, r3
 8008258:	000f      	movs	r7, r1
 800825a:	e6e0      	b.n	800801e <_strtod_l+0x65e>
 800825c:	2201      	movs	r2, #1
 800825e:	4252      	negs	r2, r2
 8008260:	409a      	lsls	r2, r3
 8008262:	4016      	ands	r6, r2
 8008264:	e6db      	b.n	800801e <_strtod_l+0x65e>
 8008266:	4925      	ldr	r1, [pc, #148]	; (80082fc <_strtod_l+0x93c>)
 8008268:	1acb      	subs	r3, r1, r3
 800826a:	0001      	movs	r1, r0
 800826c:	4099      	lsls	r1, r3
 800826e:	9110      	str	r1, [sp, #64]	; 0x40
 8008270:	e741      	b.n	80080f6 <_strtod_l+0x736>
 8008272:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008274:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008276:	9805      	ldr	r0, [sp, #20]
 8008278:	f001 ff0a 	bl	800a090 <__lshift>
 800827c:	9020      	str	r0, [sp, #128]	; 0x80
 800827e:	2800      	cmp	r0, #0
 8008280:	d000      	beq.n	8008284 <_strtod_l+0x8c4>
 8008282:	e76c      	b.n	800815e <_strtod_l+0x79e>
 8008284:	e606      	b.n	8007e94 <_strtod_l+0x4d4>
 8008286:	970c      	str	r7, [sp, #48]	; 0x30
 8008288:	2800      	cmp	r0, #0
 800828a:	d176      	bne.n	800837a <_strtod_l+0x9ba>
 800828c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800828e:	033b      	lsls	r3, r7, #12
 8008290:	0b1b      	lsrs	r3, r3, #12
 8008292:	2a00      	cmp	r2, #0
 8008294:	d038      	beq.n	8008308 <_strtod_l+0x948>
 8008296:	4a1a      	ldr	r2, [pc, #104]	; (8008300 <_strtod_l+0x940>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d138      	bne.n	800830e <_strtod_l+0x94e>
 800829c:	2201      	movs	r2, #1
 800829e:	9b08      	ldr	r3, [sp, #32]
 80082a0:	4252      	negs	r2, r2
 80082a2:	0031      	movs	r1, r6
 80082a4:	0010      	movs	r0, r2
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00b      	beq.n	80082c2 <_strtod_l+0x902>
 80082aa:	24d4      	movs	r4, #212	; 0xd4
 80082ac:	4b11      	ldr	r3, [pc, #68]	; (80082f4 <_strtod_l+0x934>)
 80082ae:	0010      	movs	r0, r2
 80082b0:	403b      	ands	r3, r7
 80082b2:	04e4      	lsls	r4, r4, #19
 80082b4:	42a3      	cmp	r3, r4
 80082b6:	d804      	bhi.n	80082c2 <_strtod_l+0x902>
 80082b8:	306c      	adds	r0, #108	; 0x6c
 80082ba:	0d1b      	lsrs	r3, r3, #20
 80082bc:	1ac3      	subs	r3, r0, r3
 80082be:	409a      	lsls	r2, r3
 80082c0:	0010      	movs	r0, r2
 80082c2:	4281      	cmp	r1, r0
 80082c4:	d123      	bne.n	800830e <_strtod_l+0x94e>
 80082c6:	4b0f      	ldr	r3, [pc, #60]	; (8008304 <_strtod_l+0x944>)
 80082c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d102      	bne.n	80082d4 <_strtod_l+0x914>
 80082ce:	1c4b      	adds	r3, r1, #1
 80082d0:	d100      	bne.n	80082d4 <_strtod_l+0x914>
 80082d2:	e5df      	b.n	8007e94 <_strtod_l+0x4d4>
 80082d4:	4b07      	ldr	r3, [pc, #28]	; (80082f4 <_strtod_l+0x934>)
 80082d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082d8:	2600      	movs	r6, #0
 80082da:	401a      	ands	r2, r3
 80082dc:	0013      	movs	r3, r2
 80082de:	2280      	movs	r2, #128	; 0x80
 80082e0:	0352      	lsls	r2, r2, #13
 80082e2:	189f      	adds	r7, r3, r2
 80082e4:	9b08      	ldr	r3, [sp, #32]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d1a2      	bne.n	8008230 <_strtod_l+0x870>
 80082ea:	e5dc      	b.n	8007ea6 <_strtod_l+0x4e6>
 80082ec:	0800b7a8 	.word	0x0800b7a8
 80082f0:	fffffc02 	.word	0xfffffc02
 80082f4:	7ff00000 	.word	0x7ff00000
 80082f8:	39500000 	.word	0x39500000
 80082fc:	fffffbe2 	.word	0xfffffbe2
 8008300:	000fffff 	.word	0x000fffff
 8008304:	7fefffff 	.word	0x7fefffff
 8008308:	4333      	orrs	r3, r6
 800830a:	d100      	bne.n	800830e <_strtod_l+0x94e>
 800830c:	e77e      	b.n	800820c <_strtod_l+0x84c>
 800830e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008310:	2b00      	cmp	r3, #0
 8008312:	d01d      	beq.n	8008350 <_strtod_l+0x990>
 8008314:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008316:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008318:	4213      	tst	r3, r2
 800831a:	d0e3      	beq.n	80082e4 <_strtod_l+0x924>
 800831c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800831e:	0030      	movs	r0, r6
 8008320:	0039      	movs	r1, r7
 8008322:	9a08      	ldr	r2, [sp, #32]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d017      	beq.n	8008358 <_strtod_l+0x998>
 8008328:	f7ff fb32 	bl	8007990 <sulp>
 800832c:	0002      	movs	r2, r0
 800832e:	000b      	movs	r3, r1
 8008330:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008332:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008334:	f7f8 fe50 	bl	8000fd8 <__aeabi_dadd>
 8008338:	0006      	movs	r6, r0
 800833a:	000f      	movs	r7, r1
 800833c:	e7d2      	b.n	80082e4 <_strtod_l+0x924>
 800833e:	2601      	movs	r6, #1
 8008340:	4013      	ands	r3, r2
 8008342:	4a99      	ldr	r2, [pc, #612]	; (80085a8 <_strtod_l+0xbe8>)
 8008344:	4276      	negs	r6, r6
 8008346:	189b      	adds	r3, r3, r2
 8008348:	4a98      	ldr	r2, [pc, #608]	; (80085ac <_strtod_l+0xbec>)
 800834a:	431a      	orrs	r2, r3
 800834c:	0017      	movs	r7, r2
 800834e:	e7c9      	b.n	80082e4 <_strtod_l+0x924>
 8008350:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008352:	4233      	tst	r3, r6
 8008354:	d0c6      	beq.n	80082e4 <_strtod_l+0x924>
 8008356:	e7e1      	b.n	800831c <_strtod_l+0x95c>
 8008358:	f7ff fb1a 	bl	8007990 <sulp>
 800835c:	0002      	movs	r2, r0
 800835e:	000b      	movs	r3, r1
 8008360:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008362:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008364:	f7f9 ffe2 	bl	800232c <__aeabi_dsub>
 8008368:	2200      	movs	r2, #0
 800836a:	2300      	movs	r3, #0
 800836c:	0006      	movs	r6, r0
 800836e:	000f      	movs	r7, r1
 8008370:	f7f8 f86a 	bl	8000448 <__aeabi_dcmpeq>
 8008374:	2800      	cmp	r0, #0
 8008376:	d0b5      	beq.n	80082e4 <_strtod_l+0x924>
 8008378:	e5ff      	b.n	8007f7a <_strtod_l+0x5ba>
 800837a:	9907      	ldr	r1, [sp, #28]
 800837c:	9806      	ldr	r0, [sp, #24]
 800837e:	f002 f881 	bl	800a484 <__ratio>
 8008382:	2380      	movs	r3, #128	; 0x80
 8008384:	2200      	movs	r2, #0
 8008386:	05db      	lsls	r3, r3, #23
 8008388:	0004      	movs	r4, r0
 800838a:	000d      	movs	r5, r1
 800838c:	f7f8 f86c 	bl	8000468 <__aeabi_dcmple>
 8008390:	2800      	cmp	r0, #0
 8008392:	d075      	beq.n	8008480 <_strtod_l+0xac0>
 8008394:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008396:	2b00      	cmp	r3, #0
 8008398:	d047      	beq.n	800842a <_strtod_l+0xa6a>
 800839a:	2300      	movs	r3, #0
 800839c:	4c84      	ldr	r4, [pc, #528]	; (80085b0 <_strtod_l+0xbf0>)
 800839e:	2500      	movs	r5, #0
 80083a0:	9310      	str	r3, [sp, #64]	; 0x40
 80083a2:	9411      	str	r4, [sp, #68]	; 0x44
 80083a4:	4c82      	ldr	r4, [pc, #520]	; (80085b0 <_strtod_l+0xbf0>)
 80083a6:	4a83      	ldr	r2, [pc, #524]	; (80085b4 <_strtod_l+0xbf4>)
 80083a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083aa:	4013      	ands	r3, r2
 80083ac:	9314      	str	r3, [sp, #80]	; 0x50
 80083ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083b0:	4b81      	ldr	r3, [pc, #516]	; (80085b8 <_strtod_l+0xbf8>)
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d000      	beq.n	80083b8 <_strtod_l+0x9f8>
 80083b6:	e0ac      	b.n	8008512 <_strtod_l+0xb52>
 80083b8:	4a80      	ldr	r2, [pc, #512]	; (80085bc <_strtod_l+0xbfc>)
 80083ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083bc:	4694      	mov	ip, r2
 80083be:	4463      	add	r3, ip
 80083c0:	001f      	movs	r7, r3
 80083c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80083c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80083c6:	0030      	movs	r0, r6
 80083c8:	0039      	movs	r1, r7
 80083ca:	920c      	str	r2, [sp, #48]	; 0x30
 80083cc:	930d      	str	r3, [sp, #52]	; 0x34
 80083ce:	f001 ff81 	bl	800a2d4 <__ulp>
 80083d2:	0002      	movs	r2, r0
 80083d4:	000b      	movs	r3, r1
 80083d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80083d8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80083da:	f7f9 fd3b 	bl	8001e54 <__aeabi_dmul>
 80083de:	0032      	movs	r2, r6
 80083e0:	003b      	movs	r3, r7
 80083e2:	f7f8 fdf9 	bl	8000fd8 <__aeabi_dadd>
 80083e6:	4a73      	ldr	r2, [pc, #460]	; (80085b4 <_strtod_l+0xbf4>)
 80083e8:	4b75      	ldr	r3, [pc, #468]	; (80085c0 <_strtod_l+0xc00>)
 80083ea:	0006      	movs	r6, r0
 80083ec:	400a      	ands	r2, r1
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d95e      	bls.n	80084b0 <_strtod_l+0xaf0>
 80083f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80083f4:	4b73      	ldr	r3, [pc, #460]	; (80085c4 <_strtod_l+0xc04>)
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d103      	bne.n	8008402 <_strtod_l+0xa42>
 80083fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80083fc:	3301      	adds	r3, #1
 80083fe:	d100      	bne.n	8008402 <_strtod_l+0xa42>
 8008400:	e548      	b.n	8007e94 <_strtod_l+0x4d4>
 8008402:	2601      	movs	r6, #1
 8008404:	4f6f      	ldr	r7, [pc, #444]	; (80085c4 <_strtod_l+0xc04>)
 8008406:	4276      	negs	r6, r6
 8008408:	9920      	ldr	r1, [sp, #128]	; 0x80
 800840a:	9805      	ldr	r0, [sp, #20]
 800840c:	f001 fc22 	bl	8009c54 <_Bfree>
 8008410:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008412:	9805      	ldr	r0, [sp, #20]
 8008414:	f001 fc1e 	bl	8009c54 <_Bfree>
 8008418:	9907      	ldr	r1, [sp, #28]
 800841a:	9805      	ldr	r0, [sp, #20]
 800841c:	f001 fc1a 	bl	8009c54 <_Bfree>
 8008420:	9906      	ldr	r1, [sp, #24]
 8008422:	9805      	ldr	r0, [sp, #20]
 8008424:	f001 fc16 	bl	8009c54 <_Bfree>
 8008428:	e61d      	b.n	8008066 <_strtod_l+0x6a6>
 800842a:	2e00      	cmp	r6, #0
 800842c:	d11c      	bne.n	8008468 <_strtod_l+0xaa8>
 800842e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008430:	031b      	lsls	r3, r3, #12
 8008432:	d11f      	bne.n	8008474 <_strtod_l+0xab4>
 8008434:	2200      	movs	r2, #0
 8008436:	0020      	movs	r0, r4
 8008438:	0029      	movs	r1, r5
 800843a:	4b5d      	ldr	r3, [pc, #372]	; (80085b0 <_strtod_l+0xbf0>)
 800843c:	f7f8 f80a 	bl	8000454 <__aeabi_dcmplt>
 8008440:	2800      	cmp	r0, #0
 8008442:	d11a      	bne.n	800847a <_strtod_l+0xaba>
 8008444:	0020      	movs	r0, r4
 8008446:	0029      	movs	r1, r5
 8008448:	2200      	movs	r2, #0
 800844a:	4b5f      	ldr	r3, [pc, #380]	; (80085c8 <_strtod_l+0xc08>)
 800844c:	f7f9 fd02 	bl	8001e54 <__aeabi_dmul>
 8008450:	0005      	movs	r5, r0
 8008452:	000c      	movs	r4, r1
 8008454:	2380      	movs	r3, #128	; 0x80
 8008456:	061b      	lsls	r3, r3, #24
 8008458:	18e3      	adds	r3, r4, r3
 800845a:	951c      	str	r5, [sp, #112]	; 0x70
 800845c:	931d      	str	r3, [sp, #116]	; 0x74
 800845e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008460:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008462:	9210      	str	r2, [sp, #64]	; 0x40
 8008464:	9311      	str	r3, [sp, #68]	; 0x44
 8008466:	e79e      	b.n	80083a6 <_strtod_l+0x9e6>
 8008468:	2e01      	cmp	r6, #1
 800846a:	d103      	bne.n	8008474 <_strtod_l+0xab4>
 800846c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800846e:	2b00      	cmp	r3, #0
 8008470:	d100      	bne.n	8008474 <_strtod_l+0xab4>
 8008472:	e582      	b.n	8007f7a <_strtod_l+0x5ba>
 8008474:	2300      	movs	r3, #0
 8008476:	4c55      	ldr	r4, [pc, #340]	; (80085cc <_strtod_l+0xc0c>)
 8008478:	e791      	b.n	800839e <_strtod_l+0x9de>
 800847a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800847c:	4c52      	ldr	r4, [pc, #328]	; (80085c8 <_strtod_l+0xc08>)
 800847e:	e7e9      	b.n	8008454 <_strtod_l+0xa94>
 8008480:	2200      	movs	r2, #0
 8008482:	0020      	movs	r0, r4
 8008484:	0029      	movs	r1, r5
 8008486:	4b50      	ldr	r3, [pc, #320]	; (80085c8 <_strtod_l+0xc08>)
 8008488:	f7f9 fce4 	bl	8001e54 <__aeabi_dmul>
 800848c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800848e:	0005      	movs	r5, r0
 8008490:	000b      	movs	r3, r1
 8008492:	000c      	movs	r4, r1
 8008494:	2a00      	cmp	r2, #0
 8008496:	d107      	bne.n	80084a8 <_strtod_l+0xae8>
 8008498:	2280      	movs	r2, #128	; 0x80
 800849a:	0612      	lsls	r2, r2, #24
 800849c:	188b      	adds	r3, r1, r2
 800849e:	9016      	str	r0, [sp, #88]	; 0x58
 80084a0:	9317      	str	r3, [sp, #92]	; 0x5c
 80084a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80084a6:	e7dc      	b.n	8008462 <_strtod_l+0xaa2>
 80084a8:	0002      	movs	r2, r0
 80084aa:	9216      	str	r2, [sp, #88]	; 0x58
 80084ac:	9317      	str	r3, [sp, #92]	; 0x5c
 80084ae:	e7f8      	b.n	80084a2 <_strtod_l+0xae2>
 80084b0:	23d4      	movs	r3, #212	; 0xd4
 80084b2:	049b      	lsls	r3, r3, #18
 80084b4:	18cf      	adds	r7, r1, r3
 80084b6:	9b08      	ldr	r3, [sp, #32]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1a5      	bne.n	8008408 <_strtod_l+0xa48>
 80084bc:	4b3d      	ldr	r3, [pc, #244]	; (80085b4 <_strtod_l+0xbf4>)
 80084be:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80084c0:	403b      	ands	r3, r7
 80084c2:	429a      	cmp	r2, r3
 80084c4:	d1a0      	bne.n	8008408 <_strtod_l+0xa48>
 80084c6:	0028      	movs	r0, r5
 80084c8:	0021      	movs	r1, r4
 80084ca:	f7f8 f863 	bl	8000594 <__aeabi_d2lz>
 80084ce:	f7f8 f89d 	bl	800060c <__aeabi_l2d>
 80084d2:	0002      	movs	r2, r0
 80084d4:	000b      	movs	r3, r1
 80084d6:	0028      	movs	r0, r5
 80084d8:	0021      	movs	r1, r4
 80084da:	f7f9 ff27 	bl	800232c <__aeabi_dsub>
 80084de:	033b      	lsls	r3, r7, #12
 80084e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80084e2:	0b1b      	lsrs	r3, r3, #12
 80084e4:	4333      	orrs	r3, r6
 80084e6:	4313      	orrs	r3, r2
 80084e8:	0004      	movs	r4, r0
 80084ea:	000d      	movs	r5, r1
 80084ec:	4a38      	ldr	r2, [pc, #224]	; (80085d0 <_strtod_l+0xc10>)
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d055      	beq.n	800859e <_strtod_l+0xbde>
 80084f2:	4b38      	ldr	r3, [pc, #224]	; (80085d4 <_strtod_l+0xc14>)
 80084f4:	f7f7 ffae 	bl	8000454 <__aeabi_dcmplt>
 80084f8:	2800      	cmp	r0, #0
 80084fa:	d000      	beq.n	80084fe <_strtod_l+0xb3e>
 80084fc:	e4d3      	b.n	8007ea6 <_strtod_l+0x4e6>
 80084fe:	0020      	movs	r0, r4
 8008500:	0029      	movs	r1, r5
 8008502:	4a35      	ldr	r2, [pc, #212]	; (80085d8 <_strtod_l+0xc18>)
 8008504:	4b30      	ldr	r3, [pc, #192]	; (80085c8 <_strtod_l+0xc08>)
 8008506:	f7f7 ffb9 	bl	800047c <__aeabi_dcmpgt>
 800850a:	2800      	cmp	r0, #0
 800850c:	d100      	bne.n	8008510 <_strtod_l+0xb50>
 800850e:	e77b      	b.n	8008408 <_strtod_l+0xa48>
 8008510:	e4c9      	b.n	8007ea6 <_strtod_l+0x4e6>
 8008512:	9b08      	ldr	r3, [sp, #32]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d02b      	beq.n	8008570 <_strtod_l+0xbb0>
 8008518:	23d4      	movs	r3, #212	; 0xd4
 800851a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800851c:	04db      	lsls	r3, r3, #19
 800851e:	429a      	cmp	r2, r3
 8008520:	d826      	bhi.n	8008570 <_strtod_l+0xbb0>
 8008522:	0028      	movs	r0, r5
 8008524:	0021      	movs	r1, r4
 8008526:	4a2d      	ldr	r2, [pc, #180]	; (80085dc <_strtod_l+0xc1c>)
 8008528:	4b2d      	ldr	r3, [pc, #180]	; (80085e0 <_strtod_l+0xc20>)
 800852a:	f7f7 ff9d 	bl	8000468 <__aeabi_dcmple>
 800852e:	2800      	cmp	r0, #0
 8008530:	d017      	beq.n	8008562 <_strtod_l+0xba2>
 8008532:	0028      	movs	r0, r5
 8008534:	0021      	movs	r1, r4
 8008536:	f7f8 f80f 	bl	8000558 <__aeabi_d2uiz>
 800853a:	2800      	cmp	r0, #0
 800853c:	d100      	bne.n	8008540 <_strtod_l+0xb80>
 800853e:	3001      	adds	r0, #1
 8008540:	f7fa fb0a 	bl	8002b58 <__aeabi_ui2d>
 8008544:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008546:	0005      	movs	r5, r0
 8008548:	000b      	movs	r3, r1
 800854a:	000c      	movs	r4, r1
 800854c:	2a00      	cmp	r2, #0
 800854e:	d122      	bne.n	8008596 <_strtod_l+0xbd6>
 8008550:	2280      	movs	r2, #128	; 0x80
 8008552:	0612      	lsls	r2, r2, #24
 8008554:	188b      	adds	r3, r1, r2
 8008556:	9018      	str	r0, [sp, #96]	; 0x60
 8008558:	9319      	str	r3, [sp, #100]	; 0x64
 800855a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800855c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800855e:	9210      	str	r2, [sp, #64]	; 0x40
 8008560:	9311      	str	r3, [sp, #68]	; 0x44
 8008562:	22d6      	movs	r2, #214	; 0xd6
 8008564:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008566:	04d2      	lsls	r2, r2, #19
 8008568:	189b      	adds	r3, r3, r2
 800856a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800856c:	1a9b      	subs	r3, r3, r2
 800856e:	9311      	str	r3, [sp, #68]	; 0x44
 8008570:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008572:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008574:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8008576:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8008578:	f001 feac 	bl	800a2d4 <__ulp>
 800857c:	0002      	movs	r2, r0
 800857e:	000b      	movs	r3, r1
 8008580:	0030      	movs	r0, r6
 8008582:	0039      	movs	r1, r7
 8008584:	f7f9 fc66 	bl	8001e54 <__aeabi_dmul>
 8008588:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800858a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800858c:	f7f8 fd24 	bl	8000fd8 <__aeabi_dadd>
 8008590:	0006      	movs	r6, r0
 8008592:	000f      	movs	r7, r1
 8008594:	e78f      	b.n	80084b6 <_strtod_l+0xaf6>
 8008596:	0002      	movs	r2, r0
 8008598:	9218      	str	r2, [sp, #96]	; 0x60
 800859a:	9319      	str	r3, [sp, #100]	; 0x64
 800859c:	e7dd      	b.n	800855a <_strtod_l+0xb9a>
 800859e:	4b11      	ldr	r3, [pc, #68]	; (80085e4 <_strtod_l+0xc24>)
 80085a0:	f7f7 ff58 	bl	8000454 <__aeabi_dcmplt>
 80085a4:	e7b1      	b.n	800850a <_strtod_l+0xb4a>
 80085a6:	46c0      	nop			; (mov r8, r8)
 80085a8:	fff00000 	.word	0xfff00000
 80085ac:	000fffff 	.word	0x000fffff
 80085b0:	3ff00000 	.word	0x3ff00000
 80085b4:	7ff00000 	.word	0x7ff00000
 80085b8:	7fe00000 	.word	0x7fe00000
 80085bc:	fcb00000 	.word	0xfcb00000
 80085c0:	7c9fffff 	.word	0x7c9fffff
 80085c4:	7fefffff 	.word	0x7fefffff
 80085c8:	3fe00000 	.word	0x3fe00000
 80085cc:	bff00000 	.word	0xbff00000
 80085d0:	94a03595 	.word	0x94a03595
 80085d4:	3fdfffff 	.word	0x3fdfffff
 80085d8:	35afe535 	.word	0x35afe535
 80085dc:	ffc00000 	.word	0xffc00000
 80085e0:	41dfffff 	.word	0x41dfffff
 80085e4:	3fcfffff 	.word	0x3fcfffff

080085e8 <_strtod_r>:
 80085e8:	b510      	push	{r4, lr}
 80085ea:	4b02      	ldr	r3, [pc, #8]	; (80085f4 <_strtod_r+0xc>)
 80085ec:	f7ff f9e8 	bl	80079c0 <_strtod_l>
 80085f0:	bd10      	pop	{r4, pc}
 80085f2:	46c0      	nop			; (mov r8, r8)
 80085f4:	20000074 	.word	0x20000074

080085f8 <_strtol_l.constprop.0>:
 80085f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085fa:	b087      	sub	sp, #28
 80085fc:	001e      	movs	r6, r3
 80085fe:	9005      	str	r0, [sp, #20]
 8008600:	9101      	str	r1, [sp, #4]
 8008602:	9202      	str	r2, [sp, #8]
 8008604:	2b01      	cmp	r3, #1
 8008606:	d045      	beq.n	8008694 <_strtol_l.constprop.0+0x9c>
 8008608:	000b      	movs	r3, r1
 800860a:	2e24      	cmp	r6, #36	; 0x24
 800860c:	d842      	bhi.n	8008694 <_strtol_l.constprop.0+0x9c>
 800860e:	4a3f      	ldr	r2, [pc, #252]	; (800870c <_strtol_l.constprop.0+0x114>)
 8008610:	2108      	movs	r1, #8
 8008612:	4694      	mov	ip, r2
 8008614:	001a      	movs	r2, r3
 8008616:	4660      	mov	r0, ip
 8008618:	7814      	ldrb	r4, [r2, #0]
 800861a:	3301      	adds	r3, #1
 800861c:	5d00      	ldrb	r0, [r0, r4]
 800861e:	001d      	movs	r5, r3
 8008620:	0007      	movs	r7, r0
 8008622:	400f      	ands	r7, r1
 8008624:	4208      	tst	r0, r1
 8008626:	d1f5      	bne.n	8008614 <_strtol_l.constprop.0+0x1c>
 8008628:	2c2d      	cmp	r4, #45	; 0x2d
 800862a:	d13a      	bne.n	80086a2 <_strtol_l.constprop.0+0xaa>
 800862c:	2701      	movs	r7, #1
 800862e:	781c      	ldrb	r4, [r3, #0]
 8008630:	1c95      	adds	r5, r2, #2
 8008632:	2e00      	cmp	r6, #0
 8008634:	d065      	beq.n	8008702 <_strtol_l.constprop.0+0x10a>
 8008636:	2e10      	cmp	r6, #16
 8008638:	d109      	bne.n	800864e <_strtol_l.constprop.0+0x56>
 800863a:	2c30      	cmp	r4, #48	; 0x30
 800863c:	d107      	bne.n	800864e <_strtol_l.constprop.0+0x56>
 800863e:	2220      	movs	r2, #32
 8008640:	782b      	ldrb	r3, [r5, #0]
 8008642:	4393      	bics	r3, r2
 8008644:	2b58      	cmp	r3, #88	; 0x58
 8008646:	d157      	bne.n	80086f8 <_strtol_l.constprop.0+0x100>
 8008648:	2610      	movs	r6, #16
 800864a:	786c      	ldrb	r4, [r5, #1]
 800864c:	3502      	adds	r5, #2
 800864e:	4b30      	ldr	r3, [pc, #192]	; (8008710 <_strtol_l.constprop.0+0x118>)
 8008650:	0031      	movs	r1, r6
 8008652:	18fb      	adds	r3, r7, r3
 8008654:	0018      	movs	r0, r3
 8008656:	9303      	str	r3, [sp, #12]
 8008658:	f7f7 fdf6 	bl	8000248 <__aeabi_uidivmod>
 800865c:	2300      	movs	r3, #0
 800865e:	2201      	movs	r2, #1
 8008660:	4684      	mov	ip, r0
 8008662:	0018      	movs	r0, r3
 8008664:	9104      	str	r1, [sp, #16]
 8008666:	4252      	negs	r2, r2
 8008668:	0021      	movs	r1, r4
 800866a:	3930      	subs	r1, #48	; 0x30
 800866c:	2909      	cmp	r1, #9
 800866e:	d81d      	bhi.n	80086ac <_strtol_l.constprop.0+0xb4>
 8008670:	000c      	movs	r4, r1
 8008672:	42a6      	cmp	r6, r4
 8008674:	dd28      	ble.n	80086c8 <_strtol_l.constprop.0+0xd0>
 8008676:	2b00      	cmp	r3, #0
 8008678:	db24      	blt.n	80086c4 <_strtol_l.constprop.0+0xcc>
 800867a:	0013      	movs	r3, r2
 800867c:	4584      	cmp	ip, r0
 800867e:	d306      	bcc.n	800868e <_strtol_l.constprop.0+0x96>
 8008680:	d102      	bne.n	8008688 <_strtol_l.constprop.0+0x90>
 8008682:	9904      	ldr	r1, [sp, #16]
 8008684:	42a1      	cmp	r1, r4
 8008686:	db02      	blt.n	800868e <_strtol_l.constprop.0+0x96>
 8008688:	2301      	movs	r3, #1
 800868a:	4370      	muls	r0, r6
 800868c:	1820      	adds	r0, r4, r0
 800868e:	782c      	ldrb	r4, [r5, #0]
 8008690:	3501      	adds	r5, #1
 8008692:	e7e9      	b.n	8008668 <_strtol_l.constprop.0+0x70>
 8008694:	f7fe f9a8 	bl	80069e8 <__errno>
 8008698:	2316      	movs	r3, #22
 800869a:	6003      	str	r3, [r0, #0]
 800869c:	2000      	movs	r0, #0
 800869e:	b007      	add	sp, #28
 80086a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086a2:	2c2b      	cmp	r4, #43	; 0x2b
 80086a4:	d1c5      	bne.n	8008632 <_strtol_l.constprop.0+0x3a>
 80086a6:	781c      	ldrb	r4, [r3, #0]
 80086a8:	1c95      	adds	r5, r2, #2
 80086aa:	e7c2      	b.n	8008632 <_strtol_l.constprop.0+0x3a>
 80086ac:	0021      	movs	r1, r4
 80086ae:	3941      	subs	r1, #65	; 0x41
 80086b0:	2919      	cmp	r1, #25
 80086b2:	d801      	bhi.n	80086b8 <_strtol_l.constprop.0+0xc0>
 80086b4:	3c37      	subs	r4, #55	; 0x37
 80086b6:	e7dc      	b.n	8008672 <_strtol_l.constprop.0+0x7a>
 80086b8:	0021      	movs	r1, r4
 80086ba:	3961      	subs	r1, #97	; 0x61
 80086bc:	2919      	cmp	r1, #25
 80086be:	d803      	bhi.n	80086c8 <_strtol_l.constprop.0+0xd0>
 80086c0:	3c57      	subs	r4, #87	; 0x57
 80086c2:	e7d6      	b.n	8008672 <_strtol_l.constprop.0+0x7a>
 80086c4:	0013      	movs	r3, r2
 80086c6:	e7e2      	b.n	800868e <_strtol_l.constprop.0+0x96>
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	da09      	bge.n	80086e0 <_strtol_l.constprop.0+0xe8>
 80086cc:	2322      	movs	r3, #34	; 0x22
 80086ce:	9a05      	ldr	r2, [sp, #20]
 80086d0:	9803      	ldr	r0, [sp, #12]
 80086d2:	6013      	str	r3, [r2, #0]
 80086d4:	9b02      	ldr	r3, [sp, #8]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d0e1      	beq.n	800869e <_strtol_l.constprop.0+0xa6>
 80086da:	1e6b      	subs	r3, r5, #1
 80086dc:	9301      	str	r3, [sp, #4]
 80086de:	e007      	b.n	80086f0 <_strtol_l.constprop.0+0xf8>
 80086e0:	2f00      	cmp	r7, #0
 80086e2:	d000      	beq.n	80086e6 <_strtol_l.constprop.0+0xee>
 80086e4:	4240      	negs	r0, r0
 80086e6:	9a02      	ldr	r2, [sp, #8]
 80086e8:	2a00      	cmp	r2, #0
 80086ea:	d0d8      	beq.n	800869e <_strtol_l.constprop.0+0xa6>
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d1f4      	bne.n	80086da <_strtol_l.constprop.0+0xe2>
 80086f0:	9b02      	ldr	r3, [sp, #8]
 80086f2:	9a01      	ldr	r2, [sp, #4]
 80086f4:	601a      	str	r2, [r3, #0]
 80086f6:	e7d2      	b.n	800869e <_strtol_l.constprop.0+0xa6>
 80086f8:	2430      	movs	r4, #48	; 0x30
 80086fa:	2e00      	cmp	r6, #0
 80086fc:	d1a7      	bne.n	800864e <_strtol_l.constprop.0+0x56>
 80086fe:	3608      	adds	r6, #8
 8008700:	e7a5      	b.n	800864e <_strtol_l.constprop.0+0x56>
 8008702:	2c30      	cmp	r4, #48	; 0x30
 8008704:	d09b      	beq.n	800863e <_strtol_l.constprop.0+0x46>
 8008706:	260a      	movs	r6, #10
 8008708:	e7a1      	b.n	800864e <_strtol_l.constprop.0+0x56>
 800870a:	46c0      	nop			; (mov r8, r8)
 800870c:	0800b639 	.word	0x0800b639
 8008710:	7fffffff 	.word	0x7fffffff

08008714 <_strtol_r>:
 8008714:	b510      	push	{r4, lr}
 8008716:	f7ff ff6f 	bl	80085f8 <_strtol_l.constprop.0>
 800871a:	bd10      	pop	{r4, pc}

0800871c <strtol>:
 800871c:	b510      	push	{r4, lr}
 800871e:	0013      	movs	r3, r2
 8008720:	000a      	movs	r2, r1
 8008722:	0001      	movs	r1, r0
 8008724:	4802      	ldr	r0, [pc, #8]	; (8008730 <strtol+0x14>)
 8008726:	6800      	ldr	r0, [r0, #0]
 8008728:	f7ff ff66 	bl	80085f8 <_strtol_l.constprop.0>
 800872c:	bd10      	pop	{r4, pc}
 800872e:	46c0      	nop			; (mov r8, r8)
 8008730:	2000000c 	.word	0x2000000c

08008734 <quorem>:
 8008734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008736:	0006      	movs	r6, r0
 8008738:	690b      	ldr	r3, [r1, #16]
 800873a:	6932      	ldr	r2, [r6, #16]
 800873c:	b087      	sub	sp, #28
 800873e:	2000      	movs	r0, #0
 8008740:	9103      	str	r1, [sp, #12]
 8008742:	429a      	cmp	r2, r3
 8008744:	db65      	blt.n	8008812 <quorem+0xde>
 8008746:	3b01      	subs	r3, #1
 8008748:	009c      	lsls	r4, r3, #2
 800874a:	9300      	str	r3, [sp, #0]
 800874c:	000b      	movs	r3, r1
 800874e:	3314      	adds	r3, #20
 8008750:	9305      	str	r3, [sp, #20]
 8008752:	191b      	adds	r3, r3, r4
 8008754:	9304      	str	r3, [sp, #16]
 8008756:	0033      	movs	r3, r6
 8008758:	3314      	adds	r3, #20
 800875a:	9302      	str	r3, [sp, #8]
 800875c:	191c      	adds	r4, r3, r4
 800875e:	9b04      	ldr	r3, [sp, #16]
 8008760:	6827      	ldr	r7, [r4, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	0038      	movs	r0, r7
 8008766:	1c5d      	adds	r5, r3, #1
 8008768:	0029      	movs	r1, r5
 800876a:	9301      	str	r3, [sp, #4]
 800876c:	f7f7 fce6 	bl	800013c <__udivsi3>
 8008770:	9001      	str	r0, [sp, #4]
 8008772:	42af      	cmp	r7, r5
 8008774:	d324      	bcc.n	80087c0 <quorem+0x8c>
 8008776:	2500      	movs	r5, #0
 8008778:	46ac      	mov	ip, r5
 800877a:	9802      	ldr	r0, [sp, #8]
 800877c:	9f05      	ldr	r7, [sp, #20]
 800877e:	cf08      	ldmia	r7!, {r3}
 8008780:	9a01      	ldr	r2, [sp, #4]
 8008782:	b299      	uxth	r1, r3
 8008784:	4351      	muls	r1, r2
 8008786:	0c1b      	lsrs	r3, r3, #16
 8008788:	4353      	muls	r3, r2
 800878a:	1949      	adds	r1, r1, r5
 800878c:	0c0a      	lsrs	r2, r1, #16
 800878e:	189b      	adds	r3, r3, r2
 8008790:	6802      	ldr	r2, [r0, #0]
 8008792:	b289      	uxth	r1, r1
 8008794:	b292      	uxth	r2, r2
 8008796:	4462      	add	r2, ip
 8008798:	1a52      	subs	r2, r2, r1
 800879a:	6801      	ldr	r1, [r0, #0]
 800879c:	0c1d      	lsrs	r5, r3, #16
 800879e:	0c09      	lsrs	r1, r1, #16
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	1acb      	subs	r3, r1, r3
 80087a4:	1411      	asrs	r1, r2, #16
 80087a6:	185b      	adds	r3, r3, r1
 80087a8:	1419      	asrs	r1, r3, #16
 80087aa:	b292      	uxth	r2, r2
 80087ac:	041b      	lsls	r3, r3, #16
 80087ae:	431a      	orrs	r2, r3
 80087b0:	9b04      	ldr	r3, [sp, #16]
 80087b2:	468c      	mov	ip, r1
 80087b4:	c004      	stmia	r0!, {r2}
 80087b6:	42bb      	cmp	r3, r7
 80087b8:	d2e1      	bcs.n	800877e <quorem+0x4a>
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d030      	beq.n	8008822 <quorem+0xee>
 80087c0:	0030      	movs	r0, r6
 80087c2:	9903      	ldr	r1, [sp, #12]
 80087c4:	f001 fcd2 	bl	800a16c <__mcmp>
 80087c8:	2800      	cmp	r0, #0
 80087ca:	db21      	blt.n	8008810 <quorem+0xdc>
 80087cc:	0030      	movs	r0, r6
 80087ce:	2400      	movs	r4, #0
 80087d0:	9b01      	ldr	r3, [sp, #4]
 80087d2:	9903      	ldr	r1, [sp, #12]
 80087d4:	3301      	adds	r3, #1
 80087d6:	9301      	str	r3, [sp, #4]
 80087d8:	3014      	adds	r0, #20
 80087da:	3114      	adds	r1, #20
 80087dc:	6803      	ldr	r3, [r0, #0]
 80087de:	c920      	ldmia	r1!, {r5}
 80087e0:	b29a      	uxth	r2, r3
 80087e2:	1914      	adds	r4, r2, r4
 80087e4:	b2aa      	uxth	r2, r5
 80087e6:	1aa2      	subs	r2, r4, r2
 80087e8:	0c1b      	lsrs	r3, r3, #16
 80087ea:	0c2d      	lsrs	r5, r5, #16
 80087ec:	1414      	asrs	r4, r2, #16
 80087ee:	1b5b      	subs	r3, r3, r5
 80087f0:	191b      	adds	r3, r3, r4
 80087f2:	141c      	asrs	r4, r3, #16
 80087f4:	b292      	uxth	r2, r2
 80087f6:	041b      	lsls	r3, r3, #16
 80087f8:	4313      	orrs	r3, r2
 80087fa:	c008      	stmia	r0!, {r3}
 80087fc:	9b04      	ldr	r3, [sp, #16]
 80087fe:	428b      	cmp	r3, r1
 8008800:	d2ec      	bcs.n	80087dc <quorem+0xa8>
 8008802:	9b00      	ldr	r3, [sp, #0]
 8008804:	9a02      	ldr	r2, [sp, #8]
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	18d3      	adds	r3, r2, r3
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	2a00      	cmp	r2, #0
 800880e:	d015      	beq.n	800883c <quorem+0x108>
 8008810:	9801      	ldr	r0, [sp, #4]
 8008812:	b007      	add	sp, #28
 8008814:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008816:	6823      	ldr	r3, [r4, #0]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d106      	bne.n	800882a <quorem+0xf6>
 800881c:	9b00      	ldr	r3, [sp, #0]
 800881e:	3b01      	subs	r3, #1
 8008820:	9300      	str	r3, [sp, #0]
 8008822:	9b02      	ldr	r3, [sp, #8]
 8008824:	3c04      	subs	r4, #4
 8008826:	42a3      	cmp	r3, r4
 8008828:	d3f5      	bcc.n	8008816 <quorem+0xe2>
 800882a:	9b00      	ldr	r3, [sp, #0]
 800882c:	6133      	str	r3, [r6, #16]
 800882e:	e7c7      	b.n	80087c0 <quorem+0x8c>
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	2a00      	cmp	r2, #0
 8008834:	d106      	bne.n	8008844 <quorem+0x110>
 8008836:	9a00      	ldr	r2, [sp, #0]
 8008838:	3a01      	subs	r2, #1
 800883a:	9200      	str	r2, [sp, #0]
 800883c:	9a02      	ldr	r2, [sp, #8]
 800883e:	3b04      	subs	r3, #4
 8008840:	429a      	cmp	r2, r3
 8008842:	d3f5      	bcc.n	8008830 <quorem+0xfc>
 8008844:	9b00      	ldr	r3, [sp, #0]
 8008846:	6133      	str	r3, [r6, #16]
 8008848:	e7e2      	b.n	8008810 <quorem+0xdc>
	...

0800884c <_dtoa_r>:
 800884c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800884e:	b09d      	sub	sp, #116	; 0x74
 8008850:	9202      	str	r2, [sp, #8]
 8008852:	9303      	str	r3, [sp, #12]
 8008854:	9b02      	ldr	r3, [sp, #8]
 8008856:	9c03      	ldr	r4, [sp, #12]
 8008858:	9308      	str	r3, [sp, #32]
 800885a:	9409      	str	r4, [sp, #36]	; 0x24
 800885c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800885e:	0007      	movs	r7, r0
 8008860:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8008862:	2c00      	cmp	r4, #0
 8008864:	d10e      	bne.n	8008884 <_dtoa_r+0x38>
 8008866:	2010      	movs	r0, #16
 8008868:	f7fe f8e8 	bl	8006a3c <malloc>
 800886c:	1e02      	subs	r2, r0, #0
 800886e:	6278      	str	r0, [r7, #36]	; 0x24
 8008870:	d104      	bne.n	800887c <_dtoa_r+0x30>
 8008872:	21ea      	movs	r1, #234	; 0xea
 8008874:	4bc7      	ldr	r3, [pc, #796]	; (8008b94 <_dtoa_r+0x348>)
 8008876:	48c8      	ldr	r0, [pc, #800]	; (8008b98 <_dtoa_r+0x34c>)
 8008878:	f002 f826 	bl	800a8c8 <__assert_func>
 800887c:	6044      	str	r4, [r0, #4]
 800887e:	6084      	str	r4, [r0, #8]
 8008880:	6004      	str	r4, [r0, #0]
 8008882:	60c4      	str	r4, [r0, #12]
 8008884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008886:	6819      	ldr	r1, [r3, #0]
 8008888:	2900      	cmp	r1, #0
 800888a:	d00a      	beq.n	80088a2 <_dtoa_r+0x56>
 800888c:	685a      	ldr	r2, [r3, #4]
 800888e:	2301      	movs	r3, #1
 8008890:	4093      	lsls	r3, r2
 8008892:	604a      	str	r2, [r1, #4]
 8008894:	608b      	str	r3, [r1, #8]
 8008896:	0038      	movs	r0, r7
 8008898:	f001 f9dc 	bl	8009c54 <_Bfree>
 800889c:	2200      	movs	r2, #0
 800889e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a0:	601a      	str	r2, [r3, #0]
 80088a2:	9b03      	ldr	r3, [sp, #12]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	da20      	bge.n	80088ea <_dtoa_r+0x9e>
 80088a8:	2301      	movs	r3, #1
 80088aa:	602b      	str	r3, [r5, #0]
 80088ac:	9b03      	ldr	r3, [sp, #12]
 80088ae:	005b      	lsls	r3, r3, #1
 80088b0:	085b      	lsrs	r3, r3, #1
 80088b2:	9309      	str	r3, [sp, #36]	; 0x24
 80088b4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80088b6:	4bb9      	ldr	r3, [pc, #740]	; (8008b9c <_dtoa_r+0x350>)
 80088b8:	4ab8      	ldr	r2, [pc, #736]	; (8008b9c <_dtoa_r+0x350>)
 80088ba:	402b      	ands	r3, r5
 80088bc:	4293      	cmp	r3, r2
 80088be:	d117      	bne.n	80088f0 <_dtoa_r+0xa4>
 80088c0:	4bb7      	ldr	r3, [pc, #732]	; (8008ba0 <_dtoa_r+0x354>)
 80088c2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80088c4:	0328      	lsls	r0, r5, #12
 80088c6:	6013      	str	r3, [r2, #0]
 80088c8:	9b02      	ldr	r3, [sp, #8]
 80088ca:	0b00      	lsrs	r0, r0, #12
 80088cc:	4318      	orrs	r0, r3
 80088ce:	d101      	bne.n	80088d4 <_dtoa_r+0x88>
 80088d0:	f000 fdbf 	bl	8009452 <_dtoa_r+0xc06>
 80088d4:	48b3      	ldr	r0, [pc, #716]	; (8008ba4 <_dtoa_r+0x358>)
 80088d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80088d8:	9006      	str	r0, [sp, #24]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d002      	beq.n	80088e4 <_dtoa_r+0x98>
 80088de:	4bb2      	ldr	r3, [pc, #712]	; (8008ba8 <_dtoa_r+0x35c>)
 80088e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80088e2:	6013      	str	r3, [r2, #0]
 80088e4:	9806      	ldr	r0, [sp, #24]
 80088e6:	b01d      	add	sp, #116	; 0x74
 80088e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088ea:	2300      	movs	r3, #0
 80088ec:	602b      	str	r3, [r5, #0]
 80088ee:	e7e1      	b.n	80088b4 <_dtoa_r+0x68>
 80088f0:	9b08      	ldr	r3, [sp, #32]
 80088f2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80088f4:	9312      	str	r3, [sp, #72]	; 0x48
 80088f6:	9413      	str	r4, [sp, #76]	; 0x4c
 80088f8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80088fa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80088fc:	2200      	movs	r2, #0
 80088fe:	2300      	movs	r3, #0
 8008900:	f7f7 fda2 	bl	8000448 <__aeabi_dcmpeq>
 8008904:	1e04      	subs	r4, r0, #0
 8008906:	d009      	beq.n	800891c <_dtoa_r+0xd0>
 8008908:	2301      	movs	r3, #1
 800890a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800890c:	6013      	str	r3, [r2, #0]
 800890e:	4ba7      	ldr	r3, [pc, #668]	; (8008bac <_dtoa_r+0x360>)
 8008910:	9306      	str	r3, [sp, #24]
 8008912:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008914:	2b00      	cmp	r3, #0
 8008916:	d0e5      	beq.n	80088e4 <_dtoa_r+0x98>
 8008918:	4ba5      	ldr	r3, [pc, #660]	; (8008bb0 <_dtoa_r+0x364>)
 800891a:	e7e1      	b.n	80088e0 <_dtoa_r+0x94>
 800891c:	ab1a      	add	r3, sp, #104	; 0x68
 800891e:	9301      	str	r3, [sp, #4]
 8008920:	ab1b      	add	r3, sp, #108	; 0x6c
 8008922:	9300      	str	r3, [sp, #0]
 8008924:	0038      	movs	r0, r7
 8008926:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008928:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800892a:	f001 fd47 	bl	800a3bc <__d2b>
 800892e:	006e      	lsls	r6, r5, #1
 8008930:	9005      	str	r0, [sp, #20]
 8008932:	0d76      	lsrs	r6, r6, #21
 8008934:	d100      	bne.n	8008938 <_dtoa_r+0xec>
 8008936:	e07c      	b.n	8008a32 <_dtoa_r+0x1e6>
 8008938:	9812      	ldr	r0, [sp, #72]	; 0x48
 800893a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800893c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800893e:	4a9d      	ldr	r2, [pc, #628]	; (8008bb4 <_dtoa_r+0x368>)
 8008940:	031b      	lsls	r3, r3, #12
 8008942:	0b1b      	lsrs	r3, r3, #12
 8008944:	431a      	orrs	r2, r3
 8008946:	0011      	movs	r1, r2
 8008948:	4b9b      	ldr	r3, [pc, #620]	; (8008bb8 <_dtoa_r+0x36c>)
 800894a:	9418      	str	r4, [sp, #96]	; 0x60
 800894c:	18f6      	adds	r6, r6, r3
 800894e:	2200      	movs	r2, #0
 8008950:	4b9a      	ldr	r3, [pc, #616]	; (8008bbc <_dtoa_r+0x370>)
 8008952:	f7f9 fceb 	bl	800232c <__aeabi_dsub>
 8008956:	4a9a      	ldr	r2, [pc, #616]	; (8008bc0 <_dtoa_r+0x374>)
 8008958:	4b9a      	ldr	r3, [pc, #616]	; (8008bc4 <_dtoa_r+0x378>)
 800895a:	f7f9 fa7b 	bl	8001e54 <__aeabi_dmul>
 800895e:	4a9a      	ldr	r2, [pc, #616]	; (8008bc8 <_dtoa_r+0x37c>)
 8008960:	4b9a      	ldr	r3, [pc, #616]	; (8008bcc <_dtoa_r+0x380>)
 8008962:	f7f8 fb39 	bl	8000fd8 <__aeabi_dadd>
 8008966:	0004      	movs	r4, r0
 8008968:	0030      	movs	r0, r6
 800896a:	000d      	movs	r5, r1
 800896c:	f7fa f8c4 	bl	8002af8 <__aeabi_i2d>
 8008970:	4a97      	ldr	r2, [pc, #604]	; (8008bd0 <_dtoa_r+0x384>)
 8008972:	4b98      	ldr	r3, [pc, #608]	; (8008bd4 <_dtoa_r+0x388>)
 8008974:	f7f9 fa6e 	bl	8001e54 <__aeabi_dmul>
 8008978:	0002      	movs	r2, r0
 800897a:	000b      	movs	r3, r1
 800897c:	0020      	movs	r0, r4
 800897e:	0029      	movs	r1, r5
 8008980:	f7f8 fb2a 	bl	8000fd8 <__aeabi_dadd>
 8008984:	0004      	movs	r4, r0
 8008986:	000d      	movs	r5, r1
 8008988:	f7fa f880 	bl	8002a8c <__aeabi_d2iz>
 800898c:	2200      	movs	r2, #0
 800898e:	9002      	str	r0, [sp, #8]
 8008990:	2300      	movs	r3, #0
 8008992:	0020      	movs	r0, r4
 8008994:	0029      	movs	r1, r5
 8008996:	f7f7 fd5d 	bl	8000454 <__aeabi_dcmplt>
 800899a:	2800      	cmp	r0, #0
 800899c:	d00b      	beq.n	80089b6 <_dtoa_r+0x16a>
 800899e:	9802      	ldr	r0, [sp, #8]
 80089a0:	f7fa f8aa 	bl	8002af8 <__aeabi_i2d>
 80089a4:	002b      	movs	r3, r5
 80089a6:	0022      	movs	r2, r4
 80089a8:	f7f7 fd4e 	bl	8000448 <__aeabi_dcmpeq>
 80089ac:	4243      	negs	r3, r0
 80089ae:	4158      	adcs	r0, r3
 80089b0:	9b02      	ldr	r3, [sp, #8]
 80089b2:	1a1b      	subs	r3, r3, r0
 80089b4:	9302      	str	r3, [sp, #8]
 80089b6:	2301      	movs	r3, #1
 80089b8:	9316      	str	r3, [sp, #88]	; 0x58
 80089ba:	9b02      	ldr	r3, [sp, #8]
 80089bc:	2b16      	cmp	r3, #22
 80089be:	d80f      	bhi.n	80089e0 <_dtoa_r+0x194>
 80089c0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80089c2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80089c4:	00da      	lsls	r2, r3, #3
 80089c6:	4b84      	ldr	r3, [pc, #528]	; (8008bd8 <_dtoa_r+0x38c>)
 80089c8:	189b      	adds	r3, r3, r2
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	f7f7 fd41 	bl	8000454 <__aeabi_dcmplt>
 80089d2:	2800      	cmp	r0, #0
 80089d4:	d049      	beq.n	8008a6a <_dtoa_r+0x21e>
 80089d6:	9b02      	ldr	r3, [sp, #8]
 80089d8:	3b01      	subs	r3, #1
 80089da:	9302      	str	r3, [sp, #8]
 80089dc:	2300      	movs	r3, #0
 80089de:	9316      	str	r3, [sp, #88]	; 0x58
 80089e0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80089e2:	1b9e      	subs	r6, r3, r6
 80089e4:	2300      	movs	r3, #0
 80089e6:	930a      	str	r3, [sp, #40]	; 0x28
 80089e8:	0033      	movs	r3, r6
 80089ea:	3b01      	subs	r3, #1
 80089ec:	930d      	str	r3, [sp, #52]	; 0x34
 80089ee:	d504      	bpl.n	80089fa <_dtoa_r+0x1ae>
 80089f0:	2301      	movs	r3, #1
 80089f2:	1b9b      	subs	r3, r3, r6
 80089f4:	930a      	str	r3, [sp, #40]	; 0x28
 80089f6:	2300      	movs	r3, #0
 80089f8:	930d      	str	r3, [sp, #52]	; 0x34
 80089fa:	9b02      	ldr	r3, [sp, #8]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	db36      	blt.n	8008a6e <_dtoa_r+0x222>
 8008a00:	9a02      	ldr	r2, [sp, #8]
 8008a02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a04:	4694      	mov	ip, r2
 8008a06:	4463      	add	r3, ip
 8008a08:	930d      	str	r3, [sp, #52]	; 0x34
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	9215      	str	r2, [sp, #84]	; 0x54
 8008a0e:	930e      	str	r3, [sp, #56]	; 0x38
 8008a10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a12:	2401      	movs	r4, #1
 8008a14:	2b09      	cmp	r3, #9
 8008a16:	d864      	bhi.n	8008ae2 <_dtoa_r+0x296>
 8008a18:	2b05      	cmp	r3, #5
 8008a1a:	dd02      	ble.n	8008a22 <_dtoa_r+0x1d6>
 8008a1c:	2400      	movs	r4, #0
 8008a1e:	3b04      	subs	r3, #4
 8008a20:	9322      	str	r3, [sp, #136]	; 0x88
 8008a22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a24:	1e98      	subs	r0, r3, #2
 8008a26:	2803      	cmp	r0, #3
 8008a28:	d864      	bhi.n	8008af4 <_dtoa_r+0x2a8>
 8008a2a:	f7f7 fb73 	bl	8000114 <__gnu_thumb1_case_uqi>
 8008a2e:	3829      	.short	0x3829
 8008a30:	5836      	.short	0x5836
 8008a32:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008a34:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008a36:	189e      	adds	r6, r3, r2
 8008a38:	4b68      	ldr	r3, [pc, #416]	; (8008bdc <_dtoa_r+0x390>)
 8008a3a:	18f2      	adds	r2, r6, r3
 8008a3c:	2a20      	cmp	r2, #32
 8008a3e:	dd0f      	ble.n	8008a60 <_dtoa_r+0x214>
 8008a40:	2340      	movs	r3, #64	; 0x40
 8008a42:	1a9b      	subs	r3, r3, r2
 8008a44:	409d      	lsls	r5, r3
 8008a46:	4b66      	ldr	r3, [pc, #408]	; (8008be0 <_dtoa_r+0x394>)
 8008a48:	9802      	ldr	r0, [sp, #8]
 8008a4a:	18f3      	adds	r3, r6, r3
 8008a4c:	40d8      	lsrs	r0, r3
 8008a4e:	4328      	orrs	r0, r5
 8008a50:	f7fa f882 	bl	8002b58 <__aeabi_ui2d>
 8008a54:	2301      	movs	r3, #1
 8008a56:	4c63      	ldr	r4, [pc, #396]	; (8008be4 <_dtoa_r+0x398>)
 8008a58:	3e01      	subs	r6, #1
 8008a5a:	1909      	adds	r1, r1, r4
 8008a5c:	9318      	str	r3, [sp, #96]	; 0x60
 8008a5e:	e776      	b.n	800894e <_dtoa_r+0x102>
 8008a60:	2320      	movs	r3, #32
 8008a62:	9802      	ldr	r0, [sp, #8]
 8008a64:	1a9b      	subs	r3, r3, r2
 8008a66:	4098      	lsls	r0, r3
 8008a68:	e7f2      	b.n	8008a50 <_dtoa_r+0x204>
 8008a6a:	9016      	str	r0, [sp, #88]	; 0x58
 8008a6c:	e7b8      	b.n	80089e0 <_dtoa_r+0x194>
 8008a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a70:	9a02      	ldr	r2, [sp, #8]
 8008a72:	1a9b      	subs	r3, r3, r2
 8008a74:	930a      	str	r3, [sp, #40]	; 0x28
 8008a76:	4253      	negs	r3, r2
 8008a78:	930e      	str	r3, [sp, #56]	; 0x38
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	9315      	str	r3, [sp, #84]	; 0x54
 8008a7e:	e7c7      	b.n	8008a10 <_dtoa_r+0x1c4>
 8008a80:	2300      	movs	r3, #0
 8008a82:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a84:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a86:	930c      	str	r3, [sp, #48]	; 0x30
 8008a88:	9307      	str	r3, [sp, #28]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	dc13      	bgt.n	8008ab6 <_dtoa_r+0x26a>
 8008a8e:	2301      	movs	r3, #1
 8008a90:	001a      	movs	r2, r3
 8008a92:	930c      	str	r3, [sp, #48]	; 0x30
 8008a94:	9307      	str	r3, [sp, #28]
 8008a96:	9223      	str	r2, [sp, #140]	; 0x8c
 8008a98:	e00d      	b.n	8008ab6 <_dtoa_r+0x26a>
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e7f1      	b.n	8008a82 <_dtoa_r+0x236>
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008aa2:	930f      	str	r3, [sp, #60]	; 0x3c
 8008aa4:	4694      	mov	ip, r2
 8008aa6:	9b02      	ldr	r3, [sp, #8]
 8008aa8:	4463      	add	r3, ip
 8008aaa:	930c      	str	r3, [sp, #48]	; 0x30
 8008aac:	3301      	adds	r3, #1
 8008aae:	9307      	str	r3, [sp, #28]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	dc00      	bgt.n	8008ab6 <_dtoa_r+0x26a>
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008aba:	6042      	str	r2, [r0, #4]
 8008abc:	3204      	adds	r2, #4
 8008abe:	0015      	movs	r5, r2
 8008ac0:	3514      	adds	r5, #20
 8008ac2:	6841      	ldr	r1, [r0, #4]
 8008ac4:	429d      	cmp	r5, r3
 8008ac6:	d919      	bls.n	8008afc <_dtoa_r+0x2b0>
 8008ac8:	0038      	movs	r0, r7
 8008aca:	f001 f87f 	bl	8009bcc <_Balloc>
 8008ace:	9006      	str	r0, [sp, #24]
 8008ad0:	2800      	cmp	r0, #0
 8008ad2:	d117      	bne.n	8008b04 <_dtoa_r+0x2b8>
 8008ad4:	21d5      	movs	r1, #213	; 0xd5
 8008ad6:	0002      	movs	r2, r0
 8008ad8:	4b43      	ldr	r3, [pc, #268]	; (8008be8 <_dtoa_r+0x39c>)
 8008ada:	0049      	lsls	r1, r1, #1
 8008adc:	e6cb      	b.n	8008876 <_dtoa_r+0x2a>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e7de      	b.n	8008aa0 <_dtoa_r+0x254>
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	940f      	str	r4, [sp, #60]	; 0x3c
 8008ae6:	9322      	str	r3, [sp, #136]	; 0x88
 8008ae8:	3b01      	subs	r3, #1
 8008aea:	930c      	str	r3, [sp, #48]	; 0x30
 8008aec:	9307      	str	r3, [sp, #28]
 8008aee:	2200      	movs	r2, #0
 8008af0:	3313      	adds	r3, #19
 8008af2:	e7d0      	b.n	8008a96 <_dtoa_r+0x24a>
 8008af4:	2301      	movs	r3, #1
 8008af6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008af8:	3b02      	subs	r3, #2
 8008afa:	e7f6      	b.n	8008aea <_dtoa_r+0x29e>
 8008afc:	3101      	adds	r1, #1
 8008afe:	6041      	str	r1, [r0, #4]
 8008b00:	0052      	lsls	r2, r2, #1
 8008b02:	e7dc      	b.n	8008abe <_dtoa_r+0x272>
 8008b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b06:	9a06      	ldr	r2, [sp, #24]
 8008b08:	601a      	str	r2, [r3, #0]
 8008b0a:	9b07      	ldr	r3, [sp, #28]
 8008b0c:	2b0e      	cmp	r3, #14
 8008b0e:	d900      	bls.n	8008b12 <_dtoa_r+0x2c6>
 8008b10:	e0eb      	b.n	8008cea <_dtoa_r+0x49e>
 8008b12:	2c00      	cmp	r4, #0
 8008b14:	d100      	bne.n	8008b18 <_dtoa_r+0x2cc>
 8008b16:	e0e8      	b.n	8008cea <_dtoa_r+0x49e>
 8008b18:	9b02      	ldr	r3, [sp, #8]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	dd68      	ble.n	8008bf0 <_dtoa_r+0x3a4>
 8008b1e:	001a      	movs	r2, r3
 8008b20:	210f      	movs	r1, #15
 8008b22:	4b2d      	ldr	r3, [pc, #180]	; (8008bd8 <_dtoa_r+0x38c>)
 8008b24:	400a      	ands	r2, r1
 8008b26:	00d2      	lsls	r2, r2, #3
 8008b28:	189b      	adds	r3, r3, r2
 8008b2a:	681d      	ldr	r5, [r3, #0]
 8008b2c:	685e      	ldr	r6, [r3, #4]
 8008b2e:	9b02      	ldr	r3, [sp, #8]
 8008b30:	111c      	asrs	r4, r3, #4
 8008b32:	2302      	movs	r3, #2
 8008b34:	9310      	str	r3, [sp, #64]	; 0x40
 8008b36:	9b02      	ldr	r3, [sp, #8]
 8008b38:	05db      	lsls	r3, r3, #23
 8008b3a:	d50b      	bpl.n	8008b54 <_dtoa_r+0x308>
 8008b3c:	4b2b      	ldr	r3, [pc, #172]	; (8008bec <_dtoa_r+0x3a0>)
 8008b3e:	400c      	ands	r4, r1
 8008b40:	6a1a      	ldr	r2, [r3, #32]
 8008b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b44:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008b46:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008b48:	f7f8 fd82 	bl	8001650 <__aeabi_ddiv>
 8008b4c:	2303      	movs	r3, #3
 8008b4e:	9008      	str	r0, [sp, #32]
 8008b50:	9109      	str	r1, [sp, #36]	; 0x24
 8008b52:	9310      	str	r3, [sp, #64]	; 0x40
 8008b54:	4b25      	ldr	r3, [pc, #148]	; (8008bec <_dtoa_r+0x3a0>)
 8008b56:	9314      	str	r3, [sp, #80]	; 0x50
 8008b58:	2c00      	cmp	r4, #0
 8008b5a:	d108      	bne.n	8008b6e <_dtoa_r+0x322>
 8008b5c:	9808      	ldr	r0, [sp, #32]
 8008b5e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b60:	002a      	movs	r2, r5
 8008b62:	0033      	movs	r3, r6
 8008b64:	f7f8 fd74 	bl	8001650 <__aeabi_ddiv>
 8008b68:	9008      	str	r0, [sp, #32]
 8008b6a:	9109      	str	r1, [sp, #36]	; 0x24
 8008b6c:	e05c      	b.n	8008c28 <_dtoa_r+0x3dc>
 8008b6e:	2301      	movs	r3, #1
 8008b70:	421c      	tst	r4, r3
 8008b72:	d00b      	beq.n	8008b8c <_dtoa_r+0x340>
 8008b74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b76:	0028      	movs	r0, r5
 8008b78:	3301      	adds	r3, #1
 8008b7a:	9310      	str	r3, [sp, #64]	; 0x40
 8008b7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b7e:	0031      	movs	r1, r6
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	f7f9 f966 	bl	8001e54 <__aeabi_dmul>
 8008b88:	0005      	movs	r5, r0
 8008b8a:	000e      	movs	r6, r1
 8008b8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b8e:	1064      	asrs	r4, r4, #1
 8008b90:	3308      	adds	r3, #8
 8008b92:	e7e0      	b.n	8008b56 <_dtoa_r+0x30a>
 8008b94:	0800b7dd 	.word	0x0800b7dd
 8008b98:	0800b7f4 	.word	0x0800b7f4
 8008b9c:	7ff00000 	.word	0x7ff00000
 8008ba0:	0000270f 	.word	0x0000270f
 8008ba4:	0800b7d9 	.word	0x0800b7d9
 8008ba8:	0800b7dc 	.word	0x0800b7dc
 8008bac:	0800b750 	.word	0x0800b750
 8008bb0:	0800b751 	.word	0x0800b751
 8008bb4:	3ff00000 	.word	0x3ff00000
 8008bb8:	fffffc01 	.word	0xfffffc01
 8008bbc:	3ff80000 	.word	0x3ff80000
 8008bc0:	636f4361 	.word	0x636f4361
 8008bc4:	3fd287a7 	.word	0x3fd287a7
 8008bc8:	8b60c8b3 	.word	0x8b60c8b3
 8008bcc:	3fc68a28 	.word	0x3fc68a28
 8008bd0:	509f79fb 	.word	0x509f79fb
 8008bd4:	3fd34413 	.word	0x3fd34413
 8008bd8:	0800b960 	.word	0x0800b960
 8008bdc:	00000432 	.word	0x00000432
 8008be0:	00000412 	.word	0x00000412
 8008be4:	fe100000 	.word	0xfe100000
 8008be8:	0800b84f 	.word	0x0800b84f
 8008bec:	0800b938 	.word	0x0800b938
 8008bf0:	2302      	movs	r3, #2
 8008bf2:	9310      	str	r3, [sp, #64]	; 0x40
 8008bf4:	9b02      	ldr	r3, [sp, #8]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d016      	beq.n	8008c28 <_dtoa_r+0x3dc>
 8008bfa:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008bfc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008bfe:	425c      	negs	r4, r3
 8008c00:	230f      	movs	r3, #15
 8008c02:	4ab6      	ldr	r2, [pc, #728]	; (8008edc <_dtoa_r+0x690>)
 8008c04:	4023      	ands	r3, r4
 8008c06:	00db      	lsls	r3, r3, #3
 8008c08:	18d3      	adds	r3, r2, r3
 8008c0a:	681a      	ldr	r2, [r3, #0]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	f7f9 f921 	bl	8001e54 <__aeabi_dmul>
 8008c12:	2601      	movs	r6, #1
 8008c14:	2300      	movs	r3, #0
 8008c16:	9008      	str	r0, [sp, #32]
 8008c18:	9109      	str	r1, [sp, #36]	; 0x24
 8008c1a:	4db1      	ldr	r5, [pc, #708]	; (8008ee0 <_dtoa_r+0x694>)
 8008c1c:	1124      	asrs	r4, r4, #4
 8008c1e:	2c00      	cmp	r4, #0
 8008c20:	d000      	beq.n	8008c24 <_dtoa_r+0x3d8>
 8008c22:	e094      	b.n	8008d4e <_dtoa_r+0x502>
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d19f      	bne.n	8008b68 <_dtoa_r+0x31c>
 8008c28:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d100      	bne.n	8008c30 <_dtoa_r+0x3e4>
 8008c2e:	e09b      	b.n	8008d68 <_dtoa_r+0x51c>
 8008c30:	9c08      	ldr	r4, [sp, #32]
 8008c32:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008c34:	2200      	movs	r2, #0
 8008c36:	0020      	movs	r0, r4
 8008c38:	0029      	movs	r1, r5
 8008c3a:	4baa      	ldr	r3, [pc, #680]	; (8008ee4 <_dtoa_r+0x698>)
 8008c3c:	f7f7 fc0a 	bl	8000454 <__aeabi_dcmplt>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	d100      	bne.n	8008c46 <_dtoa_r+0x3fa>
 8008c44:	e090      	b.n	8008d68 <_dtoa_r+0x51c>
 8008c46:	9b07      	ldr	r3, [sp, #28]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d100      	bne.n	8008c4e <_dtoa_r+0x402>
 8008c4c:	e08c      	b.n	8008d68 <_dtoa_r+0x51c>
 8008c4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	dd46      	ble.n	8008ce2 <_dtoa_r+0x496>
 8008c54:	9b02      	ldr	r3, [sp, #8]
 8008c56:	2200      	movs	r2, #0
 8008c58:	0020      	movs	r0, r4
 8008c5a:	0029      	movs	r1, r5
 8008c5c:	1e5e      	subs	r6, r3, #1
 8008c5e:	4ba2      	ldr	r3, [pc, #648]	; (8008ee8 <_dtoa_r+0x69c>)
 8008c60:	f7f9 f8f8 	bl	8001e54 <__aeabi_dmul>
 8008c64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c66:	9008      	str	r0, [sp, #32]
 8008c68:	9109      	str	r1, [sp, #36]	; 0x24
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	9310      	str	r3, [sp, #64]	; 0x40
 8008c6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c70:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008c72:	9c08      	ldr	r4, [sp, #32]
 8008c74:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008c76:	9314      	str	r3, [sp, #80]	; 0x50
 8008c78:	f7f9 ff3e 	bl	8002af8 <__aeabi_i2d>
 8008c7c:	0022      	movs	r2, r4
 8008c7e:	002b      	movs	r3, r5
 8008c80:	f7f9 f8e8 	bl	8001e54 <__aeabi_dmul>
 8008c84:	2200      	movs	r2, #0
 8008c86:	4b99      	ldr	r3, [pc, #612]	; (8008eec <_dtoa_r+0x6a0>)
 8008c88:	f7f8 f9a6 	bl	8000fd8 <__aeabi_dadd>
 8008c8c:	9010      	str	r0, [sp, #64]	; 0x40
 8008c8e:	9111      	str	r1, [sp, #68]	; 0x44
 8008c90:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008c92:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c94:	9208      	str	r2, [sp, #32]
 8008c96:	9309      	str	r3, [sp, #36]	; 0x24
 8008c98:	4a95      	ldr	r2, [pc, #596]	; (8008ef0 <_dtoa_r+0x6a4>)
 8008c9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c9c:	4694      	mov	ip, r2
 8008c9e:	4463      	add	r3, ip
 8008ca0:	9317      	str	r3, [sp, #92]	; 0x5c
 8008ca2:	9309      	str	r3, [sp, #36]	; 0x24
 8008ca4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d161      	bne.n	8008d6e <_dtoa_r+0x522>
 8008caa:	2200      	movs	r2, #0
 8008cac:	0020      	movs	r0, r4
 8008cae:	0029      	movs	r1, r5
 8008cb0:	4b90      	ldr	r3, [pc, #576]	; (8008ef4 <_dtoa_r+0x6a8>)
 8008cb2:	f7f9 fb3b 	bl	800232c <__aeabi_dsub>
 8008cb6:	9a08      	ldr	r2, [sp, #32]
 8008cb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008cba:	0004      	movs	r4, r0
 8008cbc:	000d      	movs	r5, r1
 8008cbe:	f7f7 fbdd 	bl	800047c <__aeabi_dcmpgt>
 8008cc2:	2800      	cmp	r0, #0
 8008cc4:	d000      	beq.n	8008cc8 <_dtoa_r+0x47c>
 8008cc6:	e2af      	b.n	8009228 <_dtoa_r+0x9dc>
 8008cc8:	488b      	ldr	r0, [pc, #556]	; (8008ef8 <_dtoa_r+0x6ac>)
 8008cca:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008ccc:	4684      	mov	ip, r0
 8008cce:	4461      	add	r1, ip
 8008cd0:	000b      	movs	r3, r1
 8008cd2:	0020      	movs	r0, r4
 8008cd4:	0029      	movs	r1, r5
 8008cd6:	9a08      	ldr	r2, [sp, #32]
 8008cd8:	f7f7 fbbc 	bl	8000454 <__aeabi_dcmplt>
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	d000      	beq.n	8008ce2 <_dtoa_r+0x496>
 8008ce0:	e29f      	b.n	8009222 <_dtoa_r+0x9d6>
 8008ce2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ce4:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8008ce6:	9308      	str	r3, [sp, #32]
 8008ce8:	9409      	str	r4, [sp, #36]	; 0x24
 8008cea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	da00      	bge.n	8008cf2 <_dtoa_r+0x4a6>
 8008cf0:	e172      	b.n	8008fd8 <_dtoa_r+0x78c>
 8008cf2:	9a02      	ldr	r2, [sp, #8]
 8008cf4:	2a0e      	cmp	r2, #14
 8008cf6:	dd00      	ble.n	8008cfa <_dtoa_r+0x4ae>
 8008cf8:	e16e      	b.n	8008fd8 <_dtoa_r+0x78c>
 8008cfa:	4b78      	ldr	r3, [pc, #480]	; (8008edc <_dtoa_r+0x690>)
 8008cfc:	00d2      	lsls	r2, r2, #3
 8008cfe:	189b      	adds	r3, r3, r2
 8008d00:	685c      	ldr	r4, [r3, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	930a      	str	r3, [sp, #40]	; 0x28
 8008d06:	940b      	str	r4, [sp, #44]	; 0x2c
 8008d08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	db00      	blt.n	8008d10 <_dtoa_r+0x4c4>
 8008d0e:	e0f7      	b.n	8008f00 <_dtoa_r+0x6b4>
 8008d10:	9b07      	ldr	r3, [sp, #28]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	dd00      	ble.n	8008d18 <_dtoa_r+0x4cc>
 8008d16:	e0f3      	b.n	8008f00 <_dtoa_r+0x6b4>
 8008d18:	d000      	beq.n	8008d1c <_dtoa_r+0x4d0>
 8008d1a:	e282      	b.n	8009222 <_dtoa_r+0x9d6>
 8008d1c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008d1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d20:	2200      	movs	r2, #0
 8008d22:	4b74      	ldr	r3, [pc, #464]	; (8008ef4 <_dtoa_r+0x6a8>)
 8008d24:	f7f9 f896 	bl	8001e54 <__aeabi_dmul>
 8008d28:	9a08      	ldr	r2, [sp, #32]
 8008d2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d2c:	f7f7 fbb0 	bl	8000490 <__aeabi_dcmpge>
 8008d30:	9e07      	ldr	r6, [sp, #28]
 8008d32:	0035      	movs	r5, r6
 8008d34:	2800      	cmp	r0, #0
 8008d36:	d000      	beq.n	8008d3a <_dtoa_r+0x4ee>
 8008d38:	e259      	b.n	80091ee <_dtoa_r+0x9a2>
 8008d3a:	9b06      	ldr	r3, [sp, #24]
 8008d3c:	9a06      	ldr	r2, [sp, #24]
 8008d3e:	3301      	adds	r3, #1
 8008d40:	9308      	str	r3, [sp, #32]
 8008d42:	2331      	movs	r3, #49	; 0x31
 8008d44:	7013      	strb	r3, [r2, #0]
 8008d46:	9b02      	ldr	r3, [sp, #8]
 8008d48:	3301      	adds	r3, #1
 8008d4a:	9302      	str	r3, [sp, #8]
 8008d4c:	e254      	b.n	80091f8 <_dtoa_r+0x9ac>
 8008d4e:	4234      	tst	r4, r6
 8008d50:	d007      	beq.n	8008d62 <_dtoa_r+0x516>
 8008d52:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d54:	3301      	adds	r3, #1
 8008d56:	9310      	str	r3, [sp, #64]	; 0x40
 8008d58:	682a      	ldr	r2, [r5, #0]
 8008d5a:	686b      	ldr	r3, [r5, #4]
 8008d5c:	f7f9 f87a 	bl	8001e54 <__aeabi_dmul>
 8008d60:	0033      	movs	r3, r6
 8008d62:	1064      	asrs	r4, r4, #1
 8008d64:	3508      	adds	r5, #8
 8008d66:	e75a      	b.n	8008c1e <_dtoa_r+0x3d2>
 8008d68:	9e02      	ldr	r6, [sp, #8]
 8008d6a:	9b07      	ldr	r3, [sp, #28]
 8008d6c:	e780      	b.n	8008c70 <_dtoa_r+0x424>
 8008d6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d70:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008d72:	1e5a      	subs	r2, r3, #1
 8008d74:	4b59      	ldr	r3, [pc, #356]	; (8008edc <_dtoa_r+0x690>)
 8008d76:	00d2      	lsls	r2, r2, #3
 8008d78:	189b      	adds	r3, r3, r2
 8008d7a:	681a      	ldr	r2, [r3, #0]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	2900      	cmp	r1, #0
 8008d80:	d051      	beq.n	8008e26 <_dtoa_r+0x5da>
 8008d82:	2000      	movs	r0, #0
 8008d84:	495d      	ldr	r1, [pc, #372]	; (8008efc <_dtoa_r+0x6b0>)
 8008d86:	f7f8 fc63 	bl	8001650 <__aeabi_ddiv>
 8008d8a:	9a08      	ldr	r2, [sp, #32]
 8008d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d8e:	f7f9 facd 	bl	800232c <__aeabi_dsub>
 8008d92:	9a06      	ldr	r2, [sp, #24]
 8008d94:	9b06      	ldr	r3, [sp, #24]
 8008d96:	4694      	mov	ip, r2
 8008d98:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d9a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d9c:	9010      	str	r0, [sp, #64]	; 0x40
 8008d9e:	9111      	str	r1, [sp, #68]	; 0x44
 8008da0:	4463      	add	r3, ip
 8008da2:	9319      	str	r3, [sp, #100]	; 0x64
 8008da4:	0029      	movs	r1, r5
 8008da6:	0020      	movs	r0, r4
 8008da8:	f7f9 fe70 	bl	8002a8c <__aeabi_d2iz>
 8008dac:	9014      	str	r0, [sp, #80]	; 0x50
 8008dae:	f7f9 fea3 	bl	8002af8 <__aeabi_i2d>
 8008db2:	0002      	movs	r2, r0
 8008db4:	000b      	movs	r3, r1
 8008db6:	0020      	movs	r0, r4
 8008db8:	0029      	movs	r1, r5
 8008dba:	f7f9 fab7 	bl	800232c <__aeabi_dsub>
 8008dbe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008dc0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008dc2:	3301      	adds	r3, #1
 8008dc4:	9308      	str	r3, [sp, #32]
 8008dc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008dc8:	0004      	movs	r4, r0
 8008dca:	3330      	adds	r3, #48	; 0x30
 8008dcc:	7013      	strb	r3, [r2, #0]
 8008dce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008dd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008dd2:	000d      	movs	r5, r1
 8008dd4:	f7f7 fb3e 	bl	8000454 <__aeabi_dcmplt>
 8008dd8:	2800      	cmp	r0, #0
 8008dda:	d175      	bne.n	8008ec8 <_dtoa_r+0x67c>
 8008ddc:	0022      	movs	r2, r4
 8008dde:	002b      	movs	r3, r5
 8008de0:	2000      	movs	r0, #0
 8008de2:	4940      	ldr	r1, [pc, #256]	; (8008ee4 <_dtoa_r+0x698>)
 8008de4:	f7f9 faa2 	bl	800232c <__aeabi_dsub>
 8008de8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008dea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008dec:	f7f7 fb32 	bl	8000454 <__aeabi_dcmplt>
 8008df0:	2800      	cmp	r0, #0
 8008df2:	d000      	beq.n	8008df6 <_dtoa_r+0x5aa>
 8008df4:	e0d2      	b.n	8008f9c <_dtoa_r+0x750>
 8008df6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008df8:	9a08      	ldr	r2, [sp, #32]
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d100      	bne.n	8008e00 <_dtoa_r+0x5b4>
 8008dfe:	e770      	b.n	8008ce2 <_dtoa_r+0x496>
 8008e00:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008e02:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008e04:	2200      	movs	r2, #0
 8008e06:	4b38      	ldr	r3, [pc, #224]	; (8008ee8 <_dtoa_r+0x69c>)
 8008e08:	f7f9 f824 	bl	8001e54 <__aeabi_dmul>
 8008e0c:	4b36      	ldr	r3, [pc, #216]	; (8008ee8 <_dtoa_r+0x69c>)
 8008e0e:	9010      	str	r0, [sp, #64]	; 0x40
 8008e10:	9111      	str	r1, [sp, #68]	; 0x44
 8008e12:	2200      	movs	r2, #0
 8008e14:	0020      	movs	r0, r4
 8008e16:	0029      	movs	r1, r5
 8008e18:	f7f9 f81c 	bl	8001e54 <__aeabi_dmul>
 8008e1c:	9b08      	ldr	r3, [sp, #32]
 8008e1e:	0004      	movs	r4, r0
 8008e20:	000d      	movs	r5, r1
 8008e22:	9317      	str	r3, [sp, #92]	; 0x5c
 8008e24:	e7be      	b.n	8008da4 <_dtoa_r+0x558>
 8008e26:	9808      	ldr	r0, [sp, #32]
 8008e28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e2a:	f7f9 f813 	bl	8001e54 <__aeabi_dmul>
 8008e2e:	9a06      	ldr	r2, [sp, #24]
 8008e30:	9b06      	ldr	r3, [sp, #24]
 8008e32:	4694      	mov	ip, r2
 8008e34:	9308      	str	r3, [sp, #32]
 8008e36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e38:	9010      	str	r0, [sp, #64]	; 0x40
 8008e3a:	9111      	str	r1, [sp, #68]	; 0x44
 8008e3c:	4463      	add	r3, ip
 8008e3e:	9319      	str	r3, [sp, #100]	; 0x64
 8008e40:	0029      	movs	r1, r5
 8008e42:	0020      	movs	r0, r4
 8008e44:	f7f9 fe22 	bl	8002a8c <__aeabi_d2iz>
 8008e48:	9017      	str	r0, [sp, #92]	; 0x5c
 8008e4a:	f7f9 fe55 	bl	8002af8 <__aeabi_i2d>
 8008e4e:	0002      	movs	r2, r0
 8008e50:	000b      	movs	r3, r1
 8008e52:	0020      	movs	r0, r4
 8008e54:	0029      	movs	r1, r5
 8008e56:	f7f9 fa69 	bl	800232c <__aeabi_dsub>
 8008e5a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e5c:	9a08      	ldr	r2, [sp, #32]
 8008e5e:	3330      	adds	r3, #48	; 0x30
 8008e60:	7013      	strb	r3, [r2, #0]
 8008e62:	0013      	movs	r3, r2
 8008e64:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008e66:	3301      	adds	r3, #1
 8008e68:	0004      	movs	r4, r0
 8008e6a:	000d      	movs	r5, r1
 8008e6c:	9308      	str	r3, [sp, #32]
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d12c      	bne.n	8008ecc <_dtoa_r+0x680>
 8008e72:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008e74:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008e76:	9a06      	ldr	r2, [sp, #24]
 8008e78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e7a:	4694      	mov	ip, r2
 8008e7c:	4463      	add	r3, ip
 8008e7e:	2200      	movs	r2, #0
 8008e80:	9308      	str	r3, [sp, #32]
 8008e82:	4b1e      	ldr	r3, [pc, #120]	; (8008efc <_dtoa_r+0x6b0>)
 8008e84:	f7f8 f8a8 	bl	8000fd8 <__aeabi_dadd>
 8008e88:	0002      	movs	r2, r0
 8008e8a:	000b      	movs	r3, r1
 8008e8c:	0020      	movs	r0, r4
 8008e8e:	0029      	movs	r1, r5
 8008e90:	f7f7 faf4 	bl	800047c <__aeabi_dcmpgt>
 8008e94:	2800      	cmp	r0, #0
 8008e96:	d000      	beq.n	8008e9a <_dtoa_r+0x64e>
 8008e98:	e080      	b.n	8008f9c <_dtoa_r+0x750>
 8008e9a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008e9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e9e:	2000      	movs	r0, #0
 8008ea0:	4916      	ldr	r1, [pc, #88]	; (8008efc <_dtoa_r+0x6b0>)
 8008ea2:	f7f9 fa43 	bl	800232c <__aeabi_dsub>
 8008ea6:	0002      	movs	r2, r0
 8008ea8:	000b      	movs	r3, r1
 8008eaa:	0020      	movs	r0, r4
 8008eac:	0029      	movs	r1, r5
 8008eae:	f7f7 fad1 	bl	8000454 <__aeabi_dcmplt>
 8008eb2:	2800      	cmp	r0, #0
 8008eb4:	d100      	bne.n	8008eb8 <_dtoa_r+0x66c>
 8008eb6:	e714      	b.n	8008ce2 <_dtoa_r+0x496>
 8008eb8:	9b08      	ldr	r3, [sp, #32]
 8008eba:	001a      	movs	r2, r3
 8008ebc:	3a01      	subs	r2, #1
 8008ebe:	9208      	str	r2, [sp, #32]
 8008ec0:	7812      	ldrb	r2, [r2, #0]
 8008ec2:	2a30      	cmp	r2, #48	; 0x30
 8008ec4:	d0f8      	beq.n	8008eb8 <_dtoa_r+0x66c>
 8008ec6:	9308      	str	r3, [sp, #32]
 8008ec8:	9602      	str	r6, [sp, #8]
 8008eca:	e055      	b.n	8008f78 <_dtoa_r+0x72c>
 8008ecc:	2200      	movs	r2, #0
 8008ece:	4b06      	ldr	r3, [pc, #24]	; (8008ee8 <_dtoa_r+0x69c>)
 8008ed0:	f7f8 ffc0 	bl	8001e54 <__aeabi_dmul>
 8008ed4:	0004      	movs	r4, r0
 8008ed6:	000d      	movs	r5, r1
 8008ed8:	e7b2      	b.n	8008e40 <_dtoa_r+0x5f4>
 8008eda:	46c0      	nop			; (mov r8, r8)
 8008edc:	0800b960 	.word	0x0800b960
 8008ee0:	0800b938 	.word	0x0800b938
 8008ee4:	3ff00000 	.word	0x3ff00000
 8008ee8:	40240000 	.word	0x40240000
 8008eec:	401c0000 	.word	0x401c0000
 8008ef0:	fcc00000 	.word	0xfcc00000
 8008ef4:	40140000 	.word	0x40140000
 8008ef8:	7cc00000 	.word	0x7cc00000
 8008efc:	3fe00000 	.word	0x3fe00000
 8008f00:	9b07      	ldr	r3, [sp, #28]
 8008f02:	9e06      	ldr	r6, [sp, #24]
 8008f04:	3b01      	subs	r3, #1
 8008f06:	199b      	adds	r3, r3, r6
 8008f08:	930c      	str	r3, [sp, #48]	; 0x30
 8008f0a:	9c08      	ldr	r4, [sp, #32]
 8008f0c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008f0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f12:	0020      	movs	r0, r4
 8008f14:	0029      	movs	r1, r5
 8008f16:	f7f8 fb9b 	bl	8001650 <__aeabi_ddiv>
 8008f1a:	f7f9 fdb7 	bl	8002a8c <__aeabi_d2iz>
 8008f1e:	9007      	str	r0, [sp, #28]
 8008f20:	f7f9 fdea 	bl	8002af8 <__aeabi_i2d>
 8008f24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f28:	f7f8 ff94 	bl	8001e54 <__aeabi_dmul>
 8008f2c:	0002      	movs	r2, r0
 8008f2e:	000b      	movs	r3, r1
 8008f30:	0020      	movs	r0, r4
 8008f32:	0029      	movs	r1, r5
 8008f34:	f7f9 f9fa 	bl	800232c <__aeabi_dsub>
 8008f38:	0033      	movs	r3, r6
 8008f3a:	9a07      	ldr	r2, [sp, #28]
 8008f3c:	3601      	adds	r6, #1
 8008f3e:	3230      	adds	r2, #48	; 0x30
 8008f40:	701a      	strb	r2, [r3, #0]
 8008f42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f44:	9608      	str	r6, [sp, #32]
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d139      	bne.n	8008fbe <_dtoa_r+0x772>
 8008f4a:	0002      	movs	r2, r0
 8008f4c:	000b      	movs	r3, r1
 8008f4e:	f7f8 f843 	bl	8000fd8 <__aeabi_dadd>
 8008f52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f56:	0004      	movs	r4, r0
 8008f58:	000d      	movs	r5, r1
 8008f5a:	f7f7 fa8f 	bl	800047c <__aeabi_dcmpgt>
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	d11b      	bne.n	8008f9a <_dtoa_r+0x74e>
 8008f62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f66:	0020      	movs	r0, r4
 8008f68:	0029      	movs	r1, r5
 8008f6a:	f7f7 fa6d 	bl	8000448 <__aeabi_dcmpeq>
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	d002      	beq.n	8008f78 <_dtoa_r+0x72c>
 8008f72:	9b07      	ldr	r3, [sp, #28]
 8008f74:	07db      	lsls	r3, r3, #31
 8008f76:	d410      	bmi.n	8008f9a <_dtoa_r+0x74e>
 8008f78:	0038      	movs	r0, r7
 8008f7a:	9905      	ldr	r1, [sp, #20]
 8008f7c:	f000 fe6a 	bl	8009c54 <_Bfree>
 8008f80:	2300      	movs	r3, #0
 8008f82:	9a08      	ldr	r2, [sp, #32]
 8008f84:	9802      	ldr	r0, [sp, #8]
 8008f86:	7013      	strb	r3, [r2, #0]
 8008f88:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008f8a:	3001      	adds	r0, #1
 8008f8c:	6018      	str	r0, [r3, #0]
 8008f8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d100      	bne.n	8008f96 <_dtoa_r+0x74a>
 8008f94:	e4a6      	b.n	80088e4 <_dtoa_r+0x98>
 8008f96:	601a      	str	r2, [r3, #0]
 8008f98:	e4a4      	b.n	80088e4 <_dtoa_r+0x98>
 8008f9a:	9e02      	ldr	r6, [sp, #8]
 8008f9c:	9b08      	ldr	r3, [sp, #32]
 8008f9e:	9308      	str	r3, [sp, #32]
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	781a      	ldrb	r2, [r3, #0]
 8008fa4:	2a39      	cmp	r2, #57	; 0x39
 8008fa6:	d106      	bne.n	8008fb6 <_dtoa_r+0x76a>
 8008fa8:	9a06      	ldr	r2, [sp, #24]
 8008faa:	429a      	cmp	r2, r3
 8008fac:	d1f7      	bne.n	8008f9e <_dtoa_r+0x752>
 8008fae:	2230      	movs	r2, #48	; 0x30
 8008fb0:	9906      	ldr	r1, [sp, #24]
 8008fb2:	3601      	adds	r6, #1
 8008fb4:	700a      	strb	r2, [r1, #0]
 8008fb6:	781a      	ldrb	r2, [r3, #0]
 8008fb8:	3201      	adds	r2, #1
 8008fba:	701a      	strb	r2, [r3, #0]
 8008fbc:	e784      	b.n	8008ec8 <_dtoa_r+0x67c>
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	4baa      	ldr	r3, [pc, #680]	; (800926c <_dtoa_r+0xa20>)
 8008fc2:	f7f8 ff47 	bl	8001e54 <__aeabi_dmul>
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	2300      	movs	r3, #0
 8008fca:	0004      	movs	r4, r0
 8008fcc:	000d      	movs	r5, r1
 8008fce:	f7f7 fa3b 	bl	8000448 <__aeabi_dcmpeq>
 8008fd2:	2800      	cmp	r0, #0
 8008fd4:	d09b      	beq.n	8008f0e <_dtoa_r+0x6c2>
 8008fd6:	e7cf      	b.n	8008f78 <_dtoa_r+0x72c>
 8008fd8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008fda:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008fdc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008fde:	2d00      	cmp	r5, #0
 8008fe0:	d012      	beq.n	8009008 <_dtoa_r+0x7bc>
 8008fe2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008fe4:	2a01      	cmp	r2, #1
 8008fe6:	dc66      	bgt.n	80090b6 <_dtoa_r+0x86a>
 8008fe8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008fea:	2a00      	cmp	r2, #0
 8008fec:	d05d      	beq.n	80090aa <_dtoa_r+0x85e>
 8008fee:	4aa0      	ldr	r2, [pc, #640]	; (8009270 <_dtoa_r+0xa24>)
 8008ff0:	189b      	adds	r3, r3, r2
 8008ff2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ff4:	2101      	movs	r1, #1
 8008ff6:	18d2      	adds	r2, r2, r3
 8008ff8:	920a      	str	r2, [sp, #40]	; 0x28
 8008ffa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ffc:	0038      	movs	r0, r7
 8008ffe:	18d3      	adds	r3, r2, r3
 8009000:	930d      	str	r3, [sp, #52]	; 0x34
 8009002:	f000 ff23 	bl	8009e4c <__i2b>
 8009006:	0005      	movs	r5, r0
 8009008:	2c00      	cmp	r4, #0
 800900a:	dd0e      	ble.n	800902a <_dtoa_r+0x7de>
 800900c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800900e:	2b00      	cmp	r3, #0
 8009010:	dd0b      	ble.n	800902a <_dtoa_r+0x7de>
 8009012:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009014:	0023      	movs	r3, r4
 8009016:	4294      	cmp	r4, r2
 8009018:	dd00      	ble.n	800901c <_dtoa_r+0x7d0>
 800901a:	0013      	movs	r3, r2
 800901c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800901e:	1ae4      	subs	r4, r4, r3
 8009020:	1ad2      	subs	r2, r2, r3
 8009022:	920a      	str	r2, [sp, #40]	; 0x28
 8009024:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009026:	1ad3      	subs	r3, r2, r3
 8009028:	930d      	str	r3, [sp, #52]	; 0x34
 800902a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800902c:	2b00      	cmp	r3, #0
 800902e:	d01f      	beq.n	8009070 <_dtoa_r+0x824>
 8009030:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009032:	2b00      	cmp	r3, #0
 8009034:	d054      	beq.n	80090e0 <_dtoa_r+0x894>
 8009036:	2e00      	cmp	r6, #0
 8009038:	dd11      	ble.n	800905e <_dtoa_r+0x812>
 800903a:	0029      	movs	r1, r5
 800903c:	0032      	movs	r2, r6
 800903e:	0038      	movs	r0, r7
 8009040:	f000 ffca 	bl	8009fd8 <__pow5mult>
 8009044:	9a05      	ldr	r2, [sp, #20]
 8009046:	0001      	movs	r1, r0
 8009048:	0005      	movs	r5, r0
 800904a:	0038      	movs	r0, r7
 800904c:	f000 ff14 	bl	8009e78 <__multiply>
 8009050:	9905      	ldr	r1, [sp, #20]
 8009052:	9014      	str	r0, [sp, #80]	; 0x50
 8009054:	0038      	movs	r0, r7
 8009056:	f000 fdfd 	bl	8009c54 <_Bfree>
 800905a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800905c:	9305      	str	r3, [sp, #20]
 800905e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009060:	1b9a      	subs	r2, r3, r6
 8009062:	42b3      	cmp	r3, r6
 8009064:	d004      	beq.n	8009070 <_dtoa_r+0x824>
 8009066:	0038      	movs	r0, r7
 8009068:	9905      	ldr	r1, [sp, #20]
 800906a:	f000 ffb5 	bl	8009fd8 <__pow5mult>
 800906e:	9005      	str	r0, [sp, #20]
 8009070:	2101      	movs	r1, #1
 8009072:	0038      	movs	r0, r7
 8009074:	f000 feea 	bl	8009e4c <__i2b>
 8009078:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800907a:	0006      	movs	r6, r0
 800907c:	2b00      	cmp	r3, #0
 800907e:	dd31      	ble.n	80090e4 <_dtoa_r+0x898>
 8009080:	001a      	movs	r2, r3
 8009082:	0001      	movs	r1, r0
 8009084:	0038      	movs	r0, r7
 8009086:	f000 ffa7 	bl	8009fd8 <__pow5mult>
 800908a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800908c:	0006      	movs	r6, r0
 800908e:	2b01      	cmp	r3, #1
 8009090:	dd2d      	ble.n	80090ee <_dtoa_r+0x8a2>
 8009092:	2300      	movs	r3, #0
 8009094:	930e      	str	r3, [sp, #56]	; 0x38
 8009096:	6933      	ldr	r3, [r6, #16]
 8009098:	3303      	adds	r3, #3
 800909a:	009b      	lsls	r3, r3, #2
 800909c:	18f3      	adds	r3, r6, r3
 800909e:	6858      	ldr	r0, [r3, #4]
 80090a0:	f000 fe8c 	bl	8009dbc <__hi0bits>
 80090a4:	2320      	movs	r3, #32
 80090a6:	1a18      	subs	r0, r3, r0
 80090a8:	e039      	b.n	800911e <_dtoa_r+0x8d2>
 80090aa:	2336      	movs	r3, #54	; 0x36
 80090ac:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80090ae:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80090b0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80090b2:	1a9b      	subs	r3, r3, r2
 80090b4:	e79d      	b.n	8008ff2 <_dtoa_r+0x7a6>
 80090b6:	9b07      	ldr	r3, [sp, #28]
 80090b8:	1e5e      	subs	r6, r3, #1
 80090ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090bc:	42b3      	cmp	r3, r6
 80090be:	db07      	blt.n	80090d0 <_dtoa_r+0x884>
 80090c0:	1b9e      	subs	r6, r3, r6
 80090c2:	9b07      	ldr	r3, [sp, #28]
 80090c4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	da93      	bge.n	8008ff2 <_dtoa_r+0x7a6>
 80090ca:	1ae4      	subs	r4, r4, r3
 80090cc:	2300      	movs	r3, #0
 80090ce:	e790      	b.n	8008ff2 <_dtoa_r+0x7a6>
 80090d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090d2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80090d4:	1af3      	subs	r3, r6, r3
 80090d6:	18d3      	adds	r3, r2, r3
 80090d8:	960e      	str	r6, [sp, #56]	; 0x38
 80090da:	9315      	str	r3, [sp, #84]	; 0x54
 80090dc:	2600      	movs	r6, #0
 80090de:	e7f0      	b.n	80090c2 <_dtoa_r+0x876>
 80090e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80090e2:	e7c0      	b.n	8009066 <_dtoa_r+0x81a>
 80090e4:	2300      	movs	r3, #0
 80090e6:	930e      	str	r3, [sp, #56]	; 0x38
 80090e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	dc13      	bgt.n	8009116 <_dtoa_r+0x8ca>
 80090ee:	2300      	movs	r3, #0
 80090f0:	930e      	str	r3, [sp, #56]	; 0x38
 80090f2:	9b08      	ldr	r3, [sp, #32]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d10e      	bne.n	8009116 <_dtoa_r+0x8ca>
 80090f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090fa:	031b      	lsls	r3, r3, #12
 80090fc:	d10b      	bne.n	8009116 <_dtoa_r+0x8ca>
 80090fe:	4b5d      	ldr	r3, [pc, #372]	; (8009274 <_dtoa_r+0xa28>)
 8009100:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009102:	4213      	tst	r3, r2
 8009104:	d007      	beq.n	8009116 <_dtoa_r+0x8ca>
 8009106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009108:	3301      	adds	r3, #1
 800910a:	930a      	str	r3, [sp, #40]	; 0x28
 800910c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800910e:	3301      	adds	r3, #1
 8009110:	930d      	str	r3, [sp, #52]	; 0x34
 8009112:	2301      	movs	r3, #1
 8009114:	930e      	str	r3, [sp, #56]	; 0x38
 8009116:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009118:	2001      	movs	r0, #1
 800911a:	2b00      	cmp	r3, #0
 800911c:	d1bb      	bne.n	8009096 <_dtoa_r+0x84a>
 800911e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009120:	221f      	movs	r2, #31
 8009122:	1818      	adds	r0, r3, r0
 8009124:	0003      	movs	r3, r0
 8009126:	4013      	ands	r3, r2
 8009128:	4210      	tst	r0, r2
 800912a:	d046      	beq.n	80091ba <_dtoa_r+0x96e>
 800912c:	3201      	adds	r2, #1
 800912e:	1ad2      	subs	r2, r2, r3
 8009130:	2a04      	cmp	r2, #4
 8009132:	dd3f      	ble.n	80091b4 <_dtoa_r+0x968>
 8009134:	221c      	movs	r2, #28
 8009136:	1ad3      	subs	r3, r2, r3
 8009138:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800913a:	18e4      	adds	r4, r4, r3
 800913c:	18d2      	adds	r2, r2, r3
 800913e:	920a      	str	r2, [sp, #40]	; 0x28
 8009140:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009142:	18d3      	adds	r3, r2, r3
 8009144:	930d      	str	r3, [sp, #52]	; 0x34
 8009146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009148:	2b00      	cmp	r3, #0
 800914a:	dd05      	ble.n	8009158 <_dtoa_r+0x90c>
 800914c:	001a      	movs	r2, r3
 800914e:	0038      	movs	r0, r7
 8009150:	9905      	ldr	r1, [sp, #20]
 8009152:	f000 ff9d 	bl	800a090 <__lshift>
 8009156:	9005      	str	r0, [sp, #20]
 8009158:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800915a:	2b00      	cmp	r3, #0
 800915c:	dd05      	ble.n	800916a <_dtoa_r+0x91e>
 800915e:	0031      	movs	r1, r6
 8009160:	001a      	movs	r2, r3
 8009162:	0038      	movs	r0, r7
 8009164:	f000 ff94 	bl	800a090 <__lshift>
 8009168:	0006      	movs	r6, r0
 800916a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800916c:	2b00      	cmp	r3, #0
 800916e:	d026      	beq.n	80091be <_dtoa_r+0x972>
 8009170:	0031      	movs	r1, r6
 8009172:	9805      	ldr	r0, [sp, #20]
 8009174:	f000 fffa 	bl	800a16c <__mcmp>
 8009178:	2800      	cmp	r0, #0
 800917a:	da20      	bge.n	80091be <_dtoa_r+0x972>
 800917c:	9b02      	ldr	r3, [sp, #8]
 800917e:	220a      	movs	r2, #10
 8009180:	3b01      	subs	r3, #1
 8009182:	9302      	str	r3, [sp, #8]
 8009184:	0038      	movs	r0, r7
 8009186:	2300      	movs	r3, #0
 8009188:	9905      	ldr	r1, [sp, #20]
 800918a:	f000 fd87 	bl	8009c9c <__multadd>
 800918e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009190:	9005      	str	r0, [sp, #20]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d100      	bne.n	8009198 <_dtoa_r+0x94c>
 8009196:	e166      	b.n	8009466 <_dtoa_r+0xc1a>
 8009198:	2300      	movs	r3, #0
 800919a:	0029      	movs	r1, r5
 800919c:	220a      	movs	r2, #10
 800919e:	0038      	movs	r0, r7
 80091a0:	f000 fd7c 	bl	8009c9c <__multadd>
 80091a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091a6:	0005      	movs	r5, r0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	dc47      	bgt.n	800923c <_dtoa_r+0x9f0>
 80091ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	dc0d      	bgt.n	80091ce <_dtoa_r+0x982>
 80091b2:	e043      	b.n	800923c <_dtoa_r+0x9f0>
 80091b4:	2a04      	cmp	r2, #4
 80091b6:	d0c6      	beq.n	8009146 <_dtoa_r+0x8fa>
 80091b8:	0013      	movs	r3, r2
 80091ba:	331c      	adds	r3, #28
 80091bc:	e7bc      	b.n	8009138 <_dtoa_r+0x8ec>
 80091be:	9b07      	ldr	r3, [sp, #28]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	dc35      	bgt.n	8009230 <_dtoa_r+0x9e4>
 80091c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	dd32      	ble.n	8009230 <_dtoa_r+0x9e4>
 80091ca:	9b07      	ldr	r3, [sp, #28]
 80091cc:	930c      	str	r3, [sp, #48]	; 0x30
 80091ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d10c      	bne.n	80091ee <_dtoa_r+0x9a2>
 80091d4:	0031      	movs	r1, r6
 80091d6:	2205      	movs	r2, #5
 80091d8:	0038      	movs	r0, r7
 80091da:	f000 fd5f 	bl	8009c9c <__multadd>
 80091de:	0006      	movs	r6, r0
 80091e0:	0001      	movs	r1, r0
 80091e2:	9805      	ldr	r0, [sp, #20]
 80091e4:	f000 ffc2 	bl	800a16c <__mcmp>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	dd00      	ble.n	80091ee <_dtoa_r+0x9a2>
 80091ec:	e5a5      	b.n	8008d3a <_dtoa_r+0x4ee>
 80091ee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091f0:	43db      	mvns	r3, r3
 80091f2:	9302      	str	r3, [sp, #8]
 80091f4:	9b06      	ldr	r3, [sp, #24]
 80091f6:	9308      	str	r3, [sp, #32]
 80091f8:	2400      	movs	r4, #0
 80091fa:	0031      	movs	r1, r6
 80091fc:	0038      	movs	r0, r7
 80091fe:	f000 fd29 	bl	8009c54 <_Bfree>
 8009202:	2d00      	cmp	r5, #0
 8009204:	d100      	bne.n	8009208 <_dtoa_r+0x9bc>
 8009206:	e6b7      	b.n	8008f78 <_dtoa_r+0x72c>
 8009208:	2c00      	cmp	r4, #0
 800920a:	d005      	beq.n	8009218 <_dtoa_r+0x9cc>
 800920c:	42ac      	cmp	r4, r5
 800920e:	d003      	beq.n	8009218 <_dtoa_r+0x9cc>
 8009210:	0021      	movs	r1, r4
 8009212:	0038      	movs	r0, r7
 8009214:	f000 fd1e 	bl	8009c54 <_Bfree>
 8009218:	0029      	movs	r1, r5
 800921a:	0038      	movs	r0, r7
 800921c:	f000 fd1a 	bl	8009c54 <_Bfree>
 8009220:	e6aa      	b.n	8008f78 <_dtoa_r+0x72c>
 8009222:	2600      	movs	r6, #0
 8009224:	0035      	movs	r5, r6
 8009226:	e7e2      	b.n	80091ee <_dtoa_r+0x9a2>
 8009228:	9602      	str	r6, [sp, #8]
 800922a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800922c:	0035      	movs	r5, r6
 800922e:	e584      	b.n	8008d3a <_dtoa_r+0x4ee>
 8009230:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009232:	2b00      	cmp	r3, #0
 8009234:	d100      	bne.n	8009238 <_dtoa_r+0x9ec>
 8009236:	e0ce      	b.n	80093d6 <_dtoa_r+0xb8a>
 8009238:	9b07      	ldr	r3, [sp, #28]
 800923a:	930c      	str	r3, [sp, #48]	; 0x30
 800923c:	2c00      	cmp	r4, #0
 800923e:	dd05      	ble.n	800924c <_dtoa_r+0xa00>
 8009240:	0029      	movs	r1, r5
 8009242:	0022      	movs	r2, r4
 8009244:	0038      	movs	r0, r7
 8009246:	f000 ff23 	bl	800a090 <__lshift>
 800924a:	0005      	movs	r5, r0
 800924c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800924e:	0028      	movs	r0, r5
 8009250:	2b00      	cmp	r3, #0
 8009252:	d022      	beq.n	800929a <_dtoa_r+0xa4e>
 8009254:	0038      	movs	r0, r7
 8009256:	6869      	ldr	r1, [r5, #4]
 8009258:	f000 fcb8 	bl	8009bcc <_Balloc>
 800925c:	1e04      	subs	r4, r0, #0
 800925e:	d10f      	bne.n	8009280 <_dtoa_r+0xa34>
 8009260:	0002      	movs	r2, r0
 8009262:	4b05      	ldr	r3, [pc, #20]	; (8009278 <_dtoa_r+0xa2c>)
 8009264:	4905      	ldr	r1, [pc, #20]	; (800927c <_dtoa_r+0xa30>)
 8009266:	f7ff fb06 	bl	8008876 <_dtoa_r+0x2a>
 800926a:	46c0      	nop			; (mov r8, r8)
 800926c:	40240000 	.word	0x40240000
 8009270:	00000433 	.word	0x00000433
 8009274:	7ff00000 	.word	0x7ff00000
 8009278:	0800b84f 	.word	0x0800b84f
 800927c:	000002ea 	.word	0x000002ea
 8009280:	0029      	movs	r1, r5
 8009282:	692b      	ldr	r3, [r5, #16]
 8009284:	310c      	adds	r1, #12
 8009286:	1c9a      	adds	r2, r3, #2
 8009288:	0092      	lsls	r2, r2, #2
 800928a:	300c      	adds	r0, #12
 800928c:	f7fd fbe0 	bl	8006a50 <memcpy>
 8009290:	2201      	movs	r2, #1
 8009292:	0021      	movs	r1, r4
 8009294:	0038      	movs	r0, r7
 8009296:	f000 fefb 	bl	800a090 <__lshift>
 800929a:	9b06      	ldr	r3, [sp, #24]
 800929c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800929e:	930a      	str	r3, [sp, #40]	; 0x28
 80092a0:	3b01      	subs	r3, #1
 80092a2:	189b      	adds	r3, r3, r2
 80092a4:	2201      	movs	r2, #1
 80092a6:	002c      	movs	r4, r5
 80092a8:	0005      	movs	r5, r0
 80092aa:	9314      	str	r3, [sp, #80]	; 0x50
 80092ac:	9b08      	ldr	r3, [sp, #32]
 80092ae:	4013      	ands	r3, r2
 80092b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80092b2:	0031      	movs	r1, r6
 80092b4:	9805      	ldr	r0, [sp, #20]
 80092b6:	f7ff fa3d 	bl	8008734 <quorem>
 80092ba:	0003      	movs	r3, r0
 80092bc:	0021      	movs	r1, r4
 80092be:	3330      	adds	r3, #48	; 0x30
 80092c0:	900d      	str	r0, [sp, #52]	; 0x34
 80092c2:	9805      	ldr	r0, [sp, #20]
 80092c4:	9307      	str	r3, [sp, #28]
 80092c6:	f000 ff51 	bl	800a16c <__mcmp>
 80092ca:	002a      	movs	r2, r5
 80092cc:	900e      	str	r0, [sp, #56]	; 0x38
 80092ce:	0031      	movs	r1, r6
 80092d0:	0038      	movs	r0, r7
 80092d2:	f000 ff67 	bl	800a1a4 <__mdiff>
 80092d6:	68c3      	ldr	r3, [r0, #12]
 80092d8:	9008      	str	r0, [sp, #32]
 80092da:	9310      	str	r3, [sp, #64]	; 0x40
 80092dc:	2301      	movs	r3, #1
 80092de:	930c      	str	r3, [sp, #48]	; 0x30
 80092e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d104      	bne.n	80092f0 <_dtoa_r+0xaa4>
 80092e6:	0001      	movs	r1, r0
 80092e8:	9805      	ldr	r0, [sp, #20]
 80092ea:	f000 ff3f 	bl	800a16c <__mcmp>
 80092ee:	900c      	str	r0, [sp, #48]	; 0x30
 80092f0:	0038      	movs	r0, r7
 80092f2:	9908      	ldr	r1, [sp, #32]
 80092f4:	f000 fcae 	bl	8009c54 <_Bfree>
 80092f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092fc:	3301      	adds	r3, #1
 80092fe:	9308      	str	r3, [sp, #32]
 8009300:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009302:	4313      	orrs	r3, r2
 8009304:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009306:	4313      	orrs	r3, r2
 8009308:	d10c      	bne.n	8009324 <_dtoa_r+0xad8>
 800930a:	9b07      	ldr	r3, [sp, #28]
 800930c:	2b39      	cmp	r3, #57	; 0x39
 800930e:	d026      	beq.n	800935e <_dtoa_r+0xb12>
 8009310:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009312:	2b00      	cmp	r3, #0
 8009314:	dd02      	ble.n	800931c <_dtoa_r+0xad0>
 8009316:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009318:	3331      	adds	r3, #49	; 0x31
 800931a:	9307      	str	r3, [sp, #28]
 800931c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800931e:	9a07      	ldr	r2, [sp, #28]
 8009320:	701a      	strb	r2, [r3, #0]
 8009322:	e76a      	b.n	80091fa <_dtoa_r+0x9ae>
 8009324:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009326:	2b00      	cmp	r3, #0
 8009328:	db04      	blt.n	8009334 <_dtoa_r+0xae8>
 800932a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800932c:	4313      	orrs	r3, r2
 800932e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009330:	4313      	orrs	r3, r2
 8009332:	d11f      	bne.n	8009374 <_dtoa_r+0xb28>
 8009334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009336:	2b00      	cmp	r3, #0
 8009338:	ddf0      	ble.n	800931c <_dtoa_r+0xad0>
 800933a:	9905      	ldr	r1, [sp, #20]
 800933c:	2201      	movs	r2, #1
 800933e:	0038      	movs	r0, r7
 8009340:	f000 fea6 	bl	800a090 <__lshift>
 8009344:	0031      	movs	r1, r6
 8009346:	9005      	str	r0, [sp, #20]
 8009348:	f000 ff10 	bl	800a16c <__mcmp>
 800934c:	2800      	cmp	r0, #0
 800934e:	dc03      	bgt.n	8009358 <_dtoa_r+0xb0c>
 8009350:	d1e4      	bne.n	800931c <_dtoa_r+0xad0>
 8009352:	9b07      	ldr	r3, [sp, #28]
 8009354:	07db      	lsls	r3, r3, #31
 8009356:	d5e1      	bpl.n	800931c <_dtoa_r+0xad0>
 8009358:	9b07      	ldr	r3, [sp, #28]
 800935a:	2b39      	cmp	r3, #57	; 0x39
 800935c:	d1db      	bne.n	8009316 <_dtoa_r+0xaca>
 800935e:	2339      	movs	r3, #57	; 0x39
 8009360:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009362:	7013      	strb	r3, [r2, #0]
 8009364:	9b08      	ldr	r3, [sp, #32]
 8009366:	9308      	str	r3, [sp, #32]
 8009368:	3b01      	subs	r3, #1
 800936a:	781a      	ldrb	r2, [r3, #0]
 800936c:	2a39      	cmp	r2, #57	; 0x39
 800936e:	d068      	beq.n	8009442 <_dtoa_r+0xbf6>
 8009370:	3201      	adds	r2, #1
 8009372:	e7d5      	b.n	8009320 <_dtoa_r+0xad4>
 8009374:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009376:	2b00      	cmp	r3, #0
 8009378:	dd07      	ble.n	800938a <_dtoa_r+0xb3e>
 800937a:	9b07      	ldr	r3, [sp, #28]
 800937c:	2b39      	cmp	r3, #57	; 0x39
 800937e:	d0ee      	beq.n	800935e <_dtoa_r+0xb12>
 8009380:	9b07      	ldr	r3, [sp, #28]
 8009382:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009384:	3301      	adds	r3, #1
 8009386:	7013      	strb	r3, [r2, #0]
 8009388:	e737      	b.n	80091fa <_dtoa_r+0x9ae>
 800938a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800938c:	9a07      	ldr	r2, [sp, #28]
 800938e:	701a      	strb	r2, [r3, #0]
 8009390:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009392:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009394:	4293      	cmp	r3, r2
 8009396:	d03e      	beq.n	8009416 <_dtoa_r+0xbca>
 8009398:	2300      	movs	r3, #0
 800939a:	220a      	movs	r2, #10
 800939c:	9905      	ldr	r1, [sp, #20]
 800939e:	0038      	movs	r0, r7
 80093a0:	f000 fc7c 	bl	8009c9c <__multadd>
 80093a4:	2300      	movs	r3, #0
 80093a6:	9005      	str	r0, [sp, #20]
 80093a8:	220a      	movs	r2, #10
 80093aa:	0021      	movs	r1, r4
 80093ac:	0038      	movs	r0, r7
 80093ae:	42ac      	cmp	r4, r5
 80093b0:	d106      	bne.n	80093c0 <_dtoa_r+0xb74>
 80093b2:	f000 fc73 	bl	8009c9c <__multadd>
 80093b6:	0004      	movs	r4, r0
 80093b8:	0005      	movs	r5, r0
 80093ba:	9b08      	ldr	r3, [sp, #32]
 80093bc:	930a      	str	r3, [sp, #40]	; 0x28
 80093be:	e778      	b.n	80092b2 <_dtoa_r+0xa66>
 80093c0:	f000 fc6c 	bl	8009c9c <__multadd>
 80093c4:	0029      	movs	r1, r5
 80093c6:	0004      	movs	r4, r0
 80093c8:	2300      	movs	r3, #0
 80093ca:	220a      	movs	r2, #10
 80093cc:	0038      	movs	r0, r7
 80093ce:	f000 fc65 	bl	8009c9c <__multadd>
 80093d2:	0005      	movs	r5, r0
 80093d4:	e7f1      	b.n	80093ba <_dtoa_r+0xb6e>
 80093d6:	9b07      	ldr	r3, [sp, #28]
 80093d8:	930c      	str	r3, [sp, #48]	; 0x30
 80093da:	2400      	movs	r4, #0
 80093dc:	0031      	movs	r1, r6
 80093de:	9805      	ldr	r0, [sp, #20]
 80093e0:	f7ff f9a8 	bl	8008734 <quorem>
 80093e4:	9b06      	ldr	r3, [sp, #24]
 80093e6:	3030      	adds	r0, #48	; 0x30
 80093e8:	5518      	strb	r0, [r3, r4]
 80093ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093ec:	3401      	adds	r4, #1
 80093ee:	9007      	str	r0, [sp, #28]
 80093f0:	42a3      	cmp	r3, r4
 80093f2:	dd07      	ble.n	8009404 <_dtoa_r+0xbb8>
 80093f4:	2300      	movs	r3, #0
 80093f6:	220a      	movs	r2, #10
 80093f8:	0038      	movs	r0, r7
 80093fa:	9905      	ldr	r1, [sp, #20]
 80093fc:	f000 fc4e 	bl	8009c9c <__multadd>
 8009400:	9005      	str	r0, [sp, #20]
 8009402:	e7eb      	b.n	80093dc <_dtoa_r+0xb90>
 8009404:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009406:	2001      	movs	r0, #1
 8009408:	2b00      	cmp	r3, #0
 800940a:	dd00      	ble.n	800940e <_dtoa_r+0xbc2>
 800940c:	0018      	movs	r0, r3
 800940e:	2400      	movs	r4, #0
 8009410:	9b06      	ldr	r3, [sp, #24]
 8009412:	181b      	adds	r3, r3, r0
 8009414:	9308      	str	r3, [sp, #32]
 8009416:	9905      	ldr	r1, [sp, #20]
 8009418:	2201      	movs	r2, #1
 800941a:	0038      	movs	r0, r7
 800941c:	f000 fe38 	bl	800a090 <__lshift>
 8009420:	0031      	movs	r1, r6
 8009422:	9005      	str	r0, [sp, #20]
 8009424:	f000 fea2 	bl	800a16c <__mcmp>
 8009428:	2800      	cmp	r0, #0
 800942a:	dc9b      	bgt.n	8009364 <_dtoa_r+0xb18>
 800942c:	d102      	bne.n	8009434 <_dtoa_r+0xbe8>
 800942e:	9b07      	ldr	r3, [sp, #28]
 8009430:	07db      	lsls	r3, r3, #31
 8009432:	d497      	bmi.n	8009364 <_dtoa_r+0xb18>
 8009434:	9b08      	ldr	r3, [sp, #32]
 8009436:	9308      	str	r3, [sp, #32]
 8009438:	3b01      	subs	r3, #1
 800943a:	781a      	ldrb	r2, [r3, #0]
 800943c:	2a30      	cmp	r2, #48	; 0x30
 800943e:	d0fa      	beq.n	8009436 <_dtoa_r+0xbea>
 8009440:	e6db      	b.n	80091fa <_dtoa_r+0x9ae>
 8009442:	9a06      	ldr	r2, [sp, #24]
 8009444:	429a      	cmp	r2, r3
 8009446:	d18e      	bne.n	8009366 <_dtoa_r+0xb1a>
 8009448:	9b02      	ldr	r3, [sp, #8]
 800944a:	3301      	adds	r3, #1
 800944c:	9302      	str	r3, [sp, #8]
 800944e:	2331      	movs	r3, #49	; 0x31
 8009450:	e799      	b.n	8009386 <_dtoa_r+0xb3a>
 8009452:	4b09      	ldr	r3, [pc, #36]	; (8009478 <_dtoa_r+0xc2c>)
 8009454:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009456:	9306      	str	r3, [sp, #24]
 8009458:	4b08      	ldr	r3, [pc, #32]	; (800947c <_dtoa_r+0xc30>)
 800945a:	2a00      	cmp	r2, #0
 800945c:	d001      	beq.n	8009462 <_dtoa_r+0xc16>
 800945e:	f7ff fa3f 	bl	80088e0 <_dtoa_r+0x94>
 8009462:	f7ff fa3f 	bl	80088e4 <_dtoa_r+0x98>
 8009466:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009468:	2b00      	cmp	r3, #0
 800946a:	dcb6      	bgt.n	80093da <_dtoa_r+0xb8e>
 800946c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800946e:	2b02      	cmp	r3, #2
 8009470:	dd00      	ble.n	8009474 <_dtoa_r+0xc28>
 8009472:	e6ac      	b.n	80091ce <_dtoa_r+0x982>
 8009474:	e7b1      	b.n	80093da <_dtoa_r+0xb8e>
 8009476:	46c0      	nop			; (mov r8, r8)
 8009478:	0800b7d0 	.word	0x0800b7d0
 800947c:	0800b7d8 	.word	0x0800b7d8

08009480 <rshift>:
 8009480:	0002      	movs	r2, r0
 8009482:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009484:	6904      	ldr	r4, [r0, #16]
 8009486:	3214      	adds	r2, #20
 8009488:	0013      	movs	r3, r2
 800948a:	b085      	sub	sp, #20
 800948c:	114f      	asrs	r7, r1, #5
 800948e:	42bc      	cmp	r4, r7
 8009490:	dd31      	ble.n	80094f6 <rshift+0x76>
 8009492:	00bb      	lsls	r3, r7, #2
 8009494:	18d3      	adds	r3, r2, r3
 8009496:	261f      	movs	r6, #31
 8009498:	9301      	str	r3, [sp, #4]
 800949a:	000b      	movs	r3, r1
 800949c:	00a5      	lsls	r5, r4, #2
 800949e:	4033      	ands	r3, r6
 80094a0:	1955      	adds	r5, r2, r5
 80094a2:	9302      	str	r3, [sp, #8]
 80094a4:	4231      	tst	r1, r6
 80094a6:	d10c      	bne.n	80094c2 <rshift+0x42>
 80094a8:	0016      	movs	r6, r2
 80094aa:	9901      	ldr	r1, [sp, #4]
 80094ac:	428d      	cmp	r5, r1
 80094ae:	d838      	bhi.n	8009522 <rshift+0xa2>
 80094b0:	9901      	ldr	r1, [sp, #4]
 80094b2:	2300      	movs	r3, #0
 80094b4:	3903      	subs	r1, #3
 80094b6:	428d      	cmp	r5, r1
 80094b8:	d301      	bcc.n	80094be <rshift+0x3e>
 80094ba:	1be3      	subs	r3, r4, r7
 80094bc:	009b      	lsls	r3, r3, #2
 80094be:	18d3      	adds	r3, r2, r3
 80094c0:	e019      	b.n	80094f6 <rshift+0x76>
 80094c2:	2120      	movs	r1, #32
 80094c4:	9b02      	ldr	r3, [sp, #8]
 80094c6:	9e01      	ldr	r6, [sp, #4]
 80094c8:	1acb      	subs	r3, r1, r3
 80094ca:	9303      	str	r3, [sp, #12]
 80094cc:	ce02      	ldmia	r6!, {r1}
 80094ce:	9b02      	ldr	r3, [sp, #8]
 80094d0:	4694      	mov	ip, r2
 80094d2:	40d9      	lsrs	r1, r3
 80094d4:	9100      	str	r1, [sp, #0]
 80094d6:	42b5      	cmp	r5, r6
 80094d8:	d816      	bhi.n	8009508 <rshift+0x88>
 80094da:	9e01      	ldr	r6, [sp, #4]
 80094dc:	2300      	movs	r3, #0
 80094de:	3601      	adds	r6, #1
 80094e0:	42b5      	cmp	r5, r6
 80094e2:	d302      	bcc.n	80094ea <rshift+0x6a>
 80094e4:	1be3      	subs	r3, r4, r7
 80094e6:	009b      	lsls	r3, r3, #2
 80094e8:	3b04      	subs	r3, #4
 80094ea:	9900      	ldr	r1, [sp, #0]
 80094ec:	18d3      	adds	r3, r2, r3
 80094ee:	6019      	str	r1, [r3, #0]
 80094f0:	2900      	cmp	r1, #0
 80094f2:	d000      	beq.n	80094f6 <rshift+0x76>
 80094f4:	3304      	adds	r3, #4
 80094f6:	1a99      	subs	r1, r3, r2
 80094f8:	1089      	asrs	r1, r1, #2
 80094fa:	6101      	str	r1, [r0, #16]
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d101      	bne.n	8009504 <rshift+0x84>
 8009500:	2300      	movs	r3, #0
 8009502:	6143      	str	r3, [r0, #20]
 8009504:	b005      	add	sp, #20
 8009506:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009508:	6833      	ldr	r3, [r6, #0]
 800950a:	9903      	ldr	r1, [sp, #12]
 800950c:	408b      	lsls	r3, r1
 800950e:	9900      	ldr	r1, [sp, #0]
 8009510:	4319      	orrs	r1, r3
 8009512:	4663      	mov	r3, ip
 8009514:	c302      	stmia	r3!, {r1}
 8009516:	469c      	mov	ip, r3
 8009518:	ce02      	ldmia	r6!, {r1}
 800951a:	9b02      	ldr	r3, [sp, #8]
 800951c:	40d9      	lsrs	r1, r3
 800951e:	9100      	str	r1, [sp, #0]
 8009520:	e7d9      	b.n	80094d6 <rshift+0x56>
 8009522:	c908      	ldmia	r1!, {r3}
 8009524:	c608      	stmia	r6!, {r3}
 8009526:	e7c1      	b.n	80094ac <rshift+0x2c>

08009528 <__hexdig_fun>:
 8009528:	0002      	movs	r2, r0
 800952a:	3a30      	subs	r2, #48	; 0x30
 800952c:	0003      	movs	r3, r0
 800952e:	2a09      	cmp	r2, #9
 8009530:	d802      	bhi.n	8009538 <__hexdig_fun+0x10>
 8009532:	3b20      	subs	r3, #32
 8009534:	b2d8      	uxtb	r0, r3
 8009536:	4770      	bx	lr
 8009538:	0002      	movs	r2, r0
 800953a:	3a61      	subs	r2, #97	; 0x61
 800953c:	2a05      	cmp	r2, #5
 800953e:	d801      	bhi.n	8009544 <__hexdig_fun+0x1c>
 8009540:	3b47      	subs	r3, #71	; 0x47
 8009542:	e7f7      	b.n	8009534 <__hexdig_fun+0xc>
 8009544:	001a      	movs	r2, r3
 8009546:	3a41      	subs	r2, #65	; 0x41
 8009548:	2000      	movs	r0, #0
 800954a:	2a05      	cmp	r2, #5
 800954c:	d8f3      	bhi.n	8009536 <__hexdig_fun+0xe>
 800954e:	3b27      	subs	r3, #39	; 0x27
 8009550:	e7f0      	b.n	8009534 <__hexdig_fun+0xc>
	...

08009554 <__gethex>:
 8009554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009556:	b08d      	sub	sp, #52	; 0x34
 8009558:	930a      	str	r3, [sp, #40]	; 0x28
 800955a:	4bbf      	ldr	r3, [pc, #764]	; (8009858 <__gethex+0x304>)
 800955c:	9005      	str	r0, [sp, #20]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	9109      	str	r1, [sp, #36]	; 0x24
 8009562:	0018      	movs	r0, r3
 8009564:	9202      	str	r2, [sp, #8]
 8009566:	9307      	str	r3, [sp, #28]
 8009568:	f7f6 fdcc 	bl	8000104 <strlen>
 800956c:	2202      	movs	r2, #2
 800956e:	9b07      	ldr	r3, [sp, #28]
 8009570:	4252      	negs	r2, r2
 8009572:	181b      	adds	r3, r3, r0
 8009574:	3b01      	subs	r3, #1
 8009576:	781b      	ldrb	r3, [r3, #0]
 8009578:	9003      	str	r0, [sp, #12]
 800957a:	930b      	str	r3, [sp, #44]	; 0x2c
 800957c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800957e:	6819      	ldr	r1, [r3, #0]
 8009580:	1c8b      	adds	r3, r1, #2
 8009582:	1a52      	subs	r2, r2, r1
 8009584:	18d1      	adds	r1, r2, r3
 8009586:	9301      	str	r3, [sp, #4]
 8009588:	9108      	str	r1, [sp, #32]
 800958a:	9901      	ldr	r1, [sp, #4]
 800958c:	3301      	adds	r3, #1
 800958e:	7808      	ldrb	r0, [r1, #0]
 8009590:	2830      	cmp	r0, #48	; 0x30
 8009592:	d0f7      	beq.n	8009584 <__gethex+0x30>
 8009594:	f7ff ffc8 	bl	8009528 <__hexdig_fun>
 8009598:	2300      	movs	r3, #0
 800959a:	001c      	movs	r4, r3
 800959c:	9304      	str	r3, [sp, #16]
 800959e:	4298      	cmp	r0, r3
 80095a0:	d11f      	bne.n	80095e2 <__gethex+0x8e>
 80095a2:	9a03      	ldr	r2, [sp, #12]
 80095a4:	9907      	ldr	r1, [sp, #28]
 80095a6:	9801      	ldr	r0, [sp, #4]
 80095a8:	f001 f96e 	bl	800a888 <strncmp>
 80095ac:	0007      	movs	r7, r0
 80095ae:	42a0      	cmp	r0, r4
 80095b0:	d000      	beq.n	80095b4 <__gethex+0x60>
 80095b2:	e06b      	b.n	800968c <__gethex+0x138>
 80095b4:	9b01      	ldr	r3, [sp, #4]
 80095b6:	9a03      	ldr	r2, [sp, #12]
 80095b8:	5c98      	ldrb	r0, [r3, r2]
 80095ba:	189d      	adds	r5, r3, r2
 80095bc:	f7ff ffb4 	bl	8009528 <__hexdig_fun>
 80095c0:	2301      	movs	r3, #1
 80095c2:	9304      	str	r3, [sp, #16]
 80095c4:	42a0      	cmp	r0, r4
 80095c6:	d030      	beq.n	800962a <__gethex+0xd6>
 80095c8:	9501      	str	r5, [sp, #4]
 80095ca:	9b01      	ldr	r3, [sp, #4]
 80095cc:	7818      	ldrb	r0, [r3, #0]
 80095ce:	2830      	cmp	r0, #48	; 0x30
 80095d0:	d009      	beq.n	80095e6 <__gethex+0x92>
 80095d2:	f7ff ffa9 	bl	8009528 <__hexdig_fun>
 80095d6:	4242      	negs	r2, r0
 80095d8:	4142      	adcs	r2, r0
 80095da:	2301      	movs	r3, #1
 80095dc:	002c      	movs	r4, r5
 80095de:	9204      	str	r2, [sp, #16]
 80095e0:	9308      	str	r3, [sp, #32]
 80095e2:	9d01      	ldr	r5, [sp, #4]
 80095e4:	e004      	b.n	80095f0 <__gethex+0x9c>
 80095e6:	9b01      	ldr	r3, [sp, #4]
 80095e8:	3301      	adds	r3, #1
 80095ea:	9301      	str	r3, [sp, #4]
 80095ec:	e7ed      	b.n	80095ca <__gethex+0x76>
 80095ee:	3501      	adds	r5, #1
 80095f0:	7828      	ldrb	r0, [r5, #0]
 80095f2:	f7ff ff99 	bl	8009528 <__hexdig_fun>
 80095f6:	1e07      	subs	r7, r0, #0
 80095f8:	d1f9      	bne.n	80095ee <__gethex+0x9a>
 80095fa:	0028      	movs	r0, r5
 80095fc:	9a03      	ldr	r2, [sp, #12]
 80095fe:	9907      	ldr	r1, [sp, #28]
 8009600:	f001 f942 	bl	800a888 <strncmp>
 8009604:	2800      	cmp	r0, #0
 8009606:	d10e      	bne.n	8009626 <__gethex+0xd2>
 8009608:	2c00      	cmp	r4, #0
 800960a:	d107      	bne.n	800961c <__gethex+0xc8>
 800960c:	9b03      	ldr	r3, [sp, #12]
 800960e:	18ed      	adds	r5, r5, r3
 8009610:	002c      	movs	r4, r5
 8009612:	7828      	ldrb	r0, [r5, #0]
 8009614:	f7ff ff88 	bl	8009528 <__hexdig_fun>
 8009618:	2800      	cmp	r0, #0
 800961a:	d102      	bne.n	8009622 <__gethex+0xce>
 800961c:	1b64      	subs	r4, r4, r5
 800961e:	00a7      	lsls	r7, r4, #2
 8009620:	e003      	b.n	800962a <__gethex+0xd6>
 8009622:	3501      	adds	r5, #1
 8009624:	e7f5      	b.n	8009612 <__gethex+0xbe>
 8009626:	2c00      	cmp	r4, #0
 8009628:	d1f8      	bne.n	800961c <__gethex+0xc8>
 800962a:	2220      	movs	r2, #32
 800962c:	782b      	ldrb	r3, [r5, #0]
 800962e:	002e      	movs	r6, r5
 8009630:	4393      	bics	r3, r2
 8009632:	2b50      	cmp	r3, #80	; 0x50
 8009634:	d11d      	bne.n	8009672 <__gethex+0x11e>
 8009636:	786b      	ldrb	r3, [r5, #1]
 8009638:	2b2b      	cmp	r3, #43	; 0x2b
 800963a:	d02c      	beq.n	8009696 <__gethex+0x142>
 800963c:	2b2d      	cmp	r3, #45	; 0x2d
 800963e:	d02e      	beq.n	800969e <__gethex+0x14a>
 8009640:	2300      	movs	r3, #0
 8009642:	1c6e      	adds	r6, r5, #1
 8009644:	9306      	str	r3, [sp, #24]
 8009646:	7830      	ldrb	r0, [r6, #0]
 8009648:	f7ff ff6e 	bl	8009528 <__hexdig_fun>
 800964c:	1e43      	subs	r3, r0, #1
 800964e:	b2db      	uxtb	r3, r3
 8009650:	2b18      	cmp	r3, #24
 8009652:	d82b      	bhi.n	80096ac <__gethex+0x158>
 8009654:	3810      	subs	r0, #16
 8009656:	0004      	movs	r4, r0
 8009658:	7870      	ldrb	r0, [r6, #1]
 800965a:	f7ff ff65 	bl	8009528 <__hexdig_fun>
 800965e:	1e43      	subs	r3, r0, #1
 8009660:	b2db      	uxtb	r3, r3
 8009662:	3601      	adds	r6, #1
 8009664:	2b18      	cmp	r3, #24
 8009666:	d91c      	bls.n	80096a2 <__gethex+0x14e>
 8009668:	9b06      	ldr	r3, [sp, #24]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d000      	beq.n	8009670 <__gethex+0x11c>
 800966e:	4264      	negs	r4, r4
 8009670:	193f      	adds	r7, r7, r4
 8009672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009674:	601e      	str	r6, [r3, #0]
 8009676:	9b04      	ldr	r3, [sp, #16]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d019      	beq.n	80096b0 <__gethex+0x15c>
 800967c:	2600      	movs	r6, #0
 800967e:	9b08      	ldr	r3, [sp, #32]
 8009680:	42b3      	cmp	r3, r6
 8009682:	d100      	bne.n	8009686 <__gethex+0x132>
 8009684:	3606      	adds	r6, #6
 8009686:	0030      	movs	r0, r6
 8009688:	b00d      	add	sp, #52	; 0x34
 800968a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800968c:	2301      	movs	r3, #1
 800968e:	2700      	movs	r7, #0
 8009690:	9d01      	ldr	r5, [sp, #4]
 8009692:	9304      	str	r3, [sp, #16]
 8009694:	e7c9      	b.n	800962a <__gethex+0xd6>
 8009696:	2300      	movs	r3, #0
 8009698:	9306      	str	r3, [sp, #24]
 800969a:	1cae      	adds	r6, r5, #2
 800969c:	e7d3      	b.n	8009646 <__gethex+0xf2>
 800969e:	2301      	movs	r3, #1
 80096a0:	e7fa      	b.n	8009698 <__gethex+0x144>
 80096a2:	230a      	movs	r3, #10
 80096a4:	435c      	muls	r4, r3
 80096a6:	1824      	adds	r4, r4, r0
 80096a8:	3c10      	subs	r4, #16
 80096aa:	e7d5      	b.n	8009658 <__gethex+0x104>
 80096ac:	002e      	movs	r6, r5
 80096ae:	e7e0      	b.n	8009672 <__gethex+0x11e>
 80096b0:	9b01      	ldr	r3, [sp, #4]
 80096b2:	9904      	ldr	r1, [sp, #16]
 80096b4:	1aeb      	subs	r3, r5, r3
 80096b6:	3b01      	subs	r3, #1
 80096b8:	2b07      	cmp	r3, #7
 80096ba:	dc0a      	bgt.n	80096d2 <__gethex+0x17e>
 80096bc:	9805      	ldr	r0, [sp, #20]
 80096be:	f000 fa85 	bl	8009bcc <_Balloc>
 80096c2:	1e04      	subs	r4, r0, #0
 80096c4:	d108      	bne.n	80096d8 <__gethex+0x184>
 80096c6:	0002      	movs	r2, r0
 80096c8:	21de      	movs	r1, #222	; 0xde
 80096ca:	4b64      	ldr	r3, [pc, #400]	; (800985c <__gethex+0x308>)
 80096cc:	4864      	ldr	r0, [pc, #400]	; (8009860 <__gethex+0x30c>)
 80096ce:	f001 f8fb 	bl	800a8c8 <__assert_func>
 80096d2:	3101      	adds	r1, #1
 80096d4:	105b      	asrs	r3, r3, #1
 80096d6:	e7ef      	b.n	80096b8 <__gethex+0x164>
 80096d8:	0003      	movs	r3, r0
 80096da:	3314      	adds	r3, #20
 80096dc:	9304      	str	r3, [sp, #16]
 80096de:	9309      	str	r3, [sp, #36]	; 0x24
 80096e0:	2300      	movs	r3, #0
 80096e2:	001e      	movs	r6, r3
 80096e4:	9306      	str	r3, [sp, #24]
 80096e6:	9b01      	ldr	r3, [sp, #4]
 80096e8:	42ab      	cmp	r3, r5
 80096ea:	d340      	bcc.n	800976e <__gethex+0x21a>
 80096ec:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80096ee:	9b04      	ldr	r3, [sp, #16]
 80096f0:	c540      	stmia	r5!, {r6}
 80096f2:	1aed      	subs	r5, r5, r3
 80096f4:	10ad      	asrs	r5, r5, #2
 80096f6:	0030      	movs	r0, r6
 80096f8:	6125      	str	r5, [r4, #16]
 80096fa:	f000 fb5f 	bl	8009dbc <__hi0bits>
 80096fe:	9b02      	ldr	r3, [sp, #8]
 8009700:	016d      	lsls	r5, r5, #5
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	1a2e      	subs	r6, r5, r0
 8009706:	9301      	str	r3, [sp, #4]
 8009708:	429e      	cmp	r6, r3
 800970a:	dd5a      	ble.n	80097c2 <__gethex+0x26e>
 800970c:	1af6      	subs	r6, r6, r3
 800970e:	0031      	movs	r1, r6
 8009710:	0020      	movs	r0, r4
 8009712:	f000 ff01 	bl	800a518 <__any_on>
 8009716:	1e05      	subs	r5, r0, #0
 8009718:	d016      	beq.n	8009748 <__gethex+0x1f4>
 800971a:	2501      	movs	r5, #1
 800971c:	211f      	movs	r1, #31
 800971e:	0028      	movs	r0, r5
 8009720:	1e73      	subs	r3, r6, #1
 8009722:	4019      	ands	r1, r3
 8009724:	4088      	lsls	r0, r1
 8009726:	0001      	movs	r1, r0
 8009728:	115a      	asrs	r2, r3, #5
 800972a:	9804      	ldr	r0, [sp, #16]
 800972c:	0092      	lsls	r2, r2, #2
 800972e:	5812      	ldr	r2, [r2, r0]
 8009730:	420a      	tst	r2, r1
 8009732:	d009      	beq.n	8009748 <__gethex+0x1f4>
 8009734:	42ab      	cmp	r3, r5
 8009736:	dd06      	ble.n	8009746 <__gethex+0x1f2>
 8009738:	0020      	movs	r0, r4
 800973a:	1eb1      	subs	r1, r6, #2
 800973c:	f000 feec 	bl	800a518 <__any_on>
 8009740:	3502      	adds	r5, #2
 8009742:	2800      	cmp	r0, #0
 8009744:	d100      	bne.n	8009748 <__gethex+0x1f4>
 8009746:	2502      	movs	r5, #2
 8009748:	0031      	movs	r1, r6
 800974a:	0020      	movs	r0, r4
 800974c:	f7ff fe98 	bl	8009480 <rshift>
 8009750:	19bf      	adds	r7, r7, r6
 8009752:	9b02      	ldr	r3, [sp, #8]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	9303      	str	r3, [sp, #12]
 8009758:	42bb      	cmp	r3, r7
 800975a:	da42      	bge.n	80097e2 <__gethex+0x28e>
 800975c:	0021      	movs	r1, r4
 800975e:	9805      	ldr	r0, [sp, #20]
 8009760:	f000 fa78 	bl	8009c54 <_Bfree>
 8009764:	2300      	movs	r3, #0
 8009766:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009768:	26a3      	movs	r6, #163	; 0xa3
 800976a:	6013      	str	r3, [r2, #0]
 800976c:	e78b      	b.n	8009686 <__gethex+0x132>
 800976e:	1e6b      	subs	r3, r5, #1
 8009770:	9308      	str	r3, [sp, #32]
 8009772:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009774:	781b      	ldrb	r3, [r3, #0]
 8009776:	4293      	cmp	r3, r2
 8009778:	d014      	beq.n	80097a4 <__gethex+0x250>
 800977a:	9b06      	ldr	r3, [sp, #24]
 800977c:	2b20      	cmp	r3, #32
 800977e:	d104      	bne.n	800978a <__gethex+0x236>
 8009780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009782:	c340      	stmia	r3!, {r6}
 8009784:	2600      	movs	r6, #0
 8009786:	9309      	str	r3, [sp, #36]	; 0x24
 8009788:	9606      	str	r6, [sp, #24]
 800978a:	9b08      	ldr	r3, [sp, #32]
 800978c:	7818      	ldrb	r0, [r3, #0]
 800978e:	f7ff fecb 	bl	8009528 <__hexdig_fun>
 8009792:	230f      	movs	r3, #15
 8009794:	4018      	ands	r0, r3
 8009796:	9b06      	ldr	r3, [sp, #24]
 8009798:	9d08      	ldr	r5, [sp, #32]
 800979a:	4098      	lsls	r0, r3
 800979c:	3304      	adds	r3, #4
 800979e:	4306      	orrs	r6, r0
 80097a0:	9306      	str	r3, [sp, #24]
 80097a2:	e7a0      	b.n	80096e6 <__gethex+0x192>
 80097a4:	2301      	movs	r3, #1
 80097a6:	9a03      	ldr	r2, [sp, #12]
 80097a8:	1a9d      	subs	r5, r3, r2
 80097aa:	9b08      	ldr	r3, [sp, #32]
 80097ac:	195d      	adds	r5, r3, r5
 80097ae:	9b01      	ldr	r3, [sp, #4]
 80097b0:	429d      	cmp	r5, r3
 80097b2:	d3e2      	bcc.n	800977a <__gethex+0x226>
 80097b4:	0028      	movs	r0, r5
 80097b6:	9907      	ldr	r1, [sp, #28]
 80097b8:	f001 f866 	bl	800a888 <strncmp>
 80097bc:	2800      	cmp	r0, #0
 80097be:	d1dc      	bne.n	800977a <__gethex+0x226>
 80097c0:	e791      	b.n	80096e6 <__gethex+0x192>
 80097c2:	9b01      	ldr	r3, [sp, #4]
 80097c4:	2500      	movs	r5, #0
 80097c6:	429e      	cmp	r6, r3
 80097c8:	dac3      	bge.n	8009752 <__gethex+0x1fe>
 80097ca:	1b9e      	subs	r6, r3, r6
 80097cc:	0021      	movs	r1, r4
 80097ce:	0032      	movs	r2, r6
 80097d0:	9805      	ldr	r0, [sp, #20]
 80097d2:	f000 fc5d 	bl	800a090 <__lshift>
 80097d6:	0003      	movs	r3, r0
 80097d8:	3314      	adds	r3, #20
 80097da:	0004      	movs	r4, r0
 80097dc:	1bbf      	subs	r7, r7, r6
 80097de:	9304      	str	r3, [sp, #16]
 80097e0:	e7b7      	b.n	8009752 <__gethex+0x1fe>
 80097e2:	9b02      	ldr	r3, [sp, #8]
 80097e4:	685e      	ldr	r6, [r3, #4]
 80097e6:	42be      	cmp	r6, r7
 80097e8:	dd71      	ble.n	80098ce <__gethex+0x37a>
 80097ea:	9b01      	ldr	r3, [sp, #4]
 80097ec:	1bf6      	subs	r6, r6, r7
 80097ee:	42b3      	cmp	r3, r6
 80097f0:	dc38      	bgt.n	8009864 <__gethex+0x310>
 80097f2:	9b02      	ldr	r3, [sp, #8]
 80097f4:	68db      	ldr	r3, [r3, #12]
 80097f6:	2b02      	cmp	r3, #2
 80097f8:	d026      	beq.n	8009848 <__gethex+0x2f4>
 80097fa:	2b03      	cmp	r3, #3
 80097fc:	d028      	beq.n	8009850 <__gethex+0x2fc>
 80097fe:	2b01      	cmp	r3, #1
 8009800:	d119      	bne.n	8009836 <__gethex+0x2e2>
 8009802:	9b01      	ldr	r3, [sp, #4]
 8009804:	42b3      	cmp	r3, r6
 8009806:	d116      	bne.n	8009836 <__gethex+0x2e2>
 8009808:	2b01      	cmp	r3, #1
 800980a:	d10d      	bne.n	8009828 <__gethex+0x2d4>
 800980c:	9b02      	ldr	r3, [sp, #8]
 800980e:	2662      	movs	r6, #98	; 0x62
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	9301      	str	r3, [sp, #4]
 8009814:	9a01      	ldr	r2, [sp, #4]
 8009816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009818:	601a      	str	r2, [r3, #0]
 800981a:	2301      	movs	r3, #1
 800981c:	9a04      	ldr	r2, [sp, #16]
 800981e:	6123      	str	r3, [r4, #16]
 8009820:	6013      	str	r3, [r2, #0]
 8009822:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009824:	601c      	str	r4, [r3, #0]
 8009826:	e72e      	b.n	8009686 <__gethex+0x132>
 8009828:	9901      	ldr	r1, [sp, #4]
 800982a:	0020      	movs	r0, r4
 800982c:	3901      	subs	r1, #1
 800982e:	f000 fe73 	bl	800a518 <__any_on>
 8009832:	2800      	cmp	r0, #0
 8009834:	d1ea      	bne.n	800980c <__gethex+0x2b8>
 8009836:	0021      	movs	r1, r4
 8009838:	9805      	ldr	r0, [sp, #20]
 800983a:	f000 fa0b 	bl	8009c54 <_Bfree>
 800983e:	2300      	movs	r3, #0
 8009840:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009842:	2650      	movs	r6, #80	; 0x50
 8009844:	6013      	str	r3, [r2, #0]
 8009846:	e71e      	b.n	8009686 <__gethex+0x132>
 8009848:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1f3      	bne.n	8009836 <__gethex+0x2e2>
 800984e:	e7dd      	b.n	800980c <__gethex+0x2b8>
 8009850:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009852:	2b00      	cmp	r3, #0
 8009854:	d1da      	bne.n	800980c <__gethex+0x2b8>
 8009856:	e7ee      	b.n	8009836 <__gethex+0x2e2>
 8009858:	0800b8c8 	.word	0x0800b8c8
 800985c:	0800b84f 	.word	0x0800b84f
 8009860:	0800b860 	.word	0x0800b860
 8009864:	1e77      	subs	r7, r6, #1
 8009866:	2d00      	cmp	r5, #0
 8009868:	d12f      	bne.n	80098ca <__gethex+0x376>
 800986a:	2f00      	cmp	r7, #0
 800986c:	d004      	beq.n	8009878 <__gethex+0x324>
 800986e:	0039      	movs	r1, r7
 8009870:	0020      	movs	r0, r4
 8009872:	f000 fe51 	bl	800a518 <__any_on>
 8009876:	0005      	movs	r5, r0
 8009878:	231f      	movs	r3, #31
 800987a:	117a      	asrs	r2, r7, #5
 800987c:	401f      	ands	r7, r3
 800987e:	3b1e      	subs	r3, #30
 8009880:	40bb      	lsls	r3, r7
 8009882:	9904      	ldr	r1, [sp, #16]
 8009884:	0092      	lsls	r2, r2, #2
 8009886:	5852      	ldr	r2, [r2, r1]
 8009888:	421a      	tst	r2, r3
 800988a:	d001      	beq.n	8009890 <__gethex+0x33c>
 800988c:	2302      	movs	r3, #2
 800988e:	431d      	orrs	r5, r3
 8009890:	9b01      	ldr	r3, [sp, #4]
 8009892:	0031      	movs	r1, r6
 8009894:	1b9b      	subs	r3, r3, r6
 8009896:	2602      	movs	r6, #2
 8009898:	0020      	movs	r0, r4
 800989a:	9301      	str	r3, [sp, #4]
 800989c:	f7ff fdf0 	bl	8009480 <rshift>
 80098a0:	9b02      	ldr	r3, [sp, #8]
 80098a2:	685f      	ldr	r7, [r3, #4]
 80098a4:	2d00      	cmp	r5, #0
 80098a6:	d041      	beq.n	800992c <__gethex+0x3d8>
 80098a8:	9b02      	ldr	r3, [sp, #8]
 80098aa:	68db      	ldr	r3, [r3, #12]
 80098ac:	2b02      	cmp	r3, #2
 80098ae:	d010      	beq.n	80098d2 <__gethex+0x37e>
 80098b0:	2b03      	cmp	r3, #3
 80098b2:	d012      	beq.n	80098da <__gethex+0x386>
 80098b4:	2b01      	cmp	r3, #1
 80098b6:	d106      	bne.n	80098c6 <__gethex+0x372>
 80098b8:	07aa      	lsls	r2, r5, #30
 80098ba:	d504      	bpl.n	80098c6 <__gethex+0x372>
 80098bc:	9a04      	ldr	r2, [sp, #16]
 80098be:	6810      	ldr	r0, [r2, #0]
 80098c0:	4305      	orrs	r5, r0
 80098c2:	421d      	tst	r5, r3
 80098c4:	d10c      	bne.n	80098e0 <__gethex+0x38c>
 80098c6:	2310      	movs	r3, #16
 80098c8:	e02f      	b.n	800992a <__gethex+0x3d6>
 80098ca:	2501      	movs	r5, #1
 80098cc:	e7d4      	b.n	8009878 <__gethex+0x324>
 80098ce:	2601      	movs	r6, #1
 80098d0:	e7e8      	b.n	80098a4 <__gethex+0x350>
 80098d2:	2301      	movs	r3, #1
 80098d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80098d6:	1a9b      	subs	r3, r3, r2
 80098d8:	9313      	str	r3, [sp, #76]	; 0x4c
 80098da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d0f2      	beq.n	80098c6 <__gethex+0x372>
 80098e0:	6923      	ldr	r3, [r4, #16]
 80098e2:	2000      	movs	r0, #0
 80098e4:	9303      	str	r3, [sp, #12]
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	9304      	str	r3, [sp, #16]
 80098ea:	0023      	movs	r3, r4
 80098ec:	9a04      	ldr	r2, [sp, #16]
 80098ee:	3314      	adds	r3, #20
 80098f0:	1899      	adds	r1, r3, r2
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	1c55      	adds	r5, r2, #1
 80098f6:	d01e      	beq.n	8009936 <__gethex+0x3e2>
 80098f8:	3201      	adds	r2, #1
 80098fa:	601a      	str	r2, [r3, #0]
 80098fc:	0023      	movs	r3, r4
 80098fe:	3314      	adds	r3, #20
 8009900:	2e02      	cmp	r6, #2
 8009902:	d140      	bne.n	8009986 <__gethex+0x432>
 8009904:	9a02      	ldr	r2, [sp, #8]
 8009906:	9901      	ldr	r1, [sp, #4]
 8009908:	6812      	ldr	r2, [r2, #0]
 800990a:	3a01      	subs	r2, #1
 800990c:	428a      	cmp	r2, r1
 800990e:	d10b      	bne.n	8009928 <__gethex+0x3d4>
 8009910:	114a      	asrs	r2, r1, #5
 8009912:	211f      	movs	r1, #31
 8009914:	9801      	ldr	r0, [sp, #4]
 8009916:	0092      	lsls	r2, r2, #2
 8009918:	4001      	ands	r1, r0
 800991a:	2001      	movs	r0, #1
 800991c:	0005      	movs	r5, r0
 800991e:	408d      	lsls	r5, r1
 8009920:	58d3      	ldr	r3, [r2, r3]
 8009922:	422b      	tst	r3, r5
 8009924:	d000      	beq.n	8009928 <__gethex+0x3d4>
 8009926:	2601      	movs	r6, #1
 8009928:	2320      	movs	r3, #32
 800992a:	431e      	orrs	r6, r3
 800992c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800992e:	601c      	str	r4, [r3, #0]
 8009930:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009932:	601f      	str	r7, [r3, #0]
 8009934:	e6a7      	b.n	8009686 <__gethex+0x132>
 8009936:	c301      	stmia	r3!, {r0}
 8009938:	4299      	cmp	r1, r3
 800993a:	d8da      	bhi.n	80098f2 <__gethex+0x39e>
 800993c:	9b03      	ldr	r3, [sp, #12]
 800993e:	68a2      	ldr	r2, [r4, #8]
 8009940:	4293      	cmp	r3, r2
 8009942:	db17      	blt.n	8009974 <__gethex+0x420>
 8009944:	6863      	ldr	r3, [r4, #4]
 8009946:	9805      	ldr	r0, [sp, #20]
 8009948:	1c59      	adds	r1, r3, #1
 800994a:	f000 f93f 	bl	8009bcc <_Balloc>
 800994e:	1e05      	subs	r5, r0, #0
 8009950:	d103      	bne.n	800995a <__gethex+0x406>
 8009952:	0002      	movs	r2, r0
 8009954:	2184      	movs	r1, #132	; 0x84
 8009956:	4b1c      	ldr	r3, [pc, #112]	; (80099c8 <__gethex+0x474>)
 8009958:	e6b8      	b.n	80096cc <__gethex+0x178>
 800995a:	0021      	movs	r1, r4
 800995c:	6923      	ldr	r3, [r4, #16]
 800995e:	310c      	adds	r1, #12
 8009960:	1c9a      	adds	r2, r3, #2
 8009962:	0092      	lsls	r2, r2, #2
 8009964:	300c      	adds	r0, #12
 8009966:	f7fd f873 	bl	8006a50 <memcpy>
 800996a:	0021      	movs	r1, r4
 800996c:	9805      	ldr	r0, [sp, #20]
 800996e:	f000 f971 	bl	8009c54 <_Bfree>
 8009972:	002c      	movs	r4, r5
 8009974:	6923      	ldr	r3, [r4, #16]
 8009976:	1c5a      	adds	r2, r3, #1
 8009978:	6122      	str	r2, [r4, #16]
 800997a:	2201      	movs	r2, #1
 800997c:	3304      	adds	r3, #4
 800997e:	009b      	lsls	r3, r3, #2
 8009980:	18e3      	adds	r3, r4, r3
 8009982:	605a      	str	r2, [r3, #4]
 8009984:	e7ba      	b.n	80098fc <__gethex+0x3a8>
 8009986:	6922      	ldr	r2, [r4, #16]
 8009988:	9903      	ldr	r1, [sp, #12]
 800998a:	428a      	cmp	r2, r1
 800998c:	dd09      	ble.n	80099a2 <__gethex+0x44e>
 800998e:	2101      	movs	r1, #1
 8009990:	0020      	movs	r0, r4
 8009992:	f7ff fd75 	bl	8009480 <rshift>
 8009996:	9b02      	ldr	r3, [sp, #8]
 8009998:	3701      	adds	r7, #1
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	42bb      	cmp	r3, r7
 800999e:	dac2      	bge.n	8009926 <__gethex+0x3d2>
 80099a0:	e6dc      	b.n	800975c <__gethex+0x208>
 80099a2:	221f      	movs	r2, #31
 80099a4:	9d01      	ldr	r5, [sp, #4]
 80099a6:	9901      	ldr	r1, [sp, #4]
 80099a8:	2601      	movs	r6, #1
 80099aa:	4015      	ands	r5, r2
 80099ac:	4211      	tst	r1, r2
 80099ae:	d0bb      	beq.n	8009928 <__gethex+0x3d4>
 80099b0:	9a04      	ldr	r2, [sp, #16]
 80099b2:	189b      	adds	r3, r3, r2
 80099b4:	3b04      	subs	r3, #4
 80099b6:	6818      	ldr	r0, [r3, #0]
 80099b8:	f000 fa00 	bl	8009dbc <__hi0bits>
 80099bc:	2320      	movs	r3, #32
 80099be:	1b5d      	subs	r5, r3, r5
 80099c0:	42a8      	cmp	r0, r5
 80099c2:	dbe4      	blt.n	800998e <__gethex+0x43a>
 80099c4:	e7b0      	b.n	8009928 <__gethex+0x3d4>
 80099c6:	46c0      	nop			; (mov r8, r8)
 80099c8:	0800b84f 	.word	0x0800b84f

080099cc <L_shift>:
 80099cc:	2308      	movs	r3, #8
 80099ce:	b570      	push	{r4, r5, r6, lr}
 80099d0:	2520      	movs	r5, #32
 80099d2:	1a9a      	subs	r2, r3, r2
 80099d4:	0092      	lsls	r2, r2, #2
 80099d6:	1aad      	subs	r5, r5, r2
 80099d8:	6843      	ldr	r3, [r0, #4]
 80099da:	6806      	ldr	r6, [r0, #0]
 80099dc:	001c      	movs	r4, r3
 80099de:	40ac      	lsls	r4, r5
 80099e0:	40d3      	lsrs	r3, r2
 80099e2:	4334      	orrs	r4, r6
 80099e4:	6004      	str	r4, [r0, #0]
 80099e6:	6043      	str	r3, [r0, #4]
 80099e8:	3004      	adds	r0, #4
 80099ea:	4288      	cmp	r0, r1
 80099ec:	d3f4      	bcc.n	80099d8 <L_shift+0xc>
 80099ee:	bd70      	pop	{r4, r5, r6, pc}

080099f0 <__match>:
 80099f0:	b530      	push	{r4, r5, lr}
 80099f2:	6803      	ldr	r3, [r0, #0]
 80099f4:	780c      	ldrb	r4, [r1, #0]
 80099f6:	3301      	adds	r3, #1
 80099f8:	2c00      	cmp	r4, #0
 80099fa:	d102      	bne.n	8009a02 <__match+0x12>
 80099fc:	6003      	str	r3, [r0, #0]
 80099fe:	2001      	movs	r0, #1
 8009a00:	bd30      	pop	{r4, r5, pc}
 8009a02:	781a      	ldrb	r2, [r3, #0]
 8009a04:	0015      	movs	r5, r2
 8009a06:	3d41      	subs	r5, #65	; 0x41
 8009a08:	2d19      	cmp	r5, #25
 8009a0a:	d800      	bhi.n	8009a0e <__match+0x1e>
 8009a0c:	3220      	adds	r2, #32
 8009a0e:	3101      	adds	r1, #1
 8009a10:	42a2      	cmp	r2, r4
 8009a12:	d0ef      	beq.n	80099f4 <__match+0x4>
 8009a14:	2000      	movs	r0, #0
 8009a16:	e7f3      	b.n	8009a00 <__match+0x10>

08009a18 <__hexnan>:
 8009a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a1a:	680b      	ldr	r3, [r1, #0]
 8009a1c:	b08b      	sub	sp, #44	; 0x2c
 8009a1e:	9201      	str	r2, [sp, #4]
 8009a20:	9901      	ldr	r1, [sp, #4]
 8009a22:	115a      	asrs	r2, r3, #5
 8009a24:	0092      	lsls	r2, r2, #2
 8009a26:	188a      	adds	r2, r1, r2
 8009a28:	9202      	str	r2, [sp, #8]
 8009a2a:	0019      	movs	r1, r3
 8009a2c:	221f      	movs	r2, #31
 8009a2e:	4011      	ands	r1, r2
 8009a30:	9008      	str	r0, [sp, #32]
 8009a32:	9106      	str	r1, [sp, #24]
 8009a34:	4213      	tst	r3, r2
 8009a36:	d002      	beq.n	8009a3e <__hexnan+0x26>
 8009a38:	9b02      	ldr	r3, [sp, #8]
 8009a3a:	3304      	adds	r3, #4
 8009a3c:	9302      	str	r3, [sp, #8]
 8009a3e:	9b02      	ldr	r3, [sp, #8]
 8009a40:	2500      	movs	r5, #0
 8009a42:	1f1e      	subs	r6, r3, #4
 8009a44:	0037      	movs	r7, r6
 8009a46:	0034      	movs	r4, r6
 8009a48:	9b08      	ldr	r3, [sp, #32]
 8009a4a:	6035      	str	r5, [r6, #0]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	9507      	str	r5, [sp, #28]
 8009a50:	9305      	str	r3, [sp, #20]
 8009a52:	9503      	str	r5, [sp, #12]
 8009a54:	9b05      	ldr	r3, [sp, #20]
 8009a56:	3301      	adds	r3, #1
 8009a58:	9309      	str	r3, [sp, #36]	; 0x24
 8009a5a:	9b05      	ldr	r3, [sp, #20]
 8009a5c:	785b      	ldrb	r3, [r3, #1]
 8009a5e:	9304      	str	r3, [sp, #16]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d028      	beq.n	8009ab6 <__hexnan+0x9e>
 8009a64:	9804      	ldr	r0, [sp, #16]
 8009a66:	f7ff fd5f 	bl	8009528 <__hexdig_fun>
 8009a6a:	2800      	cmp	r0, #0
 8009a6c:	d154      	bne.n	8009b18 <__hexnan+0x100>
 8009a6e:	9b04      	ldr	r3, [sp, #16]
 8009a70:	2b20      	cmp	r3, #32
 8009a72:	d819      	bhi.n	8009aa8 <__hexnan+0x90>
 8009a74:	9b03      	ldr	r3, [sp, #12]
 8009a76:	9a07      	ldr	r2, [sp, #28]
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	dd12      	ble.n	8009aa2 <__hexnan+0x8a>
 8009a7c:	42bc      	cmp	r4, r7
 8009a7e:	d206      	bcs.n	8009a8e <__hexnan+0x76>
 8009a80:	2d07      	cmp	r5, #7
 8009a82:	dc04      	bgt.n	8009a8e <__hexnan+0x76>
 8009a84:	002a      	movs	r2, r5
 8009a86:	0039      	movs	r1, r7
 8009a88:	0020      	movs	r0, r4
 8009a8a:	f7ff ff9f 	bl	80099cc <L_shift>
 8009a8e:	9b01      	ldr	r3, [sp, #4]
 8009a90:	2508      	movs	r5, #8
 8009a92:	429c      	cmp	r4, r3
 8009a94:	d905      	bls.n	8009aa2 <__hexnan+0x8a>
 8009a96:	1f27      	subs	r7, r4, #4
 8009a98:	2500      	movs	r5, #0
 8009a9a:	003c      	movs	r4, r7
 8009a9c:	9b03      	ldr	r3, [sp, #12]
 8009a9e:	603d      	str	r5, [r7, #0]
 8009aa0:	9307      	str	r3, [sp, #28]
 8009aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aa4:	9305      	str	r3, [sp, #20]
 8009aa6:	e7d5      	b.n	8009a54 <__hexnan+0x3c>
 8009aa8:	9b04      	ldr	r3, [sp, #16]
 8009aaa:	2b29      	cmp	r3, #41	; 0x29
 8009aac:	d159      	bne.n	8009b62 <__hexnan+0x14a>
 8009aae:	9b05      	ldr	r3, [sp, #20]
 8009ab0:	9a08      	ldr	r2, [sp, #32]
 8009ab2:	3302      	adds	r3, #2
 8009ab4:	6013      	str	r3, [r2, #0]
 8009ab6:	9b03      	ldr	r3, [sp, #12]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d052      	beq.n	8009b62 <__hexnan+0x14a>
 8009abc:	42bc      	cmp	r4, r7
 8009abe:	d206      	bcs.n	8009ace <__hexnan+0xb6>
 8009ac0:	2d07      	cmp	r5, #7
 8009ac2:	dc04      	bgt.n	8009ace <__hexnan+0xb6>
 8009ac4:	002a      	movs	r2, r5
 8009ac6:	0039      	movs	r1, r7
 8009ac8:	0020      	movs	r0, r4
 8009aca:	f7ff ff7f 	bl	80099cc <L_shift>
 8009ace:	9b01      	ldr	r3, [sp, #4]
 8009ad0:	429c      	cmp	r4, r3
 8009ad2:	d935      	bls.n	8009b40 <__hexnan+0x128>
 8009ad4:	001a      	movs	r2, r3
 8009ad6:	0023      	movs	r3, r4
 8009ad8:	cb02      	ldmia	r3!, {r1}
 8009ada:	c202      	stmia	r2!, {r1}
 8009adc:	429e      	cmp	r6, r3
 8009ade:	d2fb      	bcs.n	8009ad8 <__hexnan+0xc0>
 8009ae0:	9b02      	ldr	r3, [sp, #8]
 8009ae2:	1c61      	adds	r1, r4, #1
 8009ae4:	1eda      	subs	r2, r3, #3
 8009ae6:	2304      	movs	r3, #4
 8009ae8:	4291      	cmp	r1, r2
 8009aea:	d805      	bhi.n	8009af8 <__hexnan+0xe0>
 8009aec:	9b02      	ldr	r3, [sp, #8]
 8009aee:	3b04      	subs	r3, #4
 8009af0:	1b1b      	subs	r3, r3, r4
 8009af2:	089b      	lsrs	r3, r3, #2
 8009af4:	3301      	adds	r3, #1
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	9a01      	ldr	r2, [sp, #4]
 8009afa:	18d3      	adds	r3, r2, r3
 8009afc:	2200      	movs	r2, #0
 8009afe:	c304      	stmia	r3!, {r2}
 8009b00:	429e      	cmp	r6, r3
 8009b02:	d2fc      	bcs.n	8009afe <__hexnan+0xe6>
 8009b04:	6833      	ldr	r3, [r6, #0]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d104      	bne.n	8009b14 <__hexnan+0xfc>
 8009b0a:	9b01      	ldr	r3, [sp, #4]
 8009b0c:	429e      	cmp	r6, r3
 8009b0e:	d126      	bne.n	8009b5e <__hexnan+0x146>
 8009b10:	2301      	movs	r3, #1
 8009b12:	6033      	str	r3, [r6, #0]
 8009b14:	2005      	movs	r0, #5
 8009b16:	e025      	b.n	8009b64 <__hexnan+0x14c>
 8009b18:	9b03      	ldr	r3, [sp, #12]
 8009b1a:	3501      	adds	r5, #1
 8009b1c:	3301      	adds	r3, #1
 8009b1e:	9303      	str	r3, [sp, #12]
 8009b20:	2d08      	cmp	r5, #8
 8009b22:	dd06      	ble.n	8009b32 <__hexnan+0x11a>
 8009b24:	9b01      	ldr	r3, [sp, #4]
 8009b26:	429c      	cmp	r4, r3
 8009b28:	d9bb      	bls.n	8009aa2 <__hexnan+0x8a>
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	2501      	movs	r5, #1
 8009b2e:	3c04      	subs	r4, #4
 8009b30:	6023      	str	r3, [r4, #0]
 8009b32:	220f      	movs	r2, #15
 8009b34:	6823      	ldr	r3, [r4, #0]
 8009b36:	4010      	ands	r0, r2
 8009b38:	011b      	lsls	r3, r3, #4
 8009b3a:	4318      	orrs	r0, r3
 8009b3c:	6020      	str	r0, [r4, #0]
 8009b3e:	e7b0      	b.n	8009aa2 <__hexnan+0x8a>
 8009b40:	9b06      	ldr	r3, [sp, #24]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d0de      	beq.n	8009b04 <__hexnan+0xec>
 8009b46:	2120      	movs	r1, #32
 8009b48:	9a06      	ldr	r2, [sp, #24]
 8009b4a:	9b02      	ldr	r3, [sp, #8]
 8009b4c:	1a89      	subs	r1, r1, r2
 8009b4e:	2201      	movs	r2, #1
 8009b50:	4252      	negs	r2, r2
 8009b52:	40ca      	lsrs	r2, r1
 8009b54:	3b04      	subs	r3, #4
 8009b56:	6819      	ldr	r1, [r3, #0]
 8009b58:	400a      	ands	r2, r1
 8009b5a:	601a      	str	r2, [r3, #0]
 8009b5c:	e7d2      	b.n	8009b04 <__hexnan+0xec>
 8009b5e:	3e04      	subs	r6, #4
 8009b60:	e7d0      	b.n	8009b04 <__hexnan+0xec>
 8009b62:	2004      	movs	r0, #4
 8009b64:	b00b      	add	sp, #44	; 0x2c
 8009b66:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009b68 <_localeconv_r>:
 8009b68:	4800      	ldr	r0, [pc, #0]	; (8009b6c <_localeconv_r+0x4>)
 8009b6a:	4770      	bx	lr
 8009b6c:	20000164 	.word	0x20000164

08009b70 <__ascii_mbtowc>:
 8009b70:	b082      	sub	sp, #8
 8009b72:	2900      	cmp	r1, #0
 8009b74:	d100      	bne.n	8009b78 <__ascii_mbtowc+0x8>
 8009b76:	a901      	add	r1, sp, #4
 8009b78:	1e10      	subs	r0, r2, #0
 8009b7a:	d006      	beq.n	8009b8a <__ascii_mbtowc+0x1a>
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d006      	beq.n	8009b8e <__ascii_mbtowc+0x1e>
 8009b80:	7813      	ldrb	r3, [r2, #0]
 8009b82:	600b      	str	r3, [r1, #0]
 8009b84:	7810      	ldrb	r0, [r2, #0]
 8009b86:	1e43      	subs	r3, r0, #1
 8009b88:	4198      	sbcs	r0, r3
 8009b8a:	b002      	add	sp, #8
 8009b8c:	4770      	bx	lr
 8009b8e:	2002      	movs	r0, #2
 8009b90:	4240      	negs	r0, r0
 8009b92:	e7fa      	b.n	8009b8a <__ascii_mbtowc+0x1a>

08009b94 <memchr>:
 8009b94:	b2c9      	uxtb	r1, r1
 8009b96:	1882      	adds	r2, r0, r2
 8009b98:	4290      	cmp	r0, r2
 8009b9a:	d101      	bne.n	8009ba0 <memchr+0xc>
 8009b9c:	2000      	movs	r0, #0
 8009b9e:	4770      	bx	lr
 8009ba0:	7803      	ldrb	r3, [r0, #0]
 8009ba2:	428b      	cmp	r3, r1
 8009ba4:	d0fb      	beq.n	8009b9e <memchr+0xa>
 8009ba6:	3001      	adds	r0, #1
 8009ba8:	e7f6      	b.n	8009b98 <memchr+0x4>
	...

08009bac <__malloc_lock>:
 8009bac:	b510      	push	{r4, lr}
 8009bae:	4802      	ldr	r0, [pc, #8]	; (8009bb8 <__malloc_lock+0xc>)
 8009bb0:	f000 feb9 	bl	800a926 <__retarget_lock_acquire_recursive>
 8009bb4:	bd10      	pop	{r4, pc}
 8009bb6:	46c0      	nop			; (mov r8, r8)
 8009bb8:	2000054c 	.word	0x2000054c

08009bbc <__malloc_unlock>:
 8009bbc:	b510      	push	{r4, lr}
 8009bbe:	4802      	ldr	r0, [pc, #8]	; (8009bc8 <__malloc_unlock+0xc>)
 8009bc0:	f000 feb2 	bl	800a928 <__retarget_lock_release_recursive>
 8009bc4:	bd10      	pop	{r4, pc}
 8009bc6:	46c0      	nop			; (mov r8, r8)
 8009bc8:	2000054c 	.word	0x2000054c

08009bcc <_Balloc>:
 8009bcc:	b570      	push	{r4, r5, r6, lr}
 8009bce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009bd0:	0006      	movs	r6, r0
 8009bd2:	000c      	movs	r4, r1
 8009bd4:	2d00      	cmp	r5, #0
 8009bd6:	d10e      	bne.n	8009bf6 <_Balloc+0x2a>
 8009bd8:	2010      	movs	r0, #16
 8009bda:	f7fc ff2f 	bl	8006a3c <malloc>
 8009bde:	1e02      	subs	r2, r0, #0
 8009be0:	6270      	str	r0, [r6, #36]	; 0x24
 8009be2:	d104      	bne.n	8009bee <_Balloc+0x22>
 8009be4:	2166      	movs	r1, #102	; 0x66
 8009be6:	4b19      	ldr	r3, [pc, #100]	; (8009c4c <_Balloc+0x80>)
 8009be8:	4819      	ldr	r0, [pc, #100]	; (8009c50 <_Balloc+0x84>)
 8009bea:	f000 fe6d 	bl	800a8c8 <__assert_func>
 8009bee:	6045      	str	r5, [r0, #4]
 8009bf0:	6085      	str	r5, [r0, #8]
 8009bf2:	6005      	str	r5, [r0, #0]
 8009bf4:	60c5      	str	r5, [r0, #12]
 8009bf6:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8009bf8:	68eb      	ldr	r3, [r5, #12]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d013      	beq.n	8009c26 <_Balloc+0x5a>
 8009bfe:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009c00:	00a2      	lsls	r2, r4, #2
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	189b      	adds	r3, r3, r2
 8009c06:	6818      	ldr	r0, [r3, #0]
 8009c08:	2800      	cmp	r0, #0
 8009c0a:	d118      	bne.n	8009c3e <_Balloc+0x72>
 8009c0c:	2101      	movs	r1, #1
 8009c0e:	000d      	movs	r5, r1
 8009c10:	40a5      	lsls	r5, r4
 8009c12:	1d6a      	adds	r2, r5, #5
 8009c14:	0030      	movs	r0, r6
 8009c16:	0092      	lsls	r2, r2, #2
 8009c18:	f000 fca1 	bl	800a55e <_calloc_r>
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	d00c      	beq.n	8009c3a <_Balloc+0x6e>
 8009c20:	6044      	str	r4, [r0, #4]
 8009c22:	6085      	str	r5, [r0, #8]
 8009c24:	e00d      	b.n	8009c42 <_Balloc+0x76>
 8009c26:	2221      	movs	r2, #33	; 0x21
 8009c28:	2104      	movs	r1, #4
 8009c2a:	0030      	movs	r0, r6
 8009c2c:	f000 fc97 	bl	800a55e <_calloc_r>
 8009c30:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009c32:	60e8      	str	r0, [r5, #12]
 8009c34:	68db      	ldr	r3, [r3, #12]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1e1      	bne.n	8009bfe <_Balloc+0x32>
 8009c3a:	2000      	movs	r0, #0
 8009c3c:	bd70      	pop	{r4, r5, r6, pc}
 8009c3e:	6802      	ldr	r2, [r0, #0]
 8009c40:	601a      	str	r2, [r3, #0]
 8009c42:	2300      	movs	r3, #0
 8009c44:	6103      	str	r3, [r0, #16]
 8009c46:	60c3      	str	r3, [r0, #12]
 8009c48:	e7f8      	b.n	8009c3c <_Balloc+0x70>
 8009c4a:	46c0      	nop			; (mov r8, r8)
 8009c4c:	0800b7dd 	.word	0x0800b7dd
 8009c50:	0800b8dc 	.word	0x0800b8dc

08009c54 <_Bfree>:
 8009c54:	b570      	push	{r4, r5, r6, lr}
 8009c56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009c58:	0005      	movs	r5, r0
 8009c5a:	000c      	movs	r4, r1
 8009c5c:	2e00      	cmp	r6, #0
 8009c5e:	d10e      	bne.n	8009c7e <_Bfree+0x2a>
 8009c60:	2010      	movs	r0, #16
 8009c62:	f7fc feeb 	bl	8006a3c <malloc>
 8009c66:	1e02      	subs	r2, r0, #0
 8009c68:	6268      	str	r0, [r5, #36]	; 0x24
 8009c6a:	d104      	bne.n	8009c76 <_Bfree+0x22>
 8009c6c:	218a      	movs	r1, #138	; 0x8a
 8009c6e:	4b09      	ldr	r3, [pc, #36]	; (8009c94 <_Bfree+0x40>)
 8009c70:	4809      	ldr	r0, [pc, #36]	; (8009c98 <_Bfree+0x44>)
 8009c72:	f000 fe29 	bl	800a8c8 <__assert_func>
 8009c76:	6046      	str	r6, [r0, #4]
 8009c78:	6086      	str	r6, [r0, #8]
 8009c7a:	6006      	str	r6, [r0, #0]
 8009c7c:	60c6      	str	r6, [r0, #12]
 8009c7e:	2c00      	cmp	r4, #0
 8009c80:	d007      	beq.n	8009c92 <_Bfree+0x3e>
 8009c82:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009c84:	6862      	ldr	r2, [r4, #4]
 8009c86:	68db      	ldr	r3, [r3, #12]
 8009c88:	0092      	lsls	r2, r2, #2
 8009c8a:	189b      	adds	r3, r3, r2
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	6022      	str	r2, [r4, #0]
 8009c90:	601c      	str	r4, [r3, #0]
 8009c92:	bd70      	pop	{r4, r5, r6, pc}
 8009c94:	0800b7dd 	.word	0x0800b7dd
 8009c98:	0800b8dc 	.word	0x0800b8dc

08009c9c <__multadd>:
 8009c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c9e:	000e      	movs	r6, r1
 8009ca0:	9001      	str	r0, [sp, #4]
 8009ca2:	000c      	movs	r4, r1
 8009ca4:	001d      	movs	r5, r3
 8009ca6:	2000      	movs	r0, #0
 8009ca8:	690f      	ldr	r7, [r1, #16]
 8009caa:	3614      	adds	r6, #20
 8009cac:	6833      	ldr	r3, [r6, #0]
 8009cae:	3001      	adds	r0, #1
 8009cb0:	b299      	uxth	r1, r3
 8009cb2:	4351      	muls	r1, r2
 8009cb4:	0c1b      	lsrs	r3, r3, #16
 8009cb6:	4353      	muls	r3, r2
 8009cb8:	1949      	adds	r1, r1, r5
 8009cba:	0c0d      	lsrs	r5, r1, #16
 8009cbc:	195b      	adds	r3, r3, r5
 8009cbe:	0c1d      	lsrs	r5, r3, #16
 8009cc0:	b289      	uxth	r1, r1
 8009cc2:	041b      	lsls	r3, r3, #16
 8009cc4:	185b      	adds	r3, r3, r1
 8009cc6:	c608      	stmia	r6!, {r3}
 8009cc8:	4287      	cmp	r7, r0
 8009cca:	dcef      	bgt.n	8009cac <__multadd+0x10>
 8009ccc:	2d00      	cmp	r5, #0
 8009cce:	d022      	beq.n	8009d16 <__multadd+0x7a>
 8009cd0:	68a3      	ldr	r3, [r4, #8]
 8009cd2:	42bb      	cmp	r3, r7
 8009cd4:	dc19      	bgt.n	8009d0a <__multadd+0x6e>
 8009cd6:	6863      	ldr	r3, [r4, #4]
 8009cd8:	9801      	ldr	r0, [sp, #4]
 8009cda:	1c59      	adds	r1, r3, #1
 8009cdc:	f7ff ff76 	bl	8009bcc <_Balloc>
 8009ce0:	1e06      	subs	r6, r0, #0
 8009ce2:	d105      	bne.n	8009cf0 <__multadd+0x54>
 8009ce4:	0002      	movs	r2, r0
 8009ce6:	21b5      	movs	r1, #181	; 0xb5
 8009ce8:	4b0c      	ldr	r3, [pc, #48]	; (8009d1c <__multadd+0x80>)
 8009cea:	480d      	ldr	r0, [pc, #52]	; (8009d20 <__multadd+0x84>)
 8009cec:	f000 fdec 	bl	800a8c8 <__assert_func>
 8009cf0:	0021      	movs	r1, r4
 8009cf2:	6923      	ldr	r3, [r4, #16]
 8009cf4:	310c      	adds	r1, #12
 8009cf6:	1c9a      	adds	r2, r3, #2
 8009cf8:	0092      	lsls	r2, r2, #2
 8009cfa:	300c      	adds	r0, #12
 8009cfc:	f7fc fea8 	bl	8006a50 <memcpy>
 8009d00:	0021      	movs	r1, r4
 8009d02:	9801      	ldr	r0, [sp, #4]
 8009d04:	f7ff ffa6 	bl	8009c54 <_Bfree>
 8009d08:	0034      	movs	r4, r6
 8009d0a:	1d3b      	adds	r3, r7, #4
 8009d0c:	009b      	lsls	r3, r3, #2
 8009d0e:	18e3      	adds	r3, r4, r3
 8009d10:	605d      	str	r5, [r3, #4]
 8009d12:	1c7b      	adds	r3, r7, #1
 8009d14:	6123      	str	r3, [r4, #16]
 8009d16:	0020      	movs	r0, r4
 8009d18:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d1a:	46c0      	nop			; (mov r8, r8)
 8009d1c:	0800b84f 	.word	0x0800b84f
 8009d20:	0800b8dc 	.word	0x0800b8dc

08009d24 <__s2b>:
 8009d24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d26:	0006      	movs	r6, r0
 8009d28:	0018      	movs	r0, r3
 8009d2a:	000c      	movs	r4, r1
 8009d2c:	3008      	adds	r0, #8
 8009d2e:	2109      	movs	r1, #9
 8009d30:	9301      	str	r3, [sp, #4]
 8009d32:	0015      	movs	r5, r2
 8009d34:	f7f6 fa8c 	bl	8000250 <__divsi3>
 8009d38:	2301      	movs	r3, #1
 8009d3a:	2100      	movs	r1, #0
 8009d3c:	4283      	cmp	r3, r0
 8009d3e:	db0a      	blt.n	8009d56 <__s2b+0x32>
 8009d40:	0030      	movs	r0, r6
 8009d42:	f7ff ff43 	bl	8009bcc <_Balloc>
 8009d46:	1e01      	subs	r1, r0, #0
 8009d48:	d108      	bne.n	8009d5c <__s2b+0x38>
 8009d4a:	0002      	movs	r2, r0
 8009d4c:	4b19      	ldr	r3, [pc, #100]	; (8009db4 <__s2b+0x90>)
 8009d4e:	481a      	ldr	r0, [pc, #104]	; (8009db8 <__s2b+0x94>)
 8009d50:	31ce      	adds	r1, #206	; 0xce
 8009d52:	f000 fdb9 	bl	800a8c8 <__assert_func>
 8009d56:	005b      	lsls	r3, r3, #1
 8009d58:	3101      	adds	r1, #1
 8009d5a:	e7ef      	b.n	8009d3c <__s2b+0x18>
 8009d5c:	9b08      	ldr	r3, [sp, #32]
 8009d5e:	6143      	str	r3, [r0, #20]
 8009d60:	2301      	movs	r3, #1
 8009d62:	6103      	str	r3, [r0, #16]
 8009d64:	2d09      	cmp	r5, #9
 8009d66:	dd18      	ble.n	8009d9a <__s2b+0x76>
 8009d68:	0023      	movs	r3, r4
 8009d6a:	3309      	adds	r3, #9
 8009d6c:	001f      	movs	r7, r3
 8009d6e:	9300      	str	r3, [sp, #0]
 8009d70:	1964      	adds	r4, r4, r5
 8009d72:	783b      	ldrb	r3, [r7, #0]
 8009d74:	220a      	movs	r2, #10
 8009d76:	0030      	movs	r0, r6
 8009d78:	3b30      	subs	r3, #48	; 0x30
 8009d7a:	f7ff ff8f 	bl	8009c9c <__multadd>
 8009d7e:	3701      	adds	r7, #1
 8009d80:	0001      	movs	r1, r0
 8009d82:	42a7      	cmp	r7, r4
 8009d84:	d1f5      	bne.n	8009d72 <__s2b+0x4e>
 8009d86:	002c      	movs	r4, r5
 8009d88:	9b00      	ldr	r3, [sp, #0]
 8009d8a:	3c08      	subs	r4, #8
 8009d8c:	191c      	adds	r4, r3, r4
 8009d8e:	002f      	movs	r7, r5
 8009d90:	9b01      	ldr	r3, [sp, #4]
 8009d92:	429f      	cmp	r7, r3
 8009d94:	db04      	blt.n	8009da0 <__s2b+0x7c>
 8009d96:	0008      	movs	r0, r1
 8009d98:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d9a:	2509      	movs	r5, #9
 8009d9c:	340a      	adds	r4, #10
 8009d9e:	e7f6      	b.n	8009d8e <__s2b+0x6a>
 8009da0:	1b63      	subs	r3, r4, r5
 8009da2:	5ddb      	ldrb	r3, [r3, r7]
 8009da4:	220a      	movs	r2, #10
 8009da6:	0030      	movs	r0, r6
 8009da8:	3b30      	subs	r3, #48	; 0x30
 8009daa:	f7ff ff77 	bl	8009c9c <__multadd>
 8009dae:	3701      	adds	r7, #1
 8009db0:	0001      	movs	r1, r0
 8009db2:	e7ed      	b.n	8009d90 <__s2b+0x6c>
 8009db4:	0800b84f 	.word	0x0800b84f
 8009db8:	0800b8dc 	.word	0x0800b8dc

08009dbc <__hi0bits>:
 8009dbc:	0003      	movs	r3, r0
 8009dbe:	0c02      	lsrs	r2, r0, #16
 8009dc0:	2000      	movs	r0, #0
 8009dc2:	4282      	cmp	r2, r0
 8009dc4:	d101      	bne.n	8009dca <__hi0bits+0xe>
 8009dc6:	041b      	lsls	r3, r3, #16
 8009dc8:	3010      	adds	r0, #16
 8009dca:	0e1a      	lsrs	r2, r3, #24
 8009dcc:	d101      	bne.n	8009dd2 <__hi0bits+0x16>
 8009dce:	3008      	adds	r0, #8
 8009dd0:	021b      	lsls	r3, r3, #8
 8009dd2:	0f1a      	lsrs	r2, r3, #28
 8009dd4:	d101      	bne.n	8009dda <__hi0bits+0x1e>
 8009dd6:	3004      	adds	r0, #4
 8009dd8:	011b      	lsls	r3, r3, #4
 8009dda:	0f9a      	lsrs	r2, r3, #30
 8009ddc:	d101      	bne.n	8009de2 <__hi0bits+0x26>
 8009dde:	3002      	adds	r0, #2
 8009de0:	009b      	lsls	r3, r3, #2
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	db03      	blt.n	8009dee <__hi0bits+0x32>
 8009de6:	3001      	adds	r0, #1
 8009de8:	005b      	lsls	r3, r3, #1
 8009dea:	d400      	bmi.n	8009dee <__hi0bits+0x32>
 8009dec:	2020      	movs	r0, #32
 8009dee:	4770      	bx	lr

08009df0 <__lo0bits>:
 8009df0:	6803      	ldr	r3, [r0, #0]
 8009df2:	0002      	movs	r2, r0
 8009df4:	2107      	movs	r1, #7
 8009df6:	0018      	movs	r0, r3
 8009df8:	4008      	ands	r0, r1
 8009dfa:	420b      	tst	r3, r1
 8009dfc:	d00d      	beq.n	8009e1a <__lo0bits+0x2a>
 8009dfe:	3906      	subs	r1, #6
 8009e00:	2000      	movs	r0, #0
 8009e02:	420b      	tst	r3, r1
 8009e04:	d105      	bne.n	8009e12 <__lo0bits+0x22>
 8009e06:	3002      	adds	r0, #2
 8009e08:	4203      	tst	r3, r0
 8009e0a:	d003      	beq.n	8009e14 <__lo0bits+0x24>
 8009e0c:	40cb      	lsrs	r3, r1
 8009e0e:	0008      	movs	r0, r1
 8009e10:	6013      	str	r3, [r2, #0]
 8009e12:	4770      	bx	lr
 8009e14:	089b      	lsrs	r3, r3, #2
 8009e16:	6013      	str	r3, [r2, #0]
 8009e18:	e7fb      	b.n	8009e12 <__lo0bits+0x22>
 8009e1a:	b299      	uxth	r1, r3
 8009e1c:	2900      	cmp	r1, #0
 8009e1e:	d101      	bne.n	8009e24 <__lo0bits+0x34>
 8009e20:	2010      	movs	r0, #16
 8009e22:	0c1b      	lsrs	r3, r3, #16
 8009e24:	b2d9      	uxtb	r1, r3
 8009e26:	2900      	cmp	r1, #0
 8009e28:	d101      	bne.n	8009e2e <__lo0bits+0x3e>
 8009e2a:	3008      	adds	r0, #8
 8009e2c:	0a1b      	lsrs	r3, r3, #8
 8009e2e:	0719      	lsls	r1, r3, #28
 8009e30:	d101      	bne.n	8009e36 <__lo0bits+0x46>
 8009e32:	3004      	adds	r0, #4
 8009e34:	091b      	lsrs	r3, r3, #4
 8009e36:	0799      	lsls	r1, r3, #30
 8009e38:	d101      	bne.n	8009e3e <__lo0bits+0x4e>
 8009e3a:	3002      	adds	r0, #2
 8009e3c:	089b      	lsrs	r3, r3, #2
 8009e3e:	07d9      	lsls	r1, r3, #31
 8009e40:	d4e9      	bmi.n	8009e16 <__lo0bits+0x26>
 8009e42:	3001      	adds	r0, #1
 8009e44:	085b      	lsrs	r3, r3, #1
 8009e46:	d1e6      	bne.n	8009e16 <__lo0bits+0x26>
 8009e48:	2020      	movs	r0, #32
 8009e4a:	e7e2      	b.n	8009e12 <__lo0bits+0x22>

08009e4c <__i2b>:
 8009e4c:	b510      	push	{r4, lr}
 8009e4e:	000c      	movs	r4, r1
 8009e50:	2101      	movs	r1, #1
 8009e52:	f7ff febb 	bl	8009bcc <_Balloc>
 8009e56:	2800      	cmp	r0, #0
 8009e58:	d106      	bne.n	8009e68 <__i2b+0x1c>
 8009e5a:	21a0      	movs	r1, #160	; 0xa0
 8009e5c:	0002      	movs	r2, r0
 8009e5e:	4b04      	ldr	r3, [pc, #16]	; (8009e70 <__i2b+0x24>)
 8009e60:	4804      	ldr	r0, [pc, #16]	; (8009e74 <__i2b+0x28>)
 8009e62:	0049      	lsls	r1, r1, #1
 8009e64:	f000 fd30 	bl	800a8c8 <__assert_func>
 8009e68:	2301      	movs	r3, #1
 8009e6a:	6144      	str	r4, [r0, #20]
 8009e6c:	6103      	str	r3, [r0, #16]
 8009e6e:	bd10      	pop	{r4, pc}
 8009e70:	0800b84f 	.word	0x0800b84f
 8009e74:	0800b8dc 	.word	0x0800b8dc

08009e78 <__multiply>:
 8009e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e7a:	690b      	ldr	r3, [r1, #16]
 8009e7c:	0014      	movs	r4, r2
 8009e7e:	6912      	ldr	r2, [r2, #16]
 8009e80:	000d      	movs	r5, r1
 8009e82:	b089      	sub	sp, #36	; 0x24
 8009e84:	4293      	cmp	r3, r2
 8009e86:	da01      	bge.n	8009e8c <__multiply+0x14>
 8009e88:	0025      	movs	r5, r4
 8009e8a:	000c      	movs	r4, r1
 8009e8c:	692f      	ldr	r7, [r5, #16]
 8009e8e:	6926      	ldr	r6, [r4, #16]
 8009e90:	6869      	ldr	r1, [r5, #4]
 8009e92:	19bb      	adds	r3, r7, r6
 8009e94:	9302      	str	r3, [sp, #8]
 8009e96:	68ab      	ldr	r3, [r5, #8]
 8009e98:	19ba      	adds	r2, r7, r6
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	da00      	bge.n	8009ea0 <__multiply+0x28>
 8009e9e:	3101      	adds	r1, #1
 8009ea0:	f7ff fe94 	bl	8009bcc <_Balloc>
 8009ea4:	9001      	str	r0, [sp, #4]
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	d106      	bne.n	8009eb8 <__multiply+0x40>
 8009eaa:	215e      	movs	r1, #94	; 0x5e
 8009eac:	0002      	movs	r2, r0
 8009eae:	4b48      	ldr	r3, [pc, #288]	; (8009fd0 <__multiply+0x158>)
 8009eb0:	4848      	ldr	r0, [pc, #288]	; (8009fd4 <__multiply+0x15c>)
 8009eb2:	31ff      	adds	r1, #255	; 0xff
 8009eb4:	f000 fd08 	bl	800a8c8 <__assert_func>
 8009eb8:	9b01      	ldr	r3, [sp, #4]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	3314      	adds	r3, #20
 8009ebe:	469c      	mov	ip, r3
 8009ec0:	19bb      	adds	r3, r7, r6
 8009ec2:	009b      	lsls	r3, r3, #2
 8009ec4:	4463      	add	r3, ip
 8009ec6:	9303      	str	r3, [sp, #12]
 8009ec8:	4663      	mov	r3, ip
 8009eca:	9903      	ldr	r1, [sp, #12]
 8009ecc:	428b      	cmp	r3, r1
 8009ece:	d32c      	bcc.n	8009f2a <__multiply+0xb2>
 8009ed0:	002b      	movs	r3, r5
 8009ed2:	0022      	movs	r2, r4
 8009ed4:	3314      	adds	r3, #20
 8009ed6:	00bf      	lsls	r7, r7, #2
 8009ed8:	3214      	adds	r2, #20
 8009eda:	9306      	str	r3, [sp, #24]
 8009edc:	00b6      	lsls	r6, r6, #2
 8009ede:	19db      	adds	r3, r3, r7
 8009ee0:	9304      	str	r3, [sp, #16]
 8009ee2:	1993      	adds	r3, r2, r6
 8009ee4:	9307      	str	r3, [sp, #28]
 8009ee6:	2304      	movs	r3, #4
 8009ee8:	9305      	str	r3, [sp, #20]
 8009eea:	002b      	movs	r3, r5
 8009eec:	9904      	ldr	r1, [sp, #16]
 8009eee:	3315      	adds	r3, #21
 8009ef0:	9200      	str	r2, [sp, #0]
 8009ef2:	4299      	cmp	r1, r3
 8009ef4:	d305      	bcc.n	8009f02 <__multiply+0x8a>
 8009ef6:	1b4b      	subs	r3, r1, r5
 8009ef8:	3b15      	subs	r3, #21
 8009efa:	089b      	lsrs	r3, r3, #2
 8009efc:	3301      	adds	r3, #1
 8009efe:	009b      	lsls	r3, r3, #2
 8009f00:	9305      	str	r3, [sp, #20]
 8009f02:	9b07      	ldr	r3, [sp, #28]
 8009f04:	9a00      	ldr	r2, [sp, #0]
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d311      	bcc.n	8009f2e <__multiply+0xb6>
 8009f0a:	9b02      	ldr	r3, [sp, #8]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	dd06      	ble.n	8009f1e <__multiply+0xa6>
 8009f10:	9b03      	ldr	r3, [sp, #12]
 8009f12:	3b04      	subs	r3, #4
 8009f14:	9303      	str	r3, [sp, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	9300      	str	r3, [sp, #0]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d053      	beq.n	8009fc6 <__multiply+0x14e>
 8009f1e:	9b01      	ldr	r3, [sp, #4]
 8009f20:	9a02      	ldr	r2, [sp, #8]
 8009f22:	0018      	movs	r0, r3
 8009f24:	611a      	str	r2, [r3, #16]
 8009f26:	b009      	add	sp, #36	; 0x24
 8009f28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f2a:	c304      	stmia	r3!, {r2}
 8009f2c:	e7cd      	b.n	8009eca <__multiply+0x52>
 8009f2e:	9b00      	ldr	r3, [sp, #0]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	b298      	uxth	r0, r3
 8009f34:	2800      	cmp	r0, #0
 8009f36:	d01b      	beq.n	8009f70 <__multiply+0xf8>
 8009f38:	4667      	mov	r7, ip
 8009f3a:	2400      	movs	r4, #0
 8009f3c:	9e06      	ldr	r6, [sp, #24]
 8009f3e:	ce02      	ldmia	r6!, {r1}
 8009f40:	683a      	ldr	r2, [r7, #0]
 8009f42:	b28b      	uxth	r3, r1
 8009f44:	4343      	muls	r3, r0
 8009f46:	b292      	uxth	r2, r2
 8009f48:	189b      	adds	r3, r3, r2
 8009f4a:	191b      	adds	r3, r3, r4
 8009f4c:	0c0c      	lsrs	r4, r1, #16
 8009f4e:	4344      	muls	r4, r0
 8009f50:	683a      	ldr	r2, [r7, #0]
 8009f52:	0c11      	lsrs	r1, r2, #16
 8009f54:	1861      	adds	r1, r4, r1
 8009f56:	0c1c      	lsrs	r4, r3, #16
 8009f58:	1909      	adds	r1, r1, r4
 8009f5a:	0c0c      	lsrs	r4, r1, #16
 8009f5c:	b29b      	uxth	r3, r3
 8009f5e:	0409      	lsls	r1, r1, #16
 8009f60:	430b      	orrs	r3, r1
 8009f62:	c708      	stmia	r7!, {r3}
 8009f64:	9b04      	ldr	r3, [sp, #16]
 8009f66:	42b3      	cmp	r3, r6
 8009f68:	d8e9      	bhi.n	8009f3e <__multiply+0xc6>
 8009f6a:	4663      	mov	r3, ip
 8009f6c:	9a05      	ldr	r2, [sp, #20]
 8009f6e:	509c      	str	r4, [r3, r2]
 8009f70:	9b00      	ldr	r3, [sp, #0]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	0c1e      	lsrs	r6, r3, #16
 8009f76:	d020      	beq.n	8009fba <__multiply+0x142>
 8009f78:	4663      	mov	r3, ip
 8009f7a:	002c      	movs	r4, r5
 8009f7c:	4660      	mov	r0, ip
 8009f7e:	2700      	movs	r7, #0
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	3414      	adds	r4, #20
 8009f84:	6822      	ldr	r2, [r4, #0]
 8009f86:	b29b      	uxth	r3, r3
 8009f88:	b291      	uxth	r1, r2
 8009f8a:	4371      	muls	r1, r6
 8009f8c:	6802      	ldr	r2, [r0, #0]
 8009f8e:	0c12      	lsrs	r2, r2, #16
 8009f90:	1889      	adds	r1, r1, r2
 8009f92:	19cf      	adds	r7, r1, r7
 8009f94:	0439      	lsls	r1, r7, #16
 8009f96:	430b      	orrs	r3, r1
 8009f98:	6003      	str	r3, [r0, #0]
 8009f9a:	cc02      	ldmia	r4!, {r1}
 8009f9c:	6843      	ldr	r3, [r0, #4]
 8009f9e:	0c09      	lsrs	r1, r1, #16
 8009fa0:	4371      	muls	r1, r6
 8009fa2:	b29b      	uxth	r3, r3
 8009fa4:	0c3f      	lsrs	r7, r7, #16
 8009fa6:	18cb      	adds	r3, r1, r3
 8009fa8:	9a04      	ldr	r2, [sp, #16]
 8009faa:	19db      	adds	r3, r3, r7
 8009fac:	0c1f      	lsrs	r7, r3, #16
 8009fae:	3004      	adds	r0, #4
 8009fb0:	42a2      	cmp	r2, r4
 8009fb2:	d8e7      	bhi.n	8009f84 <__multiply+0x10c>
 8009fb4:	4662      	mov	r2, ip
 8009fb6:	9905      	ldr	r1, [sp, #20]
 8009fb8:	5053      	str	r3, [r2, r1]
 8009fba:	9b00      	ldr	r3, [sp, #0]
 8009fbc:	3304      	adds	r3, #4
 8009fbe:	9300      	str	r3, [sp, #0]
 8009fc0:	2304      	movs	r3, #4
 8009fc2:	449c      	add	ip, r3
 8009fc4:	e79d      	b.n	8009f02 <__multiply+0x8a>
 8009fc6:	9b02      	ldr	r3, [sp, #8]
 8009fc8:	3b01      	subs	r3, #1
 8009fca:	9302      	str	r3, [sp, #8]
 8009fcc:	e79d      	b.n	8009f0a <__multiply+0x92>
 8009fce:	46c0      	nop			; (mov r8, r8)
 8009fd0:	0800b84f 	.word	0x0800b84f
 8009fd4:	0800b8dc 	.word	0x0800b8dc

08009fd8 <__pow5mult>:
 8009fd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fda:	2303      	movs	r3, #3
 8009fdc:	0015      	movs	r5, r2
 8009fde:	0007      	movs	r7, r0
 8009fe0:	000e      	movs	r6, r1
 8009fe2:	401a      	ands	r2, r3
 8009fe4:	421d      	tst	r5, r3
 8009fe6:	d008      	beq.n	8009ffa <__pow5mult+0x22>
 8009fe8:	4925      	ldr	r1, [pc, #148]	; (800a080 <__pow5mult+0xa8>)
 8009fea:	3a01      	subs	r2, #1
 8009fec:	0092      	lsls	r2, r2, #2
 8009fee:	5852      	ldr	r2, [r2, r1]
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	0031      	movs	r1, r6
 8009ff4:	f7ff fe52 	bl	8009c9c <__multadd>
 8009ff8:	0006      	movs	r6, r0
 8009ffa:	10ad      	asrs	r5, r5, #2
 8009ffc:	d03d      	beq.n	800a07a <__pow5mult+0xa2>
 8009ffe:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800a000:	2c00      	cmp	r4, #0
 800a002:	d10f      	bne.n	800a024 <__pow5mult+0x4c>
 800a004:	2010      	movs	r0, #16
 800a006:	f7fc fd19 	bl	8006a3c <malloc>
 800a00a:	1e02      	subs	r2, r0, #0
 800a00c:	6278      	str	r0, [r7, #36]	; 0x24
 800a00e:	d105      	bne.n	800a01c <__pow5mult+0x44>
 800a010:	21d7      	movs	r1, #215	; 0xd7
 800a012:	4b1c      	ldr	r3, [pc, #112]	; (800a084 <__pow5mult+0xac>)
 800a014:	481c      	ldr	r0, [pc, #112]	; (800a088 <__pow5mult+0xb0>)
 800a016:	0049      	lsls	r1, r1, #1
 800a018:	f000 fc56 	bl	800a8c8 <__assert_func>
 800a01c:	6044      	str	r4, [r0, #4]
 800a01e:	6084      	str	r4, [r0, #8]
 800a020:	6004      	str	r4, [r0, #0]
 800a022:	60c4      	str	r4, [r0, #12]
 800a024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a026:	689c      	ldr	r4, [r3, #8]
 800a028:	9301      	str	r3, [sp, #4]
 800a02a:	2c00      	cmp	r4, #0
 800a02c:	d108      	bne.n	800a040 <__pow5mult+0x68>
 800a02e:	0038      	movs	r0, r7
 800a030:	4916      	ldr	r1, [pc, #88]	; (800a08c <__pow5mult+0xb4>)
 800a032:	f7ff ff0b 	bl	8009e4c <__i2b>
 800a036:	9b01      	ldr	r3, [sp, #4]
 800a038:	0004      	movs	r4, r0
 800a03a:	6098      	str	r0, [r3, #8]
 800a03c:	2300      	movs	r3, #0
 800a03e:	6003      	str	r3, [r0, #0]
 800a040:	2301      	movs	r3, #1
 800a042:	421d      	tst	r5, r3
 800a044:	d00a      	beq.n	800a05c <__pow5mult+0x84>
 800a046:	0031      	movs	r1, r6
 800a048:	0022      	movs	r2, r4
 800a04a:	0038      	movs	r0, r7
 800a04c:	f7ff ff14 	bl	8009e78 <__multiply>
 800a050:	0031      	movs	r1, r6
 800a052:	9001      	str	r0, [sp, #4]
 800a054:	0038      	movs	r0, r7
 800a056:	f7ff fdfd 	bl	8009c54 <_Bfree>
 800a05a:	9e01      	ldr	r6, [sp, #4]
 800a05c:	106d      	asrs	r5, r5, #1
 800a05e:	d00c      	beq.n	800a07a <__pow5mult+0xa2>
 800a060:	6820      	ldr	r0, [r4, #0]
 800a062:	2800      	cmp	r0, #0
 800a064:	d107      	bne.n	800a076 <__pow5mult+0x9e>
 800a066:	0022      	movs	r2, r4
 800a068:	0021      	movs	r1, r4
 800a06a:	0038      	movs	r0, r7
 800a06c:	f7ff ff04 	bl	8009e78 <__multiply>
 800a070:	2300      	movs	r3, #0
 800a072:	6020      	str	r0, [r4, #0]
 800a074:	6003      	str	r3, [r0, #0]
 800a076:	0004      	movs	r4, r0
 800a078:	e7e2      	b.n	800a040 <__pow5mult+0x68>
 800a07a:	0030      	movs	r0, r6
 800a07c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a07e:	46c0      	nop			; (mov r8, r8)
 800a080:	0800ba28 	.word	0x0800ba28
 800a084:	0800b7dd 	.word	0x0800b7dd
 800a088:	0800b8dc 	.word	0x0800b8dc
 800a08c:	00000271 	.word	0x00000271

0800a090 <__lshift>:
 800a090:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a092:	000c      	movs	r4, r1
 800a094:	0017      	movs	r7, r2
 800a096:	6923      	ldr	r3, [r4, #16]
 800a098:	1155      	asrs	r5, r2, #5
 800a09a:	b087      	sub	sp, #28
 800a09c:	18eb      	adds	r3, r5, r3
 800a09e:	9302      	str	r3, [sp, #8]
 800a0a0:	3301      	adds	r3, #1
 800a0a2:	9301      	str	r3, [sp, #4]
 800a0a4:	6849      	ldr	r1, [r1, #4]
 800a0a6:	68a3      	ldr	r3, [r4, #8]
 800a0a8:	9004      	str	r0, [sp, #16]
 800a0aa:	9a01      	ldr	r2, [sp, #4]
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	db10      	blt.n	800a0d2 <__lshift+0x42>
 800a0b0:	9804      	ldr	r0, [sp, #16]
 800a0b2:	f7ff fd8b 	bl	8009bcc <_Balloc>
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	0002      	movs	r2, r0
 800a0ba:	0006      	movs	r6, r0
 800a0bc:	0019      	movs	r1, r3
 800a0be:	3214      	adds	r2, #20
 800a0c0:	4298      	cmp	r0, r3
 800a0c2:	d10c      	bne.n	800a0de <__lshift+0x4e>
 800a0c4:	21da      	movs	r1, #218	; 0xda
 800a0c6:	0002      	movs	r2, r0
 800a0c8:	4b26      	ldr	r3, [pc, #152]	; (800a164 <__lshift+0xd4>)
 800a0ca:	4827      	ldr	r0, [pc, #156]	; (800a168 <__lshift+0xd8>)
 800a0cc:	31ff      	adds	r1, #255	; 0xff
 800a0ce:	f000 fbfb 	bl	800a8c8 <__assert_func>
 800a0d2:	3101      	adds	r1, #1
 800a0d4:	005b      	lsls	r3, r3, #1
 800a0d6:	e7e8      	b.n	800a0aa <__lshift+0x1a>
 800a0d8:	0098      	lsls	r0, r3, #2
 800a0da:	5011      	str	r1, [r2, r0]
 800a0dc:	3301      	adds	r3, #1
 800a0de:	42ab      	cmp	r3, r5
 800a0e0:	dbfa      	blt.n	800a0d8 <__lshift+0x48>
 800a0e2:	43eb      	mvns	r3, r5
 800a0e4:	17db      	asrs	r3, r3, #31
 800a0e6:	401d      	ands	r5, r3
 800a0e8:	211f      	movs	r1, #31
 800a0ea:	0023      	movs	r3, r4
 800a0ec:	0038      	movs	r0, r7
 800a0ee:	00ad      	lsls	r5, r5, #2
 800a0f0:	1955      	adds	r5, r2, r5
 800a0f2:	6922      	ldr	r2, [r4, #16]
 800a0f4:	3314      	adds	r3, #20
 800a0f6:	0092      	lsls	r2, r2, #2
 800a0f8:	4008      	ands	r0, r1
 800a0fa:	4684      	mov	ip, r0
 800a0fc:	189a      	adds	r2, r3, r2
 800a0fe:	420f      	tst	r7, r1
 800a100:	d02a      	beq.n	800a158 <__lshift+0xc8>
 800a102:	3101      	adds	r1, #1
 800a104:	1a09      	subs	r1, r1, r0
 800a106:	9105      	str	r1, [sp, #20]
 800a108:	2100      	movs	r1, #0
 800a10a:	9503      	str	r5, [sp, #12]
 800a10c:	4667      	mov	r7, ip
 800a10e:	6818      	ldr	r0, [r3, #0]
 800a110:	40b8      	lsls	r0, r7
 800a112:	4301      	orrs	r1, r0
 800a114:	9803      	ldr	r0, [sp, #12]
 800a116:	c002      	stmia	r0!, {r1}
 800a118:	cb02      	ldmia	r3!, {r1}
 800a11a:	9003      	str	r0, [sp, #12]
 800a11c:	9805      	ldr	r0, [sp, #20]
 800a11e:	40c1      	lsrs	r1, r0
 800a120:	429a      	cmp	r2, r3
 800a122:	d8f3      	bhi.n	800a10c <__lshift+0x7c>
 800a124:	0020      	movs	r0, r4
 800a126:	3015      	adds	r0, #21
 800a128:	2304      	movs	r3, #4
 800a12a:	4282      	cmp	r2, r0
 800a12c:	d304      	bcc.n	800a138 <__lshift+0xa8>
 800a12e:	1b13      	subs	r3, r2, r4
 800a130:	3b15      	subs	r3, #21
 800a132:	089b      	lsrs	r3, r3, #2
 800a134:	3301      	adds	r3, #1
 800a136:	009b      	lsls	r3, r3, #2
 800a138:	50e9      	str	r1, [r5, r3]
 800a13a:	2900      	cmp	r1, #0
 800a13c:	d002      	beq.n	800a144 <__lshift+0xb4>
 800a13e:	9b02      	ldr	r3, [sp, #8]
 800a140:	3302      	adds	r3, #2
 800a142:	9301      	str	r3, [sp, #4]
 800a144:	9b01      	ldr	r3, [sp, #4]
 800a146:	9804      	ldr	r0, [sp, #16]
 800a148:	3b01      	subs	r3, #1
 800a14a:	0021      	movs	r1, r4
 800a14c:	6133      	str	r3, [r6, #16]
 800a14e:	f7ff fd81 	bl	8009c54 <_Bfree>
 800a152:	0030      	movs	r0, r6
 800a154:	b007      	add	sp, #28
 800a156:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a158:	cb02      	ldmia	r3!, {r1}
 800a15a:	c502      	stmia	r5!, {r1}
 800a15c:	429a      	cmp	r2, r3
 800a15e:	d8fb      	bhi.n	800a158 <__lshift+0xc8>
 800a160:	e7f0      	b.n	800a144 <__lshift+0xb4>
 800a162:	46c0      	nop			; (mov r8, r8)
 800a164:	0800b84f 	.word	0x0800b84f
 800a168:	0800b8dc 	.word	0x0800b8dc

0800a16c <__mcmp>:
 800a16c:	6902      	ldr	r2, [r0, #16]
 800a16e:	690b      	ldr	r3, [r1, #16]
 800a170:	b530      	push	{r4, r5, lr}
 800a172:	0004      	movs	r4, r0
 800a174:	1ad0      	subs	r0, r2, r3
 800a176:	429a      	cmp	r2, r3
 800a178:	d10d      	bne.n	800a196 <__mcmp+0x2a>
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	3414      	adds	r4, #20
 800a17e:	3114      	adds	r1, #20
 800a180:	18e2      	adds	r2, r4, r3
 800a182:	18c9      	adds	r1, r1, r3
 800a184:	3a04      	subs	r2, #4
 800a186:	3904      	subs	r1, #4
 800a188:	6815      	ldr	r5, [r2, #0]
 800a18a:	680b      	ldr	r3, [r1, #0]
 800a18c:	429d      	cmp	r5, r3
 800a18e:	d003      	beq.n	800a198 <__mcmp+0x2c>
 800a190:	2001      	movs	r0, #1
 800a192:	429d      	cmp	r5, r3
 800a194:	d303      	bcc.n	800a19e <__mcmp+0x32>
 800a196:	bd30      	pop	{r4, r5, pc}
 800a198:	4294      	cmp	r4, r2
 800a19a:	d3f3      	bcc.n	800a184 <__mcmp+0x18>
 800a19c:	e7fb      	b.n	800a196 <__mcmp+0x2a>
 800a19e:	4240      	negs	r0, r0
 800a1a0:	e7f9      	b.n	800a196 <__mcmp+0x2a>
	...

0800a1a4 <__mdiff>:
 800a1a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1a6:	000e      	movs	r6, r1
 800a1a8:	0007      	movs	r7, r0
 800a1aa:	0011      	movs	r1, r2
 800a1ac:	0030      	movs	r0, r6
 800a1ae:	b087      	sub	sp, #28
 800a1b0:	0014      	movs	r4, r2
 800a1b2:	f7ff ffdb 	bl	800a16c <__mcmp>
 800a1b6:	1e05      	subs	r5, r0, #0
 800a1b8:	d110      	bne.n	800a1dc <__mdiff+0x38>
 800a1ba:	0001      	movs	r1, r0
 800a1bc:	0038      	movs	r0, r7
 800a1be:	f7ff fd05 	bl	8009bcc <_Balloc>
 800a1c2:	1e02      	subs	r2, r0, #0
 800a1c4:	d104      	bne.n	800a1d0 <__mdiff+0x2c>
 800a1c6:	4b40      	ldr	r3, [pc, #256]	; (800a2c8 <__mdiff+0x124>)
 800a1c8:	4940      	ldr	r1, [pc, #256]	; (800a2cc <__mdiff+0x128>)
 800a1ca:	4841      	ldr	r0, [pc, #260]	; (800a2d0 <__mdiff+0x12c>)
 800a1cc:	f000 fb7c 	bl	800a8c8 <__assert_func>
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	6145      	str	r5, [r0, #20]
 800a1d4:	6103      	str	r3, [r0, #16]
 800a1d6:	0010      	movs	r0, r2
 800a1d8:	b007      	add	sp, #28
 800a1da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1dc:	2301      	movs	r3, #1
 800a1de:	9301      	str	r3, [sp, #4]
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	db04      	blt.n	800a1ee <__mdiff+0x4a>
 800a1e4:	0023      	movs	r3, r4
 800a1e6:	0034      	movs	r4, r6
 800a1e8:	001e      	movs	r6, r3
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	9301      	str	r3, [sp, #4]
 800a1ee:	0038      	movs	r0, r7
 800a1f0:	6861      	ldr	r1, [r4, #4]
 800a1f2:	f7ff fceb 	bl	8009bcc <_Balloc>
 800a1f6:	1e02      	subs	r2, r0, #0
 800a1f8:	d103      	bne.n	800a202 <__mdiff+0x5e>
 800a1fa:	2190      	movs	r1, #144	; 0x90
 800a1fc:	4b32      	ldr	r3, [pc, #200]	; (800a2c8 <__mdiff+0x124>)
 800a1fe:	0089      	lsls	r1, r1, #2
 800a200:	e7e3      	b.n	800a1ca <__mdiff+0x26>
 800a202:	9b01      	ldr	r3, [sp, #4]
 800a204:	2700      	movs	r7, #0
 800a206:	60c3      	str	r3, [r0, #12]
 800a208:	6920      	ldr	r0, [r4, #16]
 800a20a:	3414      	adds	r4, #20
 800a20c:	9401      	str	r4, [sp, #4]
 800a20e:	9b01      	ldr	r3, [sp, #4]
 800a210:	0084      	lsls	r4, r0, #2
 800a212:	191b      	adds	r3, r3, r4
 800a214:	0034      	movs	r4, r6
 800a216:	9302      	str	r3, [sp, #8]
 800a218:	6933      	ldr	r3, [r6, #16]
 800a21a:	3414      	adds	r4, #20
 800a21c:	0099      	lsls	r1, r3, #2
 800a21e:	1863      	adds	r3, r4, r1
 800a220:	9303      	str	r3, [sp, #12]
 800a222:	0013      	movs	r3, r2
 800a224:	3314      	adds	r3, #20
 800a226:	469c      	mov	ip, r3
 800a228:	9305      	str	r3, [sp, #20]
 800a22a:	9b01      	ldr	r3, [sp, #4]
 800a22c:	9304      	str	r3, [sp, #16]
 800a22e:	9b04      	ldr	r3, [sp, #16]
 800a230:	cc02      	ldmia	r4!, {r1}
 800a232:	cb20      	ldmia	r3!, {r5}
 800a234:	9304      	str	r3, [sp, #16]
 800a236:	b2ab      	uxth	r3, r5
 800a238:	19df      	adds	r7, r3, r7
 800a23a:	b28b      	uxth	r3, r1
 800a23c:	1afb      	subs	r3, r7, r3
 800a23e:	0c09      	lsrs	r1, r1, #16
 800a240:	0c2d      	lsrs	r5, r5, #16
 800a242:	1a6d      	subs	r5, r5, r1
 800a244:	1419      	asrs	r1, r3, #16
 800a246:	186d      	adds	r5, r5, r1
 800a248:	4661      	mov	r1, ip
 800a24a:	142f      	asrs	r7, r5, #16
 800a24c:	b29b      	uxth	r3, r3
 800a24e:	042d      	lsls	r5, r5, #16
 800a250:	432b      	orrs	r3, r5
 800a252:	c108      	stmia	r1!, {r3}
 800a254:	9b03      	ldr	r3, [sp, #12]
 800a256:	468c      	mov	ip, r1
 800a258:	42a3      	cmp	r3, r4
 800a25a:	d8e8      	bhi.n	800a22e <__mdiff+0x8a>
 800a25c:	0031      	movs	r1, r6
 800a25e:	9c03      	ldr	r4, [sp, #12]
 800a260:	3115      	adds	r1, #21
 800a262:	2304      	movs	r3, #4
 800a264:	428c      	cmp	r4, r1
 800a266:	d304      	bcc.n	800a272 <__mdiff+0xce>
 800a268:	1ba3      	subs	r3, r4, r6
 800a26a:	3b15      	subs	r3, #21
 800a26c:	089b      	lsrs	r3, r3, #2
 800a26e:	3301      	adds	r3, #1
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	9901      	ldr	r1, [sp, #4]
 800a274:	18cc      	adds	r4, r1, r3
 800a276:	9905      	ldr	r1, [sp, #20]
 800a278:	0026      	movs	r6, r4
 800a27a:	18cb      	adds	r3, r1, r3
 800a27c:	469c      	mov	ip, r3
 800a27e:	9902      	ldr	r1, [sp, #8]
 800a280:	428e      	cmp	r6, r1
 800a282:	d310      	bcc.n	800a2a6 <__mdiff+0x102>
 800a284:	9e02      	ldr	r6, [sp, #8]
 800a286:	1ee1      	subs	r1, r4, #3
 800a288:	2500      	movs	r5, #0
 800a28a:	428e      	cmp	r6, r1
 800a28c:	d304      	bcc.n	800a298 <__mdiff+0xf4>
 800a28e:	0031      	movs	r1, r6
 800a290:	3103      	adds	r1, #3
 800a292:	1b0c      	subs	r4, r1, r4
 800a294:	08a4      	lsrs	r4, r4, #2
 800a296:	00a5      	lsls	r5, r4, #2
 800a298:	195b      	adds	r3, r3, r5
 800a29a:	3b04      	subs	r3, #4
 800a29c:	6819      	ldr	r1, [r3, #0]
 800a29e:	2900      	cmp	r1, #0
 800a2a0:	d00f      	beq.n	800a2c2 <__mdiff+0x11e>
 800a2a2:	6110      	str	r0, [r2, #16]
 800a2a4:	e797      	b.n	800a1d6 <__mdiff+0x32>
 800a2a6:	ce02      	ldmia	r6!, {r1}
 800a2a8:	b28d      	uxth	r5, r1
 800a2aa:	19ed      	adds	r5, r5, r7
 800a2ac:	0c0f      	lsrs	r7, r1, #16
 800a2ae:	1429      	asrs	r1, r5, #16
 800a2b0:	1879      	adds	r1, r7, r1
 800a2b2:	140f      	asrs	r7, r1, #16
 800a2b4:	b2ad      	uxth	r5, r5
 800a2b6:	0409      	lsls	r1, r1, #16
 800a2b8:	430d      	orrs	r5, r1
 800a2ba:	4661      	mov	r1, ip
 800a2bc:	c120      	stmia	r1!, {r5}
 800a2be:	468c      	mov	ip, r1
 800a2c0:	e7dd      	b.n	800a27e <__mdiff+0xda>
 800a2c2:	3801      	subs	r0, #1
 800a2c4:	e7e9      	b.n	800a29a <__mdiff+0xf6>
 800a2c6:	46c0      	nop			; (mov r8, r8)
 800a2c8:	0800b84f 	.word	0x0800b84f
 800a2cc:	00000232 	.word	0x00000232
 800a2d0:	0800b8dc 	.word	0x0800b8dc

0800a2d4 <__ulp>:
 800a2d4:	4b0f      	ldr	r3, [pc, #60]	; (800a314 <__ulp+0x40>)
 800a2d6:	4019      	ands	r1, r3
 800a2d8:	4b0f      	ldr	r3, [pc, #60]	; (800a318 <__ulp+0x44>)
 800a2da:	18c9      	adds	r1, r1, r3
 800a2dc:	2900      	cmp	r1, #0
 800a2de:	dd04      	ble.n	800a2ea <__ulp+0x16>
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	000b      	movs	r3, r1
 800a2e4:	0010      	movs	r0, r2
 800a2e6:	0019      	movs	r1, r3
 800a2e8:	4770      	bx	lr
 800a2ea:	4249      	negs	r1, r1
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	1509      	asrs	r1, r1, #20
 800a2f2:	2913      	cmp	r1, #19
 800a2f4:	dc04      	bgt.n	800a300 <__ulp+0x2c>
 800a2f6:	2080      	movs	r0, #128	; 0x80
 800a2f8:	0300      	lsls	r0, r0, #12
 800a2fa:	4108      	asrs	r0, r1
 800a2fc:	0003      	movs	r3, r0
 800a2fe:	e7f1      	b.n	800a2e4 <__ulp+0x10>
 800a300:	3914      	subs	r1, #20
 800a302:	2001      	movs	r0, #1
 800a304:	291e      	cmp	r1, #30
 800a306:	dc02      	bgt.n	800a30e <__ulp+0x3a>
 800a308:	2080      	movs	r0, #128	; 0x80
 800a30a:	0600      	lsls	r0, r0, #24
 800a30c:	40c8      	lsrs	r0, r1
 800a30e:	0002      	movs	r2, r0
 800a310:	e7e8      	b.n	800a2e4 <__ulp+0x10>
 800a312:	46c0      	nop			; (mov r8, r8)
 800a314:	7ff00000 	.word	0x7ff00000
 800a318:	fcc00000 	.word	0xfcc00000

0800a31c <__b2d>:
 800a31c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a31e:	0006      	movs	r6, r0
 800a320:	6903      	ldr	r3, [r0, #16]
 800a322:	3614      	adds	r6, #20
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	18f3      	adds	r3, r6, r3
 800a328:	1f1d      	subs	r5, r3, #4
 800a32a:	682c      	ldr	r4, [r5, #0]
 800a32c:	000f      	movs	r7, r1
 800a32e:	0020      	movs	r0, r4
 800a330:	9301      	str	r3, [sp, #4]
 800a332:	f7ff fd43 	bl	8009dbc <__hi0bits>
 800a336:	2320      	movs	r3, #32
 800a338:	1a1b      	subs	r3, r3, r0
 800a33a:	491f      	ldr	r1, [pc, #124]	; (800a3b8 <__b2d+0x9c>)
 800a33c:	603b      	str	r3, [r7, #0]
 800a33e:	280a      	cmp	r0, #10
 800a340:	dc16      	bgt.n	800a370 <__b2d+0x54>
 800a342:	230b      	movs	r3, #11
 800a344:	0027      	movs	r7, r4
 800a346:	1a1b      	subs	r3, r3, r0
 800a348:	40df      	lsrs	r7, r3
 800a34a:	4339      	orrs	r1, r7
 800a34c:	469c      	mov	ip, r3
 800a34e:	000b      	movs	r3, r1
 800a350:	2100      	movs	r1, #0
 800a352:	42ae      	cmp	r6, r5
 800a354:	d202      	bcs.n	800a35c <__b2d+0x40>
 800a356:	9901      	ldr	r1, [sp, #4]
 800a358:	3908      	subs	r1, #8
 800a35a:	6809      	ldr	r1, [r1, #0]
 800a35c:	3015      	adds	r0, #21
 800a35e:	4084      	lsls	r4, r0
 800a360:	4660      	mov	r0, ip
 800a362:	40c1      	lsrs	r1, r0
 800a364:	430c      	orrs	r4, r1
 800a366:	0022      	movs	r2, r4
 800a368:	0010      	movs	r0, r2
 800a36a:	0019      	movs	r1, r3
 800a36c:	b003      	add	sp, #12
 800a36e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a370:	2700      	movs	r7, #0
 800a372:	42ae      	cmp	r6, r5
 800a374:	d202      	bcs.n	800a37c <__b2d+0x60>
 800a376:	9d01      	ldr	r5, [sp, #4]
 800a378:	3d08      	subs	r5, #8
 800a37a:	682f      	ldr	r7, [r5, #0]
 800a37c:	230b      	movs	r3, #11
 800a37e:	425b      	negs	r3, r3
 800a380:	469c      	mov	ip, r3
 800a382:	4484      	add	ip, r0
 800a384:	280b      	cmp	r0, #11
 800a386:	d013      	beq.n	800a3b0 <__b2d+0x94>
 800a388:	4663      	mov	r3, ip
 800a38a:	2020      	movs	r0, #32
 800a38c:	409c      	lsls	r4, r3
 800a38e:	1ac0      	subs	r0, r0, r3
 800a390:	003b      	movs	r3, r7
 800a392:	40c3      	lsrs	r3, r0
 800a394:	431c      	orrs	r4, r3
 800a396:	4321      	orrs	r1, r4
 800a398:	000b      	movs	r3, r1
 800a39a:	2100      	movs	r1, #0
 800a39c:	42b5      	cmp	r5, r6
 800a39e:	d901      	bls.n	800a3a4 <__b2d+0x88>
 800a3a0:	3d04      	subs	r5, #4
 800a3a2:	6829      	ldr	r1, [r5, #0]
 800a3a4:	4664      	mov	r4, ip
 800a3a6:	40c1      	lsrs	r1, r0
 800a3a8:	40a7      	lsls	r7, r4
 800a3aa:	430f      	orrs	r7, r1
 800a3ac:	003a      	movs	r2, r7
 800a3ae:	e7db      	b.n	800a368 <__b2d+0x4c>
 800a3b0:	4321      	orrs	r1, r4
 800a3b2:	000b      	movs	r3, r1
 800a3b4:	e7fa      	b.n	800a3ac <__b2d+0x90>
 800a3b6:	46c0      	nop			; (mov r8, r8)
 800a3b8:	3ff00000 	.word	0x3ff00000

0800a3bc <__d2b>:
 800a3bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3be:	2101      	movs	r1, #1
 800a3c0:	0014      	movs	r4, r2
 800a3c2:	001e      	movs	r6, r3
 800a3c4:	9f08      	ldr	r7, [sp, #32]
 800a3c6:	f7ff fc01 	bl	8009bcc <_Balloc>
 800a3ca:	1e05      	subs	r5, r0, #0
 800a3cc:	d105      	bne.n	800a3da <__d2b+0x1e>
 800a3ce:	0002      	movs	r2, r0
 800a3d0:	4b26      	ldr	r3, [pc, #152]	; (800a46c <__d2b+0xb0>)
 800a3d2:	4927      	ldr	r1, [pc, #156]	; (800a470 <__d2b+0xb4>)
 800a3d4:	4827      	ldr	r0, [pc, #156]	; (800a474 <__d2b+0xb8>)
 800a3d6:	f000 fa77 	bl	800a8c8 <__assert_func>
 800a3da:	0333      	lsls	r3, r6, #12
 800a3dc:	0076      	lsls	r6, r6, #1
 800a3de:	0b1b      	lsrs	r3, r3, #12
 800a3e0:	0d76      	lsrs	r6, r6, #21
 800a3e2:	d124      	bne.n	800a42e <__d2b+0x72>
 800a3e4:	9301      	str	r3, [sp, #4]
 800a3e6:	2c00      	cmp	r4, #0
 800a3e8:	d027      	beq.n	800a43a <__d2b+0x7e>
 800a3ea:	4668      	mov	r0, sp
 800a3ec:	9400      	str	r4, [sp, #0]
 800a3ee:	f7ff fcff 	bl	8009df0 <__lo0bits>
 800a3f2:	9c00      	ldr	r4, [sp, #0]
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	d01e      	beq.n	800a436 <__d2b+0x7a>
 800a3f8:	9b01      	ldr	r3, [sp, #4]
 800a3fa:	2120      	movs	r1, #32
 800a3fc:	001a      	movs	r2, r3
 800a3fe:	1a09      	subs	r1, r1, r0
 800a400:	408a      	lsls	r2, r1
 800a402:	40c3      	lsrs	r3, r0
 800a404:	4322      	orrs	r2, r4
 800a406:	616a      	str	r2, [r5, #20]
 800a408:	9301      	str	r3, [sp, #4]
 800a40a:	9c01      	ldr	r4, [sp, #4]
 800a40c:	61ac      	str	r4, [r5, #24]
 800a40e:	1e63      	subs	r3, r4, #1
 800a410:	419c      	sbcs	r4, r3
 800a412:	3401      	adds	r4, #1
 800a414:	612c      	str	r4, [r5, #16]
 800a416:	2e00      	cmp	r6, #0
 800a418:	d018      	beq.n	800a44c <__d2b+0x90>
 800a41a:	4b17      	ldr	r3, [pc, #92]	; (800a478 <__d2b+0xbc>)
 800a41c:	18f6      	adds	r6, r6, r3
 800a41e:	2335      	movs	r3, #53	; 0x35
 800a420:	1836      	adds	r6, r6, r0
 800a422:	1a18      	subs	r0, r3, r0
 800a424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a426:	603e      	str	r6, [r7, #0]
 800a428:	6018      	str	r0, [r3, #0]
 800a42a:	0028      	movs	r0, r5
 800a42c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a42e:	2280      	movs	r2, #128	; 0x80
 800a430:	0352      	lsls	r2, r2, #13
 800a432:	4313      	orrs	r3, r2
 800a434:	e7d6      	b.n	800a3e4 <__d2b+0x28>
 800a436:	616c      	str	r4, [r5, #20]
 800a438:	e7e7      	b.n	800a40a <__d2b+0x4e>
 800a43a:	a801      	add	r0, sp, #4
 800a43c:	f7ff fcd8 	bl	8009df0 <__lo0bits>
 800a440:	2401      	movs	r4, #1
 800a442:	9b01      	ldr	r3, [sp, #4]
 800a444:	612c      	str	r4, [r5, #16]
 800a446:	616b      	str	r3, [r5, #20]
 800a448:	3020      	adds	r0, #32
 800a44a:	e7e4      	b.n	800a416 <__d2b+0x5a>
 800a44c:	4b0b      	ldr	r3, [pc, #44]	; (800a47c <__d2b+0xc0>)
 800a44e:	18c0      	adds	r0, r0, r3
 800a450:	4b0b      	ldr	r3, [pc, #44]	; (800a480 <__d2b+0xc4>)
 800a452:	6038      	str	r0, [r7, #0]
 800a454:	18e3      	adds	r3, r4, r3
 800a456:	009b      	lsls	r3, r3, #2
 800a458:	18eb      	adds	r3, r5, r3
 800a45a:	6958      	ldr	r0, [r3, #20]
 800a45c:	f7ff fcae 	bl	8009dbc <__hi0bits>
 800a460:	0164      	lsls	r4, r4, #5
 800a462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a464:	1a24      	subs	r4, r4, r0
 800a466:	601c      	str	r4, [r3, #0]
 800a468:	e7df      	b.n	800a42a <__d2b+0x6e>
 800a46a:	46c0      	nop			; (mov r8, r8)
 800a46c:	0800b84f 	.word	0x0800b84f
 800a470:	0000030a 	.word	0x0000030a
 800a474:	0800b8dc 	.word	0x0800b8dc
 800a478:	fffffbcd 	.word	0xfffffbcd
 800a47c:	fffffbce 	.word	0xfffffbce
 800a480:	3fffffff 	.word	0x3fffffff

0800a484 <__ratio>:
 800a484:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a486:	b087      	sub	sp, #28
 800a488:	000f      	movs	r7, r1
 800a48a:	a904      	add	r1, sp, #16
 800a48c:	0006      	movs	r6, r0
 800a48e:	f7ff ff45 	bl	800a31c <__b2d>
 800a492:	9000      	str	r0, [sp, #0]
 800a494:	9101      	str	r1, [sp, #4]
 800a496:	9c00      	ldr	r4, [sp, #0]
 800a498:	9d01      	ldr	r5, [sp, #4]
 800a49a:	0038      	movs	r0, r7
 800a49c:	a905      	add	r1, sp, #20
 800a49e:	f7ff ff3d 	bl	800a31c <__b2d>
 800a4a2:	9002      	str	r0, [sp, #8]
 800a4a4:	9103      	str	r1, [sp, #12]
 800a4a6:	9a02      	ldr	r2, [sp, #8]
 800a4a8:	9b03      	ldr	r3, [sp, #12]
 800a4aa:	6931      	ldr	r1, [r6, #16]
 800a4ac:	6938      	ldr	r0, [r7, #16]
 800a4ae:	9e05      	ldr	r6, [sp, #20]
 800a4b0:	1a08      	subs	r0, r1, r0
 800a4b2:	9904      	ldr	r1, [sp, #16]
 800a4b4:	0140      	lsls	r0, r0, #5
 800a4b6:	1b89      	subs	r1, r1, r6
 800a4b8:	1841      	adds	r1, r0, r1
 800a4ba:	0508      	lsls	r0, r1, #20
 800a4bc:	2900      	cmp	r1, #0
 800a4be:	dd07      	ble.n	800a4d0 <__ratio+0x4c>
 800a4c0:	9901      	ldr	r1, [sp, #4]
 800a4c2:	1845      	adds	r5, r0, r1
 800a4c4:	0020      	movs	r0, r4
 800a4c6:	0029      	movs	r1, r5
 800a4c8:	f7f7 f8c2 	bl	8001650 <__aeabi_ddiv>
 800a4cc:	b007      	add	sp, #28
 800a4ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4d0:	9903      	ldr	r1, [sp, #12]
 800a4d2:	1a0b      	subs	r3, r1, r0
 800a4d4:	e7f6      	b.n	800a4c4 <__ratio+0x40>

0800a4d6 <__copybits>:
 800a4d6:	b570      	push	{r4, r5, r6, lr}
 800a4d8:	0014      	movs	r4, r2
 800a4da:	0005      	movs	r5, r0
 800a4dc:	3901      	subs	r1, #1
 800a4de:	6913      	ldr	r3, [r2, #16]
 800a4e0:	1149      	asrs	r1, r1, #5
 800a4e2:	3101      	adds	r1, #1
 800a4e4:	0089      	lsls	r1, r1, #2
 800a4e6:	3414      	adds	r4, #20
 800a4e8:	009b      	lsls	r3, r3, #2
 800a4ea:	1841      	adds	r1, r0, r1
 800a4ec:	18e3      	adds	r3, r4, r3
 800a4ee:	42a3      	cmp	r3, r4
 800a4f0:	d80d      	bhi.n	800a50e <__copybits+0x38>
 800a4f2:	0014      	movs	r4, r2
 800a4f4:	3411      	adds	r4, #17
 800a4f6:	2500      	movs	r5, #0
 800a4f8:	429c      	cmp	r4, r3
 800a4fa:	d803      	bhi.n	800a504 <__copybits+0x2e>
 800a4fc:	1a9b      	subs	r3, r3, r2
 800a4fe:	3b11      	subs	r3, #17
 800a500:	089b      	lsrs	r3, r3, #2
 800a502:	009d      	lsls	r5, r3, #2
 800a504:	2300      	movs	r3, #0
 800a506:	1940      	adds	r0, r0, r5
 800a508:	4281      	cmp	r1, r0
 800a50a:	d803      	bhi.n	800a514 <__copybits+0x3e>
 800a50c:	bd70      	pop	{r4, r5, r6, pc}
 800a50e:	cc40      	ldmia	r4!, {r6}
 800a510:	c540      	stmia	r5!, {r6}
 800a512:	e7ec      	b.n	800a4ee <__copybits+0x18>
 800a514:	c008      	stmia	r0!, {r3}
 800a516:	e7f7      	b.n	800a508 <__copybits+0x32>

0800a518 <__any_on>:
 800a518:	0002      	movs	r2, r0
 800a51a:	6900      	ldr	r0, [r0, #16]
 800a51c:	b510      	push	{r4, lr}
 800a51e:	3214      	adds	r2, #20
 800a520:	114b      	asrs	r3, r1, #5
 800a522:	4298      	cmp	r0, r3
 800a524:	db13      	blt.n	800a54e <__any_on+0x36>
 800a526:	dd0c      	ble.n	800a542 <__any_on+0x2a>
 800a528:	241f      	movs	r4, #31
 800a52a:	0008      	movs	r0, r1
 800a52c:	4020      	ands	r0, r4
 800a52e:	4221      	tst	r1, r4
 800a530:	d007      	beq.n	800a542 <__any_on+0x2a>
 800a532:	0099      	lsls	r1, r3, #2
 800a534:	588c      	ldr	r4, [r1, r2]
 800a536:	0021      	movs	r1, r4
 800a538:	40c1      	lsrs	r1, r0
 800a53a:	4081      	lsls	r1, r0
 800a53c:	2001      	movs	r0, #1
 800a53e:	428c      	cmp	r4, r1
 800a540:	d104      	bne.n	800a54c <__any_on+0x34>
 800a542:	009b      	lsls	r3, r3, #2
 800a544:	18d3      	adds	r3, r2, r3
 800a546:	4293      	cmp	r3, r2
 800a548:	d803      	bhi.n	800a552 <__any_on+0x3a>
 800a54a:	2000      	movs	r0, #0
 800a54c:	bd10      	pop	{r4, pc}
 800a54e:	0003      	movs	r3, r0
 800a550:	e7f7      	b.n	800a542 <__any_on+0x2a>
 800a552:	3b04      	subs	r3, #4
 800a554:	6819      	ldr	r1, [r3, #0]
 800a556:	2900      	cmp	r1, #0
 800a558:	d0f5      	beq.n	800a546 <__any_on+0x2e>
 800a55a:	2001      	movs	r0, #1
 800a55c:	e7f6      	b.n	800a54c <__any_on+0x34>

0800a55e <_calloc_r>:
 800a55e:	b570      	push	{r4, r5, r6, lr}
 800a560:	0c13      	lsrs	r3, r2, #16
 800a562:	0c0d      	lsrs	r5, r1, #16
 800a564:	d11e      	bne.n	800a5a4 <_calloc_r+0x46>
 800a566:	2b00      	cmp	r3, #0
 800a568:	d10c      	bne.n	800a584 <_calloc_r+0x26>
 800a56a:	b289      	uxth	r1, r1
 800a56c:	b294      	uxth	r4, r2
 800a56e:	434c      	muls	r4, r1
 800a570:	0021      	movs	r1, r4
 800a572:	f7fc faeb 	bl	8006b4c <_malloc_r>
 800a576:	1e05      	subs	r5, r0, #0
 800a578:	d01b      	beq.n	800a5b2 <_calloc_r+0x54>
 800a57a:	0022      	movs	r2, r4
 800a57c:	2100      	movs	r1, #0
 800a57e:	f7fc fa70 	bl	8006a62 <memset>
 800a582:	e016      	b.n	800a5b2 <_calloc_r+0x54>
 800a584:	1c1d      	adds	r5, r3, #0
 800a586:	1c0b      	adds	r3, r1, #0
 800a588:	b292      	uxth	r2, r2
 800a58a:	b289      	uxth	r1, r1
 800a58c:	b29c      	uxth	r4, r3
 800a58e:	4351      	muls	r1, r2
 800a590:	b2ab      	uxth	r3, r5
 800a592:	4363      	muls	r3, r4
 800a594:	0c0c      	lsrs	r4, r1, #16
 800a596:	191c      	adds	r4, r3, r4
 800a598:	0c22      	lsrs	r2, r4, #16
 800a59a:	d107      	bne.n	800a5ac <_calloc_r+0x4e>
 800a59c:	0424      	lsls	r4, r4, #16
 800a59e:	b289      	uxth	r1, r1
 800a5a0:	430c      	orrs	r4, r1
 800a5a2:	e7e5      	b.n	800a570 <_calloc_r+0x12>
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d101      	bne.n	800a5ac <_calloc_r+0x4e>
 800a5a8:	1c13      	adds	r3, r2, #0
 800a5aa:	e7ed      	b.n	800a588 <_calloc_r+0x2a>
 800a5ac:	230c      	movs	r3, #12
 800a5ae:	2500      	movs	r5, #0
 800a5b0:	6003      	str	r3, [r0, #0]
 800a5b2:	0028      	movs	r0, r5
 800a5b4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a5b8 <__ssputs_r>:
 800a5b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5ba:	688e      	ldr	r6, [r1, #8]
 800a5bc:	b085      	sub	sp, #20
 800a5be:	0007      	movs	r7, r0
 800a5c0:	000c      	movs	r4, r1
 800a5c2:	9203      	str	r2, [sp, #12]
 800a5c4:	9301      	str	r3, [sp, #4]
 800a5c6:	429e      	cmp	r6, r3
 800a5c8:	d83c      	bhi.n	800a644 <__ssputs_r+0x8c>
 800a5ca:	2390      	movs	r3, #144	; 0x90
 800a5cc:	898a      	ldrh	r2, [r1, #12]
 800a5ce:	00db      	lsls	r3, r3, #3
 800a5d0:	421a      	tst	r2, r3
 800a5d2:	d034      	beq.n	800a63e <__ssputs_r+0x86>
 800a5d4:	6909      	ldr	r1, [r1, #16]
 800a5d6:	6823      	ldr	r3, [r4, #0]
 800a5d8:	6960      	ldr	r0, [r4, #20]
 800a5da:	1a5b      	subs	r3, r3, r1
 800a5dc:	9302      	str	r3, [sp, #8]
 800a5de:	2303      	movs	r3, #3
 800a5e0:	4343      	muls	r3, r0
 800a5e2:	0fdd      	lsrs	r5, r3, #31
 800a5e4:	18ed      	adds	r5, r5, r3
 800a5e6:	9b01      	ldr	r3, [sp, #4]
 800a5e8:	9802      	ldr	r0, [sp, #8]
 800a5ea:	3301      	adds	r3, #1
 800a5ec:	181b      	adds	r3, r3, r0
 800a5ee:	106d      	asrs	r5, r5, #1
 800a5f0:	42ab      	cmp	r3, r5
 800a5f2:	d900      	bls.n	800a5f6 <__ssputs_r+0x3e>
 800a5f4:	001d      	movs	r5, r3
 800a5f6:	0553      	lsls	r3, r2, #21
 800a5f8:	d532      	bpl.n	800a660 <__ssputs_r+0xa8>
 800a5fa:	0029      	movs	r1, r5
 800a5fc:	0038      	movs	r0, r7
 800a5fe:	f7fc faa5 	bl	8006b4c <_malloc_r>
 800a602:	1e06      	subs	r6, r0, #0
 800a604:	d109      	bne.n	800a61a <__ssputs_r+0x62>
 800a606:	230c      	movs	r3, #12
 800a608:	603b      	str	r3, [r7, #0]
 800a60a:	2340      	movs	r3, #64	; 0x40
 800a60c:	2001      	movs	r0, #1
 800a60e:	89a2      	ldrh	r2, [r4, #12]
 800a610:	4240      	negs	r0, r0
 800a612:	4313      	orrs	r3, r2
 800a614:	81a3      	strh	r3, [r4, #12]
 800a616:	b005      	add	sp, #20
 800a618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a61a:	9a02      	ldr	r2, [sp, #8]
 800a61c:	6921      	ldr	r1, [r4, #16]
 800a61e:	f7fc fa17 	bl	8006a50 <memcpy>
 800a622:	89a3      	ldrh	r3, [r4, #12]
 800a624:	4a14      	ldr	r2, [pc, #80]	; (800a678 <__ssputs_r+0xc0>)
 800a626:	401a      	ands	r2, r3
 800a628:	2380      	movs	r3, #128	; 0x80
 800a62a:	4313      	orrs	r3, r2
 800a62c:	81a3      	strh	r3, [r4, #12]
 800a62e:	9b02      	ldr	r3, [sp, #8]
 800a630:	6126      	str	r6, [r4, #16]
 800a632:	18f6      	adds	r6, r6, r3
 800a634:	6026      	str	r6, [r4, #0]
 800a636:	6165      	str	r5, [r4, #20]
 800a638:	9e01      	ldr	r6, [sp, #4]
 800a63a:	1aed      	subs	r5, r5, r3
 800a63c:	60a5      	str	r5, [r4, #8]
 800a63e:	9b01      	ldr	r3, [sp, #4]
 800a640:	429e      	cmp	r6, r3
 800a642:	d900      	bls.n	800a646 <__ssputs_r+0x8e>
 800a644:	9e01      	ldr	r6, [sp, #4]
 800a646:	0032      	movs	r2, r6
 800a648:	9903      	ldr	r1, [sp, #12]
 800a64a:	6820      	ldr	r0, [r4, #0]
 800a64c:	f000 f96d 	bl	800a92a <memmove>
 800a650:	68a3      	ldr	r3, [r4, #8]
 800a652:	2000      	movs	r0, #0
 800a654:	1b9b      	subs	r3, r3, r6
 800a656:	60a3      	str	r3, [r4, #8]
 800a658:	6823      	ldr	r3, [r4, #0]
 800a65a:	199e      	adds	r6, r3, r6
 800a65c:	6026      	str	r6, [r4, #0]
 800a65e:	e7da      	b.n	800a616 <__ssputs_r+0x5e>
 800a660:	002a      	movs	r2, r5
 800a662:	0038      	movs	r0, r7
 800a664:	f000 f974 	bl	800a950 <_realloc_r>
 800a668:	1e06      	subs	r6, r0, #0
 800a66a:	d1e0      	bne.n	800a62e <__ssputs_r+0x76>
 800a66c:	0038      	movs	r0, r7
 800a66e:	6921      	ldr	r1, [r4, #16]
 800a670:	f7fc fa00 	bl	8006a74 <_free_r>
 800a674:	e7c7      	b.n	800a606 <__ssputs_r+0x4e>
 800a676:	46c0      	nop			; (mov r8, r8)
 800a678:	fffffb7f 	.word	0xfffffb7f

0800a67c <_svfiprintf_r>:
 800a67c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a67e:	b0a1      	sub	sp, #132	; 0x84
 800a680:	9003      	str	r0, [sp, #12]
 800a682:	001d      	movs	r5, r3
 800a684:	898b      	ldrh	r3, [r1, #12]
 800a686:	000f      	movs	r7, r1
 800a688:	0016      	movs	r6, r2
 800a68a:	061b      	lsls	r3, r3, #24
 800a68c:	d511      	bpl.n	800a6b2 <_svfiprintf_r+0x36>
 800a68e:	690b      	ldr	r3, [r1, #16]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d10e      	bne.n	800a6b2 <_svfiprintf_r+0x36>
 800a694:	2140      	movs	r1, #64	; 0x40
 800a696:	f7fc fa59 	bl	8006b4c <_malloc_r>
 800a69a:	6038      	str	r0, [r7, #0]
 800a69c:	6138      	str	r0, [r7, #16]
 800a69e:	2800      	cmp	r0, #0
 800a6a0:	d105      	bne.n	800a6ae <_svfiprintf_r+0x32>
 800a6a2:	230c      	movs	r3, #12
 800a6a4:	9a03      	ldr	r2, [sp, #12]
 800a6a6:	3801      	subs	r0, #1
 800a6a8:	6013      	str	r3, [r2, #0]
 800a6aa:	b021      	add	sp, #132	; 0x84
 800a6ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6ae:	2340      	movs	r3, #64	; 0x40
 800a6b0:	617b      	str	r3, [r7, #20]
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	ac08      	add	r4, sp, #32
 800a6b6:	6163      	str	r3, [r4, #20]
 800a6b8:	3320      	adds	r3, #32
 800a6ba:	7663      	strb	r3, [r4, #25]
 800a6bc:	3310      	adds	r3, #16
 800a6be:	76a3      	strb	r3, [r4, #26]
 800a6c0:	9507      	str	r5, [sp, #28]
 800a6c2:	0035      	movs	r5, r6
 800a6c4:	782b      	ldrb	r3, [r5, #0]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d001      	beq.n	800a6ce <_svfiprintf_r+0x52>
 800a6ca:	2b25      	cmp	r3, #37	; 0x25
 800a6cc:	d147      	bne.n	800a75e <_svfiprintf_r+0xe2>
 800a6ce:	1bab      	subs	r3, r5, r6
 800a6d0:	9305      	str	r3, [sp, #20]
 800a6d2:	42b5      	cmp	r5, r6
 800a6d4:	d00c      	beq.n	800a6f0 <_svfiprintf_r+0x74>
 800a6d6:	0032      	movs	r2, r6
 800a6d8:	0039      	movs	r1, r7
 800a6da:	9803      	ldr	r0, [sp, #12]
 800a6dc:	f7ff ff6c 	bl	800a5b8 <__ssputs_r>
 800a6e0:	1c43      	adds	r3, r0, #1
 800a6e2:	d100      	bne.n	800a6e6 <_svfiprintf_r+0x6a>
 800a6e4:	e0ae      	b.n	800a844 <_svfiprintf_r+0x1c8>
 800a6e6:	6962      	ldr	r2, [r4, #20]
 800a6e8:	9b05      	ldr	r3, [sp, #20]
 800a6ea:	4694      	mov	ip, r2
 800a6ec:	4463      	add	r3, ip
 800a6ee:	6163      	str	r3, [r4, #20]
 800a6f0:	782b      	ldrb	r3, [r5, #0]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d100      	bne.n	800a6f8 <_svfiprintf_r+0x7c>
 800a6f6:	e0a5      	b.n	800a844 <_svfiprintf_r+0x1c8>
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	4252      	negs	r2, r2
 800a6fe:	6062      	str	r2, [r4, #4]
 800a700:	a904      	add	r1, sp, #16
 800a702:	3254      	adds	r2, #84	; 0x54
 800a704:	1852      	adds	r2, r2, r1
 800a706:	1c6e      	adds	r6, r5, #1
 800a708:	6023      	str	r3, [r4, #0]
 800a70a:	60e3      	str	r3, [r4, #12]
 800a70c:	60a3      	str	r3, [r4, #8]
 800a70e:	7013      	strb	r3, [r2, #0]
 800a710:	65a3      	str	r3, [r4, #88]	; 0x58
 800a712:	2205      	movs	r2, #5
 800a714:	7831      	ldrb	r1, [r6, #0]
 800a716:	4854      	ldr	r0, [pc, #336]	; (800a868 <_svfiprintf_r+0x1ec>)
 800a718:	f7ff fa3c 	bl	8009b94 <memchr>
 800a71c:	1c75      	adds	r5, r6, #1
 800a71e:	2800      	cmp	r0, #0
 800a720:	d11f      	bne.n	800a762 <_svfiprintf_r+0xe6>
 800a722:	6822      	ldr	r2, [r4, #0]
 800a724:	06d3      	lsls	r3, r2, #27
 800a726:	d504      	bpl.n	800a732 <_svfiprintf_r+0xb6>
 800a728:	2353      	movs	r3, #83	; 0x53
 800a72a:	a904      	add	r1, sp, #16
 800a72c:	185b      	adds	r3, r3, r1
 800a72e:	2120      	movs	r1, #32
 800a730:	7019      	strb	r1, [r3, #0]
 800a732:	0713      	lsls	r3, r2, #28
 800a734:	d504      	bpl.n	800a740 <_svfiprintf_r+0xc4>
 800a736:	2353      	movs	r3, #83	; 0x53
 800a738:	a904      	add	r1, sp, #16
 800a73a:	185b      	adds	r3, r3, r1
 800a73c:	212b      	movs	r1, #43	; 0x2b
 800a73e:	7019      	strb	r1, [r3, #0]
 800a740:	7833      	ldrb	r3, [r6, #0]
 800a742:	2b2a      	cmp	r3, #42	; 0x2a
 800a744:	d016      	beq.n	800a774 <_svfiprintf_r+0xf8>
 800a746:	0035      	movs	r5, r6
 800a748:	2100      	movs	r1, #0
 800a74a:	200a      	movs	r0, #10
 800a74c:	68e3      	ldr	r3, [r4, #12]
 800a74e:	782a      	ldrb	r2, [r5, #0]
 800a750:	1c6e      	adds	r6, r5, #1
 800a752:	3a30      	subs	r2, #48	; 0x30
 800a754:	2a09      	cmp	r2, #9
 800a756:	d94e      	bls.n	800a7f6 <_svfiprintf_r+0x17a>
 800a758:	2900      	cmp	r1, #0
 800a75a:	d111      	bne.n	800a780 <_svfiprintf_r+0x104>
 800a75c:	e017      	b.n	800a78e <_svfiprintf_r+0x112>
 800a75e:	3501      	adds	r5, #1
 800a760:	e7b0      	b.n	800a6c4 <_svfiprintf_r+0x48>
 800a762:	4b41      	ldr	r3, [pc, #260]	; (800a868 <_svfiprintf_r+0x1ec>)
 800a764:	6822      	ldr	r2, [r4, #0]
 800a766:	1ac0      	subs	r0, r0, r3
 800a768:	2301      	movs	r3, #1
 800a76a:	4083      	lsls	r3, r0
 800a76c:	4313      	orrs	r3, r2
 800a76e:	002e      	movs	r6, r5
 800a770:	6023      	str	r3, [r4, #0]
 800a772:	e7ce      	b.n	800a712 <_svfiprintf_r+0x96>
 800a774:	9b07      	ldr	r3, [sp, #28]
 800a776:	1d19      	adds	r1, r3, #4
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	9107      	str	r1, [sp, #28]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	db01      	blt.n	800a784 <_svfiprintf_r+0x108>
 800a780:	930b      	str	r3, [sp, #44]	; 0x2c
 800a782:	e004      	b.n	800a78e <_svfiprintf_r+0x112>
 800a784:	425b      	negs	r3, r3
 800a786:	60e3      	str	r3, [r4, #12]
 800a788:	2302      	movs	r3, #2
 800a78a:	4313      	orrs	r3, r2
 800a78c:	6023      	str	r3, [r4, #0]
 800a78e:	782b      	ldrb	r3, [r5, #0]
 800a790:	2b2e      	cmp	r3, #46	; 0x2e
 800a792:	d10a      	bne.n	800a7aa <_svfiprintf_r+0x12e>
 800a794:	786b      	ldrb	r3, [r5, #1]
 800a796:	2b2a      	cmp	r3, #42	; 0x2a
 800a798:	d135      	bne.n	800a806 <_svfiprintf_r+0x18a>
 800a79a:	9b07      	ldr	r3, [sp, #28]
 800a79c:	3502      	adds	r5, #2
 800a79e:	1d1a      	adds	r2, r3, #4
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	9207      	str	r2, [sp, #28]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	db2b      	blt.n	800a800 <_svfiprintf_r+0x184>
 800a7a8:	9309      	str	r3, [sp, #36]	; 0x24
 800a7aa:	4e30      	ldr	r6, [pc, #192]	; (800a86c <_svfiprintf_r+0x1f0>)
 800a7ac:	2203      	movs	r2, #3
 800a7ae:	0030      	movs	r0, r6
 800a7b0:	7829      	ldrb	r1, [r5, #0]
 800a7b2:	f7ff f9ef 	bl	8009b94 <memchr>
 800a7b6:	2800      	cmp	r0, #0
 800a7b8:	d006      	beq.n	800a7c8 <_svfiprintf_r+0x14c>
 800a7ba:	2340      	movs	r3, #64	; 0x40
 800a7bc:	1b80      	subs	r0, r0, r6
 800a7be:	4083      	lsls	r3, r0
 800a7c0:	6822      	ldr	r2, [r4, #0]
 800a7c2:	3501      	adds	r5, #1
 800a7c4:	4313      	orrs	r3, r2
 800a7c6:	6023      	str	r3, [r4, #0]
 800a7c8:	7829      	ldrb	r1, [r5, #0]
 800a7ca:	2206      	movs	r2, #6
 800a7cc:	4828      	ldr	r0, [pc, #160]	; (800a870 <_svfiprintf_r+0x1f4>)
 800a7ce:	1c6e      	adds	r6, r5, #1
 800a7d0:	7621      	strb	r1, [r4, #24]
 800a7d2:	f7ff f9df 	bl	8009b94 <memchr>
 800a7d6:	2800      	cmp	r0, #0
 800a7d8:	d03c      	beq.n	800a854 <_svfiprintf_r+0x1d8>
 800a7da:	4b26      	ldr	r3, [pc, #152]	; (800a874 <_svfiprintf_r+0x1f8>)
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d125      	bne.n	800a82c <_svfiprintf_r+0x1b0>
 800a7e0:	2207      	movs	r2, #7
 800a7e2:	9b07      	ldr	r3, [sp, #28]
 800a7e4:	3307      	adds	r3, #7
 800a7e6:	4393      	bics	r3, r2
 800a7e8:	3308      	adds	r3, #8
 800a7ea:	9307      	str	r3, [sp, #28]
 800a7ec:	6963      	ldr	r3, [r4, #20]
 800a7ee:	9a04      	ldr	r2, [sp, #16]
 800a7f0:	189b      	adds	r3, r3, r2
 800a7f2:	6163      	str	r3, [r4, #20]
 800a7f4:	e765      	b.n	800a6c2 <_svfiprintf_r+0x46>
 800a7f6:	4343      	muls	r3, r0
 800a7f8:	0035      	movs	r5, r6
 800a7fa:	2101      	movs	r1, #1
 800a7fc:	189b      	adds	r3, r3, r2
 800a7fe:	e7a6      	b.n	800a74e <_svfiprintf_r+0xd2>
 800a800:	2301      	movs	r3, #1
 800a802:	425b      	negs	r3, r3
 800a804:	e7d0      	b.n	800a7a8 <_svfiprintf_r+0x12c>
 800a806:	2300      	movs	r3, #0
 800a808:	200a      	movs	r0, #10
 800a80a:	001a      	movs	r2, r3
 800a80c:	3501      	adds	r5, #1
 800a80e:	6063      	str	r3, [r4, #4]
 800a810:	7829      	ldrb	r1, [r5, #0]
 800a812:	1c6e      	adds	r6, r5, #1
 800a814:	3930      	subs	r1, #48	; 0x30
 800a816:	2909      	cmp	r1, #9
 800a818:	d903      	bls.n	800a822 <_svfiprintf_r+0x1a6>
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d0c5      	beq.n	800a7aa <_svfiprintf_r+0x12e>
 800a81e:	9209      	str	r2, [sp, #36]	; 0x24
 800a820:	e7c3      	b.n	800a7aa <_svfiprintf_r+0x12e>
 800a822:	4342      	muls	r2, r0
 800a824:	0035      	movs	r5, r6
 800a826:	2301      	movs	r3, #1
 800a828:	1852      	adds	r2, r2, r1
 800a82a:	e7f1      	b.n	800a810 <_svfiprintf_r+0x194>
 800a82c:	ab07      	add	r3, sp, #28
 800a82e:	9300      	str	r3, [sp, #0]
 800a830:	003a      	movs	r2, r7
 800a832:	0021      	movs	r1, r4
 800a834:	4b10      	ldr	r3, [pc, #64]	; (800a878 <_svfiprintf_r+0x1fc>)
 800a836:	9803      	ldr	r0, [sp, #12]
 800a838:	f7fc faa8 	bl	8006d8c <_printf_float>
 800a83c:	9004      	str	r0, [sp, #16]
 800a83e:	9b04      	ldr	r3, [sp, #16]
 800a840:	3301      	adds	r3, #1
 800a842:	d1d3      	bne.n	800a7ec <_svfiprintf_r+0x170>
 800a844:	89bb      	ldrh	r3, [r7, #12]
 800a846:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a848:	065b      	lsls	r3, r3, #25
 800a84a:	d400      	bmi.n	800a84e <_svfiprintf_r+0x1d2>
 800a84c:	e72d      	b.n	800a6aa <_svfiprintf_r+0x2e>
 800a84e:	2001      	movs	r0, #1
 800a850:	4240      	negs	r0, r0
 800a852:	e72a      	b.n	800a6aa <_svfiprintf_r+0x2e>
 800a854:	ab07      	add	r3, sp, #28
 800a856:	9300      	str	r3, [sp, #0]
 800a858:	003a      	movs	r2, r7
 800a85a:	0021      	movs	r1, r4
 800a85c:	4b06      	ldr	r3, [pc, #24]	; (800a878 <_svfiprintf_r+0x1fc>)
 800a85e:	9803      	ldr	r0, [sp, #12]
 800a860:	f7fc fd46 	bl	80072f0 <_printf_i>
 800a864:	e7ea      	b.n	800a83c <_svfiprintf_r+0x1c0>
 800a866:	46c0      	nop			; (mov r8, r8)
 800a868:	0800ba34 	.word	0x0800ba34
 800a86c:	0800ba3a 	.word	0x0800ba3a
 800a870:	0800ba3e 	.word	0x0800ba3e
 800a874:	08006d8d 	.word	0x08006d8d
 800a878:	0800a5b9 	.word	0x0800a5b9

0800a87c <nan>:
 800a87c:	2000      	movs	r0, #0
 800a87e:	4901      	ldr	r1, [pc, #4]	; (800a884 <nan+0x8>)
 800a880:	4770      	bx	lr
 800a882:	46c0      	nop			; (mov r8, r8)
 800a884:	7ff80000 	.word	0x7ff80000

0800a888 <strncmp>:
 800a888:	b530      	push	{r4, r5, lr}
 800a88a:	0005      	movs	r5, r0
 800a88c:	1e10      	subs	r0, r2, #0
 800a88e:	d008      	beq.n	800a8a2 <strncmp+0x1a>
 800a890:	2400      	movs	r4, #0
 800a892:	3a01      	subs	r2, #1
 800a894:	5d2b      	ldrb	r3, [r5, r4]
 800a896:	5d08      	ldrb	r0, [r1, r4]
 800a898:	4283      	cmp	r3, r0
 800a89a:	d101      	bne.n	800a8a0 <strncmp+0x18>
 800a89c:	4294      	cmp	r4, r2
 800a89e:	d101      	bne.n	800a8a4 <strncmp+0x1c>
 800a8a0:	1a18      	subs	r0, r3, r0
 800a8a2:	bd30      	pop	{r4, r5, pc}
 800a8a4:	3401      	adds	r4, #1
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d1f4      	bne.n	800a894 <strncmp+0xc>
 800a8aa:	e7f9      	b.n	800a8a0 <strncmp+0x18>

0800a8ac <__ascii_wctomb>:
 800a8ac:	0003      	movs	r3, r0
 800a8ae:	1e08      	subs	r0, r1, #0
 800a8b0:	d005      	beq.n	800a8be <__ascii_wctomb+0x12>
 800a8b2:	2aff      	cmp	r2, #255	; 0xff
 800a8b4:	d904      	bls.n	800a8c0 <__ascii_wctomb+0x14>
 800a8b6:	228a      	movs	r2, #138	; 0x8a
 800a8b8:	2001      	movs	r0, #1
 800a8ba:	601a      	str	r2, [r3, #0]
 800a8bc:	4240      	negs	r0, r0
 800a8be:	4770      	bx	lr
 800a8c0:	2001      	movs	r0, #1
 800a8c2:	700a      	strb	r2, [r1, #0]
 800a8c4:	e7fb      	b.n	800a8be <__ascii_wctomb+0x12>
	...

0800a8c8 <__assert_func>:
 800a8c8:	b530      	push	{r4, r5, lr}
 800a8ca:	0014      	movs	r4, r2
 800a8cc:	001a      	movs	r2, r3
 800a8ce:	4b09      	ldr	r3, [pc, #36]	; (800a8f4 <__assert_func+0x2c>)
 800a8d0:	0005      	movs	r5, r0
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	b085      	sub	sp, #20
 800a8d6:	68d8      	ldr	r0, [r3, #12]
 800a8d8:	4b07      	ldr	r3, [pc, #28]	; (800a8f8 <__assert_func+0x30>)
 800a8da:	2c00      	cmp	r4, #0
 800a8dc:	d101      	bne.n	800a8e2 <__assert_func+0x1a>
 800a8de:	4b07      	ldr	r3, [pc, #28]	; (800a8fc <__assert_func+0x34>)
 800a8e0:	001c      	movs	r4, r3
 800a8e2:	9301      	str	r3, [sp, #4]
 800a8e4:	9100      	str	r1, [sp, #0]
 800a8e6:	002b      	movs	r3, r5
 800a8e8:	4905      	ldr	r1, [pc, #20]	; (800a900 <__assert_func+0x38>)
 800a8ea:	9402      	str	r4, [sp, #8]
 800a8ec:	f000 f80a 	bl	800a904 <fiprintf>
 800a8f0:	f000 fa8c 	bl	800ae0c <abort>
 800a8f4:	2000000c 	.word	0x2000000c
 800a8f8:	0800ba45 	.word	0x0800ba45
 800a8fc:	0800ba80 	.word	0x0800ba80
 800a900:	0800ba52 	.word	0x0800ba52

0800a904 <fiprintf>:
 800a904:	b40e      	push	{r1, r2, r3}
 800a906:	b503      	push	{r0, r1, lr}
 800a908:	0001      	movs	r1, r0
 800a90a:	ab03      	add	r3, sp, #12
 800a90c:	4804      	ldr	r0, [pc, #16]	; (800a920 <fiprintf+0x1c>)
 800a90e:	cb04      	ldmia	r3!, {r2}
 800a910:	6800      	ldr	r0, [r0, #0]
 800a912:	9301      	str	r3, [sp, #4]
 800a914:	f000 f872 	bl	800a9fc <_vfiprintf_r>
 800a918:	b002      	add	sp, #8
 800a91a:	bc08      	pop	{r3}
 800a91c:	b003      	add	sp, #12
 800a91e:	4718      	bx	r3
 800a920:	2000000c 	.word	0x2000000c

0800a924 <__retarget_lock_init_recursive>:
 800a924:	4770      	bx	lr

0800a926 <__retarget_lock_acquire_recursive>:
 800a926:	4770      	bx	lr

0800a928 <__retarget_lock_release_recursive>:
 800a928:	4770      	bx	lr

0800a92a <memmove>:
 800a92a:	b510      	push	{r4, lr}
 800a92c:	4288      	cmp	r0, r1
 800a92e:	d902      	bls.n	800a936 <memmove+0xc>
 800a930:	188b      	adds	r3, r1, r2
 800a932:	4298      	cmp	r0, r3
 800a934:	d303      	bcc.n	800a93e <memmove+0x14>
 800a936:	2300      	movs	r3, #0
 800a938:	e007      	b.n	800a94a <memmove+0x20>
 800a93a:	5c8b      	ldrb	r3, [r1, r2]
 800a93c:	5483      	strb	r3, [r0, r2]
 800a93e:	3a01      	subs	r2, #1
 800a940:	d2fb      	bcs.n	800a93a <memmove+0x10>
 800a942:	bd10      	pop	{r4, pc}
 800a944:	5ccc      	ldrb	r4, [r1, r3]
 800a946:	54c4      	strb	r4, [r0, r3]
 800a948:	3301      	adds	r3, #1
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d1fa      	bne.n	800a944 <memmove+0x1a>
 800a94e:	e7f8      	b.n	800a942 <memmove+0x18>

0800a950 <_realloc_r>:
 800a950:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a952:	0007      	movs	r7, r0
 800a954:	000e      	movs	r6, r1
 800a956:	0014      	movs	r4, r2
 800a958:	2900      	cmp	r1, #0
 800a95a:	d105      	bne.n	800a968 <_realloc_r+0x18>
 800a95c:	0011      	movs	r1, r2
 800a95e:	f7fc f8f5 	bl	8006b4c <_malloc_r>
 800a962:	0005      	movs	r5, r0
 800a964:	0028      	movs	r0, r5
 800a966:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a968:	2a00      	cmp	r2, #0
 800a96a:	d103      	bne.n	800a974 <_realloc_r+0x24>
 800a96c:	f7fc f882 	bl	8006a74 <_free_r>
 800a970:	0025      	movs	r5, r4
 800a972:	e7f7      	b.n	800a964 <_realloc_r+0x14>
 800a974:	f000 fc8c 	bl	800b290 <_malloc_usable_size_r>
 800a978:	9001      	str	r0, [sp, #4]
 800a97a:	4284      	cmp	r4, r0
 800a97c:	d803      	bhi.n	800a986 <_realloc_r+0x36>
 800a97e:	0035      	movs	r5, r6
 800a980:	0843      	lsrs	r3, r0, #1
 800a982:	42a3      	cmp	r3, r4
 800a984:	d3ee      	bcc.n	800a964 <_realloc_r+0x14>
 800a986:	0021      	movs	r1, r4
 800a988:	0038      	movs	r0, r7
 800a98a:	f7fc f8df 	bl	8006b4c <_malloc_r>
 800a98e:	1e05      	subs	r5, r0, #0
 800a990:	d0e8      	beq.n	800a964 <_realloc_r+0x14>
 800a992:	9b01      	ldr	r3, [sp, #4]
 800a994:	0022      	movs	r2, r4
 800a996:	429c      	cmp	r4, r3
 800a998:	d900      	bls.n	800a99c <_realloc_r+0x4c>
 800a99a:	001a      	movs	r2, r3
 800a99c:	0031      	movs	r1, r6
 800a99e:	0028      	movs	r0, r5
 800a9a0:	f7fc f856 	bl	8006a50 <memcpy>
 800a9a4:	0031      	movs	r1, r6
 800a9a6:	0038      	movs	r0, r7
 800a9a8:	f7fc f864 	bl	8006a74 <_free_r>
 800a9ac:	e7da      	b.n	800a964 <_realloc_r+0x14>

0800a9ae <__sfputc_r>:
 800a9ae:	6893      	ldr	r3, [r2, #8]
 800a9b0:	b510      	push	{r4, lr}
 800a9b2:	3b01      	subs	r3, #1
 800a9b4:	6093      	str	r3, [r2, #8]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	da04      	bge.n	800a9c4 <__sfputc_r+0x16>
 800a9ba:	6994      	ldr	r4, [r2, #24]
 800a9bc:	42a3      	cmp	r3, r4
 800a9be:	db07      	blt.n	800a9d0 <__sfputc_r+0x22>
 800a9c0:	290a      	cmp	r1, #10
 800a9c2:	d005      	beq.n	800a9d0 <__sfputc_r+0x22>
 800a9c4:	6813      	ldr	r3, [r2, #0]
 800a9c6:	1c58      	adds	r0, r3, #1
 800a9c8:	6010      	str	r0, [r2, #0]
 800a9ca:	7019      	strb	r1, [r3, #0]
 800a9cc:	0008      	movs	r0, r1
 800a9ce:	bd10      	pop	{r4, pc}
 800a9d0:	f000 f94e 	bl	800ac70 <__swbuf_r>
 800a9d4:	0001      	movs	r1, r0
 800a9d6:	e7f9      	b.n	800a9cc <__sfputc_r+0x1e>

0800a9d8 <__sfputs_r>:
 800a9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9da:	0006      	movs	r6, r0
 800a9dc:	000f      	movs	r7, r1
 800a9de:	0014      	movs	r4, r2
 800a9e0:	18d5      	adds	r5, r2, r3
 800a9e2:	42ac      	cmp	r4, r5
 800a9e4:	d101      	bne.n	800a9ea <__sfputs_r+0x12>
 800a9e6:	2000      	movs	r0, #0
 800a9e8:	e007      	b.n	800a9fa <__sfputs_r+0x22>
 800a9ea:	7821      	ldrb	r1, [r4, #0]
 800a9ec:	003a      	movs	r2, r7
 800a9ee:	0030      	movs	r0, r6
 800a9f0:	f7ff ffdd 	bl	800a9ae <__sfputc_r>
 800a9f4:	3401      	adds	r4, #1
 800a9f6:	1c43      	adds	r3, r0, #1
 800a9f8:	d1f3      	bne.n	800a9e2 <__sfputs_r+0xa>
 800a9fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a9fc <_vfiprintf_r>:
 800a9fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9fe:	b0a1      	sub	sp, #132	; 0x84
 800aa00:	0006      	movs	r6, r0
 800aa02:	000c      	movs	r4, r1
 800aa04:	001f      	movs	r7, r3
 800aa06:	9203      	str	r2, [sp, #12]
 800aa08:	2800      	cmp	r0, #0
 800aa0a:	d004      	beq.n	800aa16 <_vfiprintf_r+0x1a>
 800aa0c:	6983      	ldr	r3, [r0, #24]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d101      	bne.n	800aa16 <_vfiprintf_r+0x1a>
 800aa12:	f000 fb31 	bl	800b078 <__sinit>
 800aa16:	4b8e      	ldr	r3, [pc, #568]	; (800ac50 <_vfiprintf_r+0x254>)
 800aa18:	429c      	cmp	r4, r3
 800aa1a:	d11c      	bne.n	800aa56 <_vfiprintf_r+0x5a>
 800aa1c:	6874      	ldr	r4, [r6, #4]
 800aa1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa20:	07db      	lsls	r3, r3, #31
 800aa22:	d405      	bmi.n	800aa30 <_vfiprintf_r+0x34>
 800aa24:	89a3      	ldrh	r3, [r4, #12]
 800aa26:	059b      	lsls	r3, r3, #22
 800aa28:	d402      	bmi.n	800aa30 <_vfiprintf_r+0x34>
 800aa2a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa2c:	f7ff ff7b 	bl	800a926 <__retarget_lock_acquire_recursive>
 800aa30:	89a3      	ldrh	r3, [r4, #12]
 800aa32:	071b      	lsls	r3, r3, #28
 800aa34:	d502      	bpl.n	800aa3c <_vfiprintf_r+0x40>
 800aa36:	6923      	ldr	r3, [r4, #16]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d11d      	bne.n	800aa78 <_vfiprintf_r+0x7c>
 800aa3c:	0021      	movs	r1, r4
 800aa3e:	0030      	movs	r0, r6
 800aa40:	f000 f96c 	bl	800ad1c <__swsetup_r>
 800aa44:	2800      	cmp	r0, #0
 800aa46:	d017      	beq.n	800aa78 <_vfiprintf_r+0x7c>
 800aa48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa4a:	07db      	lsls	r3, r3, #31
 800aa4c:	d50d      	bpl.n	800aa6a <_vfiprintf_r+0x6e>
 800aa4e:	2001      	movs	r0, #1
 800aa50:	4240      	negs	r0, r0
 800aa52:	b021      	add	sp, #132	; 0x84
 800aa54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa56:	4b7f      	ldr	r3, [pc, #508]	; (800ac54 <_vfiprintf_r+0x258>)
 800aa58:	429c      	cmp	r4, r3
 800aa5a:	d101      	bne.n	800aa60 <_vfiprintf_r+0x64>
 800aa5c:	68b4      	ldr	r4, [r6, #8]
 800aa5e:	e7de      	b.n	800aa1e <_vfiprintf_r+0x22>
 800aa60:	4b7d      	ldr	r3, [pc, #500]	; (800ac58 <_vfiprintf_r+0x25c>)
 800aa62:	429c      	cmp	r4, r3
 800aa64:	d1db      	bne.n	800aa1e <_vfiprintf_r+0x22>
 800aa66:	68f4      	ldr	r4, [r6, #12]
 800aa68:	e7d9      	b.n	800aa1e <_vfiprintf_r+0x22>
 800aa6a:	89a3      	ldrh	r3, [r4, #12]
 800aa6c:	059b      	lsls	r3, r3, #22
 800aa6e:	d4ee      	bmi.n	800aa4e <_vfiprintf_r+0x52>
 800aa70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa72:	f7ff ff59 	bl	800a928 <__retarget_lock_release_recursive>
 800aa76:	e7ea      	b.n	800aa4e <_vfiprintf_r+0x52>
 800aa78:	2300      	movs	r3, #0
 800aa7a:	ad08      	add	r5, sp, #32
 800aa7c:	616b      	str	r3, [r5, #20]
 800aa7e:	3320      	adds	r3, #32
 800aa80:	766b      	strb	r3, [r5, #25]
 800aa82:	3310      	adds	r3, #16
 800aa84:	76ab      	strb	r3, [r5, #26]
 800aa86:	9707      	str	r7, [sp, #28]
 800aa88:	9f03      	ldr	r7, [sp, #12]
 800aa8a:	783b      	ldrb	r3, [r7, #0]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d001      	beq.n	800aa94 <_vfiprintf_r+0x98>
 800aa90:	2b25      	cmp	r3, #37	; 0x25
 800aa92:	d14e      	bne.n	800ab32 <_vfiprintf_r+0x136>
 800aa94:	9b03      	ldr	r3, [sp, #12]
 800aa96:	1afb      	subs	r3, r7, r3
 800aa98:	9305      	str	r3, [sp, #20]
 800aa9a:	9b03      	ldr	r3, [sp, #12]
 800aa9c:	429f      	cmp	r7, r3
 800aa9e:	d00d      	beq.n	800aabc <_vfiprintf_r+0xc0>
 800aaa0:	9b05      	ldr	r3, [sp, #20]
 800aaa2:	0021      	movs	r1, r4
 800aaa4:	0030      	movs	r0, r6
 800aaa6:	9a03      	ldr	r2, [sp, #12]
 800aaa8:	f7ff ff96 	bl	800a9d8 <__sfputs_r>
 800aaac:	1c43      	adds	r3, r0, #1
 800aaae:	d100      	bne.n	800aab2 <_vfiprintf_r+0xb6>
 800aab0:	e0b5      	b.n	800ac1e <_vfiprintf_r+0x222>
 800aab2:	696a      	ldr	r2, [r5, #20]
 800aab4:	9b05      	ldr	r3, [sp, #20]
 800aab6:	4694      	mov	ip, r2
 800aab8:	4463      	add	r3, ip
 800aaba:	616b      	str	r3, [r5, #20]
 800aabc:	783b      	ldrb	r3, [r7, #0]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d100      	bne.n	800aac4 <_vfiprintf_r+0xc8>
 800aac2:	e0ac      	b.n	800ac1e <_vfiprintf_r+0x222>
 800aac4:	2201      	movs	r2, #1
 800aac6:	1c7b      	adds	r3, r7, #1
 800aac8:	9303      	str	r3, [sp, #12]
 800aaca:	2300      	movs	r3, #0
 800aacc:	4252      	negs	r2, r2
 800aace:	606a      	str	r2, [r5, #4]
 800aad0:	a904      	add	r1, sp, #16
 800aad2:	3254      	adds	r2, #84	; 0x54
 800aad4:	1852      	adds	r2, r2, r1
 800aad6:	602b      	str	r3, [r5, #0]
 800aad8:	60eb      	str	r3, [r5, #12]
 800aada:	60ab      	str	r3, [r5, #8]
 800aadc:	7013      	strb	r3, [r2, #0]
 800aade:	65ab      	str	r3, [r5, #88]	; 0x58
 800aae0:	9b03      	ldr	r3, [sp, #12]
 800aae2:	2205      	movs	r2, #5
 800aae4:	7819      	ldrb	r1, [r3, #0]
 800aae6:	485d      	ldr	r0, [pc, #372]	; (800ac5c <_vfiprintf_r+0x260>)
 800aae8:	f7ff f854 	bl	8009b94 <memchr>
 800aaec:	9b03      	ldr	r3, [sp, #12]
 800aaee:	1c5f      	adds	r7, r3, #1
 800aaf0:	2800      	cmp	r0, #0
 800aaf2:	d120      	bne.n	800ab36 <_vfiprintf_r+0x13a>
 800aaf4:	682a      	ldr	r2, [r5, #0]
 800aaf6:	06d3      	lsls	r3, r2, #27
 800aaf8:	d504      	bpl.n	800ab04 <_vfiprintf_r+0x108>
 800aafa:	2353      	movs	r3, #83	; 0x53
 800aafc:	a904      	add	r1, sp, #16
 800aafe:	185b      	adds	r3, r3, r1
 800ab00:	2120      	movs	r1, #32
 800ab02:	7019      	strb	r1, [r3, #0]
 800ab04:	0713      	lsls	r3, r2, #28
 800ab06:	d504      	bpl.n	800ab12 <_vfiprintf_r+0x116>
 800ab08:	2353      	movs	r3, #83	; 0x53
 800ab0a:	a904      	add	r1, sp, #16
 800ab0c:	185b      	adds	r3, r3, r1
 800ab0e:	212b      	movs	r1, #43	; 0x2b
 800ab10:	7019      	strb	r1, [r3, #0]
 800ab12:	9b03      	ldr	r3, [sp, #12]
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	2b2a      	cmp	r3, #42	; 0x2a
 800ab18:	d016      	beq.n	800ab48 <_vfiprintf_r+0x14c>
 800ab1a:	2100      	movs	r1, #0
 800ab1c:	68eb      	ldr	r3, [r5, #12]
 800ab1e:	9f03      	ldr	r7, [sp, #12]
 800ab20:	783a      	ldrb	r2, [r7, #0]
 800ab22:	1c78      	adds	r0, r7, #1
 800ab24:	3a30      	subs	r2, #48	; 0x30
 800ab26:	4684      	mov	ip, r0
 800ab28:	2a09      	cmp	r2, #9
 800ab2a:	d94f      	bls.n	800abcc <_vfiprintf_r+0x1d0>
 800ab2c:	2900      	cmp	r1, #0
 800ab2e:	d111      	bne.n	800ab54 <_vfiprintf_r+0x158>
 800ab30:	e017      	b.n	800ab62 <_vfiprintf_r+0x166>
 800ab32:	3701      	adds	r7, #1
 800ab34:	e7a9      	b.n	800aa8a <_vfiprintf_r+0x8e>
 800ab36:	4b49      	ldr	r3, [pc, #292]	; (800ac5c <_vfiprintf_r+0x260>)
 800ab38:	682a      	ldr	r2, [r5, #0]
 800ab3a:	1ac0      	subs	r0, r0, r3
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	4083      	lsls	r3, r0
 800ab40:	4313      	orrs	r3, r2
 800ab42:	602b      	str	r3, [r5, #0]
 800ab44:	9703      	str	r7, [sp, #12]
 800ab46:	e7cb      	b.n	800aae0 <_vfiprintf_r+0xe4>
 800ab48:	9b07      	ldr	r3, [sp, #28]
 800ab4a:	1d19      	adds	r1, r3, #4
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	9107      	str	r1, [sp, #28]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	db01      	blt.n	800ab58 <_vfiprintf_r+0x15c>
 800ab54:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab56:	e004      	b.n	800ab62 <_vfiprintf_r+0x166>
 800ab58:	425b      	negs	r3, r3
 800ab5a:	60eb      	str	r3, [r5, #12]
 800ab5c:	2302      	movs	r3, #2
 800ab5e:	4313      	orrs	r3, r2
 800ab60:	602b      	str	r3, [r5, #0]
 800ab62:	783b      	ldrb	r3, [r7, #0]
 800ab64:	2b2e      	cmp	r3, #46	; 0x2e
 800ab66:	d10a      	bne.n	800ab7e <_vfiprintf_r+0x182>
 800ab68:	787b      	ldrb	r3, [r7, #1]
 800ab6a:	2b2a      	cmp	r3, #42	; 0x2a
 800ab6c:	d137      	bne.n	800abde <_vfiprintf_r+0x1e2>
 800ab6e:	9b07      	ldr	r3, [sp, #28]
 800ab70:	3702      	adds	r7, #2
 800ab72:	1d1a      	adds	r2, r3, #4
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	9207      	str	r2, [sp, #28]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	db2d      	blt.n	800abd8 <_vfiprintf_r+0x1dc>
 800ab7c:	9309      	str	r3, [sp, #36]	; 0x24
 800ab7e:	2203      	movs	r2, #3
 800ab80:	7839      	ldrb	r1, [r7, #0]
 800ab82:	4837      	ldr	r0, [pc, #220]	; (800ac60 <_vfiprintf_r+0x264>)
 800ab84:	f7ff f806 	bl	8009b94 <memchr>
 800ab88:	2800      	cmp	r0, #0
 800ab8a:	d007      	beq.n	800ab9c <_vfiprintf_r+0x1a0>
 800ab8c:	4b34      	ldr	r3, [pc, #208]	; (800ac60 <_vfiprintf_r+0x264>)
 800ab8e:	682a      	ldr	r2, [r5, #0]
 800ab90:	1ac0      	subs	r0, r0, r3
 800ab92:	2340      	movs	r3, #64	; 0x40
 800ab94:	4083      	lsls	r3, r0
 800ab96:	4313      	orrs	r3, r2
 800ab98:	3701      	adds	r7, #1
 800ab9a:	602b      	str	r3, [r5, #0]
 800ab9c:	7839      	ldrb	r1, [r7, #0]
 800ab9e:	1c7b      	adds	r3, r7, #1
 800aba0:	2206      	movs	r2, #6
 800aba2:	4830      	ldr	r0, [pc, #192]	; (800ac64 <_vfiprintf_r+0x268>)
 800aba4:	9303      	str	r3, [sp, #12]
 800aba6:	7629      	strb	r1, [r5, #24]
 800aba8:	f7fe fff4 	bl	8009b94 <memchr>
 800abac:	2800      	cmp	r0, #0
 800abae:	d045      	beq.n	800ac3c <_vfiprintf_r+0x240>
 800abb0:	4b2d      	ldr	r3, [pc, #180]	; (800ac68 <_vfiprintf_r+0x26c>)
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d127      	bne.n	800ac06 <_vfiprintf_r+0x20a>
 800abb6:	2207      	movs	r2, #7
 800abb8:	9b07      	ldr	r3, [sp, #28]
 800abba:	3307      	adds	r3, #7
 800abbc:	4393      	bics	r3, r2
 800abbe:	3308      	adds	r3, #8
 800abc0:	9307      	str	r3, [sp, #28]
 800abc2:	696b      	ldr	r3, [r5, #20]
 800abc4:	9a04      	ldr	r2, [sp, #16]
 800abc6:	189b      	adds	r3, r3, r2
 800abc8:	616b      	str	r3, [r5, #20]
 800abca:	e75d      	b.n	800aa88 <_vfiprintf_r+0x8c>
 800abcc:	210a      	movs	r1, #10
 800abce:	434b      	muls	r3, r1
 800abd0:	4667      	mov	r7, ip
 800abd2:	189b      	adds	r3, r3, r2
 800abd4:	3909      	subs	r1, #9
 800abd6:	e7a3      	b.n	800ab20 <_vfiprintf_r+0x124>
 800abd8:	2301      	movs	r3, #1
 800abda:	425b      	negs	r3, r3
 800abdc:	e7ce      	b.n	800ab7c <_vfiprintf_r+0x180>
 800abde:	2300      	movs	r3, #0
 800abe0:	001a      	movs	r2, r3
 800abe2:	3701      	adds	r7, #1
 800abe4:	606b      	str	r3, [r5, #4]
 800abe6:	7839      	ldrb	r1, [r7, #0]
 800abe8:	1c78      	adds	r0, r7, #1
 800abea:	3930      	subs	r1, #48	; 0x30
 800abec:	4684      	mov	ip, r0
 800abee:	2909      	cmp	r1, #9
 800abf0:	d903      	bls.n	800abfa <_vfiprintf_r+0x1fe>
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d0c3      	beq.n	800ab7e <_vfiprintf_r+0x182>
 800abf6:	9209      	str	r2, [sp, #36]	; 0x24
 800abf8:	e7c1      	b.n	800ab7e <_vfiprintf_r+0x182>
 800abfa:	230a      	movs	r3, #10
 800abfc:	435a      	muls	r2, r3
 800abfe:	4667      	mov	r7, ip
 800ac00:	1852      	adds	r2, r2, r1
 800ac02:	3b09      	subs	r3, #9
 800ac04:	e7ef      	b.n	800abe6 <_vfiprintf_r+0x1ea>
 800ac06:	ab07      	add	r3, sp, #28
 800ac08:	9300      	str	r3, [sp, #0]
 800ac0a:	0022      	movs	r2, r4
 800ac0c:	0029      	movs	r1, r5
 800ac0e:	0030      	movs	r0, r6
 800ac10:	4b16      	ldr	r3, [pc, #88]	; (800ac6c <_vfiprintf_r+0x270>)
 800ac12:	f7fc f8bb 	bl	8006d8c <_printf_float>
 800ac16:	9004      	str	r0, [sp, #16]
 800ac18:	9b04      	ldr	r3, [sp, #16]
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	d1d1      	bne.n	800abc2 <_vfiprintf_r+0x1c6>
 800ac1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac20:	07db      	lsls	r3, r3, #31
 800ac22:	d405      	bmi.n	800ac30 <_vfiprintf_r+0x234>
 800ac24:	89a3      	ldrh	r3, [r4, #12]
 800ac26:	059b      	lsls	r3, r3, #22
 800ac28:	d402      	bmi.n	800ac30 <_vfiprintf_r+0x234>
 800ac2a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac2c:	f7ff fe7c 	bl	800a928 <__retarget_lock_release_recursive>
 800ac30:	89a3      	ldrh	r3, [r4, #12]
 800ac32:	065b      	lsls	r3, r3, #25
 800ac34:	d500      	bpl.n	800ac38 <_vfiprintf_r+0x23c>
 800ac36:	e70a      	b.n	800aa4e <_vfiprintf_r+0x52>
 800ac38:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ac3a:	e70a      	b.n	800aa52 <_vfiprintf_r+0x56>
 800ac3c:	ab07      	add	r3, sp, #28
 800ac3e:	9300      	str	r3, [sp, #0]
 800ac40:	0022      	movs	r2, r4
 800ac42:	0029      	movs	r1, r5
 800ac44:	0030      	movs	r0, r6
 800ac46:	4b09      	ldr	r3, [pc, #36]	; (800ac6c <_vfiprintf_r+0x270>)
 800ac48:	f7fc fb52 	bl	80072f0 <_printf_i>
 800ac4c:	e7e3      	b.n	800ac16 <_vfiprintf_r+0x21a>
 800ac4e:	46c0      	nop			; (mov r8, r8)
 800ac50:	0800baa4 	.word	0x0800baa4
 800ac54:	0800bac4 	.word	0x0800bac4
 800ac58:	0800ba84 	.word	0x0800ba84
 800ac5c:	0800ba34 	.word	0x0800ba34
 800ac60:	0800ba3a 	.word	0x0800ba3a
 800ac64:	0800ba3e 	.word	0x0800ba3e
 800ac68:	08006d8d 	.word	0x08006d8d
 800ac6c:	0800a9d9 	.word	0x0800a9d9

0800ac70 <__swbuf_r>:
 800ac70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac72:	0005      	movs	r5, r0
 800ac74:	000e      	movs	r6, r1
 800ac76:	0014      	movs	r4, r2
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	d004      	beq.n	800ac86 <__swbuf_r+0x16>
 800ac7c:	6983      	ldr	r3, [r0, #24]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d101      	bne.n	800ac86 <__swbuf_r+0x16>
 800ac82:	f000 f9f9 	bl	800b078 <__sinit>
 800ac86:	4b22      	ldr	r3, [pc, #136]	; (800ad10 <__swbuf_r+0xa0>)
 800ac88:	429c      	cmp	r4, r3
 800ac8a:	d12e      	bne.n	800acea <__swbuf_r+0x7a>
 800ac8c:	686c      	ldr	r4, [r5, #4]
 800ac8e:	69a3      	ldr	r3, [r4, #24]
 800ac90:	60a3      	str	r3, [r4, #8]
 800ac92:	89a3      	ldrh	r3, [r4, #12]
 800ac94:	071b      	lsls	r3, r3, #28
 800ac96:	d532      	bpl.n	800acfe <__swbuf_r+0x8e>
 800ac98:	6923      	ldr	r3, [r4, #16]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d02f      	beq.n	800acfe <__swbuf_r+0x8e>
 800ac9e:	6823      	ldr	r3, [r4, #0]
 800aca0:	6922      	ldr	r2, [r4, #16]
 800aca2:	b2f7      	uxtb	r7, r6
 800aca4:	1a98      	subs	r0, r3, r2
 800aca6:	6963      	ldr	r3, [r4, #20]
 800aca8:	b2f6      	uxtb	r6, r6
 800acaa:	4283      	cmp	r3, r0
 800acac:	dc05      	bgt.n	800acba <__swbuf_r+0x4a>
 800acae:	0021      	movs	r1, r4
 800acb0:	0028      	movs	r0, r5
 800acb2:	f000 f93f 	bl	800af34 <_fflush_r>
 800acb6:	2800      	cmp	r0, #0
 800acb8:	d127      	bne.n	800ad0a <__swbuf_r+0x9a>
 800acba:	68a3      	ldr	r3, [r4, #8]
 800acbc:	3001      	adds	r0, #1
 800acbe:	3b01      	subs	r3, #1
 800acc0:	60a3      	str	r3, [r4, #8]
 800acc2:	6823      	ldr	r3, [r4, #0]
 800acc4:	1c5a      	adds	r2, r3, #1
 800acc6:	6022      	str	r2, [r4, #0]
 800acc8:	701f      	strb	r7, [r3, #0]
 800acca:	6963      	ldr	r3, [r4, #20]
 800accc:	4283      	cmp	r3, r0
 800acce:	d004      	beq.n	800acda <__swbuf_r+0x6a>
 800acd0:	89a3      	ldrh	r3, [r4, #12]
 800acd2:	07db      	lsls	r3, r3, #31
 800acd4:	d507      	bpl.n	800ace6 <__swbuf_r+0x76>
 800acd6:	2e0a      	cmp	r6, #10
 800acd8:	d105      	bne.n	800ace6 <__swbuf_r+0x76>
 800acda:	0021      	movs	r1, r4
 800acdc:	0028      	movs	r0, r5
 800acde:	f000 f929 	bl	800af34 <_fflush_r>
 800ace2:	2800      	cmp	r0, #0
 800ace4:	d111      	bne.n	800ad0a <__swbuf_r+0x9a>
 800ace6:	0030      	movs	r0, r6
 800ace8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acea:	4b0a      	ldr	r3, [pc, #40]	; (800ad14 <__swbuf_r+0xa4>)
 800acec:	429c      	cmp	r4, r3
 800acee:	d101      	bne.n	800acf4 <__swbuf_r+0x84>
 800acf0:	68ac      	ldr	r4, [r5, #8]
 800acf2:	e7cc      	b.n	800ac8e <__swbuf_r+0x1e>
 800acf4:	4b08      	ldr	r3, [pc, #32]	; (800ad18 <__swbuf_r+0xa8>)
 800acf6:	429c      	cmp	r4, r3
 800acf8:	d1c9      	bne.n	800ac8e <__swbuf_r+0x1e>
 800acfa:	68ec      	ldr	r4, [r5, #12]
 800acfc:	e7c7      	b.n	800ac8e <__swbuf_r+0x1e>
 800acfe:	0021      	movs	r1, r4
 800ad00:	0028      	movs	r0, r5
 800ad02:	f000 f80b 	bl	800ad1c <__swsetup_r>
 800ad06:	2800      	cmp	r0, #0
 800ad08:	d0c9      	beq.n	800ac9e <__swbuf_r+0x2e>
 800ad0a:	2601      	movs	r6, #1
 800ad0c:	4276      	negs	r6, r6
 800ad0e:	e7ea      	b.n	800ace6 <__swbuf_r+0x76>
 800ad10:	0800baa4 	.word	0x0800baa4
 800ad14:	0800bac4 	.word	0x0800bac4
 800ad18:	0800ba84 	.word	0x0800ba84

0800ad1c <__swsetup_r>:
 800ad1c:	4b37      	ldr	r3, [pc, #220]	; (800adfc <__swsetup_r+0xe0>)
 800ad1e:	b570      	push	{r4, r5, r6, lr}
 800ad20:	681d      	ldr	r5, [r3, #0]
 800ad22:	0006      	movs	r6, r0
 800ad24:	000c      	movs	r4, r1
 800ad26:	2d00      	cmp	r5, #0
 800ad28:	d005      	beq.n	800ad36 <__swsetup_r+0x1a>
 800ad2a:	69ab      	ldr	r3, [r5, #24]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d102      	bne.n	800ad36 <__swsetup_r+0x1a>
 800ad30:	0028      	movs	r0, r5
 800ad32:	f000 f9a1 	bl	800b078 <__sinit>
 800ad36:	4b32      	ldr	r3, [pc, #200]	; (800ae00 <__swsetup_r+0xe4>)
 800ad38:	429c      	cmp	r4, r3
 800ad3a:	d10f      	bne.n	800ad5c <__swsetup_r+0x40>
 800ad3c:	686c      	ldr	r4, [r5, #4]
 800ad3e:	230c      	movs	r3, #12
 800ad40:	5ee2      	ldrsh	r2, [r4, r3]
 800ad42:	b293      	uxth	r3, r2
 800ad44:	0711      	lsls	r1, r2, #28
 800ad46:	d42d      	bmi.n	800ada4 <__swsetup_r+0x88>
 800ad48:	06d9      	lsls	r1, r3, #27
 800ad4a:	d411      	bmi.n	800ad70 <__swsetup_r+0x54>
 800ad4c:	2309      	movs	r3, #9
 800ad4e:	2001      	movs	r0, #1
 800ad50:	6033      	str	r3, [r6, #0]
 800ad52:	3337      	adds	r3, #55	; 0x37
 800ad54:	4313      	orrs	r3, r2
 800ad56:	81a3      	strh	r3, [r4, #12]
 800ad58:	4240      	negs	r0, r0
 800ad5a:	bd70      	pop	{r4, r5, r6, pc}
 800ad5c:	4b29      	ldr	r3, [pc, #164]	; (800ae04 <__swsetup_r+0xe8>)
 800ad5e:	429c      	cmp	r4, r3
 800ad60:	d101      	bne.n	800ad66 <__swsetup_r+0x4a>
 800ad62:	68ac      	ldr	r4, [r5, #8]
 800ad64:	e7eb      	b.n	800ad3e <__swsetup_r+0x22>
 800ad66:	4b28      	ldr	r3, [pc, #160]	; (800ae08 <__swsetup_r+0xec>)
 800ad68:	429c      	cmp	r4, r3
 800ad6a:	d1e8      	bne.n	800ad3e <__swsetup_r+0x22>
 800ad6c:	68ec      	ldr	r4, [r5, #12]
 800ad6e:	e7e6      	b.n	800ad3e <__swsetup_r+0x22>
 800ad70:	075b      	lsls	r3, r3, #29
 800ad72:	d513      	bpl.n	800ad9c <__swsetup_r+0x80>
 800ad74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad76:	2900      	cmp	r1, #0
 800ad78:	d008      	beq.n	800ad8c <__swsetup_r+0x70>
 800ad7a:	0023      	movs	r3, r4
 800ad7c:	3344      	adds	r3, #68	; 0x44
 800ad7e:	4299      	cmp	r1, r3
 800ad80:	d002      	beq.n	800ad88 <__swsetup_r+0x6c>
 800ad82:	0030      	movs	r0, r6
 800ad84:	f7fb fe76 	bl	8006a74 <_free_r>
 800ad88:	2300      	movs	r3, #0
 800ad8a:	6363      	str	r3, [r4, #52]	; 0x34
 800ad8c:	2224      	movs	r2, #36	; 0x24
 800ad8e:	89a3      	ldrh	r3, [r4, #12]
 800ad90:	4393      	bics	r3, r2
 800ad92:	81a3      	strh	r3, [r4, #12]
 800ad94:	2300      	movs	r3, #0
 800ad96:	6063      	str	r3, [r4, #4]
 800ad98:	6923      	ldr	r3, [r4, #16]
 800ad9a:	6023      	str	r3, [r4, #0]
 800ad9c:	2308      	movs	r3, #8
 800ad9e:	89a2      	ldrh	r2, [r4, #12]
 800ada0:	4313      	orrs	r3, r2
 800ada2:	81a3      	strh	r3, [r4, #12]
 800ada4:	6923      	ldr	r3, [r4, #16]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d10b      	bne.n	800adc2 <__swsetup_r+0xa6>
 800adaa:	21a0      	movs	r1, #160	; 0xa0
 800adac:	2280      	movs	r2, #128	; 0x80
 800adae:	89a3      	ldrh	r3, [r4, #12]
 800adb0:	0089      	lsls	r1, r1, #2
 800adb2:	0092      	lsls	r2, r2, #2
 800adb4:	400b      	ands	r3, r1
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d003      	beq.n	800adc2 <__swsetup_r+0xa6>
 800adba:	0021      	movs	r1, r4
 800adbc:	0030      	movs	r0, r6
 800adbe:	f000 fa23 	bl	800b208 <__smakebuf_r>
 800adc2:	220c      	movs	r2, #12
 800adc4:	5ea3      	ldrsh	r3, [r4, r2]
 800adc6:	2001      	movs	r0, #1
 800adc8:	001a      	movs	r2, r3
 800adca:	b299      	uxth	r1, r3
 800adcc:	4002      	ands	r2, r0
 800adce:	4203      	tst	r3, r0
 800add0:	d00f      	beq.n	800adf2 <__swsetup_r+0xd6>
 800add2:	2200      	movs	r2, #0
 800add4:	60a2      	str	r2, [r4, #8]
 800add6:	6962      	ldr	r2, [r4, #20]
 800add8:	4252      	negs	r2, r2
 800adda:	61a2      	str	r2, [r4, #24]
 800addc:	2000      	movs	r0, #0
 800adde:	6922      	ldr	r2, [r4, #16]
 800ade0:	4282      	cmp	r2, r0
 800ade2:	d1ba      	bne.n	800ad5a <__swsetup_r+0x3e>
 800ade4:	060a      	lsls	r2, r1, #24
 800ade6:	d5b8      	bpl.n	800ad5a <__swsetup_r+0x3e>
 800ade8:	2240      	movs	r2, #64	; 0x40
 800adea:	4313      	orrs	r3, r2
 800adec:	81a3      	strh	r3, [r4, #12]
 800adee:	3801      	subs	r0, #1
 800adf0:	e7b3      	b.n	800ad5a <__swsetup_r+0x3e>
 800adf2:	0788      	lsls	r0, r1, #30
 800adf4:	d400      	bmi.n	800adf8 <__swsetup_r+0xdc>
 800adf6:	6962      	ldr	r2, [r4, #20]
 800adf8:	60a2      	str	r2, [r4, #8]
 800adfa:	e7ef      	b.n	800addc <__swsetup_r+0xc0>
 800adfc:	2000000c 	.word	0x2000000c
 800ae00:	0800baa4 	.word	0x0800baa4
 800ae04:	0800bac4 	.word	0x0800bac4
 800ae08:	0800ba84 	.word	0x0800ba84

0800ae0c <abort>:
 800ae0c:	2006      	movs	r0, #6
 800ae0e:	b510      	push	{r4, lr}
 800ae10:	f000 fa70 	bl	800b2f4 <raise>
 800ae14:	2001      	movs	r0, #1
 800ae16:	f7f9 f833 	bl	8003e80 <_exit>
	...

0800ae1c <__sflush_r>:
 800ae1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae1e:	898b      	ldrh	r3, [r1, #12]
 800ae20:	0005      	movs	r5, r0
 800ae22:	000c      	movs	r4, r1
 800ae24:	071a      	lsls	r2, r3, #28
 800ae26:	d45f      	bmi.n	800aee8 <__sflush_r+0xcc>
 800ae28:	684a      	ldr	r2, [r1, #4]
 800ae2a:	2a00      	cmp	r2, #0
 800ae2c:	dc04      	bgt.n	800ae38 <__sflush_r+0x1c>
 800ae2e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ae30:	2a00      	cmp	r2, #0
 800ae32:	dc01      	bgt.n	800ae38 <__sflush_r+0x1c>
 800ae34:	2000      	movs	r0, #0
 800ae36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ae38:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ae3a:	2f00      	cmp	r7, #0
 800ae3c:	d0fa      	beq.n	800ae34 <__sflush_r+0x18>
 800ae3e:	2200      	movs	r2, #0
 800ae40:	2180      	movs	r1, #128	; 0x80
 800ae42:	682e      	ldr	r6, [r5, #0]
 800ae44:	602a      	str	r2, [r5, #0]
 800ae46:	001a      	movs	r2, r3
 800ae48:	0149      	lsls	r1, r1, #5
 800ae4a:	400a      	ands	r2, r1
 800ae4c:	420b      	tst	r3, r1
 800ae4e:	d034      	beq.n	800aeba <__sflush_r+0x9e>
 800ae50:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ae52:	89a3      	ldrh	r3, [r4, #12]
 800ae54:	075b      	lsls	r3, r3, #29
 800ae56:	d506      	bpl.n	800ae66 <__sflush_r+0x4a>
 800ae58:	6863      	ldr	r3, [r4, #4]
 800ae5a:	1ac0      	subs	r0, r0, r3
 800ae5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d001      	beq.n	800ae66 <__sflush_r+0x4a>
 800ae62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ae64:	1ac0      	subs	r0, r0, r3
 800ae66:	0002      	movs	r2, r0
 800ae68:	6a21      	ldr	r1, [r4, #32]
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	0028      	movs	r0, r5
 800ae6e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ae70:	47b8      	blx	r7
 800ae72:	89a1      	ldrh	r1, [r4, #12]
 800ae74:	1c43      	adds	r3, r0, #1
 800ae76:	d106      	bne.n	800ae86 <__sflush_r+0x6a>
 800ae78:	682b      	ldr	r3, [r5, #0]
 800ae7a:	2b1d      	cmp	r3, #29
 800ae7c:	d831      	bhi.n	800aee2 <__sflush_r+0xc6>
 800ae7e:	4a2c      	ldr	r2, [pc, #176]	; (800af30 <__sflush_r+0x114>)
 800ae80:	40da      	lsrs	r2, r3
 800ae82:	07d3      	lsls	r3, r2, #31
 800ae84:	d52d      	bpl.n	800aee2 <__sflush_r+0xc6>
 800ae86:	2300      	movs	r3, #0
 800ae88:	6063      	str	r3, [r4, #4]
 800ae8a:	6923      	ldr	r3, [r4, #16]
 800ae8c:	6023      	str	r3, [r4, #0]
 800ae8e:	04cb      	lsls	r3, r1, #19
 800ae90:	d505      	bpl.n	800ae9e <__sflush_r+0x82>
 800ae92:	1c43      	adds	r3, r0, #1
 800ae94:	d102      	bne.n	800ae9c <__sflush_r+0x80>
 800ae96:	682b      	ldr	r3, [r5, #0]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d100      	bne.n	800ae9e <__sflush_r+0x82>
 800ae9c:	6560      	str	r0, [r4, #84]	; 0x54
 800ae9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aea0:	602e      	str	r6, [r5, #0]
 800aea2:	2900      	cmp	r1, #0
 800aea4:	d0c6      	beq.n	800ae34 <__sflush_r+0x18>
 800aea6:	0023      	movs	r3, r4
 800aea8:	3344      	adds	r3, #68	; 0x44
 800aeaa:	4299      	cmp	r1, r3
 800aeac:	d002      	beq.n	800aeb4 <__sflush_r+0x98>
 800aeae:	0028      	movs	r0, r5
 800aeb0:	f7fb fde0 	bl	8006a74 <_free_r>
 800aeb4:	2000      	movs	r0, #0
 800aeb6:	6360      	str	r0, [r4, #52]	; 0x34
 800aeb8:	e7bd      	b.n	800ae36 <__sflush_r+0x1a>
 800aeba:	2301      	movs	r3, #1
 800aebc:	0028      	movs	r0, r5
 800aebe:	6a21      	ldr	r1, [r4, #32]
 800aec0:	47b8      	blx	r7
 800aec2:	1c43      	adds	r3, r0, #1
 800aec4:	d1c5      	bne.n	800ae52 <__sflush_r+0x36>
 800aec6:	682b      	ldr	r3, [r5, #0]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d0c2      	beq.n	800ae52 <__sflush_r+0x36>
 800aecc:	2b1d      	cmp	r3, #29
 800aece:	d001      	beq.n	800aed4 <__sflush_r+0xb8>
 800aed0:	2b16      	cmp	r3, #22
 800aed2:	d101      	bne.n	800aed8 <__sflush_r+0xbc>
 800aed4:	602e      	str	r6, [r5, #0]
 800aed6:	e7ad      	b.n	800ae34 <__sflush_r+0x18>
 800aed8:	2340      	movs	r3, #64	; 0x40
 800aeda:	89a2      	ldrh	r2, [r4, #12]
 800aedc:	4313      	orrs	r3, r2
 800aede:	81a3      	strh	r3, [r4, #12]
 800aee0:	e7a9      	b.n	800ae36 <__sflush_r+0x1a>
 800aee2:	2340      	movs	r3, #64	; 0x40
 800aee4:	430b      	orrs	r3, r1
 800aee6:	e7fa      	b.n	800aede <__sflush_r+0xc2>
 800aee8:	690f      	ldr	r7, [r1, #16]
 800aeea:	2f00      	cmp	r7, #0
 800aeec:	d0a2      	beq.n	800ae34 <__sflush_r+0x18>
 800aeee:	680a      	ldr	r2, [r1, #0]
 800aef0:	600f      	str	r7, [r1, #0]
 800aef2:	1bd2      	subs	r2, r2, r7
 800aef4:	9201      	str	r2, [sp, #4]
 800aef6:	2200      	movs	r2, #0
 800aef8:	079b      	lsls	r3, r3, #30
 800aefa:	d100      	bne.n	800aefe <__sflush_r+0xe2>
 800aefc:	694a      	ldr	r2, [r1, #20]
 800aefe:	60a2      	str	r2, [r4, #8]
 800af00:	9b01      	ldr	r3, [sp, #4]
 800af02:	2b00      	cmp	r3, #0
 800af04:	dc00      	bgt.n	800af08 <__sflush_r+0xec>
 800af06:	e795      	b.n	800ae34 <__sflush_r+0x18>
 800af08:	003a      	movs	r2, r7
 800af0a:	0028      	movs	r0, r5
 800af0c:	9b01      	ldr	r3, [sp, #4]
 800af0e:	6a21      	ldr	r1, [r4, #32]
 800af10:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af12:	47b0      	blx	r6
 800af14:	2800      	cmp	r0, #0
 800af16:	dc06      	bgt.n	800af26 <__sflush_r+0x10a>
 800af18:	2340      	movs	r3, #64	; 0x40
 800af1a:	2001      	movs	r0, #1
 800af1c:	89a2      	ldrh	r2, [r4, #12]
 800af1e:	4240      	negs	r0, r0
 800af20:	4313      	orrs	r3, r2
 800af22:	81a3      	strh	r3, [r4, #12]
 800af24:	e787      	b.n	800ae36 <__sflush_r+0x1a>
 800af26:	9b01      	ldr	r3, [sp, #4]
 800af28:	183f      	adds	r7, r7, r0
 800af2a:	1a1b      	subs	r3, r3, r0
 800af2c:	9301      	str	r3, [sp, #4]
 800af2e:	e7e7      	b.n	800af00 <__sflush_r+0xe4>
 800af30:	20400001 	.word	0x20400001

0800af34 <_fflush_r>:
 800af34:	690b      	ldr	r3, [r1, #16]
 800af36:	b570      	push	{r4, r5, r6, lr}
 800af38:	0005      	movs	r5, r0
 800af3a:	000c      	movs	r4, r1
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d102      	bne.n	800af46 <_fflush_r+0x12>
 800af40:	2500      	movs	r5, #0
 800af42:	0028      	movs	r0, r5
 800af44:	bd70      	pop	{r4, r5, r6, pc}
 800af46:	2800      	cmp	r0, #0
 800af48:	d004      	beq.n	800af54 <_fflush_r+0x20>
 800af4a:	6983      	ldr	r3, [r0, #24]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d101      	bne.n	800af54 <_fflush_r+0x20>
 800af50:	f000 f892 	bl	800b078 <__sinit>
 800af54:	4b14      	ldr	r3, [pc, #80]	; (800afa8 <_fflush_r+0x74>)
 800af56:	429c      	cmp	r4, r3
 800af58:	d11b      	bne.n	800af92 <_fflush_r+0x5e>
 800af5a:	686c      	ldr	r4, [r5, #4]
 800af5c:	220c      	movs	r2, #12
 800af5e:	5ea3      	ldrsh	r3, [r4, r2]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d0ed      	beq.n	800af40 <_fflush_r+0xc>
 800af64:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af66:	07d2      	lsls	r2, r2, #31
 800af68:	d404      	bmi.n	800af74 <_fflush_r+0x40>
 800af6a:	059b      	lsls	r3, r3, #22
 800af6c:	d402      	bmi.n	800af74 <_fflush_r+0x40>
 800af6e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af70:	f7ff fcd9 	bl	800a926 <__retarget_lock_acquire_recursive>
 800af74:	0028      	movs	r0, r5
 800af76:	0021      	movs	r1, r4
 800af78:	f7ff ff50 	bl	800ae1c <__sflush_r>
 800af7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af7e:	0005      	movs	r5, r0
 800af80:	07db      	lsls	r3, r3, #31
 800af82:	d4de      	bmi.n	800af42 <_fflush_r+0xe>
 800af84:	89a3      	ldrh	r3, [r4, #12]
 800af86:	059b      	lsls	r3, r3, #22
 800af88:	d4db      	bmi.n	800af42 <_fflush_r+0xe>
 800af8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af8c:	f7ff fccc 	bl	800a928 <__retarget_lock_release_recursive>
 800af90:	e7d7      	b.n	800af42 <_fflush_r+0xe>
 800af92:	4b06      	ldr	r3, [pc, #24]	; (800afac <_fflush_r+0x78>)
 800af94:	429c      	cmp	r4, r3
 800af96:	d101      	bne.n	800af9c <_fflush_r+0x68>
 800af98:	68ac      	ldr	r4, [r5, #8]
 800af9a:	e7df      	b.n	800af5c <_fflush_r+0x28>
 800af9c:	4b04      	ldr	r3, [pc, #16]	; (800afb0 <_fflush_r+0x7c>)
 800af9e:	429c      	cmp	r4, r3
 800afa0:	d1dc      	bne.n	800af5c <_fflush_r+0x28>
 800afa2:	68ec      	ldr	r4, [r5, #12]
 800afa4:	e7da      	b.n	800af5c <_fflush_r+0x28>
 800afa6:	46c0      	nop			; (mov r8, r8)
 800afa8:	0800baa4 	.word	0x0800baa4
 800afac:	0800bac4 	.word	0x0800bac4
 800afb0:	0800ba84 	.word	0x0800ba84

0800afb4 <std>:
 800afb4:	2300      	movs	r3, #0
 800afb6:	b510      	push	{r4, lr}
 800afb8:	0004      	movs	r4, r0
 800afba:	6003      	str	r3, [r0, #0]
 800afbc:	6043      	str	r3, [r0, #4]
 800afbe:	6083      	str	r3, [r0, #8]
 800afc0:	8181      	strh	r1, [r0, #12]
 800afc2:	6643      	str	r3, [r0, #100]	; 0x64
 800afc4:	0019      	movs	r1, r3
 800afc6:	81c2      	strh	r2, [r0, #14]
 800afc8:	6103      	str	r3, [r0, #16]
 800afca:	6143      	str	r3, [r0, #20]
 800afcc:	6183      	str	r3, [r0, #24]
 800afce:	2208      	movs	r2, #8
 800afd0:	305c      	adds	r0, #92	; 0x5c
 800afd2:	f7fb fd46 	bl	8006a62 <memset>
 800afd6:	4b05      	ldr	r3, [pc, #20]	; (800afec <std+0x38>)
 800afd8:	6224      	str	r4, [r4, #32]
 800afda:	6263      	str	r3, [r4, #36]	; 0x24
 800afdc:	4b04      	ldr	r3, [pc, #16]	; (800aff0 <std+0x3c>)
 800afde:	62a3      	str	r3, [r4, #40]	; 0x28
 800afe0:	4b04      	ldr	r3, [pc, #16]	; (800aff4 <std+0x40>)
 800afe2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800afe4:	4b04      	ldr	r3, [pc, #16]	; (800aff8 <std+0x44>)
 800afe6:	6323      	str	r3, [r4, #48]	; 0x30
 800afe8:	bd10      	pop	{r4, pc}
 800afea:	46c0      	nop			; (mov r8, r8)
 800afec:	0800b335 	.word	0x0800b335
 800aff0:	0800b35d 	.word	0x0800b35d
 800aff4:	0800b395 	.word	0x0800b395
 800aff8:	0800b3c1 	.word	0x0800b3c1

0800affc <_cleanup_r>:
 800affc:	b510      	push	{r4, lr}
 800affe:	4902      	ldr	r1, [pc, #8]	; (800b008 <_cleanup_r+0xc>)
 800b000:	f000 f8ba 	bl	800b178 <_fwalk_reent>
 800b004:	bd10      	pop	{r4, pc}
 800b006:	46c0      	nop			; (mov r8, r8)
 800b008:	0800af35 	.word	0x0800af35

0800b00c <__sfmoreglue>:
 800b00c:	b570      	push	{r4, r5, r6, lr}
 800b00e:	2568      	movs	r5, #104	; 0x68
 800b010:	1e4a      	subs	r2, r1, #1
 800b012:	4355      	muls	r5, r2
 800b014:	000e      	movs	r6, r1
 800b016:	0029      	movs	r1, r5
 800b018:	3174      	adds	r1, #116	; 0x74
 800b01a:	f7fb fd97 	bl	8006b4c <_malloc_r>
 800b01e:	1e04      	subs	r4, r0, #0
 800b020:	d008      	beq.n	800b034 <__sfmoreglue+0x28>
 800b022:	2100      	movs	r1, #0
 800b024:	002a      	movs	r2, r5
 800b026:	6001      	str	r1, [r0, #0]
 800b028:	6046      	str	r6, [r0, #4]
 800b02a:	300c      	adds	r0, #12
 800b02c:	60a0      	str	r0, [r4, #8]
 800b02e:	3268      	adds	r2, #104	; 0x68
 800b030:	f7fb fd17 	bl	8006a62 <memset>
 800b034:	0020      	movs	r0, r4
 800b036:	bd70      	pop	{r4, r5, r6, pc}

0800b038 <__sfp_lock_acquire>:
 800b038:	b510      	push	{r4, lr}
 800b03a:	4802      	ldr	r0, [pc, #8]	; (800b044 <__sfp_lock_acquire+0xc>)
 800b03c:	f7ff fc73 	bl	800a926 <__retarget_lock_acquire_recursive>
 800b040:	bd10      	pop	{r4, pc}
 800b042:	46c0      	nop			; (mov r8, r8)
 800b044:	2000054d 	.word	0x2000054d

0800b048 <__sfp_lock_release>:
 800b048:	b510      	push	{r4, lr}
 800b04a:	4802      	ldr	r0, [pc, #8]	; (800b054 <__sfp_lock_release+0xc>)
 800b04c:	f7ff fc6c 	bl	800a928 <__retarget_lock_release_recursive>
 800b050:	bd10      	pop	{r4, pc}
 800b052:	46c0      	nop			; (mov r8, r8)
 800b054:	2000054d 	.word	0x2000054d

0800b058 <__sinit_lock_acquire>:
 800b058:	b510      	push	{r4, lr}
 800b05a:	4802      	ldr	r0, [pc, #8]	; (800b064 <__sinit_lock_acquire+0xc>)
 800b05c:	f7ff fc63 	bl	800a926 <__retarget_lock_acquire_recursive>
 800b060:	bd10      	pop	{r4, pc}
 800b062:	46c0      	nop			; (mov r8, r8)
 800b064:	2000054e 	.word	0x2000054e

0800b068 <__sinit_lock_release>:
 800b068:	b510      	push	{r4, lr}
 800b06a:	4802      	ldr	r0, [pc, #8]	; (800b074 <__sinit_lock_release+0xc>)
 800b06c:	f7ff fc5c 	bl	800a928 <__retarget_lock_release_recursive>
 800b070:	bd10      	pop	{r4, pc}
 800b072:	46c0      	nop			; (mov r8, r8)
 800b074:	2000054e 	.word	0x2000054e

0800b078 <__sinit>:
 800b078:	b513      	push	{r0, r1, r4, lr}
 800b07a:	0004      	movs	r4, r0
 800b07c:	f7ff ffec 	bl	800b058 <__sinit_lock_acquire>
 800b080:	69a3      	ldr	r3, [r4, #24]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d002      	beq.n	800b08c <__sinit+0x14>
 800b086:	f7ff ffef 	bl	800b068 <__sinit_lock_release>
 800b08a:	bd13      	pop	{r0, r1, r4, pc}
 800b08c:	64a3      	str	r3, [r4, #72]	; 0x48
 800b08e:	64e3      	str	r3, [r4, #76]	; 0x4c
 800b090:	6523      	str	r3, [r4, #80]	; 0x50
 800b092:	4b13      	ldr	r3, [pc, #76]	; (800b0e0 <__sinit+0x68>)
 800b094:	4a13      	ldr	r2, [pc, #76]	; (800b0e4 <__sinit+0x6c>)
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	62a2      	str	r2, [r4, #40]	; 0x28
 800b09a:	9301      	str	r3, [sp, #4]
 800b09c:	42a3      	cmp	r3, r4
 800b09e:	d101      	bne.n	800b0a4 <__sinit+0x2c>
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	61a3      	str	r3, [r4, #24]
 800b0a4:	0020      	movs	r0, r4
 800b0a6:	f000 f81f 	bl	800b0e8 <__sfp>
 800b0aa:	6060      	str	r0, [r4, #4]
 800b0ac:	0020      	movs	r0, r4
 800b0ae:	f000 f81b 	bl	800b0e8 <__sfp>
 800b0b2:	60a0      	str	r0, [r4, #8]
 800b0b4:	0020      	movs	r0, r4
 800b0b6:	f000 f817 	bl	800b0e8 <__sfp>
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	2104      	movs	r1, #4
 800b0be:	60e0      	str	r0, [r4, #12]
 800b0c0:	6860      	ldr	r0, [r4, #4]
 800b0c2:	f7ff ff77 	bl	800afb4 <std>
 800b0c6:	2201      	movs	r2, #1
 800b0c8:	2109      	movs	r1, #9
 800b0ca:	68a0      	ldr	r0, [r4, #8]
 800b0cc:	f7ff ff72 	bl	800afb4 <std>
 800b0d0:	2202      	movs	r2, #2
 800b0d2:	2112      	movs	r1, #18
 800b0d4:	68e0      	ldr	r0, [r4, #12]
 800b0d6:	f7ff ff6d 	bl	800afb4 <std>
 800b0da:	2301      	movs	r3, #1
 800b0dc:	61a3      	str	r3, [r4, #24]
 800b0de:	e7d2      	b.n	800b086 <__sinit+0xe>
 800b0e0:	0800b73c 	.word	0x0800b73c
 800b0e4:	0800affd 	.word	0x0800affd

0800b0e8 <__sfp>:
 800b0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ea:	0007      	movs	r7, r0
 800b0ec:	f7ff ffa4 	bl	800b038 <__sfp_lock_acquire>
 800b0f0:	4b1f      	ldr	r3, [pc, #124]	; (800b170 <__sfp+0x88>)
 800b0f2:	681e      	ldr	r6, [r3, #0]
 800b0f4:	69b3      	ldr	r3, [r6, #24]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d102      	bne.n	800b100 <__sfp+0x18>
 800b0fa:	0030      	movs	r0, r6
 800b0fc:	f7ff ffbc 	bl	800b078 <__sinit>
 800b100:	3648      	adds	r6, #72	; 0x48
 800b102:	68b4      	ldr	r4, [r6, #8]
 800b104:	6873      	ldr	r3, [r6, #4]
 800b106:	3b01      	subs	r3, #1
 800b108:	d504      	bpl.n	800b114 <__sfp+0x2c>
 800b10a:	6833      	ldr	r3, [r6, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d022      	beq.n	800b156 <__sfp+0x6e>
 800b110:	6836      	ldr	r6, [r6, #0]
 800b112:	e7f6      	b.n	800b102 <__sfp+0x1a>
 800b114:	220c      	movs	r2, #12
 800b116:	5ea5      	ldrsh	r5, [r4, r2]
 800b118:	2d00      	cmp	r5, #0
 800b11a:	d11a      	bne.n	800b152 <__sfp+0x6a>
 800b11c:	0020      	movs	r0, r4
 800b11e:	4b15      	ldr	r3, [pc, #84]	; (800b174 <__sfp+0x8c>)
 800b120:	3058      	adds	r0, #88	; 0x58
 800b122:	60e3      	str	r3, [r4, #12]
 800b124:	6665      	str	r5, [r4, #100]	; 0x64
 800b126:	f7ff fbfd 	bl	800a924 <__retarget_lock_init_recursive>
 800b12a:	f7ff ff8d 	bl	800b048 <__sfp_lock_release>
 800b12e:	0020      	movs	r0, r4
 800b130:	2208      	movs	r2, #8
 800b132:	0029      	movs	r1, r5
 800b134:	6025      	str	r5, [r4, #0]
 800b136:	60a5      	str	r5, [r4, #8]
 800b138:	6065      	str	r5, [r4, #4]
 800b13a:	6125      	str	r5, [r4, #16]
 800b13c:	6165      	str	r5, [r4, #20]
 800b13e:	61a5      	str	r5, [r4, #24]
 800b140:	305c      	adds	r0, #92	; 0x5c
 800b142:	f7fb fc8e 	bl	8006a62 <memset>
 800b146:	6365      	str	r5, [r4, #52]	; 0x34
 800b148:	63a5      	str	r5, [r4, #56]	; 0x38
 800b14a:	64a5      	str	r5, [r4, #72]	; 0x48
 800b14c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800b14e:	0020      	movs	r0, r4
 800b150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b152:	3468      	adds	r4, #104	; 0x68
 800b154:	e7d7      	b.n	800b106 <__sfp+0x1e>
 800b156:	2104      	movs	r1, #4
 800b158:	0038      	movs	r0, r7
 800b15a:	f7ff ff57 	bl	800b00c <__sfmoreglue>
 800b15e:	1e04      	subs	r4, r0, #0
 800b160:	6030      	str	r0, [r6, #0]
 800b162:	d1d5      	bne.n	800b110 <__sfp+0x28>
 800b164:	f7ff ff70 	bl	800b048 <__sfp_lock_release>
 800b168:	230c      	movs	r3, #12
 800b16a:	603b      	str	r3, [r7, #0]
 800b16c:	e7ef      	b.n	800b14e <__sfp+0x66>
 800b16e:	46c0      	nop			; (mov r8, r8)
 800b170:	0800b73c 	.word	0x0800b73c
 800b174:	ffff0001 	.word	0xffff0001

0800b178 <_fwalk_reent>:
 800b178:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b17a:	0004      	movs	r4, r0
 800b17c:	0006      	movs	r6, r0
 800b17e:	2700      	movs	r7, #0
 800b180:	9101      	str	r1, [sp, #4]
 800b182:	3448      	adds	r4, #72	; 0x48
 800b184:	6863      	ldr	r3, [r4, #4]
 800b186:	68a5      	ldr	r5, [r4, #8]
 800b188:	9300      	str	r3, [sp, #0]
 800b18a:	9b00      	ldr	r3, [sp, #0]
 800b18c:	3b01      	subs	r3, #1
 800b18e:	9300      	str	r3, [sp, #0]
 800b190:	d504      	bpl.n	800b19c <_fwalk_reent+0x24>
 800b192:	6824      	ldr	r4, [r4, #0]
 800b194:	2c00      	cmp	r4, #0
 800b196:	d1f5      	bne.n	800b184 <_fwalk_reent+0xc>
 800b198:	0038      	movs	r0, r7
 800b19a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b19c:	89ab      	ldrh	r3, [r5, #12]
 800b19e:	2b01      	cmp	r3, #1
 800b1a0:	d908      	bls.n	800b1b4 <_fwalk_reent+0x3c>
 800b1a2:	220e      	movs	r2, #14
 800b1a4:	5eab      	ldrsh	r3, [r5, r2]
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	d004      	beq.n	800b1b4 <_fwalk_reent+0x3c>
 800b1aa:	0029      	movs	r1, r5
 800b1ac:	0030      	movs	r0, r6
 800b1ae:	9b01      	ldr	r3, [sp, #4]
 800b1b0:	4798      	blx	r3
 800b1b2:	4307      	orrs	r7, r0
 800b1b4:	3568      	adds	r5, #104	; 0x68
 800b1b6:	e7e8      	b.n	800b18a <_fwalk_reent+0x12>

0800b1b8 <__swhatbuf_r>:
 800b1b8:	b570      	push	{r4, r5, r6, lr}
 800b1ba:	000e      	movs	r6, r1
 800b1bc:	001d      	movs	r5, r3
 800b1be:	230e      	movs	r3, #14
 800b1c0:	5ec9      	ldrsh	r1, [r1, r3]
 800b1c2:	0014      	movs	r4, r2
 800b1c4:	b096      	sub	sp, #88	; 0x58
 800b1c6:	2900      	cmp	r1, #0
 800b1c8:	da08      	bge.n	800b1dc <__swhatbuf_r+0x24>
 800b1ca:	220c      	movs	r2, #12
 800b1cc:	5eb3      	ldrsh	r3, [r6, r2]
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	602a      	str	r2, [r5, #0]
 800b1d2:	061b      	lsls	r3, r3, #24
 800b1d4:	d411      	bmi.n	800b1fa <__swhatbuf_r+0x42>
 800b1d6:	2380      	movs	r3, #128	; 0x80
 800b1d8:	00db      	lsls	r3, r3, #3
 800b1da:	e00f      	b.n	800b1fc <__swhatbuf_r+0x44>
 800b1dc:	466a      	mov	r2, sp
 800b1de:	f000 f91b 	bl	800b418 <_fstat_r>
 800b1e2:	2800      	cmp	r0, #0
 800b1e4:	dbf1      	blt.n	800b1ca <__swhatbuf_r+0x12>
 800b1e6:	23f0      	movs	r3, #240	; 0xf0
 800b1e8:	9901      	ldr	r1, [sp, #4]
 800b1ea:	021b      	lsls	r3, r3, #8
 800b1ec:	4019      	ands	r1, r3
 800b1ee:	4b05      	ldr	r3, [pc, #20]	; (800b204 <__swhatbuf_r+0x4c>)
 800b1f0:	18c9      	adds	r1, r1, r3
 800b1f2:	424b      	negs	r3, r1
 800b1f4:	4159      	adcs	r1, r3
 800b1f6:	6029      	str	r1, [r5, #0]
 800b1f8:	e7ed      	b.n	800b1d6 <__swhatbuf_r+0x1e>
 800b1fa:	2340      	movs	r3, #64	; 0x40
 800b1fc:	2000      	movs	r0, #0
 800b1fe:	6023      	str	r3, [r4, #0]
 800b200:	b016      	add	sp, #88	; 0x58
 800b202:	bd70      	pop	{r4, r5, r6, pc}
 800b204:	ffffe000 	.word	0xffffe000

0800b208 <__smakebuf_r>:
 800b208:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b20a:	2602      	movs	r6, #2
 800b20c:	898b      	ldrh	r3, [r1, #12]
 800b20e:	0005      	movs	r5, r0
 800b210:	000c      	movs	r4, r1
 800b212:	4233      	tst	r3, r6
 800b214:	d006      	beq.n	800b224 <__smakebuf_r+0x1c>
 800b216:	0023      	movs	r3, r4
 800b218:	3347      	adds	r3, #71	; 0x47
 800b21a:	6023      	str	r3, [r4, #0]
 800b21c:	6123      	str	r3, [r4, #16]
 800b21e:	2301      	movs	r3, #1
 800b220:	6163      	str	r3, [r4, #20]
 800b222:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b224:	466a      	mov	r2, sp
 800b226:	ab01      	add	r3, sp, #4
 800b228:	f7ff ffc6 	bl	800b1b8 <__swhatbuf_r>
 800b22c:	9900      	ldr	r1, [sp, #0]
 800b22e:	0007      	movs	r7, r0
 800b230:	0028      	movs	r0, r5
 800b232:	f7fb fc8b 	bl	8006b4c <_malloc_r>
 800b236:	2800      	cmp	r0, #0
 800b238:	d108      	bne.n	800b24c <__smakebuf_r+0x44>
 800b23a:	220c      	movs	r2, #12
 800b23c:	5ea3      	ldrsh	r3, [r4, r2]
 800b23e:	059a      	lsls	r2, r3, #22
 800b240:	d4ef      	bmi.n	800b222 <__smakebuf_r+0x1a>
 800b242:	2203      	movs	r2, #3
 800b244:	4393      	bics	r3, r2
 800b246:	431e      	orrs	r6, r3
 800b248:	81a6      	strh	r6, [r4, #12]
 800b24a:	e7e4      	b.n	800b216 <__smakebuf_r+0xe>
 800b24c:	4b0f      	ldr	r3, [pc, #60]	; (800b28c <__smakebuf_r+0x84>)
 800b24e:	62ab      	str	r3, [r5, #40]	; 0x28
 800b250:	2380      	movs	r3, #128	; 0x80
 800b252:	89a2      	ldrh	r2, [r4, #12]
 800b254:	6020      	str	r0, [r4, #0]
 800b256:	4313      	orrs	r3, r2
 800b258:	81a3      	strh	r3, [r4, #12]
 800b25a:	9b00      	ldr	r3, [sp, #0]
 800b25c:	6120      	str	r0, [r4, #16]
 800b25e:	6163      	str	r3, [r4, #20]
 800b260:	9b01      	ldr	r3, [sp, #4]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d00d      	beq.n	800b282 <__smakebuf_r+0x7a>
 800b266:	0028      	movs	r0, r5
 800b268:	230e      	movs	r3, #14
 800b26a:	5ee1      	ldrsh	r1, [r4, r3]
 800b26c:	f000 f8e6 	bl	800b43c <_isatty_r>
 800b270:	2800      	cmp	r0, #0
 800b272:	d006      	beq.n	800b282 <__smakebuf_r+0x7a>
 800b274:	2203      	movs	r2, #3
 800b276:	89a3      	ldrh	r3, [r4, #12]
 800b278:	4393      	bics	r3, r2
 800b27a:	001a      	movs	r2, r3
 800b27c:	2301      	movs	r3, #1
 800b27e:	4313      	orrs	r3, r2
 800b280:	81a3      	strh	r3, [r4, #12]
 800b282:	89a0      	ldrh	r0, [r4, #12]
 800b284:	4307      	orrs	r7, r0
 800b286:	81a7      	strh	r7, [r4, #12]
 800b288:	e7cb      	b.n	800b222 <__smakebuf_r+0x1a>
 800b28a:	46c0      	nop			; (mov r8, r8)
 800b28c:	0800affd 	.word	0x0800affd

0800b290 <_malloc_usable_size_r>:
 800b290:	1f0b      	subs	r3, r1, #4
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	1f18      	subs	r0, r3, #4
 800b296:	2b00      	cmp	r3, #0
 800b298:	da01      	bge.n	800b29e <_malloc_usable_size_r+0xe>
 800b29a:	580b      	ldr	r3, [r1, r0]
 800b29c:	18c0      	adds	r0, r0, r3
 800b29e:	4770      	bx	lr

0800b2a0 <_raise_r>:
 800b2a0:	b570      	push	{r4, r5, r6, lr}
 800b2a2:	0004      	movs	r4, r0
 800b2a4:	000d      	movs	r5, r1
 800b2a6:	291f      	cmp	r1, #31
 800b2a8:	d904      	bls.n	800b2b4 <_raise_r+0x14>
 800b2aa:	2316      	movs	r3, #22
 800b2ac:	6003      	str	r3, [r0, #0]
 800b2ae:	2001      	movs	r0, #1
 800b2b0:	4240      	negs	r0, r0
 800b2b2:	bd70      	pop	{r4, r5, r6, pc}
 800b2b4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d004      	beq.n	800b2c4 <_raise_r+0x24>
 800b2ba:	008a      	lsls	r2, r1, #2
 800b2bc:	189b      	adds	r3, r3, r2
 800b2be:	681a      	ldr	r2, [r3, #0]
 800b2c0:	2a00      	cmp	r2, #0
 800b2c2:	d108      	bne.n	800b2d6 <_raise_r+0x36>
 800b2c4:	0020      	movs	r0, r4
 800b2c6:	f000 f831 	bl	800b32c <_getpid_r>
 800b2ca:	002a      	movs	r2, r5
 800b2cc:	0001      	movs	r1, r0
 800b2ce:	0020      	movs	r0, r4
 800b2d0:	f000 f81a 	bl	800b308 <_kill_r>
 800b2d4:	e7ed      	b.n	800b2b2 <_raise_r+0x12>
 800b2d6:	2000      	movs	r0, #0
 800b2d8:	2a01      	cmp	r2, #1
 800b2da:	d0ea      	beq.n	800b2b2 <_raise_r+0x12>
 800b2dc:	1c51      	adds	r1, r2, #1
 800b2de:	d103      	bne.n	800b2e8 <_raise_r+0x48>
 800b2e0:	2316      	movs	r3, #22
 800b2e2:	3001      	adds	r0, #1
 800b2e4:	6023      	str	r3, [r4, #0]
 800b2e6:	e7e4      	b.n	800b2b2 <_raise_r+0x12>
 800b2e8:	2400      	movs	r4, #0
 800b2ea:	0028      	movs	r0, r5
 800b2ec:	601c      	str	r4, [r3, #0]
 800b2ee:	4790      	blx	r2
 800b2f0:	0020      	movs	r0, r4
 800b2f2:	e7de      	b.n	800b2b2 <_raise_r+0x12>

0800b2f4 <raise>:
 800b2f4:	b510      	push	{r4, lr}
 800b2f6:	4b03      	ldr	r3, [pc, #12]	; (800b304 <raise+0x10>)
 800b2f8:	0001      	movs	r1, r0
 800b2fa:	6818      	ldr	r0, [r3, #0]
 800b2fc:	f7ff ffd0 	bl	800b2a0 <_raise_r>
 800b300:	bd10      	pop	{r4, pc}
 800b302:	46c0      	nop			; (mov r8, r8)
 800b304:	2000000c 	.word	0x2000000c

0800b308 <_kill_r>:
 800b308:	2300      	movs	r3, #0
 800b30a:	b570      	push	{r4, r5, r6, lr}
 800b30c:	4d06      	ldr	r5, [pc, #24]	; (800b328 <_kill_r+0x20>)
 800b30e:	0004      	movs	r4, r0
 800b310:	0008      	movs	r0, r1
 800b312:	0011      	movs	r1, r2
 800b314:	602b      	str	r3, [r5, #0]
 800b316:	f7f8 fdab 	bl	8003e70 <_kill>
 800b31a:	1c43      	adds	r3, r0, #1
 800b31c:	d103      	bne.n	800b326 <_kill_r+0x1e>
 800b31e:	682b      	ldr	r3, [r5, #0]
 800b320:	2b00      	cmp	r3, #0
 800b322:	d000      	beq.n	800b326 <_kill_r+0x1e>
 800b324:	6023      	str	r3, [r4, #0]
 800b326:	bd70      	pop	{r4, r5, r6, pc}
 800b328:	20000548 	.word	0x20000548

0800b32c <_getpid_r>:
 800b32c:	b510      	push	{r4, lr}
 800b32e:	f7f8 fd9d 	bl	8003e6c <_getpid>
 800b332:	bd10      	pop	{r4, pc}

0800b334 <__sread>:
 800b334:	b570      	push	{r4, r5, r6, lr}
 800b336:	000c      	movs	r4, r1
 800b338:	250e      	movs	r5, #14
 800b33a:	5f49      	ldrsh	r1, [r1, r5]
 800b33c:	f000 f8a4 	bl	800b488 <_read_r>
 800b340:	2800      	cmp	r0, #0
 800b342:	db03      	blt.n	800b34c <__sread+0x18>
 800b344:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800b346:	181b      	adds	r3, r3, r0
 800b348:	6563      	str	r3, [r4, #84]	; 0x54
 800b34a:	bd70      	pop	{r4, r5, r6, pc}
 800b34c:	89a3      	ldrh	r3, [r4, #12]
 800b34e:	4a02      	ldr	r2, [pc, #8]	; (800b358 <__sread+0x24>)
 800b350:	4013      	ands	r3, r2
 800b352:	81a3      	strh	r3, [r4, #12]
 800b354:	e7f9      	b.n	800b34a <__sread+0x16>
 800b356:	46c0      	nop			; (mov r8, r8)
 800b358:	ffffefff 	.word	0xffffefff

0800b35c <__swrite>:
 800b35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b35e:	001f      	movs	r7, r3
 800b360:	898b      	ldrh	r3, [r1, #12]
 800b362:	0005      	movs	r5, r0
 800b364:	000c      	movs	r4, r1
 800b366:	0016      	movs	r6, r2
 800b368:	05db      	lsls	r3, r3, #23
 800b36a:	d505      	bpl.n	800b378 <__swrite+0x1c>
 800b36c:	230e      	movs	r3, #14
 800b36e:	5ec9      	ldrsh	r1, [r1, r3]
 800b370:	2200      	movs	r2, #0
 800b372:	2302      	movs	r3, #2
 800b374:	f000 f874 	bl	800b460 <_lseek_r>
 800b378:	89a3      	ldrh	r3, [r4, #12]
 800b37a:	4a05      	ldr	r2, [pc, #20]	; (800b390 <__swrite+0x34>)
 800b37c:	0028      	movs	r0, r5
 800b37e:	4013      	ands	r3, r2
 800b380:	81a3      	strh	r3, [r4, #12]
 800b382:	0032      	movs	r2, r6
 800b384:	230e      	movs	r3, #14
 800b386:	5ee1      	ldrsh	r1, [r4, r3]
 800b388:	003b      	movs	r3, r7
 800b38a:	f000 f81f 	bl	800b3cc <_write_r>
 800b38e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b390:	ffffefff 	.word	0xffffefff

0800b394 <__sseek>:
 800b394:	b570      	push	{r4, r5, r6, lr}
 800b396:	000c      	movs	r4, r1
 800b398:	250e      	movs	r5, #14
 800b39a:	5f49      	ldrsh	r1, [r1, r5]
 800b39c:	f000 f860 	bl	800b460 <_lseek_r>
 800b3a0:	89a3      	ldrh	r3, [r4, #12]
 800b3a2:	1c42      	adds	r2, r0, #1
 800b3a4:	d103      	bne.n	800b3ae <__sseek+0x1a>
 800b3a6:	4a05      	ldr	r2, [pc, #20]	; (800b3bc <__sseek+0x28>)
 800b3a8:	4013      	ands	r3, r2
 800b3aa:	81a3      	strh	r3, [r4, #12]
 800b3ac:	bd70      	pop	{r4, r5, r6, pc}
 800b3ae:	2280      	movs	r2, #128	; 0x80
 800b3b0:	0152      	lsls	r2, r2, #5
 800b3b2:	4313      	orrs	r3, r2
 800b3b4:	81a3      	strh	r3, [r4, #12]
 800b3b6:	6560      	str	r0, [r4, #84]	; 0x54
 800b3b8:	e7f8      	b.n	800b3ac <__sseek+0x18>
 800b3ba:	46c0      	nop			; (mov r8, r8)
 800b3bc:	ffffefff 	.word	0xffffefff

0800b3c0 <__sclose>:
 800b3c0:	b510      	push	{r4, lr}
 800b3c2:	230e      	movs	r3, #14
 800b3c4:	5ec9      	ldrsh	r1, [r1, r3]
 800b3c6:	f000 f815 	bl	800b3f4 <_close_r>
 800b3ca:	bd10      	pop	{r4, pc}

0800b3cc <_write_r>:
 800b3cc:	b570      	push	{r4, r5, r6, lr}
 800b3ce:	0004      	movs	r4, r0
 800b3d0:	0008      	movs	r0, r1
 800b3d2:	0011      	movs	r1, r2
 800b3d4:	001a      	movs	r2, r3
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	4d05      	ldr	r5, [pc, #20]	; (800b3f0 <_write_r+0x24>)
 800b3da:	602b      	str	r3, [r5, #0]
 800b3dc:	f7f8 fd64 	bl	8003ea8 <_write>
 800b3e0:	1c43      	adds	r3, r0, #1
 800b3e2:	d103      	bne.n	800b3ec <_write_r+0x20>
 800b3e4:	682b      	ldr	r3, [r5, #0]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d000      	beq.n	800b3ec <_write_r+0x20>
 800b3ea:	6023      	str	r3, [r4, #0]
 800b3ec:	bd70      	pop	{r4, r5, r6, pc}
 800b3ee:	46c0      	nop			; (mov r8, r8)
 800b3f0:	20000548 	.word	0x20000548

0800b3f4 <_close_r>:
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	b570      	push	{r4, r5, r6, lr}
 800b3f8:	4d06      	ldr	r5, [pc, #24]	; (800b414 <_close_r+0x20>)
 800b3fa:	0004      	movs	r4, r0
 800b3fc:	0008      	movs	r0, r1
 800b3fe:	602b      	str	r3, [r5, #0]
 800b400:	f7f8 fd60 	bl	8003ec4 <_close>
 800b404:	1c43      	adds	r3, r0, #1
 800b406:	d103      	bne.n	800b410 <_close_r+0x1c>
 800b408:	682b      	ldr	r3, [r5, #0]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d000      	beq.n	800b410 <_close_r+0x1c>
 800b40e:	6023      	str	r3, [r4, #0]
 800b410:	bd70      	pop	{r4, r5, r6, pc}
 800b412:	46c0      	nop			; (mov r8, r8)
 800b414:	20000548 	.word	0x20000548

0800b418 <_fstat_r>:
 800b418:	2300      	movs	r3, #0
 800b41a:	b570      	push	{r4, r5, r6, lr}
 800b41c:	4d06      	ldr	r5, [pc, #24]	; (800b438 <_fstat_r+0x20>)
 800b41e:	0004      	movs	r4, r0
 800b420:	0008      	movs	r0, r1
 800b422:	0011      	movs	r1, r2
 800b424:	602b      	str	r3, [r5, #0]
 800b426:	f7f8 fd51 	bl	8003ecc <_fstat>
 800b42a:	1c43      	adds	r3, r0, #1
 800b42c:	d103      	bne.n	800b436 <_fstat_r+0x1e>
 800b42e:	682b      	ldr	r3, [r5, #0]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d000      	beq.n	800b436 <_fstat_r+0x1e>
 800b434:	6023      	str	r3, [r4, #0]
 800b436:	bd70      	pop	{r4, r5, r6, pc}
 800b438:	20000548 	.word	0x20000548

0800b43c <_isatty_r>:
 800b43c:	2300      	movs	r3, #0
 800b43e:	b570      	push	{r4, r5, r6, lr}
 800b440:	4d06      	ldr	r5, [pc, #24]	; (800b45c <_isatty_r+0x20>)
 800b442:	0004      	movs	r4, r0
 800b444:	0008      	movs	r0, r1
 800b446:	602b      	str	r3, [r5, #0]
 800b448:	f7f8 fd46 	bl	8003ed8 <_isatty>
 800b44c:	1c43      	adds	r3, r0, #1
 800b44e:	d103      	bne.n	800b458 <_isatty_r+0x1c>
 800b450:	682b      	ldr	r3, [r5, #0]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d000      	beq.n	800b458 <_isatty_r+0x1c>
 800b456:	6023      	str	r3, [r4, #0]
 800b458:	bd70      	pop	{r4, r5, r6, pc}
 800b45a:	46c0      	nop			; (mov r8, r8)
 800b45c:	20000548 	.word	0x20000548

0800b460 <_lseek_r>:
 800b460:	b570      	push	{r4, r5, r6, lr}
 800b462:	0004      	movs	r4, r0
 800b464:	0008      	movs	r0, r1
 800b466:	0011      	movs	r1, r2
 800b468:	001a      	movs	r2, r3
 800b46a:	2300      	movs	r3, #0
 800b46c:	4d05      	ldr	r5, [pc, #20]	; (800b484 <_lseek_r+0x24>)
 800b46e:	602b      	str	r3, [r5, #0]
 800b470:	f7f8 fd34 	bl	8003edc <_lseek>
 800b474:	1c43      	adds	r3, r0, #1
 800b476:	d103      	bne.n	800b480 <_lseek_r+0x20>
 800b478:	682b      	ldr	r3, [r5, #0]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d000      	beq.n	800b480 <_lseek_r+0x20>
 800b47e:	6023      	str	r3, [r4, #0]
 800b480:	bd70      	pop	{r4, r5, r6, pc}
 800b482:	46c0      	nop			; (mov r8, r8)
 800b484:	20000548 	.word	0x20000548

0800b488 <_read_r>:
 800b488:	b570      	push	{r4, r5, r6, lr}
 800b48a:	0004      	movs	r4, r0
 800b48c:	0008      	movs	r0, r1
 800b48e:	0011      	movs	r1, r2
 800b490:	001a      	movs	r2, r3
 800b492:	2300      	movs	r3, #0
 800b494:	4d05      	ldr	r5, [pc, #20]	; (800b4ac <_read_r+0x24>)
 800b496:	602b      	str	r3, [r5, #0]
 800b498:	f7f8 fcf8 	bl	8003e8c <_read>
 800b49c:	1c43      	adds	r3, r0, #1
 800b49e:	d103      	bne.n	800b4a8 <_read_r+0x20>
 800b4a0:	682b      	ldr	r3, [r5, #0]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d000      	beq.n	800b4a8 <_read_r+0x20>
 800b4a6:	6023      	str	r3, [r4, #0]
 800b4a8:	bd70      	pop	{r4, r5, r6, pc}
 800b4aa:	46c0      	nop			; (mov r8, r8)
 800b4ac:	20000548 	.word	0x20000548

0800b4b0 <_init>:
 800b4b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4b2:	46c0      	nop			; (mov r8, r8)
 800b4b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4b6:	bc08      	pop	{r3}
 800b4b8:	469e      	mov	lr, r3
 800b4ba:	4770      	bx	lr

0800b4bc <_fini>:
 800b4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4be:	46c0      	nop			; (mov r8, r8)
 800b4c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4c2:	bc08      	pop	{r3}
 800b4c4:	469e      	mov	lr, r3
 800b4c6:	4770      	bx	lr
