INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Forrest/Desktop/School/Digital logic/LAb/Lab 5/project_1/project_1.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Forrest/Desktop/School/Digital logic/LAb/Lab 5/project_1/project_1.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fulladder' [C:/Users/Forrest/Desktop/School/Digital logic/LAb/Lab 5/project_1/project_1.srcs/sources_1/new/fulladder.v:6]
