(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : gps_interface_boardv54dc.brd                  )
(    Software Version : 24.1P001                                      )
(    Date/Time        : Mon Jul  7 14:23:06 2025                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Never
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'c:\users\phdgc\downloads\upenn-dune-gib\allegro'
Design Directory:            'c:/users/phdgc/downloads/upenn-dune-gib/allegro'
Old design name:             'c:/users/phdgc/downloads/upenn-dune-gib/allegro/gps_interface_boardv54dc.brd'
New design name:             'c:/users/phdgc/downloads/upenn-dune-gib/allegro/gps_interface_boardv54dc.brd'

CmdLine: netrev -y 3 -i c:\users\phdgc\downloads\upenn-dune-gib\allegro -h -q netrev_constraint_report.xml c:/users/phdgc/downloads/upenn-dune-gib/allegro/#Taaaaak28108.tmp

------ Preparing to read pst files ------

Starting to read c:/users/phdgc/downloads/upenn-dune-gib/allegro/pstchip.dat 
   Finished reading c:/users/phdgc/downloads/upenn-dune-gib/allegro/pstchip.dat (00:00:00.06)
Starting to read c:/users/phdgc/downloads/upenn-dune-gib/allegro/pstxprt.dat 
   Finished reading c:/users/phdgc/downloads/upenn-dune-gib/allegro/pstxprt.dat (00:00:00.01)
Starting to read c:/users/phdgc/downloads/upenn-dune-gib/allegro/pstxnet.dat 
   Finished reading c:/users/phdgc/downloads/upenn-dune-gib/allegro/pstxnet.dat (00:00:00.02)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_23.1/share/local/pcb/modules 
           ../../aidainnova_dut_interface/physical 
           ../../fmc_tlu_threshold_discriminator_dual/physical 
           ../../fmc_tlu_clock_gen/physical 
           ../../aidainnova_tlu_pwr_supplies/physical 
           C:/Users/phdgc/Downloads/aidainnova_tlu-hw/hardware/Cadence/aidainnova_tlu_baseboard_v1a/worklib/fmc_tlu_threshold_discriminator_dual/physical 

PSMPATH =  . 
           F:/cad/bris_cdslib/lib_psd14.x/symbols 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/qfp 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/connector 
           z:/cad/bris_cdslib/lib_psd14.x/symbols 
           z:/cad/bris_cdslib/lib_psd14.x/formats 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/connector 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/soic 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/discrete 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/dip 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/so 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/bga 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/qfp 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/passif 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/cap 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/led 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/rel 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/sw 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/mec 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/pwr 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/res 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/connector 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/soic 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/discrete 
           z:/cad/ral_cdslib/lib_psd15.x/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           /software/CAD/Cadence/SPB17.40.034/share/local/pcb/padstacks 
           /software/CAD/Cadence/SPB17.40.034/share/pcb/pcb_lib/symbols 
           /software/CAD/Cadence/SPB17.40.034/share/pcb/allegrolib/symbols 
           z:/cad/bris_cdslib/lib_psd14.x/pads 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           z:/cad/ral_cdslib/lib_psd15.x/pads 
           ./symbols 
           z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           ../../../../cis_hep_partslib/cis_hep_partslib/Allegro_Library/pads/ 
           F:/cad/bris_cdslib/lib_psd14.x/pads 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           Z:/cad/bris_cdslib/lib_psd14.x/pads 
           C:/SPB_Data/cis_hep_partslib/Allegro_Library/pads 
           C:/Users/phdgc/AppData/Roaming/SPB_Data/downloaded_parts/allegropcb 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 


------ Summary Statistics ------


netrev run on Jul 7 14:23:06 2025
   DESIGN NAME : 'GPS_INTERFACE_BOARD'
   PACKAGING ON Sep  4 2024 20:54:11

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:54
elapsed time  0:00:01

