<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
				<table width="600" cellpadding="10">
			<tr>
				<td width="180">Each Verilog model is of a particular &quot;level.&quot; The level of a model depends on statements and constructs it contains. The levels of Verilog models are:
					<p></p>
					<ul>
						<li>Behavioral
						<li>Register Transfer (RT)
						<li>Gate, and
						<li>Switch
					</ul>
					This chapter will focus on the constructs used to write Gate and Switch level models.</td>
				<td width="320"><img src="images/v0402ag1.gif" height="192" width="177"></td>
			</tr>
		</table>
		</FONT>
	</body>

</html>