/**
 * Memory access: access an operand in data memory
 * https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf
 */
// memory stage
// store instruction:
// take in what execute returns
// vector be main memory
