# Verilog
The repository here contains some of verilog's mini project codes. Strictly for practice.
1. Implemented a ripple carry adder for 4 bit numbers.
2. Implemented a single clock fifo-> synchronous fifo which has the same clock for writing and reading.
3. Implemented a 32 bit adder.
