// Seed: 521635444
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  tri id_6;
  id_7(
      .id_0(id_5), .id_1(id_2)
  );
  assign id_5 = 1;
  assign module_1.id_7 = 0;
  id_8(
      id_6 * 1, id_3 == 0, id_4
  ); id_9(
      1
  );
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri0 id_4,
    output wand id_5,
    input supply1 id_6,
    input tri id_7,
    input tri id_8,
    input wire id_9,
    input wire id_10,
    output wand id_11,
    output wand id_12,
    input wand id_13,
    input supply0 id_14,
    output supply1 id_15,
    input wand id_16,
    input wand id_17,
    input wire id_18,
    output wor id_19,
    output wire id_20,
    input supply0 id_21,
    input tri1 id_22
    , id_27,
    input wire id_23,
    input supply0 id_24,
    output supply0 id_25
);
  always @(id_23 & 1) begin : LABEL_0
    {id_2, id_7} += 1;
  end
  xnor primCall (
      id_12,
      id_17,
      id_14,
      id_2,
      id_16,
      id_10,
      id_23,
      id_0,
      id_18,
      id_21,
      id_13,
      id_6,
      id_24,
      id_22,
      id_7,
      id_9,
      id_8
  );
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
