<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › dm644x.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dm644x.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * TI DaVinci DM644x chip specific setup</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Kevin Hilman, Deep Root Systems, LLC</span>
<span class="cm"> *</span>
<span class="cm"> * 2007 (c) Deep Root Systems, LLC. This file is licensed under</span>
<span class="cm"> * the terms of the GNU General Public License version 2. This program</span>
<span class="cm"> * is licensed &quot;as is&quot; without any warranty of any kind, whether express</span>
<span class="cm"> * or implied.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/serial_8250.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>

<span class="cp">#include &lt;asm/mach/map.h&gt;</span>

<span class="cp">#include &lt;mach/cputype.h&gt;</span>
<span class="cp">#include &lt;mach/edma.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/psc.h&gt;</span>
<span class="cp">#include &lt;mach/mux.h&gt;</span>
<span class="cp">#include &lt;mach/time.h&gt;</span>
<span class="cp">#include &lt;mach/serial.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;mach/asp.h&gt;</span>
<span class="cp">#include &lt;mach/gpio-davinci.h&gt;</span>

<span class="cp">#include &quot;davinci.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;mux.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Device specific clocks</span>
<span class="cm"> */</span>
<span class="cp">#define DM644X_REF_FREQ		27000000</span>

<span class="cp">#define DM644X_EMAC_BASE		0x01c80000</span>
<span class="cp">#define DM644X_EMAC_MDIO_BASE		(DM644X_EMAC_BASE + 0x4000)</span>
<span class="cp">#define DM644X_EMAC_CNTRL_OFFSET	0x0000</span>
<span class="cp">#define DM644X_EMAC_CNTRL_MOD_OFFSET	0x1000</span>
<span class="cp">#define DM644X_EMAC_CNTRL_RAM_OFFSET	0x2000</span>
<span class="cp">#define DM644X_EMAC_CNTRL_RAM_SIZE	0x2000</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pll_data</span> <span class="n">pll1_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num</span>       <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">phys_base</span> <span class="o">=</span> <span class="n">DAVINCI_PLL1_BASE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pll_data</span> <span class="n">pll2_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num</span>       <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">phys_base</span> <span class="o">=</span> <span class="n">DAVINCI_PLL2_BASE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ref_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ref_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">DM644X_REF_FREQ</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ref_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk5</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk5&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_aux_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_aux_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclkbp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclkbp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">BPDIV</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ref_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll2_sysclk1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll2_sysclk2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclkbp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll2_sysclkbp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">BPDIV</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dsp_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;dsp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_GEM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">domain</span> <span class="o">=</span> <span class="n">DAVINCI_GPSC_DSPDOMAIN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">usecount</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>			<span class="cm">/* REVISIT how to disable? */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">arm_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;arm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_ARM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ALWAYS_ENABLED</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vicp_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vicp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_IMCOP</span><span class="p">,</span>
	<span class="p">.</span><span class="n">domain</span> <span class="o">=</span> <span class="n">DAVINCI_GPSC_DSPDOMAIN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">usecount</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>			<span class="cm">/* REVISIT how to disable? */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vpss_master_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vpss_master&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_VPSSMSTR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PSC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vpss_slave_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vpss_slave&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_VPSSSLV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_UART0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_UART1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_UART2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emac_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emac&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_EMAC_WRAPPER</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_I2C</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ide_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ide&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_ATA</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">asp_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;asp0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_McBSP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmcsd_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mmcsd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_MMC_SD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_SPI</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_GPIO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;usb&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_USB</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vlynq_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vlynq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_VLYNQ</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aemif_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;aemif&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_AEMIF</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_PWM0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_PWM1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_PWM2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;timer0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_TIMER0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;timer1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_TIMER1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;timer2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_TIMER2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">usecount</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>              <span class="cm">/* REVISIT: why can&#39;t this be disabled? */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">dm644x_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ref&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ref_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk3</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_aux&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclkbp&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclkbp</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk2</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclkbp&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclkbp</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;dsp&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dsp_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;arm&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">arm_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vicp&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vicp_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vpss_master&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vpss_master_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vpss_slave&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vpss_slave_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;arm&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">arm_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;uart2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_emac.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">emac_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;i2c_davinci.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">i2c_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;palm_bk3710&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ide_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci-mcbsp&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asp_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_mmc.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mmcsd_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spi_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpio_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;usb&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usb_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vlynq&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vlynq_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;aemif&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">aemif_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;timer0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;timer1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;watchdog&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">emac_platform_data</span> <span class="n">dm644x_emac_pdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ctrl_reg_offset</span>	<span class="o">=</span> <span class="n">DM644X_EMAC_CNTRL_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrl_mod_reg_offset</span>	<span class="o">=</span> <span class="n">DM644X_EMAC_CNTRL_MOD_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrl_ram_offset</span>	<span class="o">=</span> <span class="n">DM644X_EMAC_CNTRL_RAM_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrl_ram_size</span>		<span class="o">=</span> <span class="n">DM644X_EMAC_CNTRL_RAM_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span>		<span class="o">=</span> <span class="n">EMAC_VERSION_1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm644x_emac_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DM644X_EMAC_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DM644X_EMAC_BASE</span> <span class="o">+</span> <span class="n">SZ_16K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">IRQ_EMACINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="n">IRQ_EMACINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_emac_device</span> <span class="o">=</span> <span class="p">{</span>
       <span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;davinci_emac&quot;</span><span class="p">,</span>
       <span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
       <span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
	       <span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_emac_pdata</span><span class="p">,</span>
       <span class="p">},</span>
       <span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_emac_resources</span><span class="p">),</span>
       <span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm644x_emac_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm644x_mdio_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DM644X_EMAC_MDIO_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DM644X_EMAC_MDIO_BASE</span> <span class="o">+</span> <span class="n">SZ_4K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_mdio_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;davinci_mdio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_mdio_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm644x_mdio_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Device specific mux setup</span>
<span class="cm"> *</span>
<span class="cm"> *	soc	description	mux  mode   mode  mux	 dbg</span>
<span class="cm"> *				reg  offset mask  mode</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mux_config</span> <span class="n">dm644x_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_DAVINCI_MUX</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">HDIREN</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">16</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">ATAEN</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">17</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">ATAEN_DISABLE</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">17</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">HPIEN_DISABLE</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">29</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">AEAW</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">31</span><span class="p">,</span>	  <span class="mi">31</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">AEAW0</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">AEAW1</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">1</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">AEAW2</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">2</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">AEAW3</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">3</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">AEAW4</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">4</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">MSTK</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>   <span class="mi">9</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">I2C</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>   <span class="mi">7</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">MCBSP</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>   <span class="mi">10</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">UART1</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>   <span class="mi">1</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">UART2</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>   <span class="mi">2</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">PWM0</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>   <span class="mi">4</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">PWM1</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>   <span class="mi">5</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">PWM2</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>   <span class="mi">6</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">VLYNQEN</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">15</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">VLSCREN</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">14</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">VLYNQWD</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">12</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">3</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">EMACEN</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">31</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">GPIO3V</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">31</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">GPIO0</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">24</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">GPIO3</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">25</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">GPIO43_44</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">7</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">GPIO46_47</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">22</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">RGB666</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">22</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">LOEEN</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">24</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">true</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM644X</span><span class="p">,</span> <span class="n">LFLDEN</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">25</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/* FIQ are pri 0-1; otherwise 2-7, with 7 lowest priority */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">dm644x_default_priorities</span><span class="p">[</span><span class="n">DAVINCI_N_AINTC_IRQ</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">IRQ_VDINT0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_VDINT1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_VDINT2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_HISTINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_H3AINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_PRVUINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_RSZINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">7</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_VENCINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_ASQINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_IMXINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_VLCDINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_USBINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_EMACINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">14</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">15</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_CCINT0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>	<span class="cm">/* dma */</span>
	<span class="p">[</span><span class="n">IRQ_CCERRINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>	<span class="cm">/* dma */</span>
	<span class="p">[</span><span class="n">IRQ_TCERRINT0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>	<span class="cm">/* dma */</span>
	<span class="p">[</span><span class="n">IRQ_TCERRINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>	<span class="cm">/* dma */</span>
	<span class="p">[</span><span class="n">IRQ_PSCIN</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">21</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_IDE</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">23</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_MBXINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_MBRINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_MMCINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_SDIOINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">28</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DDRINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_AEMIFINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_VLQINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_TINT0_TINT12</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>	<span class="cm">/* clockevent */</span>
	<span class="p">[</span><span class="n">IRQ_TINT0_TINT34</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>	<span class="cm">/* clocksource */</span>
	<span class="p">[</span><span class="n">IRQ_TINT1_TINT12</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>	<span class="cm">/* DSP timer */</span>
	<span class="p">[</span><span class="n">IRQ_TINT1_TINT34</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>	<span class="cm">/* system tick */</span>
	<span class="p">[</span><span class="n">IRQ_PWMINT0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_PWMINT1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_PWMINT2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_I2C</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_UARTINT0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_UARTINT1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_UARTINT2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_SPINT0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_SPINT1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">45</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DSP2ARM0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DSP2ARM1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIO0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIO1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIO2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIO3</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIO4</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIO5</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIO6</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIO7</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIOBNK0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIOBNK1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIOBNK2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIOBNK3</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_GPIOBNK4</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_COMMTX</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_COMMRX</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_EMUINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">s8</span>
<span class="n">queue_tc_mapping</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* {event queue no, TC no} */</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
	<span class="p">{</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">s8</span>
<span class="n">queue_priority_mapping</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* {event queue no, Priority} */</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
	<span class="p">{</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">edma_soc_info</span> <span class="n">edma_cc0_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">n_channel</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_region</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_slot</span>			<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_tc</span>			<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_cc</span>			<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">queue_tc_mapping</span>	<span class="o">=</span> <span class="n">queue_tc_mapping</span><span class="p">,</span>
	<span class="p">.</span><span class="n">queue_priority_mapping</span>	<span class="o">=</span> <span class="n">queue_priority_mapping</span><span class="p">,</span>
	<span class="p">.</span><span class="n">default_queue</span>		<span class="o">=</span> <span class="n">EVENTQ_1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">edma_soc_info</span> <span class="o">*</span><span class="n">dm644x_edma_info</span><span class="p">[</span><span class="n">EDMA_MAX_CC</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">edma_cc0_info</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">edma_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_cc0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c00000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c00000</span> <span class="o">+</span> <span class="n">SZ_64K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_tc0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c10000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c10000</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_tc1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c10400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c10400</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_CCINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma0_err&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_CCERRINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* not using TC*_ERR */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_edma_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;edma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">dm644x_edma_info</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">edma_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>		<span class="o">=</span> <span class="n">edma_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DM6446 EVM uses ASP0; line-out is a pair of RCA jacks */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm644x_asp_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_ASP0_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_ASP0_BASE</span> <span class="o">+</span> <span class="n">SZ_8K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_asp_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;davinci-mcbsp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_asp_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm644x_asp_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define DM644X_VPSS_BASE	0x01c73400</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm644x_vpss_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* VPSS Base address */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpss&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">DM644X_VPSS_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>		<span class="o">=</span> <span class="n">DM644X_VPSS_BASE</span> <span class="o">+</span> <span class="mh">0xff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_vpss_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;vpss&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="s">&quot;dm644x_vpss&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_vpss_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>		<span class="o">=</span> <span class="n">dm644x_vpss_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm644x_vpfe_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="n">IRQ_VDINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="n">IRQ_VDINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="n">IRQ_VDINT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="n">IRQ_VDINT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u64</span> <span class="n">dm644x_video_dma_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm644x_ccdc_resource</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* CCDC Base address */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0x01c70400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0x01c70400</span> <span class="o">+</span> <span class="mh">0xff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_ccdc_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;dm644x_ccdc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_ccdc_resource</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">dm644x_ccdc_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>               <span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_video_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>      <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_vpfe_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">CAPTURE_DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_vpfe_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm644x_vpfe_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_video_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define DM644X_OSD_BASE		0x01c72600</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm644x_osd_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DM644X_OSD_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DM644X_OSD_BASE</span> <span class="o">+</span> <span class="mh">0x1ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">osd_platform_data</span> <span class="n">dm644x_osd_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vpbe_type</span>     <span class="o">=</span> <span class="n">VPBE_VERSION_1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_osd_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">VPBE_OSD_SUBDEV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_osd_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm644x_osd_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_video_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
		<span class="p">.</span><span class="n">platform_data</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_osd_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define DM644X_VENC_BASE		0x01c72400</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm644x_venc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DM644X_VENC_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DM644X_VENC_BASE</span> <span class="o">+</span> <span class="mh">0x17f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define DM644X_VPSS_MUXSEL_PLL2_MODE          BIT(0)</span>
<span class="cp">#define DM644X_VPSS_MUXSEL_VPBECLK_MODE       BIT(1)</span>
<span class="cp">#define DM644X_VPSS_VENCLKEN                  BIT(3)</span>
<span class="cp">#define DM644X_VPSS_DACCLKEN                  BIT(4)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dm644x_venc_setup_clock</span><span class="p">(</span><span class="k">enum</span> <span class="n">vpbe_enc_timings_type</span> <span class="n">type</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v</span> <span class="o">=</span> <span class="n">DM644X_VPSS_VENCLKEN</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">VPBE_ENC_STD</span>:
		<span class="n">v</span> <span class="o">|=</span> <span class="n">DM644X_VPSS_DACCLKEN</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">DAVINCI_SYSMOD_VIRT</span><span class="p">(</span><span class="n">SYSMOD_VPSS_CLKCTL</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPBE_ENC_DV_PRESET</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">V4L2_DV_480P59_94</span>:
		<span class="k">case</span> <span class="n">V4L2_DV_576P50</span>:
			<span class="n">v</span> <span class="o">|=</span> <span class="n">DM644X_VPSS_MUXSEL_PLL2_MODE</span> <span class="o">|</span>
			     <span class="n">DM644X_VPSS_DACCLKEN</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">DAVINCI_SYSMOD_VIRT</span><span class="p">(</span><span class="n">SYSMOD_VPSS_CLKCTL</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">V4L2_DV_720P60</span>:
		<span class="k">case</span> <span class="n">V4L2_DV_1080I60</span>:
		<span class="k">case</span> <span class="n">V4L2_DV_1080P30</span>:
			<span class="cm">/*</span>
<span class="cm">			 * For HD, use external clock source since</span>
<span class="cm">			 * HD requires higher clock rate</span>
<span class="cm">			 */</span>
			<span class="n">v</span> <span class="o">|=</span> <span class="n">DM644X_VPSS_MUXSEL_VPBECLK_MODE</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">DAVINCI_SYSMOD_VIRT</span><span class="p">(</span><span class="n">SYSMOD_VPSS_CLKCTL</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span>  <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm644x_v4l2_disp_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_VENCINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">IRQ_VENCINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_vpbe_display</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpbe-v4l2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_v4l2_disp_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm644x_v4l2_disp_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_video_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">venc_platform_data</span> <span class="n">dm644x_venc_pdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">venc_type</span>	<span class="o">=</span> <span class="n">VPBE_VERSION_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup_clock</span>	<span class="o">=</span> <span class="n">dm644x_venc_setup_clock</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_venc_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">VPBE_VENC_SUBDEV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_venc_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm644x_venc_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_video_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
		<span class="p">.</span><span class="n">platform_data</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_venc_pdata</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_vpbe_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpbe_controller&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_video_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">dm644x_io_desc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">IO_PHYS</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">IO_SIZE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">SRAM_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="mh">0x00008000</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_16K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_MEMORY_NONCACHED</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Contents of JTAG ID register used to identify exact cpu type */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_id</span> <span class="n">dm644x_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">variant</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">part_no</span>	<span class="o">=</span> <span class="mh">0xb700</span><span class="p">,</span>
		<span class="p">.</span><span class="n">manufacturer</span>	<span class="o">=</span> <span class="mh">0x017</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_id</span>		<span class="o">=</span> <span class="n">DAVINCI_CPU_ID_DM6446</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dm6446&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">variant</span>	<span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">part_no</span>	<span class="o">=</span> <span class="mh">0xb700</span><span class="p">,</span>
		<span class="p">.</span><span class="n">manufacturer</span>	<span class="o">=</span> <span class="mh">0x017</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_id</span>		<span class="o">=</span> <span class="n">DAVINCI_CPU_ID_DM6446</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dm6446a&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">dm644x_psc_bases</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">DAVINCI_PWR_SLEEP_CNTRL_BASE</span> <span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * T0_BOT: Timer 0, bottom:  clockevent source for hrtimers</span>
<span class="cm"> * T0_TOP: Timer 0, top   :  clocksource for generic timekeeping</span>
<span class="cm"> * T1_BOT: Timer 1, bottom:  (used by DSP in TI DSPLink code)</span>
<span class="cm"> * T1_TOP: Timer 1, top   :  &lt;unused&gt;</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_timer_info</span> <span class="n">dm644x_timer_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">timers</span>		<span class="o">=</span> <span class="n">davinci_timer_instance</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_id</span>	<span class="o">=</span> <span class="n">T0_BOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_id</span>	<span class="o">=</span> <span class="n">T0_TOP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_serial8250_port</span> <span class="n">dm644x_serial_platform_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">DAVINCI_UART0_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_UARTINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_SKIP_TEST</span> <span class="o">|</span>
				  <span class="n">UPF_IOREMAP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">DAVINCI_UART1_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_UARTINT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_SKIP_TEST</span> <span class="o">|</span>
				  <span class="n">UPF_IOREMAP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">DAVINCI_UART2_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_UARTINT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_SKIP_TEST</span> <span class="o">|</span>
				  <span class="n">UPF_IOREMAP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="mi">0</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm644x_serial_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;serial8250&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="n">PLAT8250_DEV_PLATFORM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>			<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">dm644x_serial_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="n">davinci_soc_info_dm644x</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">io_desc</span>		<span class="o">=</span> <span class="n">dm644x_io_desc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_desc_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_io_desc</span><span class="p">),</span>
	<span class="p">.</span><span class="n">jtag_id_reg</span>		<span class="o">=</span> <span class="mh">0x01c40028</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ids</span>			<span class="o">=</span> <span class="n">dm644x_ids</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ids_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_ids</span><span class="p">),</span>
	<span class="p">.</span><span class="n">cpu_clks</span>		<span class="o">=</span> <span class="n">dm644x_clks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">psc_bases</span>		<span class="o">=</span> <span class="n">dm644x_psc_bases</span><span class="p">,</span>
	<span class="p">.</span><span class="n">psc_bases_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_psc_bases</span><span class="p">),</span>
	<span class="p">.</span><span class="n">pinmux_base</span>		<span class="o">=</span> <span class="n">DAVINCI_SYSTEM_MODULE_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pinmux_pins</span>		<span class="o">=</span> <span class="n">dm644x_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pinmux_pins_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm644x_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">intc_base</span>		<span class="o">=</span> <span class="n">DAVINCI_ARM_INTC_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_type</span>		<span class="o">=</span> <span class="n">DAVINCI_INTC_TYPE_AINTC</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_irq_prios</span> 	<span class="o">=</span> <span class="n">dm644x_default_priorities</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_irq_num</span>		<span class="o">=</span> <span class="n">DAVINCI_N_AINTC_IRQ</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_info</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_timer_info</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_type</span>		<span class="o">=</span> <span class="n">GPIO_TYPE_DAVINCI</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_base</span>		<span class="o">=</span> <span class="n">DAVINCI_GPIO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_num</span>		<span class="o">=</span> <span class="mi">71</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_irq</span>		<span class="o">=</span> <span class="n">IRQ_GPIOBNK0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">serial_dev</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_serial_device</span><span class="p">,</span>
	<span class="p">.</span><span class="n">emac_pdata</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm644x_emac_pdata</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sram_dma</span>		<span class="o">=</span> <span class="mh">0x00008000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sram_len</span>		<span class="o">=</span> <span class="n">SZ_16K</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm644x_init_asp</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM644X_MCBSP</span><span class="p">);</span>
	<span class="n">dm644x_asp_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">pdata</span><span class="p">;</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_asp_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm644x_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_common_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">davinci_soc_info_dm644x</span><span class="p">);</span>
	<span class="n">davinci_map_sysmod</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">dm644x_init_video</span><span class="p">(</span><span class="k">struct</span> <span class="n">vpfe_config</span> <span class="o">*</span><span class="n">vpfe_cfg</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">vpbe_config</span> <span class="o">*</span><span class="n">vpbe_cfg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vpfe_cfg</span> <span class="o">||</span> <span class="n">vpbe_cfg</span><span class="p">)</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_vpss_device</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vpfe_cfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dm644x_vpfe_dev</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">vpfe_cfg</span><span class="p">;</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_ccdc_dev</span><span class="p">);</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_vpfe_dev</span><span class="p">);</span>
		<span class="cm">/* Add ccdc clock aliases */</span>
		<span class="n">clk_add_alias</span><span class="p">(</span><span class="s">&quot;master&quot;</span><span class="p">,</span> <span class="n">dm644x_ccdc_dev</span><span class="p">.</span><span class="n">name</span><span class="p">,</span>
			      <span class="s">&quot;vpss_master&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">clk_add_alias</span><span class="p">(</span><span class="s">&quot;slave&quot;</span><span class="p">,</span> <span class="n">dm644x_ccdc_dev</span><span class="p">.</span><span class="n">name</span><span class="p">,</span>
			      <span class="s">&quot;vpss_slave&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vpbe_cfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dm644x_vpbe_dev</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">vpbe_cfg</span><span class="p">;</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_osd_dev</span><span class="p">);</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_venc_dev</span><span class="p">);</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_vpbe_dev</span><span class="p">);</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_vpbe_display</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">dm644x_init_devices</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_is_davinci_dm644x</span><span class="p">())</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_edma_device</span><span class="p">);</span>

	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_mdio_device</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_emac_device</span><span class="p">);</span>
	<span class="n">clk_add_alias</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm644x_mdio_device</span><span class="p">.</span><span class="n">dev</span><span class="p">),</span>
		      <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dm644x_emac_device</span><span class="p">.</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">dm644x_init_devices</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
