\hypertarget{group__I2C__CR1__Register__Bit__Definitions}{}\doxysection{I2C CR1 Register Bit Definitions}
\label{group__I2C__CR1__Register__Bit__Definitions}\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}


Bit definitions for the I2C Control Register 1 (CR1).  


Collaboration diagram for I2C CR1 Register Bit Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=312pt]{group__I2C__CR1__Register__Bit__Definitions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Peripheral Enable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gae26dbc9f9c06eb552db052b0603430c0}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}}~(1U)
\begin{DoxyCompactList}\small\item\em Position and mask for the SMBus Mode bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gae26dbc9f9c06eb552db052b0603430c0}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gaf03323d716d67da6242e4da7431cd1ea}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}}~(3U)
\begin{DoxyCompactList}\small\item\em Position and mask for the SMBus Type bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gaf03323d716d67da6242e4da7431cd1ea}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga183847901bff6ed293ac42cedcd0a00f}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}}~(4U)
\begin{DoxyCompactList}\small\item\em Position and mask for the ARP Enable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga183847901bff6ed293ac42cedcd0a00f}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gad6320b277f4eb5ad80869cf46509ab63}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}}~(5U)
\begin{DoxyCompactList}\small\item\em Position and mask for the PEC Enable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gad6320b277f4eb5ad80869cf46509ab63}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga54ffd903ba1ddb087e7166a83b30d145}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}}~(6U)
\begin{DoxyCompactList}\small\item\em Position and mask for the General Call Enable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga54ffd903ba1ddb087e7166a83b30d145}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}}~(7U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Clock Stretching Disable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga26478428c37301f88c8fe5a27ab7cff0}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}}~(8U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Start Generation bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga26478428c37301f88c8fe5a27ab7cff0}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+CR1\+\_\+\+START}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1acc4153373e71ad85766145727d751f}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}}~(9U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Stop Generation bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1acc4153373e71ad85766145727d751f}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+CR1\+\_\+\+STOP}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gac4d488ef9214c8e156aa5789193b1af2}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}}~(10U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Acknowledge Enable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gac4d488ef9214c8e156aa5789193b1af2}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+CR1\+\_\+\+ACK}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1c8ebf2be75a57d79c3963cbb73299e5}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}}~(11U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Acknowledge/\+PEC Position bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1c8ebf2be75a57d79c3963cbb73299e5}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+CR1\+\_\+\+POS}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gae27ac08c854b421c8bbef0f91cb02e77}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}}~(12U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Packet Error Checking bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gae27ac08c854b421c8bbef0f91cb02e77}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+CR1\+\_\+\+PEC}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2cbad0729b1263ee12efe299c460c7a9}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}}~(13U)
\begin{DoxyCompactList}\small\item\em Position and mask for the SMBus Alert bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2cbad0729b1263ee12efe299c460c7a9}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga5f26e1407449ae64fade6b92a5e85bc9}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}}~(15U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Software Reset bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga5f26e1407449ae64fade6b92a5e85bc9}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit definitions for the I2C Control Register 1 (CR1). 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gaf933b105259a4bc46a957576adb8d96d}\label{group__I2C__CR1__Register__Bit__Definitions_gaf933b105259a4bc46a957576adb8d96d}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ACK@{I2C\_CR1\_ACK}}
\index{I2C\_CR1\_ACK@{I2C\_CR1\_ACK}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ACK}{I2C\_CR1\_ACK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ACK~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}}

Acknowledge Enable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga901752f0d8d57314c1bf5841b4d15927}\label{group__I2C__CR1__Register__Bit__Definitions_ga901752f0d8d57314c1bf5841b4d15927}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ACK\_Msk@{I2C\_CR1\_ACK\_Msk}}
\index{I2C\_CR1\_ACK\_Msk@{I2C\_CR1\_ACK\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ACK\_Msk}{I2C\_CR1\_ACK\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gac4d488ef9214c8e156aa5789193b1af2}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}})}

Bit mask for Acknowledge Enable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gac4d488ef9214c8e156aa5789193b1af2}\label{group__I2C__CR1__Register__Bit__Definitions_gac4d488ef9214c8e156aa5789193b1af2}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ACK\_Pos@{I2C\_CR1\_ACK\_Pos}}
\index{I2C\_CR1\_ACK\_Pos@{I2C\_CR1\_ACK\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ACK\_Pos}{I2C\_CR1\_ACK\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos~(10U)}



Position and mask for the Acknowledge Enable bit in the I2\+C\+\_\+\+CR1 register. 

Position of Acknowledge Enable bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga56729ccf93c5d9f5b5b05002e3a2323c}\label{group__I2C__CR1__Register__Bit__Definitions_ga56729ccf93c5d9f5b5b05002e3a2323c}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ALERT@{I2C\_CR1\_ALERT}}
\index{I2C\_CR1\_ALERT@{I2C\_CR1\_ALERT}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ALERT}{I2C\_CR1\_ALERT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ALERT~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}}

SMBus Alert \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga2c1f4432707ef457508aa265173d3ce6}\label{group__I2C__CR1__Register__Bit__Definitions_ga2c1f4432707ef457508aa265173d3ce6}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ALERT\_Msk@{I2C\_CR1\_ALERT\_Msk}}
\index{I2C\_CR1\_ALERT\_Msk@{I2C\_CR1\_ALERT\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ALERT\_Msk}{I2C\_CR1\_ALERT\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2cbad0729b1263ee12efe299c460c7a9}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}})}

Bit mask for SMBus Alert \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga2cbad0729b1263ee12efe299c460c7a9}\label{group__I2C__CR1__Register__Bit__Definitions_ga2cbad0729b1263ee12efe299c460c7a9}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ALERT\_Pos@{I2C\_CR1\_ALERT\_Pos}}
\index{I2C\_CR1\_ALERT\_Pos@{I2C\_CR1\_ALERT\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ALERT\_Pos}{I2C\_CR1\_ALERT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos~(13U)}



Position and mask for the SMBus Alert bit in the I2\+C\+\_\+\+CR1 register. 

Position of SMBus Alert bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga4598185d9092edfbf943464bcbb342ac}\label{group__I2C__CR1__Register__Bit__Definitions_ga4598185d9092edfbf943464bcbb342ac}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ENARP@{I2C\_CR1\_ENARP}}
\index{I2C\_CR1\_ENARP@{I2C\_CR1\_ENARP}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENARP}{I2C\_CR1\_ENARP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENARP~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}}

ARP Enable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga608ec88f391d4617d8d196acf88ae4c3}\label{group__I2C__CR1__Register__Bit__Definitions_ga608ec88f391d4617d8d196acf88ae4c3}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ENARP\_Msk@{I2C\_CR1\_ENARP\_Msk}}
\index{I2C\_CR1\_ENARP\_Msk@{I2C\_CR1\_ENARP\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENARP\_Msk}{I2C\_CR1\_ENARP\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga183847901bff6ed293ac42cedcd0a00f}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}})}

Bit mask for ARP Enable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga183847901bff6ed293ac42cedcd0a00f}\label{group__I2C__CR1__Register__Bit__Definitions_ga183847901bff6ed293ac42cedcd0a00f}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ENARP\_Pos@{I2C\_CR1\_ENARP\_Pos}}
\index{I2C\_CR1\_ENARP\_Pos@{I2C\_CR1\_ENARP\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENARP\_Pos}{I2C\_CR1\_ENARP\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos~(4U)}



Position and mask for the ARP Enable bit in the I2\+C\+\_\+\+CR1 register. 

Position of ARP Enable bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga1d8c219193b11f8507d7b85831d14912}\label{group__I2C__CR1__Register__Bit__Definitions_ga1d8c219193b11f8507d7b85831d14912}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ENGC@{I2C\_CR1\_ENGC}}
\index{I2C\_CR1\_ENGC@{I2C\_CR1\_ENGC}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENGC}{I2C\_CR1\_ENGC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENGC~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}}

General Call Enable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga7eff07d7a774d45f0c0b853be70b1a06}\label{group__I2C__CR1__Register__Bit__Definitions_ga7eff07d7a774d45f0c0b853be70b1a06}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ENGC\_Msk@{I2C\_CR1\_ENGC\_Msk}}
\index{I2C\_CR1\_ENGC\_Msk@{I2C\_CR1\_ENGC\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENGC\_Msk}{I2C\_CR1\_ENGC\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga54ffd903ba1ddb087e7166a83b30d145}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}})}

Bit mask for General Call Enable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga54ffd903ba1ddb087e7166a83b30d145}\label{group__I2C__CR1__Register__Bit__Definitions_ga54ffd903ba1ddb087e7166a83b30d145}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ENGC\_Pos@{I2C\_CR1\_ENGC\_Pos}}
\index{I2C\_CR1\_ENGC\_Pos@{I2C\_CR1\_ENGC\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENGC\_Pos}{I2C\_CR1\_ENGC\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos~(6U)}



Position and mask for the General Call Enable bit in the I2\+C\+\_\+\+CR1 register. 

Position of General Call Enable bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga40d2eb849f9d55e6298035b61e84ca42}\label{group__I2C__CR1__Register__Bit__Definitions_ga40d2eb849f9d55e6298035b61e84ca42}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ENPEC@{I2C\_CR1\_ENPEC}}
\index{I2C\_CR1\_ENPEC@{I2C\_CR1\_ENPEC}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENPEC}{I2C\_CR1\_ENPEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENPEC~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}}

PEC Enable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga047dbff196b5cc2e0ca679cf09daad7d}\label{group__I2C__CR1__Register__Bit__Definitions_ga047dbff196b5cc2e0ca679cf09daad7d}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ENPEC\_Msk@{I2C\_CR1\_ENPEC\_Msk}}
\index{I2C\_CR1\_ENPEC\_Msk@{I2C\_CR1\_ENPEC\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENPEC\_Msk}{I2C\_CR1\_ENPEC\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gad6320b277f4eb5ad80869cf46509ab63}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}})}

Bit mask for PEC Enable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gad6320b277f4eb5ad80869cf46509ab63}\label{group__I2C__CR1__Register__Bit__Definitions_gad6320b277f4eb5ad80869cf46509ab63}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_ENPEC\_Pos@{I2C\_CR1\_ENPEC\_Pos}}
\index{I2C\_CR1\_ENPEC\_Pos@{I2C\_CR1\_ENPEC\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENPEC\_Pos}{I2C\_CR1\_ENPEC\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos~(5U)}



Position and mask for the PEC Enable bit in the I2\+C\+\_\+\+CR1 register. 

Position of PEC Enable bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga197aaca79f64e832af3a0a0864c2a08c}\label{group__I2C__CR1__Register__Bit__Definitions_ga197aaca79f64e832af3a0a0864c2a08c}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_NOSTRETCH@{I2C\_CR1\_NOSTRETCH}}
\index{I2C\_CR1\_NOSTRETCH@{I2C\_CR1\_NOSTRETCH}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_NOSTRETCH}{I2C\_CR1\_NOSTRETCH}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}}

Clock Stretching Disable (Slave mode) \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga1e4eb2525f0444cc6320f96cc6c01804}\label{group__I2C__CR1__Register__Bit__Definitions_ga1e4eb2525f0444cc6320f96cc6c01804}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_NOSTRETCH\_Msk@{I2C\_CR1\_NOSTRETCH\_Msk}}
\index{I2C\_CR1\_NOSTRETCH\_Msk@{I2C\_CR1\_NOSTRETCH\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_NOSTRETCH\_Msk}{I2C\_CR1\_NOSTRETCH\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}})}

Bit mask for Clock Stretching Disable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga57955bf36ff5f4cd6a753e01817bf3b2}\label{group__I2C__CR1__Register__Bit__Definitions_ga57955bf36ff5f4cd6a753e01817bf3b2}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_NOSTRETCH\_Pos@{I2C\_CR1\_NOSTRETCH\_Pos}}
\index{I2C\_CR1\_NOSTRETCH\_Pos@{I2C\_CR1\_NOSTRETCH\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_NOSTRETCH\_Pos}{I2C\_CR1\_NOSTRETCH\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos~(7U)}



Position and mask for the Clock Stretching Disable bit in the I2\+C\+\_\+\+CR1 register. 

Position of Clock Stretching Disable bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga953b0d38414808db79da116842ed3262}\label{group__I2C__CR1__Register__Bit__Definitions_ga953b0d38414808db79da116842ed3262}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_PE@{I2C\_CR1\_PE}}
\index{I2C\_CR1\_PE@{I2C\_CR1\_PE}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_PE}{I2C\_CR1\_PE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PE~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}}

Peripheral Enable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga641d1563a97f92a4c5e20dcdd0756986}\label{group__I2C__CR1__Register__Bit__Definitions_ga641d1563a97f92a4c5e20dcdd0756986}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_PE\_Msk@{I2C\_CR1\_PE\_Msk}}
\index{I2C\_CR1\_PE\_Msk@{I2C\_CR1\_PE\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_PE\_Msk}{I2C\_CR1\_PE\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}})}

Bit mask for Peripheral Enable \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga7954738eae12426137b23733f12c7c14}\label{group__I2C__CR1__Register__Bit__Definitions_ga7954738eae12426137b23733f12c7c14}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_PE\_Pos@{I2C\_CR1\_PE\_Pos}}
\index{I2C\_CR1\_PE\_Pos@{I2C\_CR1\_PE\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_PE\_Pos}{I2C\_CR1\_PE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos~(0U)}



Position and mask for the Peripheral Enable bit in the I2\+C\+\_\+\+CR1 register. 

Position of Peripheral Enable bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gab4d0119253d93a106b5ca704e5020c12}\label{group__I2C__CR1__Register__Bit__Definitions_gab4d0119253d93a106b5ca704e5020c12}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_PEC@{I2C\_CR1\_PEC}}
\index{I2C\_CR1\_PEC@{I2C\_CR1\_PEC}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_PEC}{I2C\_CR1\_PEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PEC~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}}

Packet Error Checking \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gad603ba46a4c90d87755bc21032343a8e}\label{group__I2C__CR1__Register__Bit__Definitions_gad603ba46a4c90d87755bc21032343a8e}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_PEC\_Msk@{I2C\_CR1\_PEC\_Msk}}
\index{I2C\_CR1\_PEC\_Msk@{I2C\_CR1\_PEC\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_PEC\_Msk}{I2C\_CR1\_PEC\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gae27ac08c854b421c8bbef0f91cb02e77}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}})}

Bit mask for Packet Error Checking \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gae27ac08c854b421c8bbef0f91cb02e77}\label{group__I2C__CR1__Register__Bit__Definitions_gae27ac08c854b421c8bbef0f91cb02e77}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_PEC\_Pos@{I2C\_CR1\_PEC\_Pos}}
\index{I2C\_CR1\_PEC\_Pos@{I2C\_CR1\_PEC\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_PEC\_Pos}{I2C\_CR1\_PEC\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos~(12U)}



Position and mask for the Packet Error Checking bit in the I2\+C\+\_\+\+CR1 register. 

Position of Packet Error Checking bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga34721958229a5983f2e95dfeaa8e55c3}\label{group__I2C__CR1__Register__Bit__Definitions_ga34721958229a5983f2e95dfeaa8e55c3}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_POS@{I2C\_CR1\_POS}}
\index{I2C\_CR1\_POS@{I2C\_CR1\_POS}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_POS}{I2C\_CR1\_POS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+POS~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}}

Acknowledge/\+PEC Position (for data reception) \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga44cbb4dfe0bace0e0f63516352cdd686}\label{group__I2C__CR1__Register__Bit__Definitions_ga44cbb4dfe0bace0e0f63516352cdd686}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_POS\_Msk@{I2C\_CR1\_POS\_Msk}}
\index{I2C\_CR1\_POS\_Msk@{I2C\_CR1\_POS\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_POS\_Msk}{I2C\_CR1\_POS\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1c8ebf2be75a57d79c3963cbb73299e5}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}})}

Bit mask for Acknowledge/\+PEC Position \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga1c8ebf2be75a57d79c3963cbb73299e5}\label{group__I2C__CR1__Register__Bit__Definitions_ga1c8ebf2be75a57d79c3963cbb73299e5}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_POS\_Pos@{I2C\_CR1\_POS\_Pos}}
\index{I2C\_CR1\_POS\_Pos@{I2C\_CR1\_POS\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_POS\_Pos}{I2C\_CR1\_POS\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos~(11U)}



Position and mask for the Acknowledge/\+PEC Position bit in the I2\+C\+\_\+\+CR1 register. 

Position of Acknowledge/\+PEC Position bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga001198ff898802888edf58f56d5371c9}\label{group__I2C__CR1__Register__Bit__Definitions_ga001198ff898802888edf58f56d5371c9}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_SMBTYPE@{I2C\_CR1\_SMBTYPE}}
\index{I2C\_CR1\_SMBTYPE@{I2C\_CR1\_SMBTYPE}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SMBTYPE}{I2C\_CR1\_SMBTYPE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}}

SMBus Type \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga67a812813bce3b9996dec37eff310945}\label{group__I2C__CR1__Register__Bit__Definitions_ga67a812813bce3b9996dec37eff310945}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_SMBTYPE\_Msk@{I2C\_CR1\_SMBTYPE\_Msk}}
\index{I2C\_CR1\_SMBTYPE\_Msk@{I2C\_CR1\_SMBTYPE\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SMBTYPE\_Msk}{I2C\_CR1\_SMBTYPE\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gaf03323d716d67da6242e4da7431cd1ea}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}})}

Bit mask for SMBus Type \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gaf03323d716d67da6242e4da7431cd1ea}\label{group__I2C__CR1__Register__Bit__Definitions_gaf03323d716d67da6242e4da7431cd1ea}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_SMBTYPE\_Pos@{I2C\_CR1\_SMBTYPE\_Pos}}
\index{I2C\_CR1\_SMBTYPE\_Pos@{I2C\_CR1\_SMBTYPE\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SMBTYPE\_Pos}{I2C\_CR1\_SMBTYPE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos~(3U)}



Position and mask for the SMBus Type bit in the I2\+C\+\_\+\+CR1 register. 

Position of SMBus Type bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga4cfee7b020a49bd037fa7cf27c796abc}\label{group__I2C__CR1__Register__Bit__Definitions_ga4cfee7b020a49bd037fa7cf27c796abc}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_SMBUS@{I2C\_CR1\_SMBUS}}
\index{I2C\_CR1\_SMBUS@{I2C\_CR1\_SMBUS}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SMBUS}{I2C\_CR1\_SMBUS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBUS~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}}

SMBus Mode \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gadf62afbb725efae2aa5a18c7841cfc51}\label{group__I2C__CR1__Register__Bit__Definitions_gadf62afbb725efae2aa5a18c7841cfc51}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_SMBUS\_Msk@{I2C\_CR1\_SMBUS\_Msk}}
\index{I2C\_CR1\_SMBUS\_Msk@{I2C\_CR1\_SMBUS\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SMBUS\_Msk}{I2C\_CR1\_SMBUS\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gae26dbc9f9c06eb552db052b0603430c0}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}})}

Bit mask for SMBus Mode \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gae26dbc9f9c06eb552db052b0603430c0}\label{group__I2C__CR1__Register__Bit__Definitions_gae26dbc9f9c06eb552db052b0603430c0}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_SMBUS\_Pos@{I2C\_CR1\_SMBUS\_Pos}}
\index{I2C\_CR1\_SMBUS\_Pos@{I2C\_CR1\_SMBUS\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SMBUS\_Pos}{I2C\_CR1\_SMBUS\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos~(1U)}



Position and mask for the SMBus Mode bit in the I2\+C\+\_\+\+CR1 register. 

Position of SMBus Mode bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga2ca7f18dd5bc1130dbefae4ff8736143}\label{group__I2C__CR1__Register__Bit__Definitions_ga2ca7f18dd5bc1130dbefae4ff8736143}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_START@{I2C\_CR1\_START}}
\index{I2C\_CR1\_START@{I2C\_CR1\_START}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_START}{I2C\_CR1\_START}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+START~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}}

Start Generation \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga20183fa72a3acfb6eb7cd333569af62b}\label{group__I2C__CR1__Register__Bit__Definitions_ga20183fa72a3acfb6eb7cd333569af62b}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_START\_Msk@{I2C\_CR1\_START\_Msk}}
\index{I2C\_CR1\_START\_Msk@{I2C\_CR1\_START\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_START\_Msk}{I2C\_CR1\_START\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga26478428c37301f88c8fe5a27ab7cff0}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}})}

Bit mask for Start Generation \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga26478428c37301f88c8fe5a27ab7cff0}\label{group__I2C__CR1__Register__Bit__Definitions_ga26478428c37301f88c8fe5a27ab7cff0}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_START\_Pos@{I2C\_CR1\_START\_Pos}}
\index{I2C\_CR1\_START\_Pos@{I2C\_CR1\_START\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_START\_Pos}{I2C\_CR1\_START\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos~(8U)}



Position and mask for the Start Generation bit in the I2\+C\+\_\+\+CR1 register. 

Position of Start Generation bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gace70293f3dfa24d448b600fc58e45223}\label{group__I2C__CR1__Register__Bit__Definitions_gace70293f3dfa24d448b600fc58e45223}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_STOP@{I2C\_CR1\_STOP}}
\index{I2C\_CR1\_STOP@{I2C\_CR1\_STOP}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_STOP}{I2C\_CR1\_STOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+STOP~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}}

Stop Generation \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_gac560445dddd085e2ec78b6c38d290893}\label{group__I2C__CR1__Register__Bit__Definitions_gac560445dddd085e2ec78b6c38d290893}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_STOP\_Msk@{I2C\_CR1\_STOP\_Msk}}
\index{I2C\_CR1\_STOP\_Msk@{I2C\_CR1\_STOP\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_STOP\_Msk}{I2C\_CR1\_STOP\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1acc4153373e71ad85766145727d751f}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}})}

Bit mask for Stop Generation \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga1acc4153373e71ad85766145727d751f}\label{group__I2C__CR1__Register__Bit__Definitions_ga1acc4153373e71ad85766145727d751f}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_STOP\_Pos@{I2C\_CR1\_STOP\_Pos}}
\index{I2C\_CR1\_STOP\_Pos@{I2C\_CR1\_STOP\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_STOP\_Pos}{I2C\_CR1\_STOP\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos~(9U)}



Position and mask for the Stop Generation bit in the I2\+C\+\_\+\+CR1 register. 

Position of Stop Generation bit \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga8dc661ef13da02e5bcb943f2003d576d}\label{group__I2C__CR1__Register__Bit__Definitions_ga8dc661ef13da02e5bcb943f2003d576d}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_SWRST@{I2C\_CR1\_SWRST}}
\index{I2C\_CR1\_SWRST@{I2C\_CR1\_SWRST}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SWRST}{I2C\_CR1\_SWRST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SWRST~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}}

Software Reset \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga87f58f075ab791157d5a7f73d61ea4a0}\label{group__I2C__CR1__Register__Bit__Definitions_ga87f58f075ab791157d5a7f73d61ea4a0}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_SWRST\_Msk@{I2C\_CR1\_SWRST\_Msk}}
\index{I2C\_CR1\_SWRST\_Msk@{I2C\_CR1\_SWRST\_Msk}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SWRST\_Msk}{I2C\_CR1\_SWRST\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga5f26e1407449ae64fade6b92a5e85bc9}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}})}

Bit mask for Software Reset \mbox{\Hypertarget{group__I2C__CR1__Register__Bit__Definitions_ga5f26e1407449ae64fade6b92a5e85bc9}\label{group__I2C__CR1__Register__Bit__Definitions_ga5f26e1407449ae64fade6b92a5e85bc9}} 
\index{I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}!I2C\_CR1\_SWRST\_Pos@{I2C\_CR1\_SWRST\_Pos}}
\index{I2C\_CR1\_SWRST\_Pos@{I2C\_CR1\_SWRST\_Pos}!I2C CR1 Register Bit Definitions@{I2C CR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SWRST\_Pos}{I2C\_CR1\_SWRST\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos~(15U)}



Position and mask for the Software Reset bit in the I2\+C\+\_\+\+CR1 register. 

Position of Software Reset bit 