@mastersthesis{FPGA-CPU,
  title={基于 FPGA 流水线 CPU 的设计与实现},
  author={赖兆磬},
  year={2008},
  school={桂林电子科技大学}
}

@online{zhihu453232311,
  author       = {Ansis11},
  title        = {{基于RISC-V架构-五级流水线CPU}},
  year         = {2022},
  url          = {https://zhuanlan.zhihu.com/p/453232311},
  note         = {知乎专栏，访问于 2025年4月10日}
}
@online{fifo,
  author       = {菜鸟教程},
  title        = {{Verilog FIFO设计}},
  year         = {2020},
  url          = {https://www.runoob.com/w3cnote/verilog2-fifo.html},
  note         = {访问于 2025年4月13日}
}
@online{hu2024computer,
  author    = {胡伟武 and 汪文祥 and 苏孟豪 and 张福新 and 王焕东 and 章隆兵 and 肖俊华 and 刘苏 and 陈新科 and 吴瑞阳 and 李晓钰 and 高燕萍},
  title     = {计算机体系结构基础 (第3版)},
  year      = {2024},
  url       = {https://foxsen.github.io/archbase/index.html}, 
  note      = {在线图书},
}

@article{timeline,
  author={Lee, Jong Hyuk and Lee, Seung Eun and Yu, Heon Chang and Suh, Taeweon},
  journal={IEEE Transactions on Education}, 
  title={Pipelined CPU Design With FPGA in Teaching Computer Architecture}, 
  year={2012},
  volume={55},
  number={3},
  pages={341-348},
  keywords={Field programmable gate arrays;Computer architecture;Software;Hardware;Computational modeling;Pipeline processing;Education;Computer architecture;education;field programmable gate array (FPGA);hands-on learning;incremental learning;pipeline;problem-based learning (PBL)},
  doi={10.1109/TE.2011.2175227}
  }

  @manual{nexys4ddr,
  title        = {Nexys 4 {DDR} {FPGA} Board Reference Manual},
  author       = {Digilent},
  organization = {Digilent Inc.},
  year         = {2016},
  month        = {4},
  url          = {https://digilent.com/reference/programmable-logic/nexys-4-ddr/reference-manual},
  note         = {Document Revision: April 19, 2016}
}
