/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [6:0] _03_;
  reg [6:0] _04_;
  wire [10:0] _05_;
  wire [2:0] _06_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_54z;
  wire [22:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~celloutsig_1_3z;
  assign celloutsig_0_19z = ~celloutsig_0_0z[8];
  assign celloutsig_0_36z = ~(_00_ ^ celloutsig_0_8z);
  assign celloutsig_1_0z = ~(in_data[100] ^ in_data[188]);
  assign celloutsig_1_10z = ~(celloutsig_1_8z ^ celloutsig_1_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_0z[7] ^ celloutsig_0_4z[3]);
  assign celloutsig_0_18z = ~(in_data[37] ^ celloutsig_0_16z[0]);
  assign celloutsig_0_21z = ~(celloutsig_0_8z ^ celloutsig_0_17z[2]);
  assign celloutsig_0_29z = ~(celloutsig_0_19z ^ in_data[25]);
  assign celloutsig_0_30z = ~(celloutsig_0_24z ^ _02_);
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_1_7z[7:6], celloutsig_1_6z, celloutsig_1_3z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_1_2z, celloutsig_1_8z };
  reg [2:0] _19_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 3'h0;
    else _19_ <= in_data[70:68];
  assign { _01_, _06_[1], _02_ } = _19_;
  reg [10:0] _20_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 11'h000;
    else _20_ <= celloutsig_0_7z;
  assign { _05_[10:9], _00_, _05_[7:0] } = _20_;
  assign celloutsig_1_1z = in_data[167:157] <= { in_data[152:145], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_2z[6:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z } <= in_data[46:34];
  assign celloutsig_0_24z = celloutsig_0_2z[9:6] <= { celloutsig_0_4z[3:2], celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_6z = ! { in_data[47:40], celloutsig_0_3z };
  assign celloutsig_1_18z = ! { celloutsig_1_17z[4:1], celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_20z = ! { celloutsig_0_9z[9:2], celloutsig_0_6z };
  assign celloutsig_0_37z = { celloutsig_0_31z[6:1], celloutsig_0_25z } % { 1'h1, celloutsig_0_12z[1:0], celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_0_42z = celloutsig_0_26z[4:1] % { 1'h1, celloutsig_0_37z[2:1], celloutsig_0_36z };
  assign celloutsig_0_43z = { celloutsig_0_23z[6:2], celloutsig_0_3z, celloutsig_0_36z } % { 1'h1, celloutsig_0_22z[6:1] };
  assign celloutsig_1_4z = { celloutsig_1_2z[4:2], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[3:0] };
  assign celloutsig_1_7z = { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[4:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_2z[2:0], celloutsig_1_15z } % { 1'h1, celloutsig_1_4z[3:0], celloutsig_1_16z };
  assign celloutsig_0_14z = { celloutsig_0_9z[13:8], celloutsig_0_6z, celloutsig_0_6z, 1'h1 } % { 1'h1, celloutsig_0_2z[7:1], celloutsig_0_8z };
  assign celloutsig_0_16z = _05_[7:3] % { 1'h1, celloutsig_0_7z[9:6] };
  assign celloutsig_0_17z = { celloutsig_0_16z, celloutsig_0_8z } % { 1'h1, celloutsig_0_0z[7:4], celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_8z } % { 1'h1, celloutsig_0_0z[8], celloutsig_0_20z, _01_, _06_[1], _02_, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_23z[4], celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_6z } % { 1'h1, _06_[1], _01_, _06_[1], _02_, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_23z[8:0], 1'h1, celloutsig_0_20z } % { 1'h1, celloutsig_0_30z, _01_, _06_[1], _02_, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[60:48] >> in_data[52:40];
  assign celloutsig_1_15z = in_data[118:114] >> { _03_[4:1], celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_0z[4:0] - { in_data[68:65], celloutsig_0_3z };
  assign celloutsig_0_54z = { celloutsig_0_9z[18:16], celloutsig_0_31z } - { celloutsig_0_31z[9:0], celloutsig_0_42z };
  assign celloutsig_0_55z = { celloutsig_0_13z[21:6], celloutsig_0_43z } - { celloutsig_0_14z[8:1], 1'h1, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_12z };
  assign celloutsig_1_2z = { in_data[125], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } - in_data[138:133];
  assign celloutsig_1_6z = celloutsig_1_4z[3:0] - celloutsig_1_2z[3:0];
  assign celloutsig_1_13z = { _04_[6], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z } - { in_data[127:124], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_14z = { in_data[150:146], celloutsig_1_0z } - { celloutsig_1_13z[4:1], celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_16z = in_data[114:112] - celloutsig_1_4z[2:0];
  assign celloutsig_1_19z = in_data[144:126] - { celloutsig_1_17z[4:2], celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_7z = { celloutsig_0_0z[6:1], celloutsig_0_3z, celloutsig_0_5z, _01_, _06_[1], _02_ } - in_data[25:15];
  assign celloutsig_0_9z = { in_data[10:4], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z } - { celloutsig_0_7z[4:3], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_4z[2], celloutsig_0_8z, celloutsig_0_3z } - { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_13z = { in_data[87:77], celloutsig_0_0z } - { in_data[44:32], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_23z = celloutsig_0_2z - { celloutsig_0_14z[5], celloutsig_0_21z, celloutsig_0_22z };
  assign celloutsig_0_27z = celloutsig_0_13z[23:20] - celloutsig_0_14z[5:2];
  assign celloutsig_0_2z = celloutsig_0_0z[11:2] - in_data[24:15];
  assign celloutsig_0_3z = ~((celloutsig_0_2z[3] & in_data[47]) | celloutsig_0_0z[11]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_0z) | in_data[139]);
  assign celloutsig_1_8z = ~((celloutsig_1_4z[2] & celloutsig_1_4z[2]) | celloutsig_1_2z[0]);
  assign celloutsig_0_10z = ~((celloutsig_0_7z[4] & celloutsig_0_2z[2]) | _02_);
  assign celloutsig_0_25z = ~((celloutsig_0_24z & celloutsig_0_4z[3]) | in_data[75]);
  assign _05_[8] = _00_;
  assign { _06_[2], _06_[0] } = { _01_, _02_ };
  assign { out_data[128], out_data[114:96], out_data[45:32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
