$comment
	File created using the following command:
		vcd file phaseDecoder.msim.vcd -direction
$end
$date
	Fri Nov 07 19:46:20 2014
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module phaseDecoder_vlg_vec_tst $end
$var reg 1 ! Clear $end
$var reg 1 " CLK $end
$var wire 1 # P0 $end
$var wire 1 $ P1 $end
$var wire 1 % P2 $end
$var wire 1 & P3 $end
$var wire 1 ' P4 $end
$var wire 1 ( P5 $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 CLK~combout $end
$var wire 1 1 CLK~clkctrl_outclk $end
$var wire 1 2 inst10|14~feeder_combout $end
$var wire 1 3 Clear~combout $end
$var wire 1 4 Clear~clkctrl_outclk $end
$var wire 1 5 inst10|14~regout $end
$var wire 1 6 inst10|16~0_combout $end
$var wire 1 7 inst10|16~regout $end
$var wire 1 8 inst10|15~feeder_combout $end
$var wire 1 9 inst10|15~regout $end
$var wire 1 : inst|15~0_combout $end
$var wire 1 ; inst|15~1_combout $end
$var wire 1 < inst|15~2_combout $end
$var wire 1 = inst|15~3_combout $end
$var wire 1 > inst|15~4_combout $end
$var wire 1 ? inst|15~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
0'
0(
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
16
07
08
09
1:
0;
0<
0=
0>
0?
$end
#20000
1!
1"
13
10
11
14
0)
17
1;
0:
18
1$
0#
#40000
0"
00
01
1)
#60000
1"
10
11
0)
19
1<
0;
12
1%
0$
#80000
0"
00
01
1)
#100000
1"
10
11
0)
15
1=
0<
06
1&
0%
#120000
0"
00
01
1)
#140000
1"
10
11
0)
07
1>
0=
08
1'
0&
#160000
0"
00
01
1)
#180000
1"
10
11
0)
09
1?
0>
02
1(
0'
#200000
0"
00
01
1)
#220000
1"
10
11
0)
05
0?
1:
16
0(
1#
#240000
0"
00
01
1)
#260000
1"
10
11
0)
17
1;
0:
18
1$
0#
#280000
0"
00
01
1)
#300000
1"
10
11
0)
19
1<
0;
12
1%
0$
#320000
0"
00
01
1)
#340000
1"
10
11
0)
15
1=
0<
06
1&
0%
#360000
0"
00
01
1)
#380000
1"
10
11
0)
07
1>
0=
08
1'
0&
#400000
0"
00
01
1)
#960000
0!
03
04
0)
05
09
0>
1:
16
02
0'
1#
#1000000
