// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module NaiveMultiplier(	// ventus/src/TensorCore/FMA.scala:9:7
  input         clock,	// ventus/src/TensorCore/FMA.scala:9:7
  input  [11:0] io_a,	// ventus/src/TensorCore/FMA.scala:10:14
                io_b,	// ventus/src/TensorCore/FMA.scala:10:14
  input         io_regEnables_0,	// ventus/src/TensorCore/FMA.scala:10:14
  output [23:0] io_result	// ventus/src/TensorCore/FMA.scala:10:14
);

  reg [11:0] io_result_r;	// ventus/src/TensorCore/FMA.scala:17:25
  reg [11:0] io_result_r_1;	// ventus/src/TensorCore/FMA.scala:17:61
  always @(posedge clock) begin	// ventus/src/TensorCore/FMA.scala:9:7
    if (io_regEnables_0) begin	// ventus/src/TensorCore/FMA.scala:10:14
      io_result_r <= io_a;	// ventus/src/TensorCore/FMA.scala:17:25
      io_result_r_1 <= io_b;	// ventus/src/TensorCore/FMA.scala:17:61
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/TensorCore/FMA.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/FMA.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/FMA.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/TensorCore/FMA.scala:9:7
      automatic logic [31:0] _RANDOM[0:0];	// ventus/src/TensorCore/FMA.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/FMA.scala:9:7
        `INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/FMA.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/TensorCore/FMA.scala:9:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// ventus/src/TensorCore/FMA.scala:9:7
        io_result_r = _RANDOM[/*Zero width*/ 1'b0][11:0];	// ventus/src/TensorCore/FMA.scala:9:7, :17:25
        io_result_r_1 = _RANDOM[/*Zero width*/ 1'b0][23:12];	// ventus/src/TensorCore/FMA.scala:9:7, :17:{25,61}
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/FMA.scala:9:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/FMA.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_result = {12'h0, io_result_r} * {12'h0, io_result_r_1};	// ventus/src/TensorCore/FMA.scala:9:7, :17:{25,50,61}
endmodule

module CLZ(	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:7:7
  input  [23:0] io_in,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:12:14
  output [4:0]  io_out	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:12:14
);

  assign io_out =
    io_in[23]
      ? 5'h0
      : io_in[22]
          ? 5'h1
          : io_in[21]
              ? 5'h2
              : io_in[20]
                  ? 5'h3
                  : io_in[19]
                      ? 5'h4
                      : io_in[18]
                          ? 5'h5
                          : io_in[17]
                              ? 5'h6
                              : io_in[16]
                                  ? 5'h7
                                  : io_in[15]
                                      ? 5'h8
                                      : io_in[14]
                                          ? 5'h9
                                          : io_in[13]
                                              ? 5'hA
                                              : io_in[12]
                                                  ? 5'hB
                                                  : io_in[11]
                                                      ? 5'hC
                                                      : io_in[10]
                                                          ? 5'hD
                                                          : io_in[9]
                                                              ? 5'hE
                                                              : io_in[8]
                                                                  ? 5'hF
                                                                  : io_in[7]
                                                                      ? 5'h10
                                                                      : io_in[6]
                                                                          ? 5'h11
                                                                          : io_in[5]
                                                                              ? 5'h12
                                                                              : io_in[4]
                                                                                  ? 5'h13
                                                                                  : io_in[3]
                                                                                      ? 5'h14
                                                                                      : io_in[2]
                                                                                          ? 5'h15
                                                                                          : {4'hB,
                                                                                             ~(io_in[1])};	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:7:7, :17:35, src/main/scala/chisel3/util/Mux.scala:50:70
endmodule

module FMUL_s1(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7
  input  [15:0] io_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
  input  [2:0]  io_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
  output        io_out_special_case_valid,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_special_case_bits_nan,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_special_case_bits_inf,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_early_overflow,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_prod_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
  output [5:0]  io_out_shift_amt,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_exp_shifted,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
  output        io_out_may_be_subnormal,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
  output [2:0]  io_out_rm	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
);

  wire [4:0] _lzc_clz_io_out;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:22:21
  wire [5:0] exp_sum =
    {1'h0, io_a[14:11], io_a[10] | ~(|(io_a[14:10]))}
    + {1'h0, io_b[14:11], io_b[10] | ~(|(io_b[14:10]))};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:75:27, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :37:27, :60:18, :83:{27,29}
  wire [6:0] _shift_lim_sub_T_1 = {1'h0, exp_sum} - 7'h2;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:75:27, :78:46, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:37:27
  wire [5:0] _GEN = {1'h0, _lzc_clz_io_out};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:87:30, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:37:27, dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:22:21
  wire       exceed_lim = _shift_lim_sub_T_1[5:0] <= _GEN;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:78:46, :80:37, :87:30
  wire [5:0] shift_amt =
    _shift_lim_sub_T_1[6] ? 6'h0 : exceed_lim ? _shift_lim_sub_T_1[5:0] : _GEN;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:78:46, :79:39, :80:37, :87:30, :88:{22,44}
  wire       hasZero =
    ~(|(io_a[14:10])) & ~(|(io_a[9:0])) | ~(|(io_b[14:10])) & ~(|(io_b[9:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:102:33, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :34:28, :37:27, :40:27, :43:41, :60:18, :61:18
  wire       hasNaN =
    (&(io_a[14:10])) & (|(io_a[9:0])) | (&(io_b[14:10])) & (|(io_b[9:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:103:31, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :44:40, :60:18, :61:18
  wire       hasInf =
    (&(io_a[14:10])) & ~(|(io_a[9:0])) | (&(io_b[14:10])) & ~(|(io_b[9:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:105:31, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :40:27, :42:40, :60:18, :61:18
  CLZ lzc_clz (	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:22:21
    .io_in
      ({13'h0,
        (|(io_a[14:10])) ? {|(io_b[14:10]), io_b[9:0]} : {|(io_a[14:10]), io_a[9:0]}}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:85:26, :86:20, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :60:18, :61:18, :84:23
    .io_out (_lzc_clz_io_out)
  );
  assign io_out_special_case_valid = hasZero | hasNaN | hasInf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :102:33, :103:31, :105:31, :106:47
  assign io_out_special_case_bits_nan = hasNaN | hasZero & hasInf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :102:33, :103:31, :105:31, :108:30, :109:27
  assign io_out_special_case_bits_inf = hasInf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :105:31
  assign io_out_early_overflow = exp_sum > 6'h2D;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :75:27, :82:29
  assign io_out_prod_sign = io_a[15] ^ io_b[15];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :58:29, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
  assign io_out_shift_amt = shift_amt;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :88:22
  assign io_out_exp_shifted = exp_sum - 6'h1 - shift_amt;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :75:27, :76:26, :88:22, :90:30
  assign io_out_may_be_subnormal = exceed_lim | _shift_lim_sub_T_1[6];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :78:46, :79:39, :87:30, :96:41
  assign io_out_rm = io_rm;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7
endmodule

module FMUL_s2(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:120:7
  input         io_in_special_case_valid,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
                io_in_special_case_bits_nan,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
                io_in_special_case_bits_inf,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
                io_in_early_overflow,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
                io_in_prod_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
  input  [5:0]  io_in_shift_amt,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
                io_in_exp_shifted,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
  input         io_in_may_be_subnormal,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
  input  [2:0]  io_in_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
  input  [21:0] io_prod,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
  output        io_out_special_case_valid,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
                io_out_special_case_bits_nan,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
                io_out_special_case_bits_inf,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
                io_out_raw_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
  output [5:0]  io_out_raw_out_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
  output [34:0] io_out_raw_out_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
  output        io_out_early_overflow,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
  output [2:0]  io_out_rm	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:122:14
);

  wire [97:0] _sig_shifted_raw_T = {76'h0, io_prod} << io_in_shift_amt;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:153:41
  wire        exp_is_subnormal = io_in_may_be_subnormal & ~(_sig_shifted_raw_T[34]);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:153:{41,54}, :154:{49,52,73}
  wire        no_extra_shift = _sig_shifted_raw_T[34] | exp_is_subnormal;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:153:{41,54}, :154:{49,73}, :155:55
  assign io_out_special_case_valid = io_in_special_case_valid;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:120:7
  assign io_out_special_case_bits_nan = io_in_special_case_bits_nan;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:120:7
  assign io_out_special_case_bits_inf = io_in_special_case_bits_inf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:120:7
  assign io_out_raw_out_sign = io_in_prod_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:120:7
  assign io_out_raw_out_exp =
    exp_is_subnormal
      ? 6'h0
      : no_extra_shift ? io_in_exp_shifted : io_in_exp_shifted - 6'h1;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:120:7, :154:49, :155:55, :157:{26,53,95}
  assign io_out_raw_out_sig =
    no_extra_shift ? _sig_shifted_raw_T[34:0] : {_sig_shifted_raw_T[33:0], 1'h0};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:120:7, :153:{41,54}, :154:52, :155:55, :158:{24,61,82}
  assign io_out_early_overflow = io_in_early_overflow;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:120:7
  assign io_out_rm = io_in_rm;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:120:7
endmodule

module RoundingUnit(	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:6:7
  input  [9:0] io_in,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
  input        io_roundIn,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
               io_stickyIn,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
               io_signIn,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
  input  [2:0] io_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
  output [9:0] io_out,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
  output       io_inexact,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
               io_cout	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
);

  wire inexact = io_roundIn | io_stickyIn;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:20:19
  wire r_up =
    io_rm == 3'h4
      ? io_roundIn
      : io_rm == 3'h2
          ? inexact & io_signIn
          : io_rm == 3'h3
              ? inexact & ~io_signIn
              : io_rm != 3'h1 & io_rm == 3'h0
                & (io_roundIn & io_stickyIn | io_roundIn & ~io_stickyIn & io_in[0]);	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:19:25, :20:19, :23:13, :25:{18,24,33,36}, :27:{23,25}, :28:23
  assign io_out = r_up ? io_in + 10'h1 : io_in;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:6:7, :23:13, :32:24, :33:16
  assign io_inexact = inexact;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:6:7, :20:19
  assign io_cout = r_up & (&io_in);	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:6:7, :23:13, :36:{19,28}
endmodule

module TininessRounder(	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:58:7
  input         io_in_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:60:14
  input  [13:0] io_in_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:60:14
  input  [2:0]  io_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:60:14
  output        io_tininess	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:60:14
);

  wire _rounder_io_cout;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  RoundingUnit rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
    .io_in       (io_in_sig[11:2]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:45:33, :67:19
    .io_roundIn  (io_in_sig[1]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:46:{38,50}, :67:19
    .io_stickyIn (io_in_sig[0]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:47:39, :67:19
    .io_signIn   (io_in_sign),
    .io_rm       (io_rm),
    .io_out      (/* unused */),
    .io_inexact  (/* unused */),
    .io_cout     (_rounder_io_cout)
  );
  assign io_tininess =
    io_in_sig[13:12] == 2'h0 | io_in_sig[13:12] == 2'h1 & ~_rounder_io_cout;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25, :58:7, :73:{32,36,53}, :74:{24,41,44}
endmodule

module FMUL_s3(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7
  input         io_in_special_case_valid,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_in_special_case_bits_nan,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_in_special_case_bits_inf,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_in_raw_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  input  [5:0]  io_in_raw_out_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  input  [34:0] io_in_raw_out_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  input         io_in_early_overflow,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  input  [2:0]  io_in_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  output [15:0] io_result	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
);

  wire [9:0] _rounder_io_out;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire       _rounder_io_cout;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire       common_of =
    (_rounder_io_cout ? io_in_raw_out_exp[4:0] == 5'h1E : (&(io_in_raw_out_exp[4:0])))
    | io_in_early_overflow;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:183:14, :201:22, :203:16, :204:16, :205:5, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire       rmin =
    io_in_rm == 3'h1 | io_in_rm == 3'h2 & ~io_in_raw_out_sign | io_in_rm == 3'h3
    & io_in_raw_out_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:54:{8,23,31,34,41,48,56}
  TininessRounder tininess_rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:186:32
    .io_in_sign  (io_in_raw_out_sign),
    .io_in_sig   ({io_in_raw_out_sig[34:22], |(io_in_raw_out_sig[21:0])}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:184:{20,37,70,86}
    .io_rm       (io_in_rm),
    .io_tininess (/* unused */)
  );
  RoundingUnit rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
    .io_in       (io_in_raw_out_sig[33:24]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:192:20, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:45:33
    .io_roundIn  (io_in_raw_out_sig[23]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:192:20, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:46:{38,50}
    .io_stickyIn (|{io_in_raw_out_sig[22], |(io_in_raw_out_sig[21:0])}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:184:{70,86}, :192:20, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:47:{39,51}
    .io_signIn   (io_in_raw_out_sign),
    .io_rm       (io_in_rm),
    .io_out      (_rounder_io_out),
    .io_inexact  (/* unused */),
    .io_cout     (_rounder_io_cout)
  );
  assign io_result =
    io_in_special_case_valid
      ? (io_in_special_case_bits_nan
           ? 16'h7E00
           : {io_in_raw_out_sign, io_in_special_case_bits_inf ? 15'h7C00 : 15'h0})
      : {io_in_raw_out_sign,
         common_of ? {4'hF, ~rmin} : {4'h0, _rounder_io_cout} + io_in_raw_out_exp[4:0],
         common_of ? {10{rmin}} : _rounder_io_out};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7, :183:14, :198:37, :205:5, :211:19, :215:23, :220:23, :222:8, :226:8, :231:27, :233:8, :234:10, :238:10, :243:19, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25, :54:41, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10
endmodule

module TCMulPipe(	// ventus/src/TensorCore/Tensor.scala:43:7
  input         clock,	// ventus/src/TensorCore/Tensor.scala:43:7
                reset,	// ventus/src/TensorCore/Tensor.scala:43:7
                io_in_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [15:0] io_in_bits_a,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_b,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_ctrl_c,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [4:0]  io_in_bits_ctrl_ctrl_reg_idxw,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_ctrl_ctrl_warpID,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_bits_ctrl_ctrl_isMixedPrecisionMode,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_ctrl_tc_ReLU,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [1:0]  io_in_bits_ctrl_ctrl_tc_shape,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [3:0]  io_in_bits_ctrl_ctrl_sel_slot_num,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [7:0]  io_in_bits_ctrl_ctrl_spike_info_sm_id,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_ctrl_ctrl_spike_info_pc,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_ctrl_spike_info_inst,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_out_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [15:0] io_out_bits_result,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [2:0]  io_out_bits_ctrl_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_ctrl_c,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [4:0]  io_out_bits_ctrl_ctrl_reg_idxw,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [2:0]  io_out_bits_ctrl_ctrl_warpID,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_bits_ctrl_ctrl_isMixedPrecisionMode,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_ctrl_tc_ReLU,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [1:0]  io_out_bits_ctrl_ctrl_tc_shape,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [3:0]  io_out_bits_ctrl_ctrl_sel_slot_num,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [7:0]  io_out_bits_ctrl_ctrl_spike_info_sm_id,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_ctrl_ctrl_spike_info_pc,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_ctrl_spike_info_inst	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
);

  wire        _s2_io_out_special_case_valid;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire        _s2_io_out_special_case_bits_nan;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire        _s2_io_out_special_case_bits_inf;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire        _s2_io_out_raw_out_sign;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire [5:0]  _s2_io_out_raw_out_exp;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire [34:0] _s2_io_out_raw_out_sig;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire        _s2_io_out_early_overflow;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire [2:0]  _s2_io_out_rm;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire        _s1_io_out_special_case_valid;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire        _s1_io_out_special_case_bits_nan;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire        _s1_io_out_special_case_bits_inf;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire        _s1_io_out_early_overflow;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire        _s1_io_out_prod_sign;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire [5:0]  _s1_io_out_shift_amt;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire [5:0]  _s1_io_out_exp_shifted;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire        _s1_io_out_may_be_subnormal;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire [2:0]  _s1_io_out_rm;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire [23:0] _multiplier_io_result;	// ventus/src/TensorCore/Tensor.scala:50:26
  reg         REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  reg         REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  wire        _io_out_bits_ctrl_T_1 = REG & REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:53
  reg         s2_io_in_r_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_inf;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_early_overflow;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_prod_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [5:0]  s2_io_in_r_shift_amt;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [5:0]  s2_io_in_r_exp_shifted;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_may_be_subnormal;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s2_io_in_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s3_io_in_r_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s3_io_in_r_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s3_io_in_r_special_case_bits_inf;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s3_io_in_r_raw_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [5:0]  s3_io_in_r_raw_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [34:0] s3_io_in_r_raw_out_sig;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s3_io_in_r_early_overflow;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s3_io_in_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  io_out_bits_ctrl_r_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [1:0]  io_out_bits_ctrl_r_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [3:0]  io_out_bits_ctrl_r_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  io_out_bits_ctrl_r_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_1_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  io_out_bits_ctrl_r_1_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_1_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_1_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [1:0]  io_out_bits_ctrl_r_1_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [3:0]  io_out_bits_ctrl_r_1_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  always @(posedge clock) begin	// ventus/src/TensorCore/Tensor.scala:43:7
    if (reset) begin	// ventus/src/TensorCore/Tensor.scala:43:7
      REG <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      REG_1 <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    else begin	// ventus/src/TensorCore/Tensor.scala:43:7
      if (~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,26,53}
        REG <= io_in_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      if (~(~io_out_ready & REG_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:{12,26}
        REG_1 <= REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s2_io_in_r_special_case_valid <= _s1_io_out_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_special_case_bits_nan <= _s1_io_out_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_special_case_bits_inf <= _s1_io_out_special_case_bits_inf;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_early_overflow <= _s1_io_out_early_overflow;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_prod_sign <= _s1_io_out_prod_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_shift_amt <= _s1_io_out_shift_amt;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_exp_shifted <= _s1_io_out_exp_shifted;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_may_be_subnormal <= _s1_io_out_may_be_subnormal;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_rm <= _s1_io_out_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
    end
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      s3_io_in_r_special_case_valid <= _s2_io_out_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_special_case_bits_nan <= _s2_io_out_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_special_case_bits_inf <= _s2_io_out_special_case_bits_inf;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_raw_out_sign <= _s2_io_out_raw_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_raw_out_exp <= _s2_io_out_raw_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_raw_out_sig <= _s2_io_out_raw_out_sig;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_early_overflow <= _s2_io_out_early_overflow;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_rm <= _s2_io_out_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
    end
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      io_out_bits_ctrl_r_rm <= io_in_bits_ctrl_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_c <= io_in_bits_ctrl_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_reg_idxw <= io_in_bits_ctrl_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_warpID <= io_in_bits_ctrl_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode <=
        io_in_bits_ctrl_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_tc_ReLU <= io_in_bits_ctrl_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_tc_shape <= io_in_bits_ctrl_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_sel_slot_num <= io_in_bits_ctrl_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_spike_info_sm_id <= io_in_bits_ctrl_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_spike_info_pc <= io_in_bits_ctrl_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_spike_info_inst <= io_in_bits_ctrl_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      io_out_bits_ctrl_r_1_rm <= io_out_bits_ctrl_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_c <= io_out_bits_ctrl_r_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_reg_idxw <= io_out_bits_ctrl_r_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_warpID <= io_out_bits_ctrl_r_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode <=
        io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_tc_ReLU <= io_out_bits_ctrl_r_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_tc_shape <= io_out_bits_ctrl_r_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_sel_slot_num <= io_out_bits_ctrl_r_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id <=
        io_out_bits_ctrl_r_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_spike_info_pc <= io_out_bits_ctrl_r_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_spike_info_inst <=
        io_out_bits_ctrl_r_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/TensorCore/Tensor.scala:43:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/Tensor.scala:43:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/Tensor.scala:43:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/TensorCore/Tensor.scala:43:7
      automatic logic [31:0] _RANDOM[0:10];	// ventus/src/TensorCore/Tensor.scala:43:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/Tensor.scala:43:7
        `INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/Tensor.scala:43:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/TensorCore/Tensor.scala:43:7
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/TensorCore/Tensor.scala:43:7
        end	// ventus/src/TensorCore/Tensor.scala:43:7
        REG = _RANDOM[4'h0][0];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:43:7
        REG_1 = _RANDOM[4'h0][1];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_special_case_valid = _RANDOM[4'h0][2];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_special_case_bits_nan = _RANDOM[4'h0][3];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_special_case_bits_inf = _RANDOM[4'h0][4];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_early_overflow = _RANDOM[4'h0][7];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_prod_sign = _RANDOM[4'h0][8];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_shift_amt = _RANDOM[4'h0][14:9];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_exp_shifted = _RANDOM[4'h0][20:15];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_may_be_subnormal = _RANDOM[4'h0][21];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_rm = _RANDOM[4'h0][24:22];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_special_case_valid = _RANDOM[4'h0][25];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_special_case_bits_nan = _RANDOM[4'h0][26];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_special_case_bits_inf = _RANDOM[4'h0][27];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_raw_out_sign = _RANDOM[4'h0][30];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_raw_out_exp = {_RANDOM[4'h0][31], _RANDOM[4'h1][4:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_raw_out_sig = {_RANDOM[4'h1][31:5], _RANDOM[4'h2][7:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_early_overflow = _RANDOM[4'h2][8];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_rm = _RANDOM[4'h2][11:9];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_rm = _RANDOM[4'h2][14:12];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_c = {_RANDOM[4'h2][31:15], _RANDOM[4'h3][14:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_ctrl_reg_idxw = _RANDOM[4'h3][19:15];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_ctrl_warpID = _RANDOM[4'h3][22:20];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode = _RANDOM[4'h3][23];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_ctrl_tc_ReLU = _RANDOM[4'h3][24];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_ctrl_tc_shape = _RANDOM[4'h3][26:25];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_ctrl_sel_slot_num = _RANDOM[4'h3][30:27];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_ctrl_spike_info_sm_id =
          {_RANDOM[4'h3][31], _RANDOM[4'h4][6:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_ctrl_spike_info_pc = {_RANDOM[4'h4][31:7], _RANDOM[4'h5][6:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_ctrl_spike_info_inst =
          {_RANDOM[4'h5][31:7], _RANDOM[4'h6][6:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_rm = _RANDOM[4'h6][9:7];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_c = {_RANDOM[4'h6][31:10], _RANDOM[4'h7][9:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_ctrl_reg_idxw = _RANDOM[4'h7][14:10];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_ctrl_warpID = _RANDOM[4'h7][17:15];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode = _RANDOM[4'h7][18];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_ctrl_tc_ReLU = _RANDOM[4'h7][19];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_ctrl_tc_shape = _RANDOM[4'h7][21:20];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_ctrl_sel_slot_num = _RANDOM[4'h7][25:22];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id =
          {_RANDOM[4'h7][31:26], _RANDOM[4'h8][1:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_ctrl_spike_info_pc =
          {_RANDOM[4'h8][31:2], _RANDOM[4'h9][1:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        io_out_bits_ctrl_r_1_ctrl_spike_info_inst =
          {_RANDOM[4'h9][31:2], _RANDOM[4'hA][1:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/Tensor.scala:43:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/Tensor.scala:43:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  NaiveMultiplier multiplier (	// ventus/src/TensorCore/Tensor.scala:50:26
    .clock           (clock),
    .io_a            ({1'h0, |(io_in_bits_a[14:10]), io_in_bits_a[9:0]}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:60:18, :61:18, :81:69, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:67:19
    .io_b            ({1'h0, |(io_in_bits_b[14:10]), io_in_bits_b[9:0]}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:60:18, :61:18, :81:69, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:68:19
    .io_regEnables_0 (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1)),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :23:{47,50,66}
    .io_result       (_multiplier_io_result)
  );
  FMUL_s1 s1 (	// ventus/src/TensorCore/Tensor.scala:52:18
    .io_a                         (io_in_bits_a),
    .io_b                         (io_in_bits_b),
    .io_rm                        (io_in_bits_rm),
    .io_out_special_case_valid    (_s1_io_out_special_case_valid),
    .io_out_special_case_bits_nan (_s1_io_out_special_case_bits_nan),
    .io_out_special_case_bits_inf (_s1_io_out_special_case_bits_inf),
    .io_out_early_overflow        (_s1_io_out_early_overflow),
    .io_out_prod_sign             (_s1_io_out_prod_sign),
    .io_out_shift_amt             (_s1_io_out_shift_amt),
    .io_out_exp_shifted           (_s1_io_out_exp_shifted),
    .io_out_may_be_subnormal      (_s1_io_out_may_be_subnormal),
    .io_out_rm                    (_s1_io_out_rm)
  );
  FMUL_s2 s2 (	// ventus/src/TensorCore/Tensor.scala:53:18
    .io_in_special_case_valid     (s2_io_in_r_special_case_valid),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_nan  (s2_io_in_r_special_case_bits_nan),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_inf  (s2_io_in_r_special_case_bits_inf),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_early_overflow         (s2_io_in_r_early_overflow),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_prod_sign              (s2_io_in_r_prod_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_shift_amt              (s2_io_in_r_shift_amt),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_exp_shifted            (s2_io_in_r_exp_shifted),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_may_be_subnormal       (s2_io_in_r_may_be_subnormal),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_rm                     (s2_io_in_r_rm),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_prod                      (_multiplier_io_result[21:0]),	// ventus/src/TensorCore/Tensor.scala:50:26, :61:14
    .io_out_special_case_valid    (_s2_io_out_special_case_valid),
    .io_out_special_case_bits_nan (_s2_io_out_special_case_bits_nan),
    .io_out_special_case_bits_inf (_s2_io_out_special_case_bits_inf),
    .io_out_raw_out_sign          (_s2_io_out_raw_out_sign),
    .io_out_raw_out_exp           (_s2_io_out_raw_out_exp),
    .io_out_raw_out_sig           (_s2_io_out_raw_out_sig),
    .io_out_early_overflow        (_s2_io_out_early_overflow),
    .io_out_rm                    (_s2_io_out_rm)
  );
  FMUL_s3 s3 (	// ventus/src/TensorCore/Tensor.scala:54:18
    .io_in_special_case_valid    (s3_io_in_r_special_case_valid),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_nan (s3_io_in_r_special_case_bits_nan),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_inf (s3_io_in_r_special_case_bits_inf),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_raw_out_sign          (s3_io_in_r_raw_out_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_raw_out_exp           (s3_io_in_r_raw_out_exp),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_raw_out_sig           (s3_io_in_r_raw_out_sig),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_early_overflow        (s3_io_in_r_early_overflow),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_rm                    (s3_io_in_r_rm),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_result                   (io_out_bits_result)
  );
  assign io_out_valid = REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_rm = io_out_bits_ctrl_r_1_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_c = io_out_bits_ctrl_r_1_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_ctrl_reg_idxw = io_out_bits_ctrl_r_1_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_ctrl_warpID = io_out_bits_ctrl_r_1_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_ctrl_isMixedPrecisionMode =
    io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_ctrl_tc_ReLU = io_out_bits_ctrl_r_1_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_ctrl_tc_shape = io_out_bits_ctrl_r_1_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_ctrl_sel_slot_num = io_out_bits_ctrl_r_1_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_ctrl_spike_info_sm_id =
    io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_ctrl_spike_info_pc = io_out_bits_ctrl_r_1_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_bits_ctrl_ctrl_spike_info_inst =
    io_out_bits_ctrl_r_1_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
endmodule

module TCMulPipe_1(	// ventus/src/TensorCore/Tensor.scala:43:7
  input         clock,	// ventus/src/TensorCore/Tensor.scala:43:7
                reset,	// ventus/src/TensorCore/Tensor.scala:43:7
  output        io_in_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [15:0] io_in_bits_a,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_b,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_out_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [15:0] io_out_bits_result	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
);

  wire        _s2_io_out_special_case_valid;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire        _s2_io_out_special_case_bits_nan;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire        _s2_io_out_special_case_bits_inf;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire        _s2_io_out_raw_out_sign;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire [5:0]  _s2_io_out_raw_out_exp;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire [34:0] _s2_io_out_raw_out_sig;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire        _s2_io_out_early_overflow;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire [2:0]  _s2_io_out_rm;	// ventus/src/TensorCore/Tensor.scala:53:18
  wire        _s1_io_out_special_case_valid;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire        _s1_io_out_special_case_bits_nan;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire        _s1_io_out_special_case_bits_inf;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire        _s1_io_out_early_overflow;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire        _s1_io_out_prod_sign;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire [5:0]  _s1_io_out_shift_amt;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire [5:0]  _s1_io_out_exp_shifted;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire        _s1_io_out_may_be_subnormal;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire [2:0]  _s1_io_out_rm;	// ventus/src/TensorCore/Tensor.scala:52:18
  wire [23:0] _multiplier_io_result;	// ventus/src/TensorCore/Tensor.scala:50:26
  reg         REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  reg         REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  wire        _multiplier_io_regEnables_0_T_1 = REG & REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:53
  reg         s2_io_in_r_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_inf;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_early_overflow;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_prod_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [5:0]  s2_io_in_r_shift_amt;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [5:0]  s2_io_in_r_exp_shifted;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_may_be_subnormal;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s2_io_in_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s3_io_in_r_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s3_io_in_r_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s3_io_in_r_special_case_bits_inf;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s3_io_in_r_raw_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [5:0]  s3_io_in_r_raw_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [34:0] s3_io_in_r_raw_out_sig;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s3_io_in_r_early_overflow;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s3_io_in_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  always @(posedge clock) begin	// ventus/src/TensorCore/Tensor.scala:43:7
    if (reset) begin	// ventus/src/TensorCore/Tensor.scala:43:7
      REG <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      REG_1 <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    else begin	// ventus/src/TensorCore/Tensor.scala:43:7
      if (~(~io_out_ready & _multiplier_io_regEnables_0_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,26,53}
        REG <= io_in_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      if (~(~io_out_ready & REG_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:{12,26}
        REG_1 <= REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    if (io_in_valid & ~(~io_out_ready & _multiplier_io_regEnables_0_T_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s2_io_in_r_special_case_valid <= _s1_io_out_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_special_case_bits_nan <= _s1_io_out_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_special_case_bits_inf <= _s1_io_out_special_case_bits_inf;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_early_overflow <= _s1_io_out_early_overflow;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_prod_sign <= _s1_io_out_prod_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_shift_amt <= _s1_io_out_shift_amt;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_exp_shifted <= _s1_io_out_exp_shifted;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_may_be_subnormal <= _s1_io_out_may_be_subnormal;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
      s2_io_in_r_rm <= _s1_io_out_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:52:18
    end
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      s3_io_in_r_special_case_valid <= _s2_io_out_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_special_case_bits_nan <= _s2_io_out_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_special_case_bits_inf <= _s2_io_out_special_case_bits_inf;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_raw_out_sign <= _s2_io_out_raw_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_raw_out_exp <= _s2_io_out_raw_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_raw_out_sig <= _s2_io_out_raw_out_sig;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_early_overflow <= _s2_io_out_early_overflow;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
      s3_io_in_r_rm <= _s2_io_out_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:53:18
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/TensorCore/Tensor.scala:43:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/Tensor.scala:43:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/Tensor.scala:43:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/TensorCore/Tensor.scala:43:7
      automatic logic [31:0] _RANDOM[0:2];	// ventus/src/TensorCore/Tensor.scala:43:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/Tensor.scala:43:7
        `INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/Tensor.scala:43:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/TensorCore/Tensor.scala:43:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/TensorCore/Tensor.scala:43:7
        end	// ventus/src/TensorCore/Tensor.scala:43:7
        REG = _RANDOM[2'h0][0];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:43:7
        REG_1 = _RANDOM[2'h0][1];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_special_case_valid = _RANDOM[2'h0][2];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_special_case_bits_nan = _RANDOM[2'h0][3];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_special_case_bits_inf = _RANDOM[2'h0][4];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_early_overflow = _RANDOM[2'h0][7];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_prod_sign = _RANDOM[2'h0][8];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_shift_amt = _RANDOM[2'h0][14:9];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_exp_shifted = _RANDOM[2'h0][20:15];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_may_be_subnormal = _RANDOM[2'h0][21];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s2_io_in_r_rm = _RANDOM[2'h0][24:22];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_special_case_valid = _RANDOM[2'h0][25];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_special_case_bits_nan = _RANDOM[2'h0][26];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_special_case_bits_inf = _RANDOM[2'h0][27];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_raw_out_sign = _RANDOM[2'h0][30];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_raw_out_exp = {_RANDOM[2'h0][31], _RANDOM[2'h1][4:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_raw_out_sig = {_RANDOM[2'h1][31:5], _RANDOM[2'h2][7:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_early_overflow = _RANDOM[2'h2][8];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
        s3_io_in_r_rm = _RANDOM[2'h2][11:9];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:43:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/Tensor.scala:43:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/Tensor.scala:43:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  NaiveMultiplier multiplier (	// ventus/src/TensorCore/Tensor.scala:50:26
    .clock           (clock),
    .io_a            ({1'h0, |(io_in_bits_a[14:10]), io_in_bits_a[9:0]}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:60:18, :61:18, :81:69, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:67:19
    .io_b            ({1'h0, |(io_in_bits_b[14:10]), io_in_bits_b[9:0]}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:60:18, :61:18, :81:69, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:68:19
    .io_regEnables_0 (io_in_valid & ~(~io_out_ready & _multiplier_io_regEnables_0_T_1)),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :23:{47,50,66}
    .io_result       (_multiplier_io_result)
  );
  FMUL_s1 s1 (	// ventus/src/TensorCore/Tensor.scala:52:18
    .io_a                         (io_in_bits_a),
    .io_b                         (io_in_bits_b),
    .io_rm                        (io_in_bits_rm),
    .io_out_special_case_valid    (_s1_io_out_special_case_valid),
    .io_out_special_case_bits_nan (_s1_io_out_special_case_bits_nan),
    .io_out_special_case_bits_inf (_s1_io_out_special_case_bits_inf),
    .io_out_early_overflow        (_s1_io_out_early_overflow),
    .io_out_prod_sign             (_s1_io_out_prod_sign),
    .io_out_shift_amt             (_s1_io_out_shift_amt),
    .io_out_exp_shifted           (_s1_io_out_exp_shifted),
    .io_out_may_be_subnormal      (_s1_io_out_may_be_subnormal),
    .io_out_rm                    (_s1_io_out_rm)
  );
  FMUL_s2 s2 (	// ventus/src/TensorCore/Tensor.scala:53:18
    .io_in_special_case_valid     (s2_io_in_r_special_case_valid),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_nan  (s2_io_in_r_special_case_bits_nan),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_inf  (s2_io_in_r_special_case_bits_inf),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_early_overflow         (s2_io_in_r_early_overflow),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_prod_sign              (s2_io_in_r_prod_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_shift_amt              (s2_io_in_r_shift_amt),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_exp_shifted            (s2_io_in_r_exp_shifted),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_may_be_subnormal       (s2_io_in_r_may_be_subnormal),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_rm                     (s2_io_in_r_rm),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_prod                      (_multiplier_io_result[21:0]),	// ventus/src/TensorCore/Tensor.scala:50:26, :61:14
    .io_out_special_case_valid    (_s2_io_out_special_case_valid),
    .io_out_special_case_bits_nan (_s2_io_out_special_case_bits_nan),
    .io_out_special_case_bits_inf (_s2_io_out_special_case_bits_inf),
    .io_out_raw_out_sign          (_s2_io_out_raw_out_sign),
    .io_out_raw_out_exp           (_s2_io_out_raw_out_exp),
    .io_out_raw_out_sig           (_s2_io_out_raw_out_sig),
    .io_out_early_overflow        (_s2_io_out_early_overflow),
    .io_out_rm                    (_s2_io_out_rm)
  );
  FMUL_s3 s3 (	// ventus/src/TensorCore/Tensor.scala:54:18
    .io_in_special_case_valid    (s3_io_in_r_special_case_valid),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_nan (s3_io_in_r_special_case_bits_nan),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_inf (s3_io_in_r_special_case_bits_inf),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_raw_out_sign          (s3_io_in_r_raw_out_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_raw_out_exp           (s3_io_in_r_raw_out_exp),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_raw_out_sig           (s3_io_in_r_raw_out_sig),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_early_overflow        (s3_io_in_r_early_overflow),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_rm                    (s3_io_in_r_rm),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_result                   (io_out_bits_result)
  );
  assign io_in_ready = ~(~io_out_ready & _multiplier_io_regEnables_0_T_1);	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :38:{18,34}, ventus/src/TensorCore/Tensor.scala:43:7
  assign io_out_valid = REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:43:7
endmodule

module ShiftRightJam(	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:9:7
  input  [12:0] io_in,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:11:14
  input  [4:0]  io_shamt,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:11:14
  output [12:0] io_out,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:11:14
  output        io_sticky	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:11:14
);

  wire        exceed_max_shift = io_shamt > 5'hD;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:17:35
  wire [15:0] _sticky_mask_T = 16'h1 << io_shamt[3:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:18:23, :20:11
  assign io_out = exceed_max_shift ? 13'h0 : io_in >> io_shamt;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:9:7, :17:35, :20:53, :21:{16,46}
  assign io_sticky = |(io_in & (_sticky_mask_T[12:0] - 13'h1 | {13{exceed_max_shift}}));	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:9:7, :17:35, :20:{11,28,47,53}, :22:{23,38}
endmodule

module FarPath(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7
  input         io_in_a_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  input  [4:0]  io_in_a_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  input  [10:0] io_in_a_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
                io_in_b_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  input  [4:0]  io_in_expDiff,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  input         io_in_effSub,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  output        io_out_result_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  output [10:0] io_out_sig_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  output [14:0] io_out_sig_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  output [4:0]  io_out_exp_a_vec_0,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
                io_out_exp_a_vec_1,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
                io_out_exp_a_vec_2	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
);

  wire [12:0] _shiftRightJam_io_out;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:27:31
  wire        _shiftRightJam_io_sticky;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:27:31
  ShiftRightJam shiftRightJam (	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:27:31
    .io_in     ({io_in_b_sig, 2'h0}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:31:53
    .io_shamt  (io_in_expDiff),
    .io_out    (_shiftRightJam_io_out),
    .io_sticky (_shiftRightJam_io_sticky)
  );
  assign io_out_result_sign = io_in_a_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7
  assign io_out_sig_a = io_in_a_sig;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7
  assign io_out_sig_b =
    (io_in_effSub
       ? {1'h1, ~_shiftRightJam_io_out, ~_shiftRightJam_io_sticky}
       : {1'h0, _shiftRightJam_io_out, _shiftRightJam_io_sticky}) + {14'h0, io_in_effSub};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7, :34:31, :35:{27,37,86}, dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:27:31
  assign io_out_exp_a_vec_0 = io_in_a_exp + 5'h1;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7, :45:28
  assign io_out_exp_a_vec_1 = io_in_a_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7
  assign io_out_exp_a_vec_2 = io_in_a_exp - 5'h1;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7, :46:29
endmodule

module LZA(	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/LZA.scala:11:7
  input  [11:0] io_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/LZA.scala:12:14
                io_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/LZA.scala:12:14
  output [11:0] io_f	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/LZA.scala:12:14
);

  assign io_f =
    {io_a[11] ^ io_b[11] ^ ~(~(io_a[10]) & ~(io_b[10])),
     io_a[10] ^ io_b[10] ^ ~(~(io_a[9]) & ~(io_b[9])),
     io_a[9] ^ io_b[9] ^ ~(~(io_a[8]) & ~(io_b[8])),
     io_a[8] ^ io_b[8] ^ ~(~(io_a[7]) & ~(io_b[7])),
     io_a[7] ^ io_b[7] ^ ~(~(io_a[6]) & ~(io_b[6])),
     io_a[6] ^ io_b[6] ^ ~(~(io_a[5]) & ~(io_b[5])),
     io_a[5] ^ io_b[5] ^ ~(~(io_a[4]) & ~(io_b[4])),
     io_a[4] ^ io_b[4] ^ ~(~(io_a[3]) & ~(io_b[3])),
     io_a[3] ^ io_b[3] ^ ~(~(io_a[2]) & ~(io_b[2])),
     io_a[2] ^ io_b[2] ^ ~(~(io_a[1]) & ~(io_b[1])),
     io_a[1] ^ io_b[1] ^ ~(~(io_a[0]) & ~(io_b[0])),
     1'h0};	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/LZA.scala:11:7, :18:{14,21}, :19:{14,21,24}, :23:20, :26:14
endmodule

module CLZ_8(	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:7:7
  input  [11:0] io_in,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:12:14
  output [3:0]  io_out	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:12:14
);

  assign io_out =
    io_in[11]
      ? 4'h0
      : io_in[10]
          ? 4'h1
          : io_in[9]
              ? 4'h2
              : io_in[8]
                  ? 4'h3
                  : io_in[7]
                      ? 4'h4
                      : io_in[6]
                          ? 4'h5
                          : io_in[5]
                              ? 4'h6
                              : io_in[4]
                                  ? 4'h7
                                  : io_in[3]
                                      ? 4'h8
                                      : io_in[2] ? 4'h9 : {3'h5, ~(io_in[1])};	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:7:7, :17:35, src/main/scala/chisel3/util/Mux.scala:50:70
endmodule

module NearPath(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7
  input         io_in_a_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  input  [4:0]  io_in_a_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  input  [10:0] io_in_a_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  input         io_in_b_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  input  [10:0] io_in_b_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  input         io_in_need_shift_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  output        io_out_result_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  output [4:0]  io_out_result_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  output        io_out_sig_is_zero,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
                io_out_a_lt_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
                io_out_lza_error,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
                io_out_int_bit,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  output [11:0] io_out_sig_raw,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  output [3:0]  io_out_lzc	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
);

  wire [11:0] _lza_ab_io_f;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:109:22
  wire [11:0] b_sig = {io_in_b_sig, 1'h0} >> io_in_need_shift_b;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:102:18, :103:{19,37}
  wire [12:0] _a_minus_b_T_4 = {1'h0, io_in_a_sig, 1'h0} + {1'h1, ~b_sig} + 13'h1;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:102:18, :103:37, :104:16, :106:{40,45,63}
  wire        lza_str_zero = _lza_ab_io_f == 12'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:109:22, :113:36, :121:27
  wire        need_shift_lim = io_in_a_exp < 5'hC;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:116:30
  wire [12:0] _shift_lim_mask_raw_T_2 = 13'h1000 >> io_in_a_exp[3:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:119:{8,41,49}
  wire [11:0] lzc_str =
    (need_shift_lim ? _shift_lim_mask_raw_T_2[11:0] : 12'h0) | _lza_ab_io_f;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:109:22, :116:30, :119:41, :120:14, :121:27, :124:32
  wire        _int_bit_mask_T_5 = lzc_str[10] & ~(lzc_str[11]);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,42,55}
  wire        _int_bit_mask_T_10 = lzc_str[9] & lzc_str[11:10] == 2'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_15 = lzc_str[8] & lzc_str[11:9] == 3'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_20 = lzc_str[7] & lzc_str[11:8] == 4'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_25 = lzc_str[6] & lzc_str[11:7] == 5'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_30 = lzc_str[5] & lzc_str[11:6] == 6'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_35 = lzc_str[4] & lzc_str[11:5] == 7'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_40 = lzc_str[3] & lzc_str[11:4] == 8'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_45 = lzc_str[2] & lzc_str[11:3] == 9'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:119:41, :124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_50 = lzc_str[1] & lzc_str[11:2] == 10'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire [11:0] _int_bit_predicted_T_1 =
    {lzc_str[11],
     _int_bit_mask_T_5,
     _int_bit_mask_T_10,
     _int_bit_mask_T_15,
     _int_bit_mask_T_20,
     _int_bit_mask_T_25,
     _int_bit_mask_T_30,
     _int_bit_mask_T_35,
     _int_bit_mask_T_40,
     _int_bit_mask_T_45,
     _int_bit_mask_T_50,
     lzc_str[0] & lzc_str[11:1] == 11'h0 | lza_str_zero} & _a_minus_b_T_4[11:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:103:37, :106:63, :108:31, :113:36, :124:32, :128:36, :129:{36,40,55,79}, :133:{20,36}
  wire        exceed_lim =
    need_shift_lim
    & ({_lza_ab_io_f[11],
        |(_lza_ab_io_f[11:10]),
        |(_lza_ab_io_f[11:9]),
        |(_lza_ab_io_f[11:8]),
        |(_lza_ab_io_f[11:7]),
        |(_lza_ab_io_f[11:6]),
        |(_lza_ab_io_f[11:5]),
        |(_lza_ab_io_f[11:4]),
        |(_lza_ab_io_f[11:3]),
        |(_lza_ab_io_f[11:2]),
        |(_lza_ab_io_f[11:1])} & _shift_lim_mask_raw_T_2[10:0]) == 11'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:103:37, :109:22, :116:30, :119:41, :120:14, :137:28, :139:{37,61}, :142:{20,41,63}
  LZA lza_ab (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:109:22
    .io_a ({io_in_a_sig, 1'h0}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:102:18
    .io_b (~b_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:103:37, :104:16
    .io_f (_lza_ab_io_f)
  );
  CLZ_8 lzc_clz (	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:22:21
    .io_in  (lzc_str),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32
    .io_out (io_out_lzc)
  );
  assign io_out_result_sign = _a_minus_b_T_4[12] ? io_in_b_sign : io_in_a_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :106:63, :107:30, :166:27
  assign io_out_result_exp = io_in_a_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7
  assign io_out_sig_is_zero = lza_str_zero & ~(_a_minus_b_T_4[0]);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :106:63, :108:31, :113:36, :173:{38,41,49}
  assign io_out_a_lt_b = _a_minus_b_T_4[12];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :106:63, :107:30
  assign io_out_lza_error = ~(|_int_bit_predicted_T_1) & ~exceed_lim;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :133:{36,47}, :142:20, :147:{19,38,41}
  assign io_out_int_bit =
    exceed_lim
      ? (|(_shift_lim_mask_raw_T_2[11:0] & _a_minus_b_T_4[11:0]))
      : (|(_a_minus_b_T_4[10:0]
           & {lzc_str[11],
              _int_bit_mask_T_5,
              _int_bit_mask_T_10,
              _int_bit_mask_T_15,
              _int_bit_mask_T_20,
              _int_bit_mask_T_25,
              _int_bit_mask_T_30,
              _int_bit_mask_T_35,
              _int_bit_mask_T_40,
              _int_bit_mask_T_45,
              _int_bit_mask_T_50})) | (|_int_bit_predicted_T_1);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :106:{45,63}, :108:31, :119:41, :120:14, :122:{43,54}, :124:32, :128:36, :129:40, :133:{20,36,47}, :135:{20,35,46}, :142:20, :145:{8,53}
  assign io_out_sig_raw = _a_minus_b_T_4[11:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :106:63, :108:31
endmodule

module FCMA_ADD_s1(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7
  input  [15:0] io_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  input  [2:0]  io_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [2:0]  io_out_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output        io_out_far_path_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_near_path_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [4:0]  io_out_near_path_out_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output        io_out_special_case_valid,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_special_case_bits_iv,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_special_case_bits_nan,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_special_case_bits_inf_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_small_add,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_far_path_mul_of,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [10:0] io_out_far_sig_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [14:0] io_out_far_sig_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [4:0]  io_out_far_exp_a_vec_0,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_far_exp_a_vec_1,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_far_exp_a_vec_2,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output        io_out_near_path_sig_is_zero,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_near_path_lza_error,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_near_path_int_bit,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [11:0] io_out_near_path_sig_raw,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [3:0]  io_out_near_path_lzc,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output        io_out_sel_far_path	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
);

  wire        _near_path_mods_1_io_out_result_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [4:0]  _near_path_mods_1_io_out_result_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_1_io_out_sig_is_zero;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_1_io_out_lza_error;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_1_io_out_int_bit;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [11:0] _near_path_mods_1_io_out_sig_raw;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [3:0]  _near_path_mods_1_io_out_lzc;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_0_io_out_result_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [4:0]  _near_path_mods_0_io_out_result_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_0_io_out_sig_is_zero;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_0_io_out_a_lt_b;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_0_io_out_lza_error;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_0_io_out_int_bit;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [11:0] _near_path_mods_0_io_out_sig_raw;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [3:0]  _near_path_mods_0_io_out_lzc;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        decode_a_isInf = (&(io_a[14:10])) & ~(|(io_a[9:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :40:27, :42:40, :60:18, :61:18
  wire        decode_a_isNaN = (&(io_a[14:10])) & (|(io_a[9:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :44:40, :60:18, :61:18
  wire        decode_b_isInf = (&(io_b[14:10])) & ~(|(io_b[9:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :40:27, :42:40, :60:18, :61:18
  wire        decode_b_isNaN = (&(io_b[14:10])) & (|(io_b[9:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :44:40, :60:18, :61:18
  wire        _GEN = io_a[10] | ~(|(io_a[14:10]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :60:18, :83:{27,29}
  wire [4:0]  raw_a_exp = {io_a[14:11], _GEN};	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
  wire [10:0] raw_a_sig = {|(io_a[14:10]), io_a[9:0]};	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :60:18, :61:18, :84:23
  wire        _GEN_0 = io_b[10] | ~(|(io_b[14:10]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :60:18, :83:{27,29}
  wire [4:0]  raw_b_exp = {io_b[14:11], _GEN_0};	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
  wire [10:0] raw_b_sig = {|(io_b[14:10]), io_b[9:0]};	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :60:18, :61:18, :84:23
  wire        eff_sub = io_a[15] ^ io_b[15];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:199:28, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
  wire        special_path_hasNaN = decode_a_isNaN | decode_b_isNaN;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:210:44, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:44:40
  wire        special_path_inf_iv = decode_a_isInf & decode_b_isInf & eff_sub;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:199:28, :213:55, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:42:40
  wire [5:0]  _exp_diff_a_b_T_2 = {1'h0, io_a[14:11], _GEN} - {1'h0, io_b[14:11], _GEN_0};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14, :218:47, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
  wire [4:0]  _exp_diff_b_a_T_2 = {io_b[14:11], _GEN_0} - {io_a[14:11], _GEN};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :219:47, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
  wire        near_path_exp_neq = {io_a[11], _GEN} != {io_b[11], _GEN_0};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:256:{36,43,56}, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
  wire        _near_path_out_T_2 =
    _exp_diff_a_b_T_2[5] | ~near_path_exp_neq & _near_path_mods_0_io_out_a_lt_b;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :221:36, :256:43, :263:27, :273:{15,19,38}
  FarPath far_path_mods_0 (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:239:26
    .io_in_a_sign       (_exp_diff_a_b_T_2[5] ? io_b[15] : io_a[15]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :221:36, :232:10, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
    .io_in_a_exp        (_exp_diff_a_b_T_2[5] ? raw_b_exp : raw_a_exp),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :221:36, :232:10, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
    .io_in_a_sig        (_exp_diff_a_b_T_2[5] ? raw_b_sig : raw_a_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :221:36, :232:10, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_b_sig        (_exp_diff_a_b_T_2[5] ? raw_a_sig : raw_b_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :221:36, :233:10, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_expDiff
      (_exp_diff_a_b_T_2[5] ? _exp_diff_b_a_T_2 : _exp_diff_a_b_T_2[4:0]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :219:47, :221:36, :234:10
    .io_in_effSub       (eff_sub),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:199:28
    .io_out_result_sign (io_out_far_path_out_sign),
    .io_out_sig_a       (io_out_far_sig_a),
    .io_out_sig_b       (io_out_far_sig_b),
    .io_out_exp_a_vec_0 (io_out_far_exp_a_vec_0),
    .io_out_exp_a_vec_1 (io_out_far_exp_a_vec_1),
    .io_out_exp_a_vec_2 (io_out_far_exp_a_vec_2)
  );
  NearPath near_path_mods_0 (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
    .io_in_a_sign       (io_a[15]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
    .io_in_a_exp        (raw_a_exp),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
    .io_in_a_sig        (raw_a_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_b_sign       (io_b[15]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
    .io_in_b_sig        (raw_b_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_need_shift_b (near_path_exp_neq),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:256:43
    .io_out_result_sign (_near_path_mods_0_io_out_result_sign),
    .io_out_result_exp  (_near_path_mods_0_io_out_result_exp),
    .io_out_sig_is_zero (_near_path_mods_0_io_out_sig_is_zero),
    .io_out_a_lt_b      (_near_path_mods_0_io_out_a_lt_b),
    .io_out_lza_error   (_near_path_mods_0_io_out_lza_error),
    .io_out_int_bit     (_near_path_mods_0_io_out_int_bit),
    .io_out_sig_raw     (_near_path_mods_0_io_out_sig_raw),
    .io_out_lzc         (_near_path_mods_0_io_out_lzc)
  );
  NearPath near_path_mods_1 (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
    .io_in_a_sign       (io_b[15]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
    .io_in_a_exp        (raw_b_exp),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
    .io_in_a_sig        (raw_b_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_b_sign       (io_a[15]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
    .io_in_b_sig        (raw_a_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_need_shift_b (near_path_exp_neq),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:256:43
    .io_out_result_sign (_near_path_mods_1_io_out_result_sign),
    .io_out_result_exp  (_near_path_mods_1_io_out_result_exp),
    .io_out_sig_is_zero (_near_path_mods_1_io_out_sig_is_zero),
    .io_out_a_lt_b      (/* unused */),
    .io_out_lza_error   (_near_path_mods_1_io_out_lza_error),
    .io_out_int_bit     (_near_path_mods_1_io_out_int_bit),
    .io_out_sig_raw     (_near_path_mods_1_io_out_sig_raw),
    .io_out_lzc         (_near_path_mods_1_io_out_lzc)
  );
  assign io_out_rm = io_rm;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7
  assign io_out_near_path_out_sign =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_result_sign
      : _near_path_mods_0_io_out_result_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_near_path_out_exp =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_result_exp
      : _near_path_mods_0_io_out_result_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_special_case_valid =
    special_path_hasNaN | decode_a_isInf | decode_b_isInf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :210:44, :215:49, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:42:40
  assign io_out_special_case_bits_iv =
    decode_a_isNaN & ~(io_a[9]) | decode_b_isNaN & ~(io_b[9]) | special_path_inf_iv;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :213:55, :216:46, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:44:40, :45:{37,40,49}
  assign io_out_special_case_bits_nan = special_path_hasNaN | special_path_inf_iv;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :210:44, :213:55, :298:55
  assign io_out_special_case_bits_inf_sign = decode_a_isInf ? io_a[15] : io_b[15];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :299:43, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:42:40, :59:19
  assign io_out_small_add = ~(|(io_a[14:10])) & ~(|(io_b[14:10]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :201:38, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :37:27, :60:18
  assign io_out_far_path_mul_of = (&(io_b[14:10])) & ~eff_sub;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :199:28, :224:22, :283:69, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :60:18
  assign io_out_near_path_sig_is_zero =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_sig_is_zero
      : _near_path_mods_0_io_out_sig_is_zero;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_near_path_lza_error =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_lza_error
      : _near_path_mods_0_io_out_lza_error;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_near_path_int_bit =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_int_bit
      : _near_path_mods_0_io_out_int_bit;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_near_path_sig_raw =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_sig_raw
      : _near_path_mods_0_io_out_sig_raw;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_near_path_lzc =
    _near_path_out_T_2 ? _near_path_mods_1_io_out_lzc : _near_path_mods_0_io_out_lzc;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_sel_far_path =
    ~eff_sub
    | (|(_exp_diff_a_b_T_2[5] ? _exp_diff_b_a_T_2[4:1] : _exp_diff_a_b_T_2[4:1]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :199:28, :218:47, :219:47, :221:36, :223:{24,75}, :224:{22,31,46}
endmodule

module FCMA_ADD_s2(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:333:7
  input  [2:0]  io_in_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input         io_in_far_path_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_near_path_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [4:0]  io_in_near_path_out_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input         io_in_special_case_valid,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_special_case_bits_iv,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_special_case_bits_nan,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_special_case_bits_inf_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_small_add,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_far_path_mul_of,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [10:0] io_in_far_sig_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [14:0] io_in_far_sig_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [4:0]  io_in_far_exp_a_vec_0,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_far_exp_a_vec_1,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_far_exp_a_vec_2,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input         io_in_near_path_sig_is_zero,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_near_path_lza_error,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_near_path_int_bit,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [11:0] io_in_near_path_sig_raw,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [3:0]  io_in_near_path_lzc,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input         io_in_sel_far_path,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  output [15:0] io_result,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  output [4:0]  io_fflags	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
);

  wire [4:0]  near_path_res_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:430:27
  wire [9:0]  _near_path_rounder_io_out;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _near_path_rounder_io_inexact;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _near_path_rounder_io_cout;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _near_path_tininess_rounder_io_tininess;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:445:42
  wire [9:0]  _far_path_rounder_io_out;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _far_path_rounder_io_inexact;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _far_path_rounder_io_cout;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _far_path_tininess_rounder_io_tininess;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:386:41
  wire [14:0] _adder_result_T = {1'h0, io_in_far_sig_a, 3'h0} + io_in_far_sig_b;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:362:27, :363:37, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10
  wire        keep = _adder_result_T[14:13] == 2'h1;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:363:37, :366:{31,35}
  wire        cancellation = _adder_result_T[14:13] == 2'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:363:37, :366:31, :367:43, :435:8
  wire [13:0] _far_path_res_sig_T_21 =
    (_adder_result_T[14] ? {_adder_result_T[14:2], |(_adder_result_T[1:0])} : 14'h0)
    | (keep | io_in_small_add ? _adder_result_T[13:0] : 14'h0)
    | (cancellation & ~io_in_small_add ? {_adder_result_T[12:0], 1'h0} : 14'h0);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:363:37, :365:31, :366:35, :367:43, :370:{20,47,50}, :372:{24,36,56,68}, :373:44, :374:{24,44}, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [4:0]  _far_path_res_exp_T_4 =
    (_adder_result_T[14] ? io_in_far_exp_a_vec_0 : 5'h0)
    | (keep ? io_in_far_exp_a_vec_1 : 5'h0)
    | (cancellation ? io_in_far_exp_a_vec_2 : 5'h0);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:363:37, :365:31, :366:35, :367:43, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        far_path_of =
    (&_far_path_res_exp_T_4) | _far_path_rounder_io_cout & _far_path_res_exp_T_4 == 5'h1E
    | io_in_far_path_mul_of;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:406:18, :407:58, :408:18, :411:57, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        far_path_ix = _far_path_rounder_io_inexact | far_path_of;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:411:57, :412:49, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        near_path_is_zero = near_path_res_exp == 5'h0 & io_in_near_path_sig_is_zero;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:424:{41,49}, :430:27, src/main/scala/chisel3/util/Mux.scala:30:73
  assign near_path_res_exp =
    io_in_near_path_int_bit
      ? io_in_near_path_out_exp - {1'h0, io_in_near_path_lzc}
        - {4'h0, io_in_near_path_lza_error}
      : 5'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:356:32, :428:40, :429:23, :430:27, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [26:0] _sig_s1_T = {15'h0, io_in_near_path_sig_raw} << io_in_near_path_lzc;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:432:41
  wire [11:0] sig_s2 =
    io_in_near_path_lza_error ? {_sig_s1_T[10:0], 1'h0} : _sig_s1_T[11:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:432:{41,48}, :433:{19,50,62}, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10
  wire [4:0]  _near_path_exp_rounded_T =
    {4'h0, _near_path_rounder_io_cout} + near_path_res_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:356:32, :430:27, :457:57, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        near_path_zero_sign = io_in_rm == 3'h2;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:459:38
  wire        near_path_ix = _near_path_rounder_io_inexact | (&_near_path_exp_rounded_T);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:457:57, :466:44, :467:51, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        common_overflow =
    io_in_sel_far_path & far_path_of | ~io_in_sel_far_path & (&_near_path_exp_rounded_T);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:411:57, :457:57, :466:44, :472:{18,33,36,50}
  wire        rmin =
    io_in_rm == 3'h1 | near_path_zero_sign & ~io_in_far_path_out_sign | io_in_rm == 3'h3
    & io_in_far_path_out_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:459:38, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:54:{8,31,34,41,48,56}
  TininessRounder far_path_tininess_rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:386:41
    .io_in_sign  (io_in_far_path_out_sign),
    .io_in_sig   (_far_path_res_sig_T_21),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_rm       (io_in_rm),
    .io_tininess (_far_path_tininess_rounder_io_tininess)
  );
  RoundingUnit far_path_rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
    .io_in       (_far_path_res_sig_T_21[12:3]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:392:27, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:45:33, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_roundIn  (_far_path_res_sig_T_21[2]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:392:27, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:46:{38,50}, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_stickyIn (|(_far_path_res_sig_T_21[1:0])),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:392:27, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:47:{39,51}, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_signIn   (io_in_far_path_out_sign),
    .io_rm       (io_in_rm),
    .io_out      (_far_path_rounder_io_out),
    .io_inexact  (_far_path_rounder_io_inexact),
    .io_cout     (_far_path_rounder_io_cout)
  );
  TininessRounder near_path_tininess_rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:445:42
    .io_in_sign  (io_in_near_path_out_sign),
    .io_in_sig   ({sig_s2, 2'h0}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:433:19, :435:8
    .io_rm       (io_in_rm),
    .io_tininess (_near_path_tininess_rounder_io_tininess)
  );
  RoundingUnit near_path_rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
    .io_in       (sig_s2[10:1]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:433:19, :451:28, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:45:33
    .io_roundIn  (sig_s2[0]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:433:19, :451:28, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:46:{38,50}
    .io_stickyIn (1'h0),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10
    .io_signIn   (io_in_near_path_out_sign),
    .io_rm       (io_in_rm),
    .io_out      (_near_path_rounder_io_out),
    .io_inexact  (_near_path_rounder_io_inexact),
    .io_cout     (_near_path_rounder_io_cout)
  );
  assign io_result =
    io_in_special_case_valid
      ? (io_in_special_case_bits_nan
           ? 16'h7E00
           : {io_in_special_case_bits_inf_sign, 15'h7C00})
      : common_overflow
          ? {io_in_sel_far_path ? io_in_far_path_out_sign : io_in_near_path_out_sign,
             4'hF,
             ~rmin,
             {10{rmin}}}
          : io_in_sel_far_path
              ? {io_in_far_path_out_sign,
                 {4'h0, _far_path_rounder_io_cout} + _far_path_res_exp_T_4,
                 _far_path_rounder_io_out}
              : {io_in_near_path_out_sign & ~near_path_is_zero | near_path_zero_sign
                   & near_path_is_zero,
                 _near_path_exp_rounded_T,
                 _near_path_rounder_io_out};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:333:7, :346:32, :349:8, :356:32, :398:55, :416:8, :424:49, :457:57, :459:38, :460:29, :461:{21,24,44,68}, :472:33, :474:8, :476:32, :482:8, :495:19, :498:8, :500:10, :501:10, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25, :54:41, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_fflags =
    io_in_special_case_valid
      ? {io_in_special_case_bits_iv, 4'h0}
      : {2'h0,
         common_overflow,
         io_in_sel_far_path & io_in_small_add & _far_path_tininess_rounder_io_tininess
           & ~io_in_far_path_mul_of & far_path_ix | ~io_in_sel_far_path
           & _near_path_tininess_rounder_io_tininess & near_path_ix,
         io_in_sel_far_path & far_path_ix | ~io_in_sel_far_path & near_path_ix};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:333:7, :356:32, :386:41, :403:46, :412:49, :435:8, :445:42, :467:51, :472:{33,36}, :484:{18,33,50}, :486:{18,33,50}, :487:26, :504:19
endmodule

module TCAddPipe(	// ventus/src/TensorCore/Tensor.scala:13:7
  input         clock,	// ventus/src/TensorCore/Tensor.scala:13:7
                reset,	// ventus/src/TensorCore/Tensor.scala:13:7
  output        io_in_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [15:0] io_in_bits_a,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_b,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_ctrl_c,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [4:0]  io_in_bits_ctrl_ctrl_reg_idxw,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_ctrl_ctrl_warpID,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_bits_ctrl_ctrl_isMixedPrecisionMode,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_ctrl_tc_ReLU,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [1:0]  io_in_bits_ctrl_ctrl_tc_shape,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [3:0]  io_in_bits_ctrl_ctrl_sel_slot_num,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [7:0]  io_in_bits_ctrl_ctrl_spike_info_sm_id,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_ctrl_ctrl_spike_info_pc,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_ctrl_spike_info_inst,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_out_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [15:0] io_out_bits_result,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [4:0]  io_out_bits_fflags,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [2:0]  io_out_bits_ctrl_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_ctrl_c,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [4:0]  io_out_bits_ctrl_ctrl_reg_idxw,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [2:0]  io_out_bits_ctrl_ctrl_warpID,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_bits_ctrl_ctrl_isMixedPrecisionMode,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_ctrl_tc_ReLU,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [1:0]  io_out_bits_ctrl_ctrl_tc_shape,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [3:0]  io_out_bits_ctrl_ctrl_sel_slot_num,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [7:0]  io_out_bits_ctrl_ctrl_spike_info_sm_id,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_ctrl_ctrl_spike_info_pc,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_ctrl_spike_info_inst	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
);

  wire [2:0]  _s1_io_out_rm;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_far_path_out_sign;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_out_sign;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [4:0]  _s1_io_out_near_path_out_exp;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_valid;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_bits_iv;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_bits_nan;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_bits_inf_sign;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_small_add;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_far_path_mul_of;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [10:0] _s1_io_out_far_sig_a;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [14:0] _s1_io_out_far_sig_b;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [4:0]  _s1_io_out_far_exp_a_vec_0;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [4:0]  _s1_io_out_far_exp_a_vec_1;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [4:0]  _s1_io_out_far_exp_a_vec_2;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_sig_is_zero;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_lza_error;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_int_bit;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [11:0] _s1_io_out_near_path_sig_raw;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [3:0]  _s1_io_out_near_path_lzc;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_sel_far_path;	// ventus/src/TensorCore/Tensor.scala:18:18
  reg         REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  reg         REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  wire        _io_out_bits_ctrl_T_1 = REG & REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:53
  reg  [15:0] s1_io_a_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [15:0] s1_io_b_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s1_io_rm_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s2_io_in_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_far_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  s2_io_in_r_near_path_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_iv;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_inf_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_small_add;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_far_path_mul_of;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [10:0] s2_io_in_r_far_sig_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [14:0] s2_io_in_r_far_sig_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  s2_io_in_r_far_exp_a_vec_0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  s2_io_in_r_far_exp_a_vec_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  s2_io_in_r_far_exp_a_vec_2;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_sig_is_zero;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_lza_error;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_int_bit;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [11:0] s2_io_in_r_near_path_sig_raw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [3:0]  s2_io_in_r_near_path_lzc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_sel_far_path;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  io_out_bits_ctrl_r_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [1:0]  io_out_bits_ctrl_r_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [3:0]  io_out_bits_ctrl_r_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  io_out_bits_ctrl_r_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_1_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  io_out_bits_ctrl_r_1_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_1_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_1_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [1:0]  io_out_bits_ctrl_r_1_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [3:0]  io_out_bits_ctrl_r_1_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  always @(posedge clock) begin	// ventus/src/TensorCore/Tensor.scala:13:7
    if (reset) begin	// ventus/src/TensorCore/Tensor.scala:13:7
      REG <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      REG_1 <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    else begin	// ventus/src/TensorCore/Tensor.scala:13:7
      if (~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,26,53}
        REG <= io_in_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      if (~(~io_out_ready & REG_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:{12,26}
        REG_1 <= REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_a_r <= io_in_bits_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_b_r <= io_in_bits_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_rm_r <= io_in_bits_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      s2_io_in_r_rm <= _s1_io_out_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_path_out_sign <= _s1_io_out_far_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_out_sign <= _s1_io_out_near_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_out_exp <= _s1_io_out_near_path_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_valid <= _s1_io_out_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_bits_iv <= _s1_io_out_special_case_bits_iv;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_bits_nan <= _s1_io_out_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_bits_inf_sign <= _s1_io_out_special_case_bits_inf_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_small_add <= _s1_io_out_small_add;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_path_mul_of <= _s1_io_out_far_path_mul_of;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_sig_a <= _s1_io_out_far_sig_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_sig_b <= _s1_io_out_far_sig_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_exp_a_vec_0 <= _s1_io_out_far_exp_a_vec_0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_exp_a_vec_1 <= _s1_io_out_far_exp_a_vec_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_exp_a_vec_2 <= _s1_io_out_far_exp_a_vec_2;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_sig_is_zero <= _s1_io_out_near_path_sig_is_zero;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_lza_error <= _s1_io_out_near_path_lza_error;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_int_bit <= _s1_io_out_near_path_int_bit;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_sig_raw <= _s1_io_out_near_path_sig_raw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_lzc <= _s1_io_out_near_path_lzc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_sel_far_path <= _s1_io_out_sel_far_path;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
    end
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      io_out_bits_ctrl_r_rm <= io_in_bits_ctrl_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_c <= io_in_bits_ctrl_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_reg_idxw <= io_in_bits_ctrl_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_warpID <= io_in_bits_ctrl_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode <=
        io_in_bits_ctrl_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_tc_ReLU <= io_in_bits_ctrl_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_tc_shape <= io_in_bits_ctrl_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_sel_slot_num <= io_in_bits_ctrl_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_spike_info_sm_id <= io_in_bits_ctrl_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_spike_info_pc <= io_in_bits_ctrl_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_spike_info_inst <= io_in_bits_ctrl_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      io_out_bits_ctrl_r_1_rm <= io_out_bits_ctrl_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_c <= io_out_bits_ctrl_r_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_reg_idxw <= io_out_bits_ctrl_r_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_warpID <= io_out_bits_ctrl_r_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode <=
        io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_tc_ReLU <= io_out_bits_ctrl_r_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_tc_shape <= io_out_bits_ctrl_r_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_sel_slot_num <= io_out_bits_ctrl_r_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id <=
        io_out_bits_ctrl_r_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_spike_info_pc <= io_out_bits_ctrl_r_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_spike_info_inst <=
        io_out_bits_ctrl_r_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/TensorCore/Tensor.scala:13:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/TensorCore/Tensor.scala:13:7
      automatic logic [31:0] _RANDOM[0:12];	// ventus/src/TensorCore/Tensor.scala:13:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/Tensor.scala:13:7
        `INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/Tensor.scala:13:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/TensorCore/Tensor.scala:13:7
        for (logic [3:0] i = 4'h0; i < 4'hD; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/TensorCore/Tensor.scala:13:7
        end	// ventus/src/TensorCore/Tensor.scala:13:7
        REG = _RANDOM[4'h0][0];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:13:7
        REG_1 = _RANDOM[4'h0][1];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:13:7
        s1_io_a_r = _RANDOM[4'h0][17:2];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s1_io_b_r = {_RANDOM[4'h0][31:18], _RANDOM[4'h1][1:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s1_io_rm_r = _RANDOM[4'h1][4:2];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_rm = _RANDOM[4'h1][7:5];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_path_out_sign = _RANDOM[4'h1][8];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_out_sign = _RANDOM[4'h1][28];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_out_exp = {_RANDOM[4'h1][31:29], _RANDOM[4'h2][1:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_valid = _RANDOM[4'h2][16];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_bits_iv = _RANDOM[4'h2][17];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_bits_nan = _RANDOM[4'h2][18];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_bits_inf_sign = _RANDOM[4'h2][19];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_small_add = _RANDOM[4'h2][20];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_path_mul_of = _RANDOM[4'h2][21];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_sig_a = {_RANDOM[4'h2][31:22], _RANDOM[4'h3][0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_sig_b = _RANDOM[4'h3][15:1];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_exp_a_vec_0 = _RANDOM[4'h3][21:17];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_exp_a_vec_1 = _RANDOM[4'h3][26:22];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_exp_a_vec_2 = _RANDOM[4'h3][31:27];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_sig_is_zero = _RANDOM[4'h4][0];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_lza_error = _RANDOM[4'h4][1];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_int_bit = _RANDOM[4'h4][2];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_sig_raw = _RANDOM[4'h4][14:3];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_lzc = _RANDOM[4'h4][18:15];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_sel_far_path = _RANDOM[4'h4][19];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_rm = _RANDOM[4'h4][22:20];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_c = {_RANDOM[4'h4][31:23], _RANDOM[4'h5][22:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_reg_idxw = _RANDOM[4'h5][27:23];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_warpID = _RANDOM[4'h5][30:28];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode = _RANDOM[4'h5][31];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_tc_ReLU = _RANDOM[4'h6][0];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_tc_shape = _RANDOM[4'h6][2:1];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_sel_slot_num = _RANDOM[4'h6][6:3];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_spike_info_sm_id = _RANDOM[4'h6][14:7];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_spike_info_pc =
          {_RANDOM[4'h6][31:15], _RANDOM[4'h7][14:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_spike_info_inst =
          {_RANDOM[4'h7][31:15], _RANDOM[4'h8][14:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_rm = _RANDOM[4'h8][17:15];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_c = {_RANDOM[4'h8][31:18], _RANDOM[4'h9][17:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_reg_idxw = _RANDOM[4'h9][22:18];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_warpID = _RANDOM[4'h9][25:23];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode = _RANDOM[4'h9][26];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_tc_ReLU = _RANDOM[4'h9][27];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_tc_shape = _RANDOM[4'h9][29:28];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_sel_slot_num =
          {_RANDOM[4'h9][31:30], _RANDOM[4'hA][1:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id = _RANDOM[4'hA][9:2];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_spike_info_pc =
          {_RANDOM[4'hA][31:10], _RANDOM[4'hB][9:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_spike_info_inst =
          {_RANDOM[4'hB][31:10], _RANDOM[4'hC][9:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FCMA_ADD_s1 s1 (	// ventus/src/TensorCore/Tensor.scala:18:18
    .io_a                              (s1_io_a_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_b                              (s1_io_b_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_rm                             (s1_io_rm_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_out_rm                         (_s1_io_out_rm),
    .io_out_far_path_out_sign          (_s1_io_out_far_path_out_sign),
    .io_out_near_path_out_sign         (_s1_io_out_near_path_out_sign),
    .io_out_near_path_out_exp          (_s1_io_out_near_path_out_exp),
    .io_out_special_case_valid         (_s1_io_out_special_case_valid),
    .io_out_special_case_bits_iv       (_s1_io_out_special_case_bits_iv),
    .io_out_special_case_bits_nan      (_s1_io_out_special_case_bits_nan),
    .io_out_special_case_bits_inf_sign (_s1_io_out_special_case_bits_inf_sign),
    .io_out_small_add                  (_s1_io_out_small_add),
    .io_out_far_path_mul_of            (_s1_io_out_far_path_mul_of),
    .io_out_far_sig_a                  (_s1_io_out_far_sig_a),
    .io_out_far_sig_b                  (_s1_io_out_far_sig_b),
    .io_out_far_exp_a_vec_0            (_s1_io_out_far_exp_a_vec_0),
    .io_out_far_exp_a_vec_1            (_s1_io_out_far_exp_a_vec_1),
    .io_out_far_exp_a_vec_2            (_s1_io_out_far_exp_a_vec_2),
    .io_out_near_path_sig_is_zero      (_s1_io_out_near_path_sig_is_zero),
    .io_out_near_path_lza_error        (_s1_io_out_near_path_lza_error),
    .io_out_near_path_int_bit          (_s1_io_out_near_path_int_bit),
    .io_out_near_path_sig_raw          (_s1_io_out_near_path_sig_raw),
    .io_out_near_path_lzc              (_s1_io_out_near_path_lzc),
    .io_out_sel_far_path               (_s1_io_out_sel_far_path)
  );
  FCMA_ADD_s2 s2 (	// ventus/src/TensorCore/Tensor.scala:19:18
    .io_in_rm                         (s2_io_in_r_rm),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_path_out_sign          (s2_io_in_r_far_path_out_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_out_sign         (s2_io_in_r_near_path_out_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_out_exp          (s2_io_in_r_near_path_out_exp),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_valid         (s2_io_in_r_special_case_valid),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_iv       (s2_io_in_r_special_case_bits_iv),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_nan      (s2_io_in_r_special_case_bits_nan),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_inf_sign (s2_io_in_r_special_case_bits_inf_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_small_add                  (s2_io_in_r_small_add),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_path_mul_of            (s2_io_in_r_far_path_mul_of),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_sig_a                  (s2_io_in_r_far_sig_a),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_sig_b                  (s2_io_in_r_far_sig_b),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_0            (s2_io_in_r_far_exp_a_vec_0),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_1            (s2_io_in_r_far_exp_a_vec_1),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_2            (s2_io_in_r_far_exp_a_vec_2),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_sig_is_zero      (s2_io_in_r_near_path_sig_is_zero),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_lza_error        (s2_io_in_r_near_path_lza_error),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_int_bit          (s2_io_in_r_near_path_int_bit),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_sig_raw          (s2_io_in_r_near_path_sig_raw),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_lzc              (s2_io_in_r_near_path_lzc),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_sel_far_path               (s2_io_in_r_sel_far_path),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_result                        (io_out_bits_result),
    .io_fflags                        (io_out_bits_fflags)
  );
  assign io_in_ready = ~(~io_out_ready & _io_out_bits_ctrl_T_1);	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :38:{18,34}, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_valid = REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_rm = io_out_bits_ctrl_r_1_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_c = io_out_bits_ctrl_r_1_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_reg_idxw = io_out_bits_ctrl_r_1_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_warpID = io_out_bits_ctrl_r_1_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_isMixedPrecisionMode =
    io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_tc_ReLU = io_out_bits_ctrl_r_1_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_tc_shape = io_out_bits_ctrl_r_1_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_sel_slot_num = io_out_bits_ctrl_r_1_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_spike_info_sm_id =
    io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_spike_info_pc = io_out_bits_ctrl_r_1_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_spike_info_inst =
    io_out_bits_ctrl_r_1_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
endmodule

module TCAddPipe_1(	// ventus/src/TensorCore/Tensor.scala:13:7
  input         clock,	// ventus/src/TensorCore/Tensor.scala:13:7
                reset,	// ventus/src/TensorCore/Tensor.scala:13:7
  output        io_in_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [15:0] io_in_bits_a,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_b,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_out_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [15:0] io_out_bits_result	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
);

  wire [2:0]  _s1_io_out_rm;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_far_path_out_sign;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_out_sign;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [4:0]  _s1_io_out_near_path_out_exp;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_valid;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_bits_iv;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_bits_nan;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_bits_inf_sign;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_small_add;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_far_path_mul_of;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [10:0] _s1_io_out_far_sig_a;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [14:0] _s1_io_out_far_sig_b;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [4:0]  _s1_io_out_far_exp_a_vec_0;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [4:0]  _s1_io_out_far_exp_a_vec_1;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [4:0]  _s1_io_out_far_exp_a_vec_2;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_sig_is_zero;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_lza_error;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_int_bit;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [11:0] _s1_io_out_near_path_sig_raw;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [3:0]  _s1_io_out_near_path_lzc;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_sel_far_path;	// ventus/src/TensorCore/Tensor.scala:18:18
  reg         REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  reg         REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  wire        _s1_io_rm_T_1 = REG & REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:53
  reg  [15:0] s1_io_a_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [15:0] s1_io_b_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s1_io_rm_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s2_io_in_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_far_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  s2_io_in_r_near_path_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_iv;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_inf_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_small_add;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_far_path_mul_of;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [10:0] s2_io_in_r_far_sig_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [14:0] s2_io_in_r_far_sig_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  s2_io_in_r_far_exp_a_vec_0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  s2_io_in_r_far_exp_a_vec_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  s2_io_in_r_far_exp_a_vec_2;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_sig_is_zero;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_lza_error;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_int_bit;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [11:0] s2_io_in_r_near_path_sig_raw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [3:0]  s2_io_in_r_near_path_lzc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_sel_far_path;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  always @(posedge clock) begin	// ventus/src/TensorCore/Tensor.scala:13:7
    if (reset) begin	// ventus/src/TensorCore/Tensor.scala:13:7
      REG <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      REG_1 <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    else begin	// ventus/src/TensorCore/Tensor.scala:13:7
      if (~(~io_out_ready & _s1_io_rm_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,26,53}
        REG <= io_in_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      if (~(~io_out_ready & REG_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:{12,26}
        REG_1 <= REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    if (io_in_valid & ~(~io_out_ready & _s1_io_rm_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_a_r <= io_in_bits_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _s1_io_rm_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_b_r <= io_in_bits_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _s1_io_rm_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_rm_r <= io_in_bits_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      s2_io_in_r_rm <= _s1_io_out_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_path_out_sign <= _s1_io_out_far_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_out_sign <= _s1_io_out_near_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_out_exp <= _s1_io_out_near_path_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_valid <= _s1_io_out_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_bits_iv <= _s1_io_out_special_case_bits_iv;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_bits_nan <= _s1_io_out_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_bits_inf_sign <= _s1_io_out_special_case_bits_inf_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_small_add <= _s1_io_out_small_add;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_path_mul_of <= _s1_io_out_far_path_mul_of;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_sig_a <= _s1_io_out_far_sig_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_sig_b <= _s1_io_out_far_sig_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_exp_a_vec_0 <= _s1_io_out_far_exp_a_vec_0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_exp_a_vec_1 <= _s1_io_out_far_exp_a_vec_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_exp_a_vec_2 <= _s1_io_out_far_exp_a_vec_2;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_sig_is_zero <= _s1_io_out_near_path_sig_is_zero;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_lza_error <= _s1_io_out_near_path_lza_error;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_int_bit <= _s1_io_out_near_path_int_bit;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_sig_raw <= _s1_io_out_near_path_sig_raw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_lzc <= _s1_io_out_near_path_lzc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_sel_far_path <= _s1_io_out_sel_far_path;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/TensorCore/Tensor.scala:13:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/TensorCore/Tensor.scala:13:7
      automatic logic [31:0] _RANDOM[0:4];	// ventus/src/TensorCore/Tensor.scala:13:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/Tensor.scala:13:7
        `INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/Tensor.scala:13:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/TensorCore/Tensor.scala:13:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/TensorCore/Tensor.scala:13:7
        end	// ventus/src/TensorCore/Tensor.scala:13:7
        REG = _RANDOM[3'h0][0];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:13:7
        REG_1 = _RANDOM[3'h0][1];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:13:7
        s1_io_a_r = _RANDOM[3'h0][17:2];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s1_io_b_r = {_RANDOM[3'h0][31:18], _RANDOM[3'h1][1:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s1_io_rm_r = _RANDOM[3'h1][4:2];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_rm = _RANDOM[3'h1][7:5];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_path_out_sign = _RANDOM[3'h1][8];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_out_sign = _RANDOM[3'h1][28];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_out_exp = {_RANDOM[3'h1][31:29], _RANDOM[3'h2][1:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_valid = _RANDOM[3'h2][16];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_bits_iv = _RANDOM[3'h2][17];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_bits_nan = _RANDOM[3'h2][18];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_bits_inf_sign = _RANDOM[3'h2][19];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_small_add = _RANDOM[3'h2][20];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_path_mul_of = _RANDOM[3'h2][21];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_sig_a = {_RANDOM[3'h2][31:22], _RANDOM[3'h3][0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_sig_b = _RANDOM[3'h3][15:1];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_exp_a_vec_0 = _RANDOM[3'h3][21:17];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_exp_a_vec_1 = _RANDOM[3'h3][26:22];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_exp_a_vec_2 = _RANDOM[3'h3][31:27];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_sig_is_zero = _RANDOM[3'h4][0];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_lza_error = _RANDOM[3'h4][1];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_int_bit = _RANDOM[3'h4][2];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_sig_raw = _RANDOM[3'h4][14:3];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_lzc = _RANDOM[3'h4][18:15];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_sel_far_path = _RANDOM[3'h4][19];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FCMA_ADD_s1 s1 (	// ventus/src/TensorCore/Tensor.scala:18:18
    .io_a                              (s1_io_a_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_b                              (s1_io_b_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_rm                             (s1_io_rm_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_out_rm                         (_s1_io_out_rm),
    .io_out_far_path_out_sign          (_s1_io_out_far_path_out_sign),
    .io_out_near_path_out_sign         (_s1_io_out_near_path_out_sign),
    .io_out_near_path_out_exp          (_s1_io_out_near_path_out_exp),
    .io_out_special_case_valid         (_s1_io_out_special_case_valid),
    .io_out_special_case_bits_iv       (_s1_io_out_special_case_bits_iv),
    .io_out_special_case_bits_nan      (_s1_io_out_special_case_bits_nan),
    .io_out_special_case_bits_inf_sign (_s1_io_out_special_case_bits_inf_sign),
    .io_out_small_add                  (_s1_io_out_small_add),
    .io_out_far_path_mul_of            (_s1_io_out_far_path_mul_of),
    .io_out_far_sig_a                  (_s1_io_out_far_sig_a),
    .io_out_far_sig_b                  (_s1_io_out_far_sig_b),
    .io_out_far_exp_a_vec_0            (_s1_io_out_far_exp_a_vec_0),
    .io_out_far_exp_a_vec_1            (_s1_io_out_far_exp_a_vec_1),
    .io_out_far_exp_a_vec_2            (_s1_io_out_far_exp_a_vec_2),
    .io_out_near_path_sig_is_zero      (_s1_io_out_near_path_sig_is_zero),
    .io_out_near_path_lza_error        (_s1_io_out_near_path_lza_error),
    .io_out_near_path_int_bit          (_s1_io_out_near_path_int_bit),
    .io_out_near_path_sig_raw          (_s1_io_out_near_path_sig_raw),
    .io_out_near_path_lzc              (_s1_io_out_near_path_lzc),
    .io_out_sel_far_path               (_s1_io_out_sel_far_path)
  );
  FCMA_ADD_s2 s2 (	// ventus/src/TensorCore/Tensor.scala:19:18
    .io_in_rm                         (s2_io_in_r_rm),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_path_out_sign          (s2_io_in_r_far_path_out_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_out_sign         (s2_io_in_r_near_path_out_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_out_exp          (s2_io_in_r_near_path_out_exp),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_valid         (s2_io_in_r_special_case_valid),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_iv       (s2_io_in_r_special_case_bits_iv),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_nan      (s2_io_in_r_special_case_bits_nan),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_inf_sign (s2_io_in_r_special_case_bits_inf_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_small_add                  (s2_io_in_r_small_add),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_path_mul_of            (s2_io_in_r_far_path_mul_of),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_sig_a                  (s2_io_in_r_far_sig_a),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_sig_b                  (s2_io_in_r_far_sig_b),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_0            (s2_io_in_r_far_exp_a_vec_0),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_1            (s2_io_in_r_far_exp_a_vec_1),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_2            (s2_io_in_r_far_exp_a_vec_2),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_sig_is_zero      (s2_io_in_r_near_path_sig_is_zero),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_lza_error        (s2_io_in_r_near_path_lza_error),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_int_bit          (s2_io_in_r_near_path_int_bit),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_sig_raw          (s2_io_in_r_near_path_sig_raw),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_lzc              (s2_io_in_r_near_path_lzc),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_sel_far_path               (s2_io_in_r_sel_far_path),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_result                        (io_out_bits_result),
    .io_fflags                        (/* unused */)
  );
  assign io_in_ready = ~(~io_out_ready & _s1_io_rm_T_1);	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :38:{18,34}, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_valid = REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:13:7
endmodule

module FP16toFP32Converter(	// ventus/src/TensorCore/Tensor.scala:191:7
  input  [15:0] io_in,	// ventus/src/TensorCore/Tensor.scala:192:14
  output [31:0] io_out	// ventus/src/TensorCore/Tensor.scala:192:14
);

  wire isZero = io_in[14:10] == 5'h0 & io_in[9:0] == 10'h0;	// ventus/src/TensorCore/Tensor.scala:202:18, :203:19, :206:{21,30,39}
  assign io_out =
    {io_in[15],
     isZero ? 8'h0 : {3'h0, io_in[14:10]} + 8'h70,
     isZero ? 23'h0 : {io_in[9:0], 13'h0}};	// ventus/src/TensorCore/Tensor.scala:191:7, :201:19, :202:18, :203:19, :206:30, :210:{20,63}, :211:{21,44}, :214:16
endmodule

module ShiftRightJam_7(	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:9:7
  input  [25:0] io_in,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:11:14
  input  [7:0]  io_shamt,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:11:14
  output [25:0] io_out,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:11:14
  output        io_sticky	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:11:14
);

  wire        exceed_max_shift = io_shamt > 8'h1A;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:17:35
  wire [31:0] _sticky_mask_T = 32'h1 << io_shamt[4:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:18:23, :20:11
  assign io_out = exceed_max_shift ? 26'h0 : io_in >> io_shamt;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:9:7, :17:35, :20:53, :21:{16,46}
  assign io_sticky = |(io_in & (_sticky_mask_T[25:0] - 26'h1 | {26{exceed_max_shift}}));	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:9:7, :17:35, :20:{11,28,47,53}, :22:{23,38}
endmodule

module FarPath_7(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7
  input         io_in_a_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  input  [7:0]  io_in_a_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  input  [23:0] io_in_a_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
                io_in_b_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  input  [7:0]  io_in_expDiff,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  input         io_in_effSub,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  output        io_out_result_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  output [23:0] io_out_sig_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  output [27:0] io_out_sig_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
  output [7:0]  io_out_exp_a_vec_0,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
                io_out_exp_a_vec_1,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
                io_out_exp_a_vec_2	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:9:14
);

  wire [25:0] _shiftRightJam_io_out;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:27:31
  wire        _shiftRightJam_io_sticky;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:27:31
  ShiftRightJam_7 shiftRightJam (	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:27:31
    .io_in     ({io_in_b_sig, 2'h0}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:31:53
    .io_shamt  (io_in_expDiff),
    .io_out    (_shiftRightJam_io_out),
    .io_sticky (_shiftRightJam_io_sticky)
  );
  assign io_out_result_sign = io_in_a_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7
  assign io_out_sig_a = io_in_a_sig;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7
  assign io_out_sig_b =
    (io_in_effSub
       ? {1'h1, ~_shiftRightJam_io_out, ~_shiftRightJam_io_sticky}
       : {1'h0, _shiftRightJam_io_out, _shiftRightJam_io_sticky}) + {27'h0, io_in_effSub};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7, :34:31, :35:{27,37,86}, dependencies/fpuv2/fudian/src/main/scala/fudian/utils/ShiftRightJam.scala:27:31
  assign io_out_exp_a_vec_0 = io_in_a_exp + 8'h1;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7, :45:28
  assign io_out_exp_a_vec_1 = io_in_a_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7
  assign io_out_exp_a_vec_2 = io_in_a_exp - 8'h1;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:7:7, :46:29
endmodule

module LZA_14(	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/LZA.scala:11:7
  input  [24:0] io_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/LZA.scala:12:14
                io_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/LZA.scala:12:14
  output [24:0] io_f	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/LZA.scala:12:14
);

  assign io_f =
    {io_a[24] ^ io_b[24] ^ ~(~(io_a[23]) & ~(io_b[23])),
     io_a[23] ^ io_b[23] ^ ~(~(io_a[22]) & ~(io_b[22])),
     io_a[22] ^ io_b[22] ^ ~(~(io_a[21]) & ~(io_b[21])),
     io_a[21] ^ io_b[21] ^ ~(~(io_a[20]) & ~(io_b[20])),
     io_a[20] ^ io_b[20] ^ ~(~(io_a[19]) & ~(io_b[19])),
     io_a[19] ^ io_b[19] ^ ~(~(io_a[18]) & ~(io_b[18])),
     io_a[18] ^ io_b[18] ^ ~(~(io_a[17]) & ~(io_b[17])),
     io_a[17] ^ io_b[17] ^ ~(~(io_a[16]) & ~(io_b[16])),
     io_a[16] ^ io_b[16] ^ ~(~(io_a[15]) & ~(io_b[15])),
     io_a[15] ^ io_b[15] ^ ~(~(io_a[14]) & ~(io_b[14])),
     io_a[14] ^ io_b[14] ^ ~(~(io_a[13]) & ~(io_b[13])),
     io_a[13] ^ io_b[13] ^ ~(~(io_a[12]) & ~(io_b[12])),
     io_a[12] ^ io_b[12] ^ ~(~(io_a[11]) & ~(io_b[11])),
     io_a[11] ^ io_b[11] ^ ~(~(io_a[10]) & ~(io_b[10])),
     io_a[10] ^ io_b[10] ^ ~(~(io_a[9]) & ~(io_b[9])),
     io_a[9] ^ io_b[9] ^ ~(~(io_a[8]) & ~(io_b[8])),
     io_a[8] ^ io_b[8] ^ ~(~(io_a[7]) & ~(io_b[7])),
     io_a[7] ^ io_b[7] ^ ~(~(io_a[6]) & ~(io_b[6])),
     io_a[6] ^ io_b[6] ^ ~(~(io_a[5]) & ~(io_b[5])),
     io_a[5] ^ io_b[5] ^ ~(~(io_a[4]) & ~(io_b[4])),
     io_a[4] ^ io_b[4] ^ ~(~(io_a[3]) & ~(io_b[3])),
     io_a[3] ^ io_b[3] ^ ~(~(io_a[2]) & ~(io_b[2])),
     io_a[2] ^ io_b[2] ^ ~(~(io_a[1]) & ~(io_b[1])),
     io_a[1] ^ io_b[1] ^ ~(~(io_a[0]) & ~(io_b[0])),
     1'h0};	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/LZA.scala:11:7, :18:{14,21}, :19:{14,21,24}, :23:20, :26:14
endmodule

module CLZ_22(	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:7:7
  input  [24:0] io_in,	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:12:14
  output [4:0]  io_out	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:12:14
);

  assign io_out =
    io_in[24]
      ? 5'h0
      : io_in[23]
          ? 5'h1
          : io_in[22]
              ? 5'h2
              : io_in[21]
                  ? 5'h3
                  : io_in[20]
                      ? 5'h4
                      : io_in[19]
                          ? 5'h5
                          : io_in[18]
                              ? 5'h6
                              : io_in[17]
                                  ? 5'h7
                                  : io_in[16]
                                      ? 5'h8
                                      : io_in[15]
                                          ? 5'h9
                                          : io_in[14]
                                              ? 5'hA
                                              : io_in[13]
                                                  ? 5'hB
                                                  : io_in[12]
                                                      ? 5'hC
                                                      : io_in[11]
                                                          ? 5'hD
                                                          : io_in[10]
                                                              ? 5'hE
                                                              : io_in[9]
                                                                  ? 5'hF
                                                                  : io_in[8]
                                                                      ? 5'h10
                                                                      : io_in[7]
                                                                          ? 5'h11
                                                                          : io_in[6]
                                                                              ? 5'h12
                                                                              : io_in[5]
                                                                                  ? 5'h13
                                                                                  : io_in[4]
                                                                                      ? 5'h14
                                                                                      : io_in[3]
                                                                                          ? 5'h15
                                                                                          : io_in[2]
                                                                                              ? 5'h16
                                                                                              : io_in[1]
                                                                                                  ? 5'h17
                                                                                                  : 5'h18;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:7:7, :17:35, src/main/scala/chisel3/util/Mux.scala:50:70
endmodule

module NearPath_14(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7
  input         io_in_a_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  input  [7:0]  io_in_a_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  input  [23:0] io_in_a_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  input         io_in_b_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  input  [23:0] io_in_b_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  input         io_in_need_shift_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  output        io_out_result_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  output [7:0]  io_out_result_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  output        io_out_sig_is_zero,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
                io_out_a_lt_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
                io_out_lza_error,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
                io_out_int_bit,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  output [24:0] io_out_sig_raw,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
  output [4:0]  io_out_lzc	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:84:14
);

  wire [24:0] _lza_ab_io_f;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:109:22
  wire [24:0] b_sig = {io_in_b_sig, 1'h0} >> io_in_need_shift_b;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:102:18, :103:{19,37}
  wire [25:0] _a_minus_b_T_4 = {1'h0, io_in_a_sig, 1'h0} + {1'h1, ~b_sig} + 26'h1;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:102:18, :103:37, :104:16, :106:{40,45,63}
  wire        lza_str_zero = _lza_ab_io_f == 25'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:109:22, :113:36, :121:27
  wire        need_shift_lim = io_in_a_exp < 8'h19;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:116:30
  wire [25:0] _shift_lim_mask_raw_T_2 = 26'h2000000 >> io_in_a_exp[4:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:119:{8,41,49}
  wire [24:0] lzc_str =
    (need_shift_lim ? _shift_lim_mask_raw_T_2[24:0] : 25'h0) | _lza_ab_io_f;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:109:22, :116:30, :119:41, :120:14, :121:27, :124:32
  wire        _int_bit_mask_T_5 = lzc_str[23] & ~(lzc_str[24]);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,42,55}
  wire        _int_bit_mask_T_10 = lzc_str[22] & lzc_str[24:23] == 2'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_15 = lzc_str[21] & lzc_str[24:22] == 3'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:116:30, :124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_20 = lzc_str[20] & lzc_str[24:21] == 4'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_25 = lzc_str[19] & lzc_str[24:20] == 5'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_30 = lzc_str[18] & lzc_str[24:19] == 6'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_35 = lzc_str[17] & lzc_str[24:18] == 7'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_40 = lzc_str[16] & lzc_str[24:17] == 8'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_45 = lzc_str[15] & lzc_str[24:16] == 9'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_50 = lzc_str[14] & lzc_str[24:15] == 10'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_55 = lzc_str[13] & lzc_str[24:14] == 11'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_60 = lzc_str[12] & lzc_str[24:13] == 12'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_65 = lzc_str[11] & lzc_str[24:12] == 13'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_70 = lzc_str[10] & lzc_str[24:11] == 14'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_75 = lzc_str[9] & lzc_str[24:10] == 15'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_80 = lzc_str[8] & lzc_str[24:9] == 16'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_85 = lzc_str[7] & lzc_str[24:8] == 17'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_90 = lzc_str[6] & lzc_str[24:7] == 18'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_95 = lzc_str[5] & lzc_str[24:6] == 19'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_100 = lzc_str[4] & lzc_str[24:5] == 20'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_105 = lzc_str[3] & lzc_str[24:4] == 21'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:119:41, :124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_110 = lzc_str[2] & lzc_str[24:3] == 22'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire        _int_bit_mask_T_115 = lzc_str[1] & lzc_str[24:2] == 23'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32, :129:{36,40,55,79}
  wire [24:0] _int_bit_predicted_T_1 =
    {lzc_str[24],
     _int_bit_mask_T_5,
     _int_bit_mask_T_10,
     _int_bit_mask_T_15,
     _int_bit_mask_T_20,
     _int_bit_mask_T_25,
     _int_bit_mask_T_30,
     _int_bit_mask_T_35,
     _int_bit_mask_T_40,
     _int_bit_mask_T_45,
     _int_bit_mask_T_50,
     _int_bit_mask_T_55,
     _int_bit_mask_T_60,
     _int_bit_mask_T_65,
     _int_bit_mask_T_70,
     _int_bit_mask_T_75,
     _int_bit_mask_T_80,
     _int_bit_mask_T_85,
     _int_bit_mask_T_90,
     _int_bit_mask_T_95,
     _int_bit_mask_T_100,
     _int_bit_mask_T_105,
     _int_bit_mask_T_110,
     _int_bit_mask_T_115,
     lzc_str[0] & lzc_str[24:1] == 24'h0 | lza_str_zero} & _a_minus_b_T_4[24:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:103:37, :106:63, :108:31, :113:36, :124:32, :128:36, :129:{36,40,55,79}, :133:{20,36}
  wire        exceed_lim =
    need_shift_lim
    & ({_lza_ab_io_f[24],
        |(_lza_ab_io_f[24:23]),
        |(_lza_ab_io_f[24:22]),
        |(_lza_ab_io_f[24:21]),
        |(_lza_ab_io_f[24:20]),
        |(_lza_ab_io_f[24:19]),
        |(_lza_ab_io_f[24:18]),
        |(_lza_ab_io_f[24:17]),
        |(_lza_ab_io_f[24:16]),
        |(_lza_ab_io_f[24:15]),
        |(_lza_ab_io_f[24:14]),
        |(_lza_ab_io_f[24:13]),
        |(_lza_ab_io_f[24:12]),
        |(_lza_ab_io_f[24:11]),
        |(_lza_ab_io_f[24:10]),
        |(_lza_ab_io_f[24:9]),
        |(_lza_ab_io_f[24:8]),
        |(_lza_ab_io_f[24:7]),
        |(_lza_ab_io_f[24:6]),
        |(_lza_ab_io_f[24:5]),
        |(_lza_ab_io_f[24:4]),
        |(_lza_ab_io_f[24:3]),
        |(_lza_ab_io_f[24:2]),
        |(_lza_ab_io_f[24:1])} & _shift_lim_mask_raw_T_2[23:0]) == 24'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:103:37, :109:22, :116:30, :119:41, :120:14, :137:28, :139:{37,61}, :142:{20,41,63}
  LZA_14 lza_ab (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:109:22
    .io_a ({io_in_a_sig, 1'h0}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:102:18
    .io_b (~b_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:103:37, :104:16
    .io_f (_lza_ab_io_f)
  );
  CLZ_22 lzc_clz (	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:22:21
    .io_in  (lzc_str),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:124:32
    .io_out (io_out_lzc)
  );
  assign io_out_result_sign = _a_minus_b_T_4[25] ? io_in_b_sign : io_in_a_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :106:63, :107:30, :166:27
  assign io_out_result_exp = io_in_a_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7
  assign io_out_sig_is_zero = lza_str_zero & ~(_a_minus_b_T_4[0]);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :106:63, :108:31, :113:36, :173:{38,41,49}
  assign io_out_a_lt_b = _a_minus_b_T_4[25];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :106:63, :107:30
  assign io_out_lza_error = ~(|_int_bit_predicted_T_1) & ~exceed_lim;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :133:{36,47}, :142:20, :147:{19,38,41}
  assign io_out_int_bit =
    exceed_lim
      ? (|(_shift_lim_mask_raw_T_2[24:0] & _a_minus_b_T_4[24:0]))
      : (|(_a_minus_b_T_4[23:0]
           & {lzc_str[24],
              _int_bit_mask_T_5,
              _int_bit_mask_T_10,
              _int_bit_mask_T_15,
              _int_bit_mask_T_20,
              _int_bit_mask_T_25,
              _int_bit_mask_T_30,
              _int_bit_mask_T_35,
              _int_bit_mask_T_40,
              _int_bit_mask_T_45,
              _int_bit_mask_T_50,
              _int_bit_mask_T_55,
              _int_bit_mask_T_60,
              _int_bit_mask_T_65,
              _int_bit_mask_T_70,
              _int_bit_mask_T_75,
              _int_bit_mask_T_80,
              _int_bit_mask_T_85,
              _int_bit_mask_T_90,
              _int_bit_mask_T_95,
              _int_bit_mask_T_100,
              _int_bit_mask_T_105,
              _int_bit_mask_T_110,
              _int_bit_mask_T_115})) | (|_int_bit_predicted_T_1);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :106:{45,63}, :108:31, :119:41, :120:14, :122:{43,54}, :124:32, :128:36, :129:40, :133:{20,36,47}, :135:{20,35,46}, :142:20, :145:{8,53}
  assign io_out_sig_raw = _a_minus_b_T_4[24:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:81:7, :106:63, :108:31
endmodule

module FCMA_ADD_s1_7(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7
  input  [31:0] io_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  input  [2:0]  io_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [2:0]  io_out_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output        io_out_far_path_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_near_path_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [7:0]  io_out_near_path_out_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output        io_out_special_case_valid,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_special_case_bits_iv,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_special_case_bits_nan,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_special_case_bits_inf_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_small_add,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_far_path_mul_of,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [23:0] io_out_far_sig_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [27:0] io_out_far_sig_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [7:0]  io_out_far_exp_a_vec_0,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_far_exp_a_vec_1,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_far_exp_a_vec_2,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output        io_out_near_path_sig_is_zero,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_near_path_lza_error,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
                io_out_near_path_int_bit,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [24:0] io_out_near_path_sig_raw,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output [4:0]  io_out_near_path_lzc,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
  output        io_out_sel_far_path	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14
);

  wire        _near_path_mods_1_io_out_result_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [7:0]  _near_path_mods_1_io_out_result_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_1_io_out_sig_is_zero;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_1_io_out_lza_error;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_1_io_out_int_bit;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [24:0] _near_path_mods_1_io_out_sig_raw;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [4:0]  _near_path_mods_1_io_out_lzc;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_0_io_out_result_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [7:0]  _near_path_mods_0_io_out_result_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_0_io_out_sig_is_zero;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_0_io_out_a_lt_b;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_0_io_out_lza_error;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        _near_path_mods_0_io_out_int_bit;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [24:0] _near_path_mods_0_io_out_sig_raw;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire [4:0]  _near_path_mods_0_io_out_lzc;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
  wire        decode_a_isInf = (&(io_a[30:23])) & ~(|(io_a[22:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :40:27, :42:40, :60:18, :61:18
  wire        decode_a_isNaN = (&(io_a[30:23])) & (|(io_a[22:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :44:40, :60:18, :61:18
  wire        decode_b_isInf = (&(io_b[30:23])) & ~(|(io_b[22:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :40:27, :42:40, :60:18, :61:18
  wire        decode_b_isNaN = (&(io_b[30:23])) & (|(io_b[22:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :44:40, :60:18, :61:18
  wire        _GEN = io_a[23] | ~(|(io_a[30:23]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :60:18, :83:{27,29}
  wire [7:0]  raw_a_exp = {io_a[30:24], _GEN};	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
  wire [23:0] raw_a_sig = {|(io_a[30:23]), io_a[22:0]};	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :60:18, :61:18, :84:23
  wire        _GEN_0 = io_b[23] | ~(|(io_b[30:23]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :60:18, :83:{27,29}
  wire [7:0]  raw_b_exp = {io_b[30:24], _GEN_0};	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
  wire [23:0] raw_b_sig = {|(io_b[30:23]), io_b[22:0]};	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :60:18, :61:18, :84:23
  wire        eff_sub = io_a[31] ^ io_b[31];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:199:28, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
  wire        special_path_hasNaN = decode_a_isNaN | decode_b_isNaN;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:210:44, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:44:40
  wire        special_path_inf_iv = decode_a_isInf & decode_b_isInf & eff_sub;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:199:28, :213:55, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:42:40
  wire [8:0]  _exp_diff_a_b_T_2 = {1'h0, io_a[30:24], _GEN} - {1'h0, io_b[30:24], _GEN_0};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:185:14, :218:47, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
  wire [7:0]  _exp_diff_b_a_T_2 = {io_b[30:24], _GEN_0} - {io_a[30:24], _GEN};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :219:47, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
  wire        near_path_exp_neq = {io_a[24], _GEN} != {io_b[24], _GEN_0};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:256:{36,43,56}, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
  wire        _near_path_out_T_2 =
    _exp_diff_a_b_T_2[8] | ~near_path_exp_neq & _near_path_mods_0_io_out_a_lt_b;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :221:36, :256:43, :263:27, :273:{15,19,38}
  FarPath_7 far_path_mods_0 (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:239:26
    .io_in_a_sign       (_exp_diff_a_b_T_2[8] ? io_b[31] : io_a[31]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :221:36, :232:10, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
    .io_in_a_exp        (_exp_diff_a_b_T_2[8] ? raw_b_exp : raw_a_exp),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :221:36, :232:10, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
    .io_in_a_sig        (_exp_diff_a_b_T_2[8] ? raw_b_sig : raw_a_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :221:36, :232:10, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_b_sig        (_exp_diff_a_b_T_2[8] ? raw_a_sig : raw_b_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :221:36, :233:10, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_expDiff
      (_exp_diff_a_b_T_2[8] ? _exp_diff_b_a_T_2 : _exp_diff_a_b_T_2[7:0]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:218:47, :219:47, :221:36, :234:10
    .io_in_effSub       (eff_sub),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:199:28
    .io_out_result_sign (io_out_far_path_out_sign),
    .io_out_sig_a       (io_out_far_sig_a),
    .io_out_sig_b       (io_out_far_sig_b),
    .io_out_exp_a_vec_0 (io_out_far_exp_a_vec_0),
    .io_out_exp_a_vec_1 (io_out_far_exp_a_vec_1),
    .io_out_exp_a_vec_2 (io_out_far_exp_a_vec_2)
  );
  NearPath_14 near_path_mods_0 (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
    .io_in_a_sign       (io_a[31]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
    .io_in_a_exp        (raw_a_exp),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
    .io_in_a_sig        (raw_a_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_b_sign       (io_b[31]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
    .io_in_b_sig        (raw_b_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_need_shift_b (near_path_exp_neq),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:256:43
    .io_out_result_sign (_near_path_mods_0_io_out_result_sign),
    .io_out_result_exp  (_near_path_mods_0_io_out_result_exp),
    .io_out_sig_is_zero (_near_path_mods_0_io_out_sig_is_zero),
    .io_out_a_lt_b      (_near_path_mods_0_io_out_a_lt_b),
    .io_out_lza_error   (_near_path_mods_0_io_out_lza_error),
    .io_out_int_bit     (_near_path_mods_0_io_out_int_bit),
    .io_out_sig_raw     (_near_path_mods_0_io_out_sig_raw),
    .io_out_lzc         (_near_path_mods_0_io_out_lzc)
  );
  NearPath_14 near_path_mods_1 (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:263:27
    .io_in_a_sign       (io_b[31]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
    .io_in_a_exp        (raw_b_exp),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:83:27
    .io_in_a_sig        (raw_b_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_b_sign       (io_a[31]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
    .io_in_b_sig        (raw_a_sig),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:84:23
    .io_in_need_shift_b (near_path_exp_neq),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:256:43
    .io_out_result_sign (_near_path_mods_1_io_out_result_sign),
    .io_out_result_exp  (_near_path_mods_1_io_out_result_exp),
    .io_out_sig_is_zero (_near_path_mods_1_io_out_sig_is_zero),
    .io_out_a_lt_b      (/* unused */),
    .io_out_lza_error   (_near_path_mods_1_io_out_lza_error),
    .io_out_int_bit     (_near_path_mods_1_io_out_int_bit),
    .io_out_sig_raw     (_near_path_mods_1_io_out_sig_raw),
    .io_out_lzc         (_near_path_mods_1_io_out_lzc)
  );
  assign io_out_rm = io_rm;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7
  assign io_out_near_path_out_sign =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_result_sign
      : _near_path_mods_0_io_out_result_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_near_path_out_exp =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_result_exp
      : _near_path_mods_0_io_out_result_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_special_case_valid =
    special_path_hasNaN | decode_a_isInf | decode_b_isInf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :210:44, :215:49, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:42:40
  assign io_out_special_case_bits_iv =
    decode_a_isNaN & ~(io_a[22]) | decode_b_isNaN & ~(io_b[22]) | special_path_inf_iv;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :213:55, :216:46, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:44:40, :45:{37,40,49}
  assign io_out_special_case_bits_nan = special_path_hasNaN | special_path_inf_iv;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :210:44, :213:55, :298:55
  assign io_out_special_case_bits_inf_sign = decode_a_isInf ? io_a[31] : io_b[31];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :299:43, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:42:40, :59:19
  assign io_out_small_add = ~(|(io_a[30:23])) & ~(|(io_b[30:23]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :201:38, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :37:27, :60:18
  assign io_out_far_path_mul_of = (&(io_b[30:23])) & ~eff_sub;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :199:28, :224:22, :283:69, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :60:18
  assign io_out_near_path_sig_is_zero =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_sig_is_zero
      : _near_path_mods_0_io_out_sig_is_zero;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_near_path_lza_error =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_lza_error
      : _near_path_mods_0_io_out_lza_error;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_near_path_int_bit =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_int_bit
      : _near_path_mods_0_io_out_int_bit;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_near_path_sig_raw =
    _near_path_out_T_2
      ? _near_path_mods_1_io_out_sig_raw
      : _near_path_mods_0_io_out_sig_raw;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_near_path_lzc =
    _near_path_out_T_2 ? _near_path_mods_1_io_out_lzc : _near_path_mods_0_io_out_lzc;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :263:27, :272:26, :273:15
  assign io_out_sel_far_path =
    ~eff_sub
    | (|(_exp_diff_a_b_T_2[8] ? _exp_diff_b_a_T_2[7:1] : _exp_diff_a_b_T_2[7:1]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:182:7, :199:28, :218:47, :219:47, :221:36, :223:{24,75}, :224:{22,31,46}
endmodule

module RoundingUnit_44(	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:6:7
  input  [22:0] io_in,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
  input         io_roundIn,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
                io_stickyIn,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
                io_signIn,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
  input  [2:0]  io_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
  output [22:0] io_out,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
  output        io_inexact,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
                io_cout	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:7:14
);

  wire inexact = io_roundIn | io_stickyIn;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:20:19
  wire r_up =
    io_rm == 3'h4
      ? io_roundIn
      : io_rm == 3'h2
          ? inexact & io_signIn
          : io_rm == 3'h3
              ? inexact & ~io_signIn
              : io_rm != 3'h1 & io_rm == 3'h0
                & (io_roundIn & io_stickyIn | io_roundIn & ~io_stickyIn & io_in[0]);	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:19:25, :20:19, :23:13, :25:{18,24,33,36}, :27:{23,25}, :28:23
  assign io_out = r_up ? io_in + 23'h1 : io_in;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:6:7, :23:13, :32:24, :33:16
  assign io_inexact = inexact;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:6:7, :20:19
  assign io_cout = r_up & (&io_in);	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:6:7, :23:13, :36:{19,28}
endmodule

module TininessRounder_22(	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:58:7
  input         io_in_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:60:14
  input  [26:0] io_in_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:60:14
  input  [2:0]  io_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:60:14
  output        io_tininess	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:60:14
);

  wire _rounder_io_cout;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  RoundingUnit_44 rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
    .io_in       (io_in_sig[24:2]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:45:33, :67:19
    .io_roundIn  (io_in_sig[1]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:46:{38,50}, :67:19
    .io_stickyIn (io_in_sig[0]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:47:39, :67:19
    .io_signIn   (io_in_sign),
    .io_rm       (io_rm),
    .io_out      (/* unused */),
    .io_inexact  (/* unused */),
    .io_cout     (_rounder_io_cout)
  );
  assign io_tininess =
    io_in_sig[26:25] == 2'h0 | io_in_sig[26:25] == 2'h1 & ~_rounder_io_cout;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25, :58:7, :73:{32,36,53}, :74:{24,41,44}
endmodule

module FCMA_ADD_s2_7(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:333:7
  input  [2:0]  io_in_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input         io_in_far_path_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_near_path_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [7:0]  io_in_near_path_out_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input         io_in_special_case_valid,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_special_case_bits_iv,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_special_case_bits_nan,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_special_case_bits_inf_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_small_add,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_far_path_mul_of,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [23:0] io_in_far_sig_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [27:0] io_in_far_sig_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [7:0]  io_in_far_exp_a_vec_0,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_far_exp_a_vec_1,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_far_exp_a_vec_2,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input         io_in_near_path_sig_is_zero,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_near_path_lza_error,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
                io_in_near_path_int_bit,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [24:0] io_in_near_path_sig_raw,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input  [4:0]  io_in_near_path_lzc,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  input         io_in_sel_far_path,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  output [31:0] io_result,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
  output [4:0]  io_fflags	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:336:14
);

  wire [7:0]  near_path_res_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:430:27
  wire [22:0] _near_path_rounder_io_out;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _near_path_rounder_io_inexact;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _near_path_rounder_io_cout;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _near_path_tininess_rounder_io_tininess;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:445:42
  wire [22:0] _far_path_rounder_io_out;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _far_path_rounder_io_inexact;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _far_path_rounder_io_cout;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _far_path_tininess_rounder_io_tininess;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:386:41
  wire [27:0] _adder_result_T = {1'h0, io_in_far_sig_a, 3'h0} + io_in_far_sig_b;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:362:27, :363:37, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10
  wire        keep = _adder_result_T[27:26] == 2'h1;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:363:37, :366:{31,35}
  wire        cancellation = _adder_result_T[27:26] == 2'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:363:37, :366:31, :367:43, :435:8
  wire [26:0] _far_path_res_sig_T_21 =
    (_adder_result_T[27] ? {_adder_result_T[27:2], |(_adder_result_T[1:0])} : 27'h0)
    | (keep | io_in_small_add ? _adder_result_T[26:0] : 27'h0)
    | (cancellation & ~io_in_small_add ? {_adder_result_T[25:0], 1'h0} : 27'h0);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:363:37, :365:31, :366:35, :367:43, :370:{20,47,50}, :372:{24,36,56,68}, :373:44, :374:{24,44}, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [7:0]  _far_path_res_exp_T_4 =
    (_adder_result_T[27] ? io_in_far_exp_a_vec_0 : 8'h0)
    | (keep ? io_in_far_exp_a_vec_1 : 8'h0)
    | (cancellation ? io_in_far_exp_a_vec_2 : 8'h0);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:363:37, :365:31, :366:35, :367:43, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        far_path_of =
    (&_far_path_res_exp_T_4) | _far_path_rounder_io_cout & _far_path_res_exp_T_4 == 8'hFE
    | io_in_far_path_mul_of;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:406:18, :407:58, :408:18, :411:57, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        far_path_ix = _far_path_rounder_io_inexact | far_path_of;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:411:57, :412:49, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        near_path_is_zero = near_path_res_exp == 8'h0 & io_in_near_path_sig_is_zero;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:424:{41,49}, :430:27, src/main/scala/chisel3/util/Mux.scala:30:73
  assign near_path_res_exp =
    io_in_near_path_int_bit
      ? io_in_near_path_out_exp - {3'h0, io_in_near_path_lzc}
        - {7'h0, io_in_near_path_lza_error}
      : 8'h0;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:362:27, :398:55, :428:40, :429:23, :430:27, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [55:0] _sig_s1_T = {31'h0, io_in_near_path_sig_raw} << io_in_near_path_lzc;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:432:41
  wire [24:0] sig_s2 =
    io_in_near_path_lza_error ? {_sig_s1_T[23:0], 1'h0} : _sig_s1_T[24:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:432:{41,48}, :433:{19,50,62}, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10
  wire [7:0]  _near_path_exp_rounded_T =
    {7'h0, _near_path_rounder_io_cout} + near_path_res_exp;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:398:55, :430:27, :457:57, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        near_path_zero_sign = io_in_rm == 3'h2;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:459:38
  wire        near_path_ix = _near_path_rounder_io_inexact | (&_near_path_exp_rounded_T);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:457:57, :466:44, :467:51, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        common_overflow =
    io_in_sel_far_path & far_path_of | ~io_in_sel_far_path & (&_near_path_exp_rounded_T);	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:411:57, :457:57, :466:44, :472:{18,33,36,50}
  wire        rmin =
    io_in_rm == 3'h1 | near_path_zero_sign & ~io_in_far_path_out_sign | io_in_rm == 3'h3
    & io_in_far_path_out_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:459:38, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:54:{8,31,34,41,48,56}
  TininessRounder_22 far_path_tininess_rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:386:41
    .io_in_sign  (io_in_far_path_out_sign),
    .io_in_sig   (_far_path_res_sig_T_21),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_rm       (io_in_rm),
    .io_tininess (_far_path_tininess_rounder_io_tininess)
  );
  RoundingUnit_44 far_path_rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
    .io_in       (_far_path_res_sig_T_21[25:3]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:392:27, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:45:33, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_roundIn  (_far_path_res_sig_T_21[2]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:392:27, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:46:{38,50}, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_stickyIn (|(_far_path_res_sig_T_21[1:0])),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:392:27, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:47:{39,51}, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_signIn   (io_in_far_path_out_sign),
    .io_rm       (io_in_rm),
    .io_out      (_far_path_rounder_io_out),
    .io_inexact  (_far_path_rounder_io_inexact),
    .io_cout     (_far_path_rounder_io_cout)
  );
  TininessRounder_22 near_path_tininess_rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:445:42
    .io_in_sign  (io_in_near_path_out_sign),
    .io_in_sig   ({sig_s2, 2'h0}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:433:19, :435:8
    .io_rm       (io_in_rm),
    .io_tininess (_near_path_tininess_rounder_io_tininess)
  );
  RoundingUnit_44 near_path_rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
    .io_in       (sig_s2[23:1]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:433:19, :451:28, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:45:33
    .io_roundIn  (sig_s2[0]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:433:19, :451:28, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:46:{38,50}
    .io_stickyIn (1'h0),	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10
    .io_signIn   (io_in_near_path_out_sign),
    .io_rm       (io_in_rm),
    .io_out      (_near_path_rounder_io_out),
    .io_inexact  (_near_path_rounder_io_inexact),
    .io_cout     (_near_path_rounder_io_cout)
  );
  assign io_result =
    io_in_special_case_valid
      ? (io_in_special_case_bits_nan
           ? 32'h7FC00000
           : {io_in_special_case_bits_inf_sign, 31'h7F800000})
      : common_overflow
          ? {io_in_sel_far_path ? io_in_far_path_out_sign : io_in_near_path_out_sign,
             7'h7F,
             ~rmin,
             {23{rmin}}}
          : io_in_sel_far_path
              ? {io_in_far_path_out_sign,
                 {7'h0, _far_path_rounder_io_cout} + _far_path_res_exp_T_4,
                 _far_path_rounder_io_out}
              : {io_in_near_path_out_sign & ~near_path_is_zero | near_path_zero_sign
                   & near_path_is_zero,
                 _near_path_exp_rounded_T,
                 _near_path_rounder_io_out};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:333:7, :346:32, :349:8, :398:55, :416:8, :424:49, :457:57, :459:38, :460:29, :461:{21,24,44,68}, :472:33, :474:8, :476:32, :482:8, :495:19, :498:8, :500:10, :501:10, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25, :54:41, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_fflags =
    io_in_special_case_valid
      ? {io_in_special_case_bits_iv, 4'h0}
      : {2'h0,
         common_overflow,
         io_in_sel_far_path & io_in_small_add & _far_path_tininess_rounder_io_tininess
           & ~io_in_far_path_mul_of & far_path_ix | ~io_in_sel_far_path
           & _near_path_tininess_rounder_io_tininess & near_path_ix,
         io_in_sel_far_path & far_path_ix | ~io_in_sel_far_path & near_path_ix};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FADD.scala:333:7, :356:32, :386:41, :403:46, :412:49, :435:8, :445:42, :467:51, :472:{33,36}, :484:{18,33,50}, :486:{18,33,50}, :487:26, :504:19
endmodule

module TCAddPipe_7(	// ventus/src/TensorCore/Tensor.scala:13:7
  input         clock,	// ventus/src/TensorCore/Tensor.scala:13:7
                reset,	// ventus/src/TensorCore/Tensor.scala:13:7
  output        io_in_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_a,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_b,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [4:0]  io_in_bits_ctrl_ctrl_reg_idxw,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_ctrl_ctrl_warpID,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_bits_ctrl_ctrl_isMixedPrecisionMode,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_ctrl_tc_ReLU,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [1:0]  io_in_bits_ctrl_ctrl_tc_shape,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [3:0]  io_in_bits_ctrl_ctrl_sel_slot_num,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [7:0]  io_in_bits_ctrl_ctrl_spike_info_sm_id,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_ctrl_ctrl_spike_info_pc,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_ctrl_spike_info_inst,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_out_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_result,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [4:0]  io_out_bits_fflags,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_ctrl_reg_idxw,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [2:0]  io_out_bits_ctrl_ctrl_warpID,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_bits_ctrl_ctrl_isMixedPrecisionMode,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_ctrl_tc_ReLU,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [1:0]  io_out_bits_ctrl_ctrl_tc_shape,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [3:0]  io_out_bits_ctrl_ctrl_sel_slot_num,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [7:0]  io_out_bits_ctrl_ctrl_spike_info_sm_id,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_ctrl_ctrl_spike_info_pc,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_ctrl_spike_info_inst	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
);

  wire [2:0]  _s1_io_out_rm;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_far_path_out_sign;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_out_sign;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [7:0]  _s1_io_out_near_path_out_exp;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_valid;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_bits_iv;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_bits_nan;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_special_case_bits_inf_sign;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_small_add;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_far_path_mul_of;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [23:0] _s1_io_out_far_sig_a;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [27:0] _s1_io_out_far_sig_b;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [7:0]  _s1_io_out_far_exp_a_vec_0;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [7:0]  _s1_io_out_far_exp_a_vec_1;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [7:0]  _s1_io_out_far_exp_a_vec_2;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_sig_is_zero;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_lza_error;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_near_path_int_bit;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [24:0] _s1_io_out_near_path_sig_raw;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire [4:0]  _s1_io_out_near_path_lzc;	// ventus/src/TensorCore/Tensor.scala:18:18
  wire        _s1_io_out_sel_far_path;	// ventus/src/TensorCore/Tensor.scala:18:18
  reg         REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  reg         REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  wire        _io_out_bits_ctrl_T_1 = REG & REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:53
  reg  [31:0] s1_io_a_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] s1_io_b_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s1_io_rm_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s2_io_in_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_far_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  s2_io_in_r_near_path_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_iv;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_inf_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_small_add;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_far_path_mul_of;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [23:0] s2_io_in_r_far_sig_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [27:0] s2_io_in_r_far_sig_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  s2_io_in_r_far_exp_a_vec_0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  s2_io_in_r_far_exp_a_vec_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  s2_io_in_r_far_exp_a_vec_2;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_sig_is_zero;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_lza_error;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_int_bit;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [24:0] s2_io_in_r_near_path_sig_raw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  s2_io_in_r_near_path_lzc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_sel_far_path;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  io_out_bits_ctrl_r_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [1:0]  io_out_bits_ctrl_r_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [3:0]  io_out_bits_ctrl_r_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  io_out_bits_ctrl_r_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  io_out_bits_ctrl_r_1_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_1_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_1_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [1:0]  io_out_bits_ctrl_r_1_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [3:0]  io_out_bits_ctrl_r_1_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  always @(posedge clock) begin	// ventus/src/TensorCore/Tensor.scala:13:7
    if (reset) begin	// ventus/src/TensorCore/Tensor.scala:13:7
      REG <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      REG_1 <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    else begin	// ventus/src/TensorCore/Tensor.scala:13:7
      if (~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,26,53}
        REG <= io_in_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      if (~(~io_out_ready & REG_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:{12,26}
        REG_1 <= REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_a_r <= io_in_bits_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_b_r <= io_in_bits_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_rm_r <= io_in_bits_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      s2_io_in_r_rm <= _s1_io_out_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_path_out_sign <= _s1_io_out_far_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_out_sign <= _s1_io_out_near_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_out_exp <= _s1_io_out_near_path_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_valid <= _s1_io_out_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_bits_iv <= _s1_io_out_special_case_bits_iv;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_bits_nan <= _s1_io_out_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_special_case_bits_inf_sign <= _s1_io_out_special_case_bits_inf_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_small_add <= _s1_io_out_small_add;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_path_mul_of <= _s1_io_out_far_path_mul_of;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_sig_a <= _s1_io_out_far_sig_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_sig_b <= _s1_io_out_far_sig_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_exp_a_vec_0 <= _s1_io_out_far_exp_a_vec_0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_exp_a_vec_1 <= _s1_io_out_far_exp_a_vec_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_far_exp_a_vec_2 <= _s1_io_out_far_exp_a_vec_2;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_sig_is_zero <= _s1_io_out_near_path_sig_is_zero;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_lza_error <= _s1_io_out_near_path_lza_error;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_int_bit <= _s1_io_out_near_path_int_bit;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_sig_raw <= _s1_io_out_near_path_sig_raw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_near_path_lzc <= _s1_io_out_near_path_lzc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
      s2_io_in_r_sel_far_path <= _s1_io_out_sel_far_path;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:18:18
    end
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      io_out_bits_ctrl_r_ctrl_reg_idxw <= io_in_bits_ctrl_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_warpID <= io_in_bits_ctrl_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode <=
        io_in_bits_ctrl_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_tc_ReLU <= io_in_bits_ctrl_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_tc_shape <= io_in_bits_ctrl_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_sel_slot_num <= io_in_bits_ctrl_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_spike_info_sm_id <= io_in_bits_ctrl_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_spike_info_pc <= io_in_bits_ctrl_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_ctrl_spike_info_inst <= io_in_bits_ctrl_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      io_out_bits_ctrl_r_1_ctrl_reg_idxw <= io_out_bits_ctrl_r_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_warpID <= io_out_bits_ctrl_r_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode <=
        io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_tc_ReLU <= io_out_bits_ctrl_r_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_tc_shape <= io_out_bits_ctrl_r_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_sel_slot_num <= io_out_bits_ctrl_r_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id <=
        io_out_bits_ctrl_r_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_spike_info_pc <= io_out_bits_ctrl_r_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_ctrl_spike_info_inst <=
        io_out_bits_ctrl_r_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/TensorCore/Tensor.scala:13:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/TensorCore/Tensor.scala:13:7
      automatic logic [31:0] _RANDOM[0:15];	// ventus/src/TensorCore/Tensor.scala:13:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/Tensor.scala:13:7
        `INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/Tensor.scala:13:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/TensorCore/Tensor.scala:13:7
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// ventus/src/TensorCore/Tensor.scala:13:7
        end	// ventus/src/TensorCore/Tensor.scala:13:7
        REG = _RANDOM[4'h0][0];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:13:7
        REG_1 = _RANDOM[4'h0][1];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:13:7
        s1_io_a_r = {_RANDOM[4'h0][31:2], _RANDOM[4'h1][1:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s1_io_b_r = {_RANDOM[4'h1][31:2], _RANDOM[4'h2][1:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s1_io_rm_r = _RANDOM[4'h2][4:2];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_rm = _RANDOM[4'h2][7:5];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_path_out_sign = _RANDOM[4'h2][8];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_out_sign = _RANDOM[4'h3][12];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_out_exp = _RANDOM[4'h3][20:13];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_valid = _RANDOM[4'h4][16];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_bits_iv = _RANDOM[4'h4][17];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_bits_nan = _RANDOM[4'h4][18];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_special_case_bits_inf_sign = _RANDOM[4'h4][19];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_small_add = _RANDOM[4'h4][20];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_path_mul_of = _RANDOM[4'h4][21];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_sig_a = {_RANDOM[4'h4][31:22], _RANDOM[4'h5][13:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_sig_b = {_RANDOM[4'h5][31:14], _RANDOM[4'h6][9:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_exp_a_vec_0 = _RANDOM[4'h6][18:11];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_exp_a_vec_1 = _RANDOM[4'h6][26:19];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_far_exp_a_vec_2 = {_RANDOM[4'h6][31:27], _RANDOM[4'h7][2:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_sig_is_zero = _RANDOM[4'h7][3];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_lza_error = _RANDOM[4'h7][4];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_int_bit = _RANDOM[4'h7][5];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_sig_raw = _RANDOM[4'h7][30:6];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_near_path_lzc = {_RANDOM[4'h7][31], _RANDOM[4'h8][3:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        s2_io_in_r_sel_far_path = _RANDOM[4'h8][4];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_reg_idxw = _RANDOM[4'h9][12:8];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_warpID = _RANDOM[4'h9][15:13];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_isMixedPrecisionMode = _RANDOM[4'h9][16];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_tc_ReLU = _RANDOM[4'h9][17];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_tc_shape = _RANDOM[4'h9][19:18];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_sel_slot_num = _RANDOM[4'h9][23:20];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_spike_info_sm_id = _RANDOM[4'h9][31:24];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_spike_info_pc = _RANDOM[4'hA];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_ctrl_spike_info_inst = _RANDOM[4'hB];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_reg_idxw = _RANDOM[4'hD][7:3];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_warpID = _RANDOM[4'hD][10:8];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode = _RANDOM[4'hD][11];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_tc_ReLU = _RANDOM[4'hD][12];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_tc_shape = _RANDOM[4'hD][14:13];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_sel_slot_num = _RANDOM[4'hD][18:15];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id = _RANDOM[4'hD][26:19];	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_spike_info_pc =
          {_RANDOM[4'hD][31:27], _RANDOM[4'hE][26:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
        io_out_bits_ctrl_r_1_ctrl_spike_info_inst =
          {_RANDOM[4'hE][31:27], _RANDOM[4'hF][26:0]};	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/Tensor.scala:13:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FCMA_ADD_s1_7 s1 (	// ventus/src/TensorCore/Tensor.scala:18:18
    .io_a                              (s1_io_a_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_b                              (s1_io_b_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_rm                             (s1_io_rm_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_out_rm                         (_s1_io_out_rm),
    .io_out_far_path_out_sign          (_s1_io_out_far_path_out_sign),
    .io_out_near_path_out_sign         (_s1_io_out_near_path_out_sign),
    .io_out_near_path_out_exp          (_s1_io_out_near_path_out_exp),
    .io_out_special_case_valid         (_s1_io_out_special_case_valid),
    .io_out_special_case_bits_iv       (_s1_io_out_special_case_bits_iv),
    .io_out_special_case_bits_nan      (_s1_io_out_special_case_bits_nan),
    .io_out_special_case_bits_inf_sign (_s1_io_out_special_case_bits_inf_sign),
    .io_out_small_add                  (_s1_io_out_small_add),
    .io_out_far_path_mul_of            (_s1_io_out_far_path_mul_of),
    .io_out_far_sig_a                  (_s1_io_out_far_sig_a),
    .io_out_far_sig_b                  (_s1_io_out_far_sig_b),
    .io_out_far_exp_a_vec_0            (_s1_io_out_far_exp_a_vec_0),
    .io_out_far_exp_a_vec_1            (_s1_io_out_far_exp_a_vec_1),
    .io_out_far_exp_a_vec_2            (_s1_io_out_far_exp_a_vec_2),
    .io_out_near_path_sig_is_zero      (_s1_io_out_near_path_sig_is_zero),
    .io_out_near_path_lza_error        (_s1_io_out_near_path_lza_error),
    .io_out_near_path_int_bit          (_s1_io_out_near_path_int_bit),
    .io_out_near_path_sig_raw          (_s1_io_out_near_path_sig_raw),
    .io_out_near_path_lzc              (_s1_io_out_near_path_lzc),
    .io_out_sel_far_path               (_s1_io_out_sel_far_path)
  );
  FCMA_ADD_s2_7 s2 (	// ventus/src/TensorCore/Tensor.scala:19:18
    .io_in_rm                         (s2_io_in_r_rm),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_path_out_sign          (s2_io_in_r_far_path_out_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_out_sign         (s2_io_in_r_near_path_out_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_out_exp          (s2_io_in_r_near_path_out_exp),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_valid         (s2_io_in_r_special_case_valid),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_iv       (s2_io_in_r_special_case_bits_iv),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_nan      (s2_io_in_r_special_case_bits_nan),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_inf_sign (s2_io_in_r_special_case_bits_inf_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_small_add                  (s2_io_in_r_small_add),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_path_mul_of            (s2_io_in_r_far_path_mul_of),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_sig_a                  (s2_io_in_r_far_sig_a),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_sig_b                  (s2_io_in_r_far_sig_b),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_0            (s2_io_in_r_far_exp_a_vec_0),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_1            (s2_io_in_r_far_exp_a_vec_1),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_2            (s2_io_in_r_far_exp_a_vec_2),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_sig_is_zero      (s2_io_in_r_near_path_sig_is_zero),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_lza_error        (s2_io_in_r_near_path_lza_error),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_int_bit          (s2_io_in_r_near_path_int_bit),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_sig_raw          (s2_io_in_r_near_path_sig_raw),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_lzc              (s2_io_in_r_near_path_lzc),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_sel_far_path               (s2_io_in_r_sel_far_path),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_result                        (io_out_bits_result),
    .io_fflags                        (io_out_bits_fflags)
  );
  assign io_in_ready = ~(~io_out_ready & _io_out_bits_ctrl_T_1);	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :38:{18,34}, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_valid = REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_reg_idxw = io_out_bits_ctrl_r_1_ctrl_reg_idxw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_warpID = io_out_bits_ctrl_r_1_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_isMixedPrecisionMode =
    io_out_bits_ctrl_r_1_ctrl_isMixedPrecisionMode;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_tc_ReLU = io_out_bits_ctrl_r_1_ctrl_tc_ReLU;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_tc_shape = io_out_bits_ctrl_r_1_ctrl_tc_shape;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_sel_slot_num = io_out_bits_ctrl_r_1_ctrl_sel_slot_num;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_spike_info_sm_id =
    io_out_bits_ctrl_r_1_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_spike_info_pc = io_out_bits_ctrl_r_1_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
  assign io_out_bits_ctrl_ctrl_spike_info_inst =
    io_out_bits_ctrl_r_1_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58, ventus/src/TensorCore/Tensor.scala:13:7
endmodule

module Queue1_TCDotProductOutput(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_result,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_fflags,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_reg_idxw,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_ctrl_warpID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_ctrl_isMixedPrecisionMode,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_tc_ReLU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_ctrl_tc_shape,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_ctrl_sel_slot_num,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_ctrl_spike_info_sm_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_ctrl_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_spike_info_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_result,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_fflags,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_reg_idxw,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_ctrl_warpID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_ctrl_isMixedPrecisionMode,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_tc_ReLU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_ctrl_tc_shape,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_ctrl_sel_slot_num,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_ctrl_spike_info_sm_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_ctrl_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_spike_info_inst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [124:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         io_enq_ready_0 = io_deq_ready | ~full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <=
        {io_enq_bits_ctrl_spike_info_inst,
         io_enq_bits_ctrl_spike_info_pc,
         io_enq_bits_ctrl_spike_info_sm_id,
         io_enq_bits_ctrl_sel_slot_num,
         io_enq_bits_ctrl_tc_shape,
         io_enq_bits_ctrl_tc_ReLU,
         io_enq_bits_ctrl_isMixedPrecisionMode,
         io_enq_bits_ctrl_warpID,
         io_enq_bits_ctrl_reg_idxw,
         io_enq_bits_fflags,
         io_enq_bits_result};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2], _RANDOM[2'h3][29:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[2'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_result = ram[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_fflags = ram[36:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_reg_idxw = ram[41:37];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_warpID = ram[44:42];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_isMixedPrecisionMode = ram[45];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_tc_ReLU = ram[46];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_tc_shape = ram[48:47];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_sel_slot_num = ram[52:49];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_spike_info_sm_id = ram[60:53];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_spike_info_pc = ram[92:61];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_spike_info_inst = ram[124:93];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module TCDotProduct_MixedPrecision(	// ventus/src/TensorCore/Tensor.scala:217:7
  input         clock,	// ventus/src/TensorCore/Tensor.scala:217:7
                reset,	// ventus/src/TensorCore/Tensor.scala:217:7
  output        io_in_ready,	// ventus/src/TensorCore/Tensor.scala:222:14
  input         io_in_valid,	// ventus/src/TensorCore/Tensor.scala:222:14
  input  [15:0] io_in_bits_a_0,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_a_1,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_a_2,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_a_3,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_a_4,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_a_5,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_a_6,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_a_7,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_b_0,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_b_1,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_b_2,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_b_3,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_b_4,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_b_5,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_b_6,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_b_7,	// ventus/src/TensorCore/Tensor.scala:222:14
  input  [31:0] io_in_bits_c,	// ventus/src/TensorCore/Tensor.scala:222:14
  input  [2:0]  io_in_bits_rm,	// ventus/src/TensorCore/Tensor.scala:222:14
  input  [4:0]  io_in_bits_ctrl_reg_idxw,	// ventus/src/TensorCore/Tensor.scala:222:14
  input  [2:0]  io_in_bits_ctrl_warpID,	// ventus/src/TensorCore/Tensor.scala:222:14
  input         io_in_bits_ctrl_isMixedPrecisionMode,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_ctrl_tc_ReLU,	// ventus/src/TensorCore/Tensor.scala:222:14
  input  [1:0]  io_in_bits_ctrl_tc_shape,	// ventus/src/TensorCore/Tensor.scala:222:14
  input  [3:0]  io_in_bits_ctrl_sel_slot_num,	// ventus/src/TensorCore/Tensor.scala:222:14
  input  [7:0]  io_in_bits_ctrl_spike_info_sm_id,	// ventus/src/TensorCore/Tensor.scala:222:14
  input  [31:0] io_in_bits_ctrl_spike_info_pc,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_in_bits_ctrl_spike_info_inst,	// ventus/src/TensorCore/Tensor.scala:222:14
  input         io_out_ready,	// ventus/src/TensorCore/Tensor.scala:222:14
  output        io_out_valid,	// ventus/src/TensorCore/Tensor.scala:222:14
  output [31:0] io_out_bits_result,	// ventus/src/TensorCore/Tensor.scala:222:14
  output [4:0]  io_out_bits_fflags,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_out_bits_ctrl_reg_idxw,	// ventus/src/TensorCore/Tensor.scala:222:14
  output [2:0]  io_out_bits_ctrl_warpID,	// ventus/src/TensorCore/Tensor.scala:222:14
  output        io_out_bits_ctrl_isMixedPrecisionMode,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_out_bits_ctrl_tc_ReLU,	// ventus/src/TensorCore/Tensor.scala:222:14
  output [1:0]  io_out_bits_ctrl_tc_shape,	// ventus/src/TensorCore/Tensor.scala:222:14
  output [3:0]  io_out_bits_ctrl_sel_slot_num,	// ventus/src/TensorCore/Tensor.scala:222:14
  output [7:0]  io_out_bits_ctrl_spike_info_sm_id,	// ventus/src/TensorCore/Tensor.scala:222:14
  output [31:0] io_out_bits_ctrl_spike_info_pc,	// ventus/src/TensorCore/Tensor.scala:222:14
                io_out_bits_ctrl_spike_info_inst	// ventus/src/TensorCore/Tensor.scala:222:14
);

  wire        _fifo_io_enq_ready;	// ventus/src/TensorCore/Tensor.scala:324:20
  wire        _finalAdd_FP16_io_in_ready;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire        _finalAdd_FP16_io_out_valid;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire [15:0] _finalAdd_FP16_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire [4:0]  _finalAdd_FP16_io_out_bits_fflags;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire [4:0]  _finalAdd_FP16_io_out_bits_ctrl_ctrl_reg_idxw;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire [2:0]  _finalAdd_FP16_io_out_bits_ctrl_ctrl_warpID;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire        _finalAdd_FP16_io_out_bits_ctrl_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire        _finalAdd_FP16_io_out_bits_ctrl_ctrl_tc_ReLU;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire [1:0]  _finalAdd_FP16_io_out_bits_ctrl_ctrl_tc_shape;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire [3:0]  _finalAdd_FP16_io_out_bits_ctrl_ctrl_sel_slot_num;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire [7:0]  _finalAdd_FP16_io_out_bits_ctrl_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire [31:0] _finalAdd_FP16_io_out_bits_ctrl_ctrl_spike_info_pc;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire [31:0] _finalAdd_FP16_io_out_bits_ctrl_ctrl_spike_info_inst;	// ventus/src/TensorCore/Tensor.scala:299:29
  wire        _finalAdd_io_in_ready;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire        _finalAdd_io_out_valid;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire [31:0] _finalAdd_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire [4:0]  _finalAdd_io_out_bits_fflags;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire [4:0]  _finalAdd_io_out_bits_ctrl_ctrl_reg_idxw;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire [2:0]  _finalAdd_io_out_bits_ctrl_ctrl_warpID;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire        _finalAdd_io_out_bits_ctrl_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire        _finalAdd_io_out_bits_ctrl_ctrl_tc_ReLU;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire [1:0]  _finalAdd_io_out_bits_ctrl_ctrl_tc_shape;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire [3:0]  _finalAdd_io_out_bits_ctrl_ctrl_sel_slot_num;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire [7:0]  _finalAdd_io_out_bits_ctrl_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire [31:0] _finalAdd_io_out_bits_ctrl_ctrl_spike_info_pc;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire [31:0] _finalAdd_io_out_bits_ctrl_ctrl_spike_info_inst;	// ventus/src/TensorCore/Tensor.scala:298:24
  wire [31:0] _fp16to32_io_out;	// ventus/src/TensorCore/Tensor.scala:296:24
  wire        _adds_2_0_io_in_ready;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_2_0_io_out_valid;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [15:0] _adds_2_0_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [2:0]  _adds_2_0_io_out_bits_ctrl_rm;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [31:0] _adds_2_0_io_out_bits_ctrl_c;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [4:0]  _adds_2_0_io_out_bits_ctrl_ctrl_reg_idxw;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [2:0]  _adds_2_0_io_out_bits_ctrl_ctrl_warpID;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_2_0_io_out_bits_ctrl_ctrl_tc_ReLU;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [1:0]  _adds_2_0_io_out_bits_ctrl_ctrl_tc_shape;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [3:0]  _adds_2_0_io_out_bits_ctrl_ctrl_sel_slot_num;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [7:0]  _adds_2_0_io_out_bits_ctrl_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [31:0] _adds_2_0_io_out_bits_ctrl_ctrl_spike_info_pc;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [31:0] _adds_2_0_io_out_bits_ctrl_ctrl_spike_info_inst;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_1_1_io_in_ready;	// ventus/src/TensorCore/Tensor.scala:236:32
  wire [15:0] _adds_1_1_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:236:32
  wire        _adds_1_0_io_in_ready;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_1_0_io_out_valid;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [15:0] _adds_1_0_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [2:0]  _adds_1_0_io_out_bits_ctrl_rm;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [31:0] _adds_1_0_io_out_bits_ctrl_c;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [4:0]  _adds_1_0_io_out_bits_ctrl_ctrl_reg_idxw;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [2:0]  _adds_1_0_io_out_bits_ctrl_ctrl_warpID;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_1_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_1_0_io_out_bits_ctrl_ctrl_tc_ReLU;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [1:0]  _adds_1_0_io_out_bits_ctrl_ctrl_tc_shape;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [3:0]  _adds_1_0_io_out_bits_ctrl_ctrl_sel_slot_num;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [7:0]  _adds_1_0_io_out_bits_ctrl_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [31:0] _adds_1_0_io_out_bits_ctrl_ctrl_spike_info_pc;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [31:0] _adds_1_0_io_out_bits_ctrl_ctrl_spike_info_inst;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_0_3_io_in_ready;	// ventus/src/TensorCore/Tensor.scala:236:32
  wire [15:0] _adds_0_3_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:236:32
  wire        _adds_0_2_io_in_ready;	// ventus/src/TensorCore/Tensor.scala:236:32
  wire [15:0] _adds_0_2_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:236:32
  wire        _adds_0_1_io_in_ready;	// ventus/src/TensorCore/Tensor.scala:236:32
  wire        _adds_0_1_io_out_valid;	// ventus/src/TensorCore/Tensor.scala:236:32
  wire [15:0] _adds_0_1_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:236:32
  wire        _adds_0_0_io_in_ready;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_0_0_io_out_valid;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [15:0] _adds_0_0_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [2:0]  _adds_0_0_io_out_bits_ctrl_rm;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [31:0] _adds_0_0_io_out_bits_ctrl_c;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [4:0]  _adds_0_0_io_out_bits_ctrl_ctrl_reg_idxw;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [2:0]  _adds_0_0_io_out_bits_ctrl_ctrl_warpID;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_0_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire        _adds_0_0_io_out_bits_ctrl_ctrl_tc_ReLU;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [1:0]  _adds_0_0_io_out_bits_ctrl_ctrl_tc_shape;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [3:0]  _adds_0_0_io_out_bits_ctrl_ctrl_sel_slot_num;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [7:0]  _adds_0_0_io_out_bits_ctrl_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [31:0] _adds_0_0_io_out_bits_ctrl_ctrl_spike_info_pc;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [31:0] _adds_0_0_io_out_bits_ctrl_ctrl_spike_info_inst;	// ventus/src/TensorCore/Tensor.scala:235:32
  wire [15:0] _muls_7_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:242:30
  wire [15:0] _muls_6_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:242:30
  wire [15:0] _muls_5_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:242:30
  wire [15:0] _muls_4_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:242:30
  wire        _muls_3_io_out_valid;	// ventus/src/TensorCore/Tensor.scala:242:30
  wire [15:0] _muls_3_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:242:30
  wire        _muls_2_io_out_valid;	// ventus/src/TensorCore/Tensor.scala:242:30
  wire [15:0] _muls_2_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:242:30
  wire        _muls_1_io_out_valid;	// ventus/src/TensorCore/Tensor.scala:242:30
  wire [15:0] _muls_1_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:242:30
  wire        _muls_0_io_out_valid;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire [15:0] _muls_0_io_out_bits_result;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire [2:0]  _muls_0_io_out_bits_ctrl_rm;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire [31:0] _muls_0_io_out_bits_ctrl_c;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire [4:0]  _muls_0_io_out_bits_ctrl_ctrl_reg_idxw;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire [2:0]  _muls_0_io_out_bits_ctrl_ctrl_warpID;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire        _muls_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire        _muls_0_io_out_bits_ctrl_ctrl_tc_ReLU;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire [1:0]  _muls_0_io_out_bits_ctrl_ctrl_tc_shape;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire [3:0]  _muls_0_io_out_bits_ctrl_ctrl_sel_slot_num;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire [7:0]  _muls_0_io_out_bits_ctrl_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire [31:0] _muls_0_io_out_bits_ctrl_ctrl_spike_info_pc;	// ventus/src/TensorCore/Tensor.scala:241:24
  wire [31:0] _muls_0_io_out_bits_ctrl_ctrl_spike_info_inst;	// ventus/src/TensorCore/Tensor.scala:241:24
  TCMulPipe muls_0 (	// ventus/src/TensorCore/Tensor.scala:241:24
    .clock                                      (clock),
    .reset                                      (reset),
    .io_in_valid                                (io_in_valid),
    .io_in_bits_a                               (io_in_bits_a_0),
    .io_in_bits_b                               (io_in_bits_b_0),
    .io_in_bits_rm                              (io_in_bits_rm),
    .io_in_bits_ctrl_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_c                          (io_in_bits_c),
    .io_in_bits_ctrl_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                               (_adds_0_0_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_valid                               (_muls_0_io_out_valid),
    .io_out_bits_result                         (_muls_0_io_out_bits_result),
    .io_out_bits_ctrl_rm                        (_muls_0_io_out_bits_ctrl_rm),
    .io_out_bits_ctrl_c                         (_muls_0_io_out_bits_ctrl_c),
    .io_out_bits_ctrl_ctrl_reg_idxw             (_muls_0_io_out_bits_ctrl_ctrl_reg_idxw),
    .io_out_bits_ctrl_ctrl_warpID               (_muls_0_io_out_bits_ctrl_ctrl_warpID),
    .io_out_bits_ctrl_ctrl_isMixedPrecisionMode
      (_muls_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),
    .io_out_bits_ctrl_ctrl_tc_ReLU              (_muls_0_io_out_bits_ctrl_ctrl_tc_ReLU),
    .io_out_bits_ctrl_ctrl_tc_shape             (_muls_0_io_out_bits_ctrl_ctrl_tc_shape),
    .io_out_bits_ctrl_ctrl_sel_slot_num
      (_muls_0_io_out_bits_ctrl_ctrl_sel_slot_num),
    .io_out_bits_ctrl_ctrl_spike_info_sm_id
      (_muls_0_io_out_bits_ctrl_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_ctrl_spike_info_pc
      (_muls_0_io_out_bits_ctrl_ctrl_spike_info_pc),
    .io_out_bits_ctrl_ctrl_spike_info_inst
      (_muls_0_io_out_bits_ctrl_ctrl_spike_info_inst)
  );
  TCMulPipe_1 muls_1 (	// ventus/src/TensorCore/Tensor.scala:242:30
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (/* unused */),
    .io_in_valid        (io_in_valid),
    .io_in_bits_a       (io_in_bits_a_1),
    .io_in_bits_b       (io_in_bits_b_1),
    .io_in_bits_rm      (io_in_bits_rm),
    .io_out_ready       (_adds_0_1_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_out_valid       (_muls_1_io_out_valid),
    .io_out_bits_result (_muls_1_io_out_bits_result)
  );
  TCMulPipe_1 muls_2 (	// ventus/src/TensorCore/Tensor.scala:242:30
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (/* unused */),
    .io_in_valid        (io_in_valid),
    .io_in_bits_a       (io_in_bits_a_2),
    .io_in_bits_b       (io_in_bits_b_2),
    .io_in_bits_rm      (io_in_bits_rm),
    .io_out_ready       (_adds_0_2_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_out_valid       (_muls_2_io_out_valid),
    .io_out_bits_result (_muls_2_io_out_bits_result)
  );
  TCMulPipe_1 muls_3 (	// ventus/src/TensorCore/Tensor.scala:242:30
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (/* unused */),
    .io_in_valid        (io_in_valid),
    .io_in_bits_a       (io_in_bits_a_3),
    .io_in_bits_b       (io_in_bits_b_3),
    .io_in_bits_rm      (io_in_bits_rm),
    .io_out_ready       (_adds_0_3_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_out_valid       (_muls_3_io_out_valid),
    .io_out_bits_result (_muls_3_io_out_bits_result)
  );
  TCMulPipe_1 muls_4 (	// ventus/src/TensorCore/Tensor.scala:242:30
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (/* unused */),
    .io_in_valid        (io_in_valid),
    .io_in_bits_a       (io_in_bits_a_4),
    .io_in_bits_b       (io_in_bits_b_4),
    .io_in_bits_rm      (io_in_bits_rm),
    .io_out_ready       (_adds_0_0_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_valid       (/* unused */),
    .io_out_bits_result (_muls_4_io_out_bits_result)
  );
  TCMulPipe_1 muls_5 (	// ventus/src/TensorCore/Tensor.scala:242:30
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (/* unused */),
    .io_in_valid        (io_in_valid),
    .io_in_bits_a       (io_in_bits_a_5),
    .io_in_bits_b       (io_in_bits_b_5),
    .io_in_bits_rm      (io_in_bits_rm),
    .io_out_ready       (_adds_0_1_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_out_valid       (/* unused */),
    .io_out_bits_result (_muls_5_io_out_bits_result)
  );
  TCMulPipe_1 muls_6 (	// ventus/src/TensorCore/Tensor.scala:242:30
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (/* unused */),
    .io_in_valid        (io_in_valid),
    .io_in_bits_a       (io_in_bits_a_6),
    .io_in_bits_b       (io_in_bits_b_6),
    .io_in_bits_rm      (io_in_bits_rm),
    .io_out_ready       (_adds_0_2_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_out_valid       (/* unused */),
    .io_out_bits_result (_muls_6_io_out_bits_result)
  );
  TCMulPipe_1 muls_7 (	// ventus/src/TensorCore/Tensor.scala:242:30
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (io_in_ready),
    .io_in_valid        (io_in_valid),
    .io_in_bits_a       (io_in_bits_a_7),
    .io_in_bits_b       (io_in_bits_b_7),
    .io_in_bits_rm      (io_in_bits_rm),
    .io_out_ready       (_adds_0_3_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_out_valid       (/* unused */),
    .io_out_bits_result (_muls_7_io_out_bits_result)
  );
  TCAddPipe adds_0_0 (	// ventus/src/TensorCore/Tensor.scala:235:32
    .clock                                      (clock),
    .reset                                      (reset),
    .io_in_ready                                (_adds_0_0_io_in_ready),
    .io_in_valid                                (_muls_0_io_out_valid),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_a                               (_muls_0_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_b                               (_muls_4_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:242:30
    .io_in_bits_rm                              (_muls_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_rm                         (_muls_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_c                          (_muls_0_io_out_bits_ctrl_c),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_ctrl_reg_idxw              (_muls_0_io_out_bits_ctrl_ctrl_reg_idxw),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_ctrl_warpID                (_muls_0_io_out_bits_ctrl_ctrl_warpID),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_ctrl_isMixedPrecisionMode
      (_muls_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_ctrl_tc_ReLU               (_muls_0_io_out_bits_ctrl_ctrl_tc_ReLU),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_ctrl_tc_shape              (_muls_0_io_out_bits_ctrl_ctrl_tc_shape),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_ctrl_sel_slot_num
      (_muls_0_io_out_bits_ctrl_ctrl_sel_slot_num),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_ctrl_spike_info_sm_id
      (_muls_0_io_out_bits_ctrl_ctrl_spike_info_sm_id),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_ctrl_spike_info_pc
      (_muls_0_io_out_bits_ctrl_ctrl_spike_info_pc),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_in_bits_ctrl_ctrl_spike_info_inst
      (_muls_0_io_out_bits_ctrl_ctrl_spike_info_inst),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_out_ready                               (_adds_1_0_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_valid                               (_adds_0_0_io_out_valid),
    .io_out_bits_result                         (_adds_0_0_io_out_bits_result),
    .io_out_bits_fflags                         (/* unused */),
    .io_out_bits_ctrl_rm                        (_adds_0_0_io_out_bits_ctrl_rm),
    .io_out_bits_ctrl_c                         (_adds_0_0_io_out_bits_ctrl_c),
    .io_out_bits_ctrl_ctrl_reg_idxw
      (_adds_0_0_io_out_bits_ctrl_ctrl_reg_idxw),
    .io_out_bits_ctrl_ctrl_warpID               (_adds_0_0_io_out_bits_ctrl_ctrl_warpID),
    .io_out_bits_ctrl_ctrl_isMixedPrecisionMode
      (_adds_0_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),
    .io_out_bits_ctrl_ctrl_tc_ReLU              (_adds_0_0_io_out_bits_ctrl_ctrl_tc_ReLU),
    .io_out_bits_ctrl_ctrl_tc_shape
      (_adds_0_0_io_out_bits_ctrl_ctrl_tc_shape),
    .io_out_bits_ctrl_ctrl_sel_slot_num
      (_adds_0_0_io_out_bits_ctrl_ctrl_sel_slot_num),
    .io_out_bits_ctrl_ctrl_spike_info_sm_id
      (_adds_0_0_io_out_bits_ctrl_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_ctrl_spike_info_pc
      (_adds_0_0_io_out_bits_ctrl_ctrl_spike_info_pc),
    .io_out_bits_ctrl_ctrl_spike_info_inst
      (_adds_0_0_io_out_bits_ctrl_ctrl_spike_info_inst)
  );
  TCAddPipe_1 adds_0_1 (	// ventus/src/TensorCore/Tensor.scala:236:32
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (_adds_0_1_io_in_ready),
    .io_in_valid        (_muls_1_io_out_valid),	// ventus/src/TensorCore/Tensor.scala:242:30
    .io_in_bits_a       (_muls_1_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:242:30
    .io_in_bits_b       (_muls_5_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:242:30
    .io_in_bits_rm      (_muls_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_out_ready       (_adds_1_1_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_out_valid       (_adds_0_1_io_out_valid),
    .io_out_bits_result (_adds_0_1_io_out_bits_result)
  );
  TCAddPipe_1 adds_0_2 (	// ventus/src/TensorCore/Tensor.scala:236:32
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (_adds_0_2_io_in_ready),
    .io_in_valid        (_muls_2_io_out_valid),	// ventus/src/TensorCore/Tensor.scala:242:30
    .io_in_bits_a       (_muls_2_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:242:30
    .io_in_bits_b       (_muls_6_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:242:30
    .io_in_bits_rm      (_muls_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_out_ready       (_adds_1_0_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_valid       (/* unused */),
    .io_out_bits_result (_adds_0_2_io_out_bits_result)
  );
  TCAddPipe_1 adds_0_3 (	// ventus/src/TensorCore/Tensor.scala:236:32
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (_adds_0_3_io_in_ready),
    .io_in_valid        (_muls_3_io_out_valid),	// ventus/src/TensorCore/Tensor.scala:242:30
    .io_in_bits_a       (_muls_3_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:242:30
    .io_in_bits_b       (_muls_7_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:242:30
    .io_in_bits_rm      (_muls_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:241:24
    .io_out_ready       (_adds_1_1_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_out_valid       (/* unused */),
    .io_out_bits_result (_adds_0_3_io_out_bits_result)
  );
  TCAddPipe adds_1_0 (	// ventus/src/TensorCore/Tensor.scala:235:32
    .clock                                      (clock),
    .reset                                      (reset),
    .io_in_ready                                (_adds_1_0_io_in_ready),
    .io_in_valid                                (_adds_0_0_io_out_valid),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_a                               (_adds_0_0_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_b                               (_adds_0_2_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_in_bits_rm                              (_adds_0_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_rm                         (_adds_0_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_c                          (_adds_0_0_io_out_bits_ctrl_c),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_reg_idxw
      (_adds_0_0_io_out_bits_ctrl_ctrl_reg_idxw),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_warpID                (_adds_0_0_io_out_bits_ctrl_ctrl_warpID),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_isMixedPrecisionMode
      (_adds_0_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_tc_ReLU               (_adds_0_0_io_out_bits_ctrl_ctrl_tc_ReLU),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_tc_shape
      (_adds_0_0_io_out_bits_ctrl_ctrl_tc_shape),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_sel_slot_num
      (_adds_0_0_io_out_bits_ctrl_ctrl_sel_slot_num),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_sm_id
      (_adds_0_0_io_out_bits_ctrl_ctrl_spike_info_sm_id),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_pc
      (_adds_0_0_io_out_bits_ctrl_ctrl_spike_info_pc),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_inst
      (_adds_0_0_io_out_bits_ctrl_ctrl_spike_info_inst),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_ready                               (_adds_2_0_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_valid                               (_adds_1_0_io_out_valid),
    .io_out_bits_result                         (_adds_1_0_io_out_bits_result),
    .io_out_bits_fflags                         (/* unused */),
    .io_out_bits_ctrl_rm                        (_adds_1_0_io_out_bits_ctrl_rm),
    .io_out_bits_ctrl_c                         (_adds_1_0_io_out_bits_ctrl_c),
    .io_out_bits_ctrl_ctrl_reg_idxw
      (_adds_1_0_io_out_bits_ctrl_ctrl_reg_idxw),
    .io_out_bits_ctrl_ctrl_warpID               (_adds_1_0_io_out_bits_ctrl_ctrl_warpID),
    .io_out_bits_ctrl_ctrl_isMixedPrecisionMode
      (_adds_1_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),
    .io_out_bits_ctrl_ctrl_tc_ReLU              (_adds_1_0_io_out_bits_ctrl_ctrl_tc_ReLU),
    .io_out_bits_ctrl_ctrl_tc_shape
      (_adds_1_0_io_out_bits_ctrl_ctrl_tc_shape),
    .io_out_bits_ctrl_ctrl_sel_slot_num
      (_adds_1_0_io_out_bits_ctrl_ctrl_sel_slot_num),
    .io_out_bits_ctrl_ctrl_spike_info_sm_id
      (_adds_1_0_io_out_bits_ctrl_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_ctrl_spike_info_pc
      (_adds_1_0_io_out_bits_ctrl_ctrl_spike_info_pc),
    .io_out_bits_ctrl_ctrl_spike_info_inst
      (_adds_1_0_io_out_bits_ctrl_ctrl_spike_info_inst)
  );
  TCAddPipe_1 adds_1_1 (	// ventus/src/TensorCore/Tensor.scala:236:32
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (_adds_1_1_io_in_ready),
    .io_in_valid        (_adds_0_1_io_out_valid),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_in_bits_a       (_adds_0_1_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_in_bits_b       (_adds_0_3_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_in_bits_rm      (_adds_0_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_ready       (_adds_2_0_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_valid       (/* unused */),
    .io_out_bits_result (_adds_1_1_io_out_bits_result)
  );
  TCAddPipe adds_2_0 (	// ventus/src/TensorCore/Tensor.scala:235:32
    .clock                                      (clock),
    .reset                                      (reset),
    .io_in_ready                                (_adds_2_0_io_in_ready),
    .io_in_valid                                (_adds_1_0_io_out_valid),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_a                               (_adds_1_0_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_b                               (_adds_1_1_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:236:32
    .io_in_bits_rm                              (_adds_1_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_rm                         (_adds_1_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_c                          (_adds_1_0_io_out_bits_ctrl_c),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_reg_idxw
      (_adds_1_0_io_out_bits_ctrl_ctrl_reg_idxw),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_warpID                (_adds_1_0_io_out_bits_ctrl_ctrl_warpID),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_isMixedPrecisionMode
      (_adds_1_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_tc_ReLU               (_adds_1_0_io_out_bits_ctrl_ctrl_tc_ReLU),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_tc_shape
      (_adds_1_0_io_out_bits_ctrl_ctrl_tc_shape),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_sel_slot_num
      (_adds_1_0_io_out_bits_ctrl_ctrl_sel_slot_num),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_sm_id
      (_adds_1_0_io_out_bits_ctrl_ctrl_spike_info_sm_id),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_pc
      (_adds_1_0_io_out_bits_ctrl_ctrl_spike_info_pc),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_inst
      (_adds_1_0_io_out_bits_ctrl_ctrl_spike_info_inst),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_ready
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_in_ready
         : _finalAdd_FP16_io_in_ready),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :322:37
    .io_out_valid                               (_adds_2_0_io_out_valid),
    .io_out_bits_result                         (_adds_2_0_io_out_bits_result),
    .io_out_bits_fflags                         (/* unused */),
    .io_out_bits_ctrl_rm                        (_adds_2_0_io_out_bits_ctrl_rm),
    .io_out_bits_ctrl_c                         (_adds_2_0_io_out_bits_ctrl_c),
    .io_out_bits_ctrl_ctrl_reg_idxw
      (_adds_2_0_io_out_bits_ctrl_ctrl_reg_idxw),
    .io_out_bits_ctrl_ctrl_warpID               (_adds_2_0_io_out_bits_ctrl_ctrl_warpID),
    .io_out_bits_ctrl_ctrl_isMixedPrecisionMode
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),
    .io_out_bits_ctrl_ctrl_tc_ReLU              (_adds_2_0_io_out_bits_ctrl_ctrl_tc_ReLU),
    .io_out_bits_ctrl_ctrl_tc_shape
      (_adds_2_0_io_out_bits_ctrl_ctrl_tc_shape),
    .io_out_bits_ctrl_ctrl_sel_slot_num
      (_adds_2_0_io_out_bits_ctrl_ctrl_sel_slot_num),
    .io_out_bits_ctrl_ctrl_spike_info_sm_id
      (_adds_2_0_io_out_bits_ctrl_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_ctrl_spike_info_pc
      (_adds_2_0_io_out_bits_ctrl_ctrl_spike_info_pc),
    .io_out_bits_ctrl_ctrl_spike_info_inst
      (_adds_2_0_io_out_bits_ctrl_ctrl_spike_info_inst)
  );
  FP16toFP32Converter fp16to32 (	// ventus/src/TensorCore/Tensor.scala:296:24
    .io_in  (_adds_2_0_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out (_fp16to32_io_out)
  );
  TCAddPipe_7 finalAdd (	// ventus/src/TensorCore/Tensor.scala:298:24
    .clock                                      (clock),
    .reset                                      (reset),
    .io_in_ready                                (_finalAdd_io_in_ready),
    .io_in_valid
      (_adds_2_0_io_out_valid & _adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),	// ventus/src/TensorCore/Tensor.scala:235:32, :312:55
    .io_in_bits_a                               (_fp16to32_io_out),	// ventus/src/TensorCore/Tensor.scala:296:24
    .io_in_bits_b                               (_adds_2_0_io_out_bits_ctrl_c),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_rm                              (_adds_2_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_reg_idxw
      (_adds_2_0_io_out_bits_ctrl_ctrl_reg_idxw),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_warpID                (_adds_2_0_io_out_bits_ctrl_ctrl_warpID),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_isMixedPrecisionMode
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_tc_ReLU               (_adds_2_0_io_out_bits_ctrl_ctrl_tc_ReLU),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_tc_shape
      (_adds_2_0_io_out_bits_ctrl_ctrl_tc_shape),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_sel_slot_num
      (_adds_2_0_io_out_bits_ctrl_ctrl_sel_slot_num),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_sm_id
      (_adds_2_0_io_out_bits_ctrl_ctrl_spike_info_sm_id),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_pc
      (_adds_2_0_io_out_bits_ctrl_ctrl_spike_info_pc),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_inst
      (_adds_2_0_io_out_bits_ctrl_ctrl_spike_info_inst),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_ready                               (_fifo_io_enq_ready),	// ventus/src/TensorCore/Tensor.scala:324:20
    .io_out_valid                               (_finalAdd_io_out_valid),
    .io_out_bits_result                         (_finalAdd_io_out_bits_result),
    .io_out_bits_fflags                         (_finalAdd_io_out_bits_fflags),
    .io_out_bits_ctrl_ctrl_reg_idxw
      (_finalAdd_io_out_bits_ctrl_ctrl_reg_idxw),
    .io_out_bits_ctrl_ctrl_warpID               (_finalAdd_io_out_bits_ctrl_ctrl_warpID),
    .io_out_bits_ctrl_ctrl_isMixedPrecisionMode
      (_finalAdd_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),
    .io_out_bits_ctrl_ctrl_tc_ReLU              (_finalAdd_io_out_bits_ctrl_ctrl_tc_ReLU),
    .io_out_bits_ctrl_ctrl_tc_shape
      (_finalAdd_io_out_bits_ctrl_ctrl_tc_shape),
    .io_out_bits_ctrl_ctrl_sel_slot_num
      (_finalAdd_io_out_bits_ctrl_ctrl_sel_slot_num),
    .io_out_bits_ctrl_ctrl_spike_info_sm_id
      (_finalAdd_io_out_bits_ctrl_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_ctrl_spike_info_pc
      (_finalAdd_io_out_bits_ctrl_ctrl_spike_info_pc),
    .io_out_bits_ctrl_ctrl_spike_info_inst
      (_finalAdd_io_out_bits_ctrl_ctrl_spike_info_inst)
  );
  TCAddPipe finalAdd_FP16 (	// ventus/src/TensorCore/Tensor.scala:299:29
    .clock                                      (clock),
    .reset                                      (reset),
    .io_in_ready                                (_finalAdd_FP16_io_in_ready),
    .io_in_valid
      (_adds_2_0_io_out_valid & ~_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),	// ventus/src/TensorCore/Tensor.scala:235:32, :320:{61,65}
    .io_in_bits_a                               (_adds_2_0_io_out_bits_result),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_b                               (_adds_2_0_io_out_bits_ctrl_c[15:0]),	// ventus/src/TensorCore/Tensor.scala:235:32, :315:42
    .io_in_bits_rm                              (_adds_2_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_rm                         (_adds_2_0_io_out_bits_ctrl_rm),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_c                          (_adds_2_0_io_out_bits_ctrl_c),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_reg_idxw
      (_adds_2_0_io_out_bits_ctrl_ctrl_reg_idxw),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_warpID                (_adds_2_0_io_out_bits_ctrl_ctrl_warpID),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_isMixedPrecisionMode
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_tc_ReLU               (_adds_2_0_io_out_bits_ctrl_ctrl_tc_ReLU),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_tc_shape
      (_adds_2_0_io_out_bits_ctrl_ctrl_tc_shape),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_sel_slot_num
      (_adds_2_0_io_out_bits_ctrl_ctrl_sel_slot_num),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_sm_id
      (_adds_2_0_io_out_bits_ctrl_ctrl_spike_info_sm_id),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_pc
      (_adds_2_0_io_out_bits_ctrl_ctrl_spike_info_pc),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_in_bits_ctrl_ctrl_spike_info_inst
      (_adds_2_0_io_out_bits_ctrl_ctrl_spike_info_inst),	// ventus/src/TensorCore/Tensor.scala:235:32
    .io_out_ready                               (_fifo_io_enq_ready),	// ventus/src/TensorCore/Tensor.scala:324:20
    .io_out_valid                               (_finalAdd_FP16_io_out_valid),
    .io_out_bits_result                         (_finalAdd_FP16_io_out_bits_result),
    .io_out_bits_fflags                         (_finalAdd_FP16_io_out_bits_fflags),
    .io_out_bits_ctrl_rm                        (/* unused */),
    .io_out_bits_ctrl_c                         (/* unused */),
    .io_out_bits_ctrl_ctrl_reg_idxw
      (_finalAdd_FP16_io_out_bits_ctrl_ctrl_reg_idxw),
    .io_out_bits_ctrl_ctrl_warpID
      (_finalAdd_FP16_io_out_bits_ctrl_ctrl_warpID),
    .io_out_bits_ctrl_ctrl_isMixedPrecisionMode
      (_finalAdd_FP16_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),
    .io_out_bits_ctrl_ctrl_tc_ReLU
      (_finalAdd_FP16_io_out_bits_ctrl_ctrl_tc_ReLU),
    .io_out_bits_ctrl_ctrl_tc_shape
      (_finalAdd_FP16_io_out_bits_ctrl_ctrl_tc_shape),
    .io_out_bits_ctrl_ctrl_sel_slot_num
      (_finalAdd_FP16_io_out_bits_ctrl_ctrl_sel_slot_num),
    .io_out_bits_ctrl_ctrl_spike_info_sm_id
      (_finalAdd_FP16_io_out_bits_ctrl_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_ctrl_spike_info_pc
      (_finalAdd_FP16_io_out_bits_ctrl_ctrl_spike_info_pc),
    .io_out_bits_ctrl_ctrl_spike_info_inst
      (_finalAdd_FP16_io_out_bits_ctrl_ctrl_spike_info_inst)
  );
  Queue1_TCDotProductOutput fifo (	// ventus/src/TensorCore/Tensor.scala:324:20
    .clock                                 (clock),
    .reset                                 (reset),
    .io_enq_ready                          (_fifo_io_enq_ready),
    .io_enq_valid
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_valid
         : _finalAdd_FP16_io_out_valid),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :344:27
    .io_enq_bits_result
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? (io_in_bits_ctrl_tc_ReLU & _finalAdd_io_out_bits_result[31]
              ? 32'h0
              : _finalAdd_io_out_bits_result)
         : io_in_bits_ctrl_tc_ReLU & _finalAdd_FP16_io_out_bits_result[15]
             ? 32'h0
             : {16'h0, _finalAdd_FP16_io_out_bits_result}),	// ventus/src/TensorCore/Tensor.scala:235:32, :252:26, :298:24, :299:29, :308:25, :327:18, :328:{8,36}, :332:18, :333:{8,41,61}, :337:33
    .io_enq_bits_fflags
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_bits_fflags
         : _finalAdd_FP16_io_out_bits_fflags),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :338:33
    .io_enq_bits_ctrl_reg_idxw
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_bits_ctrl_ctrl_reg_idxw
         : _finalAdd_FP16_io_out_bits_ctrl_ctrl_reg_idxw),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :341:18
    .io_enq_bits_ctrl_warpID
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_bits_ctrl_ctrl_warpID
         : _finalAdd_FP16_io_out_bits_ctrl_ctrl_warpID),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :341:18
    .io_enq_bits_ctrl_isMixedPrecisionMode
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         : _finalAdd_FP16_io_out_bits_ctrl_ctrl_isMixedPrecisionMode),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :341:18
    .io_enq_bits_ctrl_tc_ReLU
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_bits_ctrl_ctrl_tc_ReLU
         : _finalAdd_FP16_io_out_bits_ctrl_ctrl_tc_ReLU),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :341:18
    .io_enq_bits_ctrl_tc_shape
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_bits_ctrl_ctrl_tc_shape
         : _finalAdd_FP16_io_out_bits_ctrl_ctrl_tc_shape),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :341:18
    .io_enq_bits_ctrl_sel_slot_num
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_bits_ctrl_ctrl_sel_slot_num
         : _finalAdd_FP16_io_out_bits_ctrl_ctrl_sel_slot_num),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :341:18
    .io_enq_bits_ctrl_spike_info_sm_id
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_bits_ctrl_ctrl_spike_info_sm_id
         : _finalAdd_FP16_io_out_bits_ctrl_ctrl_spike_info_sm_id),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :341:18
    .io_enq_bits_ctrl_spike_info_pc
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_bits_ctrl_ctrl_spike_info_pc
         : _finalAdd_FP16_io_out_bits_ctrl_ctrl_spike_info_pc),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :341:18
    .io_enq_bits_ctrl_spike_info_inst
      (_adds_2_0_io_out_bits_ctrl_ctrl_isMixedPrecisionMode
         ? _finalAdd_io_out_bits_ctrl_ctrl_spike_info_inst
         : _finalAdd_FP16_io_out_bits_ctrl_ctrl_spike_info_inst),	// ventus/src/TensorCore/Tensor.scala:235:32, :298:24, :299:29, :341:18
    .io_deq_ready                          (io_out_ready),
    .io_deq_valid                          (io_out_valid),
    .io_deq_bits_result                    (io_out_bits_result),
    .io_deq_bits_fflags                    (io_out_bits_fflags),
    .io_deq_bits_ctrl_reg_idxw             (io_out_bits_ctrl_reg_idxw),
    .io_deq_bits_ctrl_warpID               (io_out_bits_ctrl_warpID),
    .io_deq_bits_ctrl_isMixedPrecisionMode (io_out_bits_ctrl_isMixedPrecisionMode),
    .io_deq_bits_ctrl_tc_ReLU              (io_out_bits_ctrl_tc_ReLU),
    .io_deq_bits_ctrl_tc_shape             (io_out_bits_ctrl_tc_shape),
    .io_deq_bits_ctrl_sel_slot_num         (io_out_bits_ctrl_sel_slot_num),
    .io_deq_bits_ctrl_spike_info_sm_id     (io_out_bits_ctrl_spike_info_sm_id),
    .io_deq_bits_ctrl_spike_info_pc        (io_out_bits_ctrl_spike_info_pc),
    .io_deq_bits_ctrl_spike_info_inst      (io_out_bits_ctrl_spike_info_inst)
  );
endmodule

module TC_ComputationArray_MixedPrecision(	// ventus/src/TensorCore/Tensor.scala:530:7
  input         clock,	// ventus/src/TensorCore/Tensor.scala:530:7
                reset,	// ventus/src/TensorCore/Tensor.scala:530:7
  output        io_in_ready,	// ventus/src/TensorCore/Tensor.scala:537:14
  input         io_in_valid,	// ventus/src/TensorCore/Tensor.scala:537:14
  input  [15:0] io_in_bits_A_0,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_1,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_2,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_3,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_4,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_5,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_6,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_7,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_8,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_9,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_10,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_11,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_12,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_13,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_14,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_15,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_16,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_17,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_18,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_19,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_20,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_21,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_22,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_23,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_24,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_25,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_26,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_27,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_28,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_29,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_30,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_31,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_32,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_33,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_34,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_35,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_36,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_37,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_38,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_39,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_40,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_41,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_42,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_43,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_44,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_45,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_46,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_47,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_48,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_49,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_50,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_51,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_52,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_53,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_54,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_55,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_56,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_57,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_58,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_59,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_60,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_61,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_62,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_A_63,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_0,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_1,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_2,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_3,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_4,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_5,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_6,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_7,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_8,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_9,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_10,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_11,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_12,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_13,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_14,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_15,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_16,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_17,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_18,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_19,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_20,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_21,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_22,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_23,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_24,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_25,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_26,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_27,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_28,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_29,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_30,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_B_31,	// ventus/src/TensorCore/Tensor.scala:537:14
  input  [31:0] io_in_bits_C_0,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_1,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_2,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_3,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_4,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_5,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_6,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_7,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_8,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_9,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_10,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_11,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_12,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_13,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_14,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_15,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_16,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_17,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_18,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_19,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_20,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_21,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_22,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_23,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_24,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_25,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_26,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_27,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_28,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_29,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_30,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_C_31,	// ventus/src/TensorCore/Tensor.scala:537:14
  input  [2:0]  io_in_bits_rm,	// ventus/src/TensorCore/Tensor.scala:537:14
  input  [4:0]  io_in_bits_ctrl_reg_idxw,	// ventus/src/TensorCore/Tensor.scala:537:14
  input  [2:0]  io_in_bits_ctrl_warpID,	// ventus/src/TensorCore/Tensor.scala:537:14
  input         io_in_bits_ctrl_isMixedPrecisionMode,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_ctrl_tc_ReLU,	// ventus/src/TensorCore/Tensor.scala:537:14
  input  [1:0]  io_in_bits_ctrl_tc_shape,	// ventus/src/TensorCore/Tensor.scala:537:14
  input  [3:0]  io_in_bits_ctrl_sel_slot_num,	// ventus/src/TensorCore/Tensor.scala:537:14
  input  [7:0]  io_in_bits_ctrl_spike_info_sm_id,	// ventus/src/TensorCore/Tensor.scala:537:14
  input  [31:0] io_in_bits_ctrl_spike_info_pc,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_in_bits_ctrl_spike_info_inst,	// ventus/src/TensorCore/Tensor.scala:537:14
  input         io_out_ready,	// ventus/src/TensorCore/Tensor.scala:537:14
  output        io_out_valid,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_0_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_0_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_1_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_1_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_2_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_2_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_3_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_3_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_4_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_4_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_5_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_5_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_6_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_6_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_7_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_7_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_8_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_8_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_9_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_9_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_10_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_10_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_11_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_11_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_12_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_12_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_13_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_13_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_14_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_14_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_15_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_15_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_16_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_16_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_17_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_17_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_18_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_18_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_19_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_19_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_20_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_20_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_21_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_21_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_22_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_22_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_23_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_23_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_24_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_24_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_25_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_25_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_26_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_26_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_27_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_27_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_28_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_28_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_29_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_29_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_30_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_30_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_data_31_result,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [4:0]  io_out_bits_data_31_fflags,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_out_bits_ctrl_reg_idxw,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [2:0]  io_out_bits_ctrl_warpID,	// ventus/src/TensorCore/Tensor.scala:537:14
  output        io_out_bits_ctrl_isMixedPrecisionMode,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_out_bits_ctrl_tc_ReLU,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [1:0]  io_out_bits_ctrl_tc_shape,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [3:0]  io_out_bits_ctrl_sel_slot_num,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [7:0]  io_out_bits_ctrl_spike_info_sm_id,	// ventus/src/TensorCore/Tensor.scala:537:14
  output [31:0] io_out_bits_ctrl_spike_info_pc,	// ventus/src/TensorCore/Tensor.scala:537:14
                io_out_bits_ctrl_spike_info_inst	// ventus/src/TensorCore/Tensor.scala:537:14
);

  TCDotProduct_MixedPrecision TCArray_0 (	// ventus/src/TensorCore/Tensor.scala:543:27
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (io_in_ready),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_0),
    .io_in_bits_a_1                        (io_in_bits_A_1),
    .io_in_bits_a_2                        (io_in_bits_A_2),
    .io_in_bits_a_3                        (io_in_bits_A_3),
    .io_in_bits_a_4                        (io_in_bits_A_4),
    .io_in_bits_a_5                        (io_in_bits_A_5),
    .io_in_bits_a_6                        (io_in_bits_A_6),
    .io_in_bits_a_7                        (io_in_bits_A_7),
    .io_in_bits_b_0                        (io_in_bits_B_0),
    .io_in_bits_b_1                        (io_in_bits_B_1),
    .io_in_bits_b_2                        (io_in_bits_B_2),
    .io_in_bits_b_3                        (io_in_bits_B_3),
    .io_in_bits_b_4                        (io_in_bits_B_4),
    .io_in_bits_b_5                        (io_in_bits_B_5),
    .io_in_bits_b_6                        (io_in_bits_B_6),
    .io_in_bits_b_7                        (io_in_bits_B_7),
    .io_in_bits_c                          (io_in_bits_C_0),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (io_out_valid),
    .io_out_bits_result                    (io_out_bits_data_0_result),
    .io_out_bits_fflags                    (io_out_bits_data_0_fflags),
    .io_out_bits_ctrl_reg_idxw             (io_out_bits_ctrl_reg_idxw),
    .io_out_bits_ctrl_warpID               (io_out_bits_ctrl_warpID),
    .io_out_bits_ctrl_isMixedPrecisionMode (io_out_bits_ctrl_isMixedPrecisionMode),
    .io_out_bits_ctrl_tc_ReLU              (io_out_bits_ctrl_tc_ReLU),
    .io_out_bits_ctrl_tc_shape             (io_out_bits_ctrl_tc_shape),
    .io_out_bits_ctrl_sel_slot_num         (io_out_bits_ctrl_sel_slot_num),
    .io_out_bits_ctrl_spike_info_sm_id     (io_out_bits_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_spike_info_pc        (io_out_bits_ctrl_spike_info_pc),
    .io_out_bits_ctrl_spike_info_inst      (io_out_bits_ctrl_spike_info_inst)
  );
  TCDotProduct_MixedPrecision TCArray_1 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_0),
    .io_in_bits_a_1                        (io_in_bits_A_1),
    .io_in_bits_a_2                        (io_in_bits_A_2),
    .io_in_bits_a_3                        (io_in_bits_A_3),
    .io_in_bits_a_4                        (io_in_bits_A_4),
    .io_in_bits_a_5                        (io_in_bits_A_5),
    .io_in_bits_a_6                        (io_in_bits_A_6),
    .io_in_bits_a_7                        (io_in_bits_A_7),
    .io_in_bits_b_0                        (io_in_bits_B_8),
    .io_in_bits_b_1                        (io_in_bits_B_9),
    .io_in_bits_b_2                        (io_in_bits_B_10),
    .io_in_bits_b_3                        (io_in_bits_B_11),
    .io_in_bits_b_4                        (io_in_bits_B_12),
    .io_in_bits_b_5                        (io_in_bits_B_13),
    .io_in_bits_b_6                        (io_in_bits_B_14),
    .io_in_bits_b_7                        (io_in_bits_B_15),
    .io_in_bits_c                          (io_in_bits_C_1),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_1_result),
    .io_out_bits_fflags                    (io_out_bits_data_1_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_2 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_0),
    .io_in_bits_a_1                        (io_in_bits_A_1),
    .io_in_bits_a_2                        (io_in_bits_A_2),
    .io_in_bits_a_3                        (io_in_bits_A_3),
    .io_in_bits_a_4                        (io_in_bits_A_4),
    .io_in_bits_a_5                        (io_in_bits_A_5),
    .io_in_bits_a_6                        (io_in_bits_A_6),
    .io_in_bits_a_7                        (io_in_bits_A_7),
    .io_in_bits_b_0                        (io_in_bits_B_16),
    .io_in_bits_b_1                        (io_in_bits_B_17),
    .io_in_bits_b_2                        (io_in_bits_B_18),
    .io_in_bits_b_3                        (io_in_bits_B_19),
    .io_in_bits_b_4                        (io_in_bits_B_20),
    .io_in_bits_b_5                        (io_in_bits_B_21),
    .io_in_bits_b_6                        (io_in_bits_B_22),
    .io_in_bits_b_7                        (io_in_bits_B_23),
    .io_in_bits_c                          (io_in_bits_C_2),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_2_result),
    .io_out_bits_fflags                    (io_out_bits_data_2_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_3 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_0),
    .io_in_bits_a_1                        (io_in_bits_A_1),
    .io_in_bits_a_2                        (io_in_bits_A_2),
    .io_in_bits_a_3                        (io_in_bits_A_3),
    .io_in_bits_a_4                        (io_in_bits_A_4),
    .io_in_bits_a_5                        (io_in_bits_A_5),
    .io_in_bits_a_6                        (io_in_bits_A_6),
    .io_in_bits_a_7                        (io_in_bits_A_7),
    .io_in_bits_b_0                        (io_in_bits_B_24),
    .io_in_bits_b_1                        (io_in_bits_B_25),
    .io_in_bits_b_2                        (io_in_bits_B_26),
    .io_in_bits_b_3                        (io_in_bits_B_27),
    .io_in_bits_b_4                        (io_in_bits_B_28),
    .io_in_bits_b_5                        (io_in_bits_B_29),
    .io_in_bits_b_6                        (io_in_bits_B_30),
    .io_in_bits_b_7                        (io_in_bits_B_31),
    .io_in_bits_c                          (io_in_bits_C_3),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_3_result),
    .io_out_bits_fflags                    (io_out_bits_data_3_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_4 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_8),
    .io_in_bits_a_1                        (io_in_bits_A_9),
    .io_in_bits_a_2                        (io_in_bits_A_10),
    .io_in_bits_a_3                        (io_in_bits_A_11),
    .io_in_bits_a_4                        (io_in_bits_A_12),
    .io_in_bits_a_5                        (io_in_bits_A_13),
    .io_in_bits_a_6                        (io_in_bits_A_14),
    .io_in_bits_a_7                        (io_in_bits_A_15),
    .io_in_bits_b_0                        (io_in_bits_B_0),
    .io_in_bits_b_1                        (io_in_bits_B_1),
    .io_in_bits_b_2                        (io_in_bits_B_2),
    .io_in_bits_b_3                        (io_in_bits_B_3),
    .io_in_bits_b_4                        (io_in_bits_B_4),
    .io_in_bits_b_5                        (io_in_bits_B_5),
    .io_in_bits_b_6                        (io_in_bits_B_6),
    .io_in_bits_b_7                        (io_in_bits_B_7),
    .io_in_bits_c                          (io_in_bits_C_4),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_4_result),
    .io_out_bits_fflags                    (io_out_bits_data_4_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_5 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_8),
    .io_in_bits_a_1                        (io_in_bits_A_9),
    .io_in_bits_a_2                        (io_in_bits_A_10),
    .io_in_bits_a_3                        (io_in_bits_A_11),
    .io_in_bits_a_4                        (io_in_bits_A_12),
    .io_in_bits_a_5                        (io_in_bits_A_13),
    .io_in_bits_a_6                        (io_in_bits_A_14),
    .io_in_bits_a_7                        (io_in_bits_A_15),
    .io_in_bits_b_0                        (io_in_bits_B_8),
    .io_in_bits_b_1                        (io_in_bits_B_9),
    .io_in_bits_b_2                        (io_in_bits_B_10),
    .io_in_bits_b_3                        (io_in_bits_B_11),
    .io_in_bits_b_4                        (io_in_bits_B_12),
    .io_in_bits_b_5                        (io_in_bits_B_13),
    .io_in_bits_b_6                        (io_in_bits_B_14),
    .io_in_bits_b_7                        (io_in_bits_B_15),
    .io_in_bits_c                          (io_in_bits_C_5),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_5_result),
    .io_out_bits_fflags                    (io_out_bits_data_5_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_6 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_8),
    .io_in_bits_a_1                        (io_in_bits_A_9),
    .io_in_bits_a_2                        (io_in_bits_A_10),
    .io_in_bits_a_3                        (io_in_bits_A_11),
    .io_in_bits_a_4                        (io_in_bits_A_12),
    .io_in_bits_a_5                        (io_in_bits_A_13),
    .io_in_bits_a_6                        (io_in_bits_A_14),
    .io_in_bits_a_7                        (io_in_bits_A_15),
    .io_in_bits_b_0                        (io_in_bits_B_16),
    .io_in_bits_b_1                        (io_in_bits_B_17),
    .io_in_bits_b_2                        (io_in_bits_B_18),
    .io_in_bits_b_3                        (io_in_bits_B_19),
    .io_in_bits_b_4                        (io_in_bits_B_20),
    .io_in_bits_b_5                        (io_in_bits_B_21),
    .io_in_bits_b_6                        (io_in_bits_B_22),
    .io_in_bits_b_7                        (io_in_bits_B_23),
    .io_in_bits_c                          (io_in_bits_C_6),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_6_result),
    .io_out_bits_fflags                    (io_out_bits_data_6_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_7 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_8),
    .io_in_bits_a_1                        (io_in_bits_A_9),
    .io_in_bits_a_2                        (io_in_bits_A_10),
    .io_in_bits_a_3                        (io_in_bits_A_11),
    .io_in_bits_a_4                        (io_in_bits_A_12),
    .io_in_bits_a_5                        (io_in_bits_A_13),
    .io_in_bits_a_6                        (io_in_bits_A_14),
    .io_in_bits_a_7                        (io_in_bits_A_15),
    .io_in_bits_b_0                        (io_in_bits_B_24),
    .io_in_bits_b_1                        (io_in_bits_B_25),
    .io_in_bits_b_2                        (io_in_bits_B_26),
    .io_in_bits_b_3                        (io_in_bits_B_27),
    .io_in_bits_b_4                        (io_in_bits_B_28),
    .io_in_bits_b_5                        (io_in_bits_B_29),
    .io_in_bits_b_6                        (io_in_bits_B_30),
    .io_in_bits_b_7                        (io_in_bits_B_31),
    .io_in_bits_c                          (io_in_bits_C_7),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_7_result),
    .io_out_bits_fflags                    (io_out_bits_data_7_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_8 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_16),
    .io_in_bits_a_1                        (io_in_bits_A_17),
    .io_in_bits_a_2                        (io_in_bits_A_18),
    .io_in_bits_a_3                        (io_in_bits_A_19),
    .io_in_bits_a_4                        (io_in_bits_A_20),
    .io_in_bits_a_5                        (io_in_bits_A_21),
    .io_in_bits_a_6                        (io_in_bits_A_22),
    .io_in_bits_a_7                        (io_in_bits_A_23),
    .io_in_bits_b_0                        (io_in_bits_B_0),
    .io_in_bits_b_1                        (io_in_bits_B_1),
    .io_in_bits_b_2                        (io_in_bits_B_2),
    .io_in_bits_b_3                        (io_in_bits_B_3),
    .io_in_bits_b_4                        (io_in_bits_B_4),
    .io_in_bits_b_5                        (io_in_bits_B_5),
    .io_in_bits_b_6                        (io_in_bits_B_6),
    .io_in_bits_b_7                        (io_in_bits_B_7),
    .io_in_bits_c                          (io_in_bits_C_8),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_8_result),
    .io_out_bits_fflags                    (io_out_bits_data_8_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_9 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_16),
    .io_in_bits_a_1                        (io_in_bits_A_17),
    .io_in_bits_a_2                        (io_in_bits_A_18),
    .io_in_bits_a_3                        (io_in_bits_A_19),
    .io_in_bits_a_4                        (io_in_bits_A_20),
    .io_in_bits_a_5                        (io_in_bits_A_21),
    .io_in_bits_a_6                        (io_in_bits_A_22),
    .io_in_bits_a_7                        (io_in_bits_A_23),
    .io_in_bits_b_0                        (io_in_bits_B_8),
    .io_in_bits_b_1                        (io_in_bits_B_9),
    .io_in_bits_b_2                        (io_in_bits_B_10),
    .io_in_bits_b_3                        (io_in_bits_B_11),
    .io_in_bits_b_4                        (io_in_bits_B_12),
    .io_in_bits_b_5                        (io_in_bits_B_13),
    .io_in_bits_b_6                        (io_in_bits_B_14),
    .io_in_bits_b_7                        (io_in_bits_B_15),
    .io_in_bits_c                          (io_in_bits_C_9),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_9_result),
    .io_out_bits_fflags                    (io_out_bits_data_9_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_10 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_16),
    .io_in_bits_a_1                        (io_in_bits_A_17),
    .io_in_bits_a_2                        (io_in_bits_A_18),
    .io_in_bits_a_3                        (io_in_bits_A_19),
    .io_in_bits_a_4                        (io_in_bits_A_20),
    .io_in_bits_a_5                        (io_in_bits_A_21),
    .io_in_bits_a_6                        (io_in_bits_A_22),
    .io_in_bits_a_7                        (io_in_bits_A_23),
    .io_in_bits_b_0                        (io_in_bits_B_16),
    .io_in_bits_b_1                        (io_in_bits_B_17),
    .io_in_bits_b_2                        (io_in_bits_B_18),
    .io_in_bits_b_3                        (io_in_bits_B_19),
    .io_in_bits_b_4                        (io_in_bits_B_20),
    .io_in_bits_b_5                        (io_in_bits_B_21),
    .io_in_bits_b_6                        (io_in_bits_B_22),
    .io_in_bits_b_7                        (io_in_bits_B_23),
    .io_in_bits_c                          (io_in_bits_C_10),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_10_result),
    .io_out_bits_fflags                    (io_out_bits_data_10_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_11 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_16),
    .io_in_bits_a_1                        (io_in_bits_A_17),
    .io_in_bits_a_2                        (io_in_bits_A_18),
    .io_in_bits_a_3                        (io_in_bits_A_19),
    .io_in_bits_a_4                        (io_in_bits_A_20),
    .io_in_bits_a_5                        (io_in_bits_A_21),
    .io_in_bits_a_6                        (io_in_bits_A_22),
    .io_in_bits_a_7                        (io_in_bits_A_23),
    .io_in_bits_b_0                        (io_in_bits_B_24),
    .io_in_bits_b_1                        (io_in_bits_B_25),
    .io_in_bits_b_2                        (io_in_bits_B_26),
    .io_in_bits_b_3                        (io_in_bits_B_27),
    .io_in_bits_b_4                        (io_in_bits_B_28),
    .io_in_bits_b_5                        (io_in_bits_B_29),
    .io_in_bits_b_6                        (io_in_bits_B_30),
    .io_in_bits_b_7                        (io_in_bits_B_31),
    .io_in_bits_c                          (io_in_bits_C_11),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_11_result),
    .io_out_bits_fflags                    (io_out_bits_data_11_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_12 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_24),
    .io_in_bits_a_1                        (io_in_bits_A_25),
    .io_in_bits_a_2                        (io_in_bits_A_26),
    .io_in_bits_a_3                        (io_in_bits_A_27),
    .io_in_bits_a_4                        (io_in_bits_A_28),
    .io_in_bits_a_5                        (io_in_bits_A_29),
    .io_in_bits_a_6                        (io_in_bits_A_30),
    .io_in_bits_a_7                        (io_in_bits_A_31),
    .io_in_bits_b_0                        (io_in_bits_B_0),
    .io_in_bits_b_1                        (io_in_bits_B_1),
    .io_in_bits_b_2                        (io_in_bits_B_2),
    .io_in_bits_b_3                        (io_in_bits_B_3),
    .io_in_bits_b_4                        (io_in_bits_B_4),
    .io_in_bits_b_5                        (io_in_bits_B_5),
    .io_in_bits_b_6                        (io_in_bits_B_6),
    .io_in_bits_b_7                        (io_in_bits_B_7),
    .io_in_bits_c                          (io_in_bits_C_12),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_12_result),
    .io_out_bits_fflags                    (io_out_bits_data_12_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_13 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_24),
    .io_in_bits_a_1                        (io_in_bits_A_25),
    .io_in_bits_a_2                        (io_in_bits_A_26),
    .io_in_bits_a_3                        (io_in_bits_A_27),
    .io_in_bits_a_4                        (io_in_bits_A_28),
    .io_in_bits_a_5                        (io_in_bits_A_29),
    .io_in_bits_a_6                        (io_in_bits_A_30),
    .io_in_bits_a_7                        (io_in_bits_A_31),
    .io_in_bits_b_0                        (io_in_bits_B_8),
    .io_in_bits_b_1                        (io_in_bits_B_9),
    .io_in_bits_b_2                        (io_in_bits_B_10),
    .io_in_bits_b_3                        (io_in_bits_B_11),
    .io_in_bits_b_4                        (io_in_bits_B_12),
    .io_in_bits_b_5                        (io_in_bits_B_13),
    .io_in_bits_b_6                        (io_in_bits_B_14),
    .io_in_bits_b_7                        (io_in_bits_B_15),
    .io_in_bits_c                          (io_in_bits_C_13),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_13_result),
    .io_out_bits_fflags                    (io_out_bits_data_13_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_14 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_24),
    .io_in_bits_a_1                        (io_in_bits_A_25),
    .io_in_bits_a_2                        (io_in_bits_A_26),
    .io_in_bits_a_3                        (io_in_bits_A_27),
    .io_in_bits_a_4                        (io_in_bits_A_28),
    .io_in_bits_a_5                        (io_in_bits_A_29),
    .io_in_bits_a_6                        (io_in_bits_A_30),
    .io_in_bits_a_7                        (io_in_bits_A_31),
    .io_in_bits_b_0                        (io_in_bits_B_16),
    .io_in_bits_b_1                        (io_in_bits_B_17),
    .io_in_bits_b_2                        (io_in_bits_B_18),
    .io_in_bits_b_3                        (io_in_bits_B_19),
    .io_in_bits_b_4                        (io_in_bits_B_20),
    .io_in_bits_b_5                        (io_in_bits_B_21),
    .io_in_bits_b_6                        (io_in_bits_B_22),
    .io_in_bits_b_7                        (io_in_bits_B_23),
    .io_in_bits_c                          (io_in_bits_C_14),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_14_result),
    .io_out_bits_fflags                    (io_out_bits_data_14_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_15 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_24),
    .io_in_bits_a_1                        (io_in_bits_A_25),
    .io_in_bits_a_2                        (io_in_bits_A_26),
    .io_in_bits_a_3                        (io_in_bits_A_27),
    .io_in_bits_a_4                        (io_in_bits_A_28),
    .io_in_bits_a_5                        (io_in_bits_A_29),
    .io_in_bits_a_6                        (io_in_bits_A_30),
    .io_in_bits_a_7                        (io_in_bits_A_31),
    .io_in_bits_b_0                        (io_in_bits_B_24),
    .io_in_bits_b_1                        (io_in_bits_B_25),
    .io_in_bits_b_2                        (io_in_bits_B_26),
    .io_in_bits_b_3                        (io_in_bits_B_27),
    .io_in_bits_b_4                        (io_in_bits_B_28),
    .io_in_bits_b_5                        (io_in_bits_B_29),
    .io_in_bits_b_6                        (io_in_bits_B_30),
    .io_in_bits_b_7                        (io_in_bits_B_31),
    .io_in_bits_c                          (io_in_bits_C_15),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_15_result),
    .io_out_bits_fflags                    (io_out_bits_data_15_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_16 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_32),
    .io_in_bits_a_1                        (io_in_bits_A_33),
    .io_in_bits_a_2                        (io_in_bits_A_34),
    .io_in_bits_a_3                        (io_in_bits_A_35),
    .io_in_bits_a_4                        (io_in_bits_A_36),
    .io_in_bits_a_5                        (io_in_bits_A_37),
    .io_in_bits_a_6                        (io_in_bits_A_38),
    .io_in_bits_a_7                        (io_in_bits_A_39),
    .io_in_bits_b_0                        (io_in_bits_B_0),
    .io_in_bits_b_1                        (io_in_bits_B_1),
    .io_in_bits_b_2                        (io_in_bits_B_2),
    .io_in_bits_b_3                        (io_in_bits_B_3),
    .io_in_bits_b_4                        (io_in_bits_B_4),
    .io_in_bits_b_5                        (io_in_bits_B_5),
    .io_in_bits_b_6                        (io_in_bits_B_6),
    .io_in_bits_b_7                        (io_in_bits_B_7),
    .io_in_bits_c                          (io_in_bits_C_16),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_16_result),
    .io_out_bits_fflags                    (io_out_bits_data_16_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_17 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_32),
    .io_in_bits_a_1                        (io_in_bits_A_33),
    .io_in_bits_a_2                        (io_in_bits_A_34),
    .io_in_bits_a_3                        (io_in_bits_A_35),
    .io_in_bits_a_4                        (io_in_bits_A_36),
    .io_in_bits_a_5                        (io_in_bits_A_37),
    .io_in_bits_a_6                        (io_in_bits_A_38),
    .io_in_bits_a_7                        (io_in_bits_A_39),
    .io_in_bits_b_0                        (io_in_bits_B_8),
    .io_in_bits_b_1                        (io_in_bits_B_9),
    .io_in_bits_b_2                        (io_in_bits_B_10),
    .io_in_bits_b_3                        (io_in_bits_B_11),
    .io_in_bits_b_4                        (io_in_bits_B_12),
    .io_in_bits_b_5                        (io_in_bits_B_13),
    .io_in_bits_b_6                        (io_in_bits_B_14),
    .io_in_bits_b_7                        (io_in_bits_B_15),
    .io_in_bits_c                          (io_in_bits_C_17),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_17_result),
    .io_out_bits_fflags                    (io_out_bits_data_17_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_18 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_32),
    .io_in_bits_a_1                        (io_in_bits_A_33),
    .io_in_bits_a_2                        (io_in_bits_A_34),
    .io_in_bits_a_3                        (io_in_bits_A_35),
    .io_in_bits_a_4                        (io_in_bits_A_36),
    .io_in_bits_a_5                        (io_in_bits_A_37),
    .io_in_bits_a_6                        (io_in_bits_A_38),
    .io_in_bits_a_7                        (io_in_bits_A_39),
    .io_in_bits_b_0                        (io_in_bits_B_16),
    .io_in_bits_b_1                        (io_in_bits_B_17),
    .io_in_bits_b_2                        (io_in_bits_B_18),
    .io_in_bits_b_3                        (io_in_bits_B_19),
    .io_in_bits_b_4                        (io_in_bits_B_20),
    .io_in_bits_b_5                        (io_in_bits_B_21),
    .io_in_bits_b_6                        (io_in_bits_B_22),
    .io_in_bits_b_7                        (io_in_bits_B_23),
    .io_in_bits_c                          (io_in_bits_C_18),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_18_result),
    .io_out_bits_fflags                    (io_out_bits_data_18_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_19 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_32),
    .io_in_bits_a_1                        (io_in_bits_A_33),
    .io_in_bits_a_2                        (io_in_bits_A_34),
    .io_in_bits_a_3                        (io_in_bits_A_35),
    .io_in_bits_a_4                        (io_in_bits_A_36),
    .io_in_bits_a_5                        (io_in_bits_A_37),
    .io_in_bits_a_6                        (io_in_bits_A_38),
    .io_in_bits_a_7                        (io_in_bits_A_39),
    .io_in_bits_b_0                        (io_in_bits_B_24),
    .io_in_bits_b_1                        (io_in_bits_B_25),
    .io_in_bits_b_2                        (io_in_bits_B_26),
    .io_in_bits_b_3                        (io_in_bits_B_27),
    .io_in_bits_b_4                        (io_in_bits_B_28),
    .io_in_bits_b_5                        (io_in_bits_B_29),
    .io_in_bits_b_6                        (io_in_bits_B_30),
    .io_in_bits_b_7                        (io_in_bits_B_31),
    .io_in_bits_c                          (io_in_bits_C_19),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_19_result),
    .io_out_bits_fflags                    (io_out_bits_data_19_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_20 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_40),
    .io_in_bits_a_1                        (io_in_bits_A_41),
    .io_in_bits_a_2                        (io_in_bits_A_42),
    .io_in_bits_a_3                        (io_in_bits_A_43),
    .io_in_bits_a_4                        (io_in_bits_A_44),
    .io_in_bits_a_5                        (io_in_bits_A_45),
    .io_in_bits_a_6                        (io_in_bits_A_46),
    .io_in_bits_a_7                        (io_in_bits_A_47),
    .io_in_bits_b_0                        (io_in_bits_B_0),
    .io_in_bits_b_1                        (io_in_bits_B_1),
    .io_in_bits_b_2                        (io_in_bits_B_2),
    .io_in_bits_b_3                        (io_in_bits_B_3),
    .io_in_bits_b_4                        (io_in_bits_B_4),
    .io_in_bits_b_5                        (io_in_bits_B_5),
    .io_in_bits_b_6                        (io_in_bits_B_6),
    .io_in_bits_b_7                        (io_in_bits_B_7),
    .io_in_bits_c                          (io_in_bits_C_20),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_20_result),
    .io_out_bits_fflags                    (io_out_bits_data_20_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_21 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_40),
    .io_in_bits_a_1                        (io_in_bits_A_41),
    .io_in_bits_a_2                        (io_in_bits_A_42),
    .io_in_bits_a_3                        (io_in_bits_A_43),
    .io_in_bits_a_4                        (io_in_bits_A_44),
    .io_in_bits_a_5                        (io_in_bits_A_45),
    .io_in_bits_a_6                        (io_in_bits_A_46),
    .io_in_bits_a_7                        (io_in_bits_A_47),
    .io_in_bits_b_0                        (io_in_bits_B_8),
    .io_in_bits_b_1                        (io_in_bits_B_9),
    .io_in_bits_b_2                        (io_in_bits_B_10),
    .io_in_bits_b_3                        (io_in_bits_B_11),
    .io_in_bits_b_4                        (io_in_bits_B_12),
    .io_in_bits_b_5                        (io_in_bits_B_13),
    .io_in_bits_b_6                        (io_in_bits_B_14),
    .io_in_bits_b_7                        (io_in_bits_B_15),
    .io_in_bits_c                          (io_in_bits_C_21),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_21_result),
    .io_out_bits_fflags                    (io_out_bits_data_21_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_22 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_40),
    .io_in_bits_a_1                        (io_in_bits_A_41),
    .io_in_bits_a_2                        (io_in_bits_A_42),
    .io_in_bits_a_3                        (io_in_bits_A_43),
    .io_in_bits_a_4                        (io_in_bits_A_44),
    .io_in_bits_a_5                        (io_in_bits_A_45),
    .io_in_bits_a_6                        (io_in_bits_A_46),
    .io_in_bits_a_7                        (io_in_bits_A_47),
    .io_in_bits_b_0                        (io_in_bits_B_16),
    .io_in_bits_b_1                        (io_in_bits_B_17),
    .io_in_bits_b_2                        (io_in_bits_B_18),
    .io_in_bits_b_3                        (io_in_bits_B_19),
    .io_in_bits_b_4                        (io_in_bits_B_20),
    .io_in_bits_b_5                        (io_in_bits_B_21),
    .io_in_bits_b_6                        (io_in_bits_B_22),
    .io_in_bits_b_7                        (io_in_bits_B_23),
    .io_in_bits_c                          (io_in_bits_C_22),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_22_result),
    .io_out_bits_fflags                    (io_out_bits_data_22_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_23 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_40),
    .io_in_bits_a_1                        (io_in_bits_A_41),
    .io_in_bits_a_2                        (io_in_bits_A_42),
    .io_in_bits_a_3                        (io_in_bits_A_43),
    .io_in_bits_a_4                        (io_in_bits_A_44),
    .io_in_bits_a_5                        (io_in_bits_A_45),
    .io_in_bits_a_6                        (io_in_bits_A_46),
    .io_in_bits_a_7                        (io_in_bits_A_47),
    .io_in_bits_b_0                        (io_in_bits_B_24),
    .io_in_bits_b_1                        (io_in_bits_B_25),
    .io_in_bits_b_2                        (io_in_bits_B_26),
    .io_in_bits_b_3                        (io_in_bits_B_27),
    .io_in_bits_b_4                        (io_in_bits_B_28),
    .io_in_bits_b_5                        (io_in_bits_B_29),
    .io_in_bits_b_6                        (io_in_bits_B_30),
    .io_in_bits_b_7                        (io_in_bits_B_31),
    .io_in_bits_c                          (io_in_bits_C_23),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_23_result),
    .io_out_bits_fflags                    (io_out_bits_data_23_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_24 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_48),
    .io_in_bits_a_1                        (io_in_bits_A_49),
    .io_in_bits_a_2                        (io_in_bits_A_50),
    .io_in_bits_a_3                        (io_in_bits_A_51),
    .io_in_bits_a_4                        (io_in_bits_A_52),
    .io_in_bits_a_5                        (io_in_bits_A_53),
    .io_in_bits_a_6                        (io_in_bits_A_54),
    .io_in_bits_a_7                        (io_in_bits_A_55),
    .io_in_bits_b_0                        (io_in_bits_B_0),
    .io_in_bits_b_1                        (io_in_bits_B_1),
    .io_in_bits_b_2                        (io_in_bits_B_2),
    .io_in_bits_b_3                        (io_in_bits_B_3),
    .io_in_bits_b_4                        (io_in_bits_B_4),
    .io_in_bits_b_5                        (io_in_bits_B_5),
    .io_in_bits_b_6                        (io_in_bits_B_6),
    .io_in_bits_b_7                        (io_in_bits_B_7),
    .io_in_bits_c                          (io_in_bits_C_24),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_24_result),
    .io_out_bits_fflags                    (io_out_bits_data_24_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_25 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_48),
    .io_in_bits_a_1                        (io_in_bits_A_49),
    .io_in_bits_a_2                        (io_in_bits_A_50),
    .io_in_bits_a_3                        (io_in_bits_A_51),
    .io_in_bits_a_4                        (io_in_bits_A_52),
    .io_in_bits_a_5                        (io_in_bits_A_53),
    .io_in_bits_a_6                        (io_in_bits_A_54),
    .io_in_bits_a_7                        (io_in_bits_A_55),
    .io_in_bits_b_0                        (io_in_bits_B_8),
    .io_in_bits_b_1                        (io_in_bits_B_9),
    .io_in_bits_b_2                        (io_in_bits_B_10),
    .io_in_bits_b_3                        (io_in_bits_B_11),
    .io_in_bits_b_4                        (io_in_bits_B_12),
    .io_in_bits_b_5                        (io_in_bits_B_13),
    .io_in_bits_b_6                        (io_in_bits_B_14),
    .io_in_bits_b_7                        (io_in_bits_B_15),
    .io_in_bits_c                          (io_in_bits_C_25),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_25_result),
    .io_out_bits_fflags                    (io_out_bits_data_25_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_26 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_48),
    .io_in_bits_a_1                        (io_in_bits_A_49),
    .io_in_bits_a_2                        (io_in_bits_A_50),
    .io_in_bits_a_3                        (io_in_bits_A_51),
    .io_in_bits_a_4                        (io_in_bits_A_52),
    .io_in_bits_a_5                        (io_in_bits_A_53),
    .io_in_bits_a_6                        (io_in_bits_A_54),
    .io_in_bits_a_7                        (io_in_bits_A_55),
    .io_in_bits_b_0                        (io_in_bits_B_16),
    .io_in_bits_b_1                        (io_in_bits_B_17),
    .io_in_bits_b_2                        (io_in_bits_B_18),
    .io_in_bits_b_3                        (io_in_bits_B_19),
    .io_in_bits_b_4                        (io_in_bits_B_20),
    .io_in_bits_b_5                        (io_in_bits_B_21),
    .io_in_bits_b_6                        (io_in_bits_B_22),
    .io_in_bits_b_7                        (io_in_bits_B_23),
    .io_in_bits_c                          (io_in_bits_C_26),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_26_result),
    .io_out_bits_fflags                    (io_out_bits_data_26_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_27 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_48),
    .io_in_bits_a_1                        (io_in_bits_A_49),
    .io_in_bits_a_2                        (io_in_bits_A_50),
    .io_in_bits_a_3                        (io_in_bits_A_51),
    .io_in_bits_a_4                        (io_in_bits_A_52),
    .io_in_bits_a_5                        (io_in_bits_A_53),
    .io_in_bits_a_6                        (io_in_bits_A_54),
    .io_in_bits_a_7                        (io_in_bits_A_55),
    .io_in_bits_b_0                        (io_in_bits_B_24),
    .io_in_bits_b_1                        (io_in_bits_B_25),
    .io_in_bits_b_2                        (io_in_bits_B_26),
    .io_in_bits_b_3                        (io_in_bits_B_27),
    .io_in_bits_b_4                        (io_in_bits_B_28),
    .io_in_bits_b_5                        (io_in_bits_B_29),
    .io_in_bits_b_6                        (io_in_bits_B_30),
    .io_in_bits_b_7                        (io_in_bits_B_31),
    .io_in_bits_c                          (io_in_bits_C_27),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_27_result),
    .io_out_bits_fflags                    (io_out_bits_data_27_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_28 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_56),
    .io_in_bits_a_1                        (io_in_bits_A_57),
    .io_in_bits_a_2                        (io_in_bits_A_58),
    .io_in_bits_a_3                        (io_in_bits_A_59),
    .io_in_bits_a_4                        (io_in_bits_A_60),
    .io_in_bits_a_5                        (io_in_bits_A_61),
    .io_in_bits_a_6                        (io_in_bits_A_62),
    .io_in_bits_a_7                        (io_in_bits_A_63),
    .io_in_bits_b_0                        (io_in_bits_B_0),
    .io_in_bits_b_1                        (io_in_bits_B_1),
    .io_in_bits_b_2                        (io_in_bits_B_2),
    .io_in_bits_b_3                        (io_in_bits_B_3),
    .io_in_bits_b_4                        (io_in_bits_B_4),
    .io_in_bits_b_5                        (io_in_bits_B_5),
    .io_in_bits_b_6                        (io_in_bits_B_6),
    .io_in_bits_b_7                        (io_in_bits_B_7),
    .io_in_bits_c                          (io_in_bits_C_28),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_28_result),
    .io_out_bits_fflags                    (io_out_bits_data_28_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_29 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_56),
    .io_in_bits_a_1                        (io_in_bits_A_57),
    .io_in_bits_a_2                        (io_in_bits_A_58),
    .io_in_bits_a_3                        (io_in_bits_A_59),
    .io_in_bits_a_4                        (io_in_bits_A_60),
    .io_in_bits_a_5                        (io_in_bits_A_61),
    .io_in_bits_a_6                        (io_in_bits_A_62),
    .io_in_bits_a_7                        (io_in_bits_A_63),
    .io_in_bits_b_0                        (io_in_bits_B_8),
    .io_in_bits_b_1                        (io_in_bits_B_9),
    .io_in_bits_b_2                        (io_in_bits_B_10),
    .io_in_bits_b_3                        (io_in_bits_B_11),
    .io_in_bits_b_4                        (io_in_bits_B_12),
    .io_in_bits_b_5                        (io_in_bits_B_13),
    .io_in_bits_b_6                        (io_in_bits_B_14),
    .io_in_bits_b_7                        (io_in_bits_B_15),
    .io_in_bits_c                          (io_in_bits_C_29),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_29_result),
    .io_out_bits_fflags                    (io_out_bits_data_29_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_30 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_56),
    .io_in_bits_a_1                        (io_in_bits_A_57),
    .io_in_bits_a_2                        (io_in_bits_A_58),
    .io_in_bits_a_3                        (io_in_bits_A_59),
    .io_in_bits_a_4                        (io_in_bits_A_60),
    .io_in_bits_a_5                        (io_in_bits_A_61),
    .io_in_bits_a_6                        (io_in_bits_A_62),
    .io_in_bits_a_7                        (io_in_bits_A_63),
    .io_in_bits_b_0                        (io_in_bits_B_16),
    .io_in_bits_b_1                        (io_in_bits_B_17),
    .io_in_bits_b_2                        (io_in_bits_B_18),
    .io_in_bits_b_3                        (io_in_bits_B_19),
    .io_in_bits_b_4                        (io_in_bits_B_20),
    .io_in_bits_b_5                        (io_in_bits_B_21),
    .io_in_bits_b_6                        (io_in_bits_B_22),
    .io_in_bits_b_7                        (io_in_bits_B_23),
    .io_in_bits_c                          (io_in_bits_C_30),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_30_result),
    .io_out_bits_fflags                    (io_out_bits_data_30_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
  TCDotProduct_MixedPrecision TCArray_31 (	// ventus/src/TensorCore/Tensor.scala:544:33
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (/* unused */),
    .io_in_valid                           (io_in_valid),
    .io_in_bits_a_0                        (io_in_bits_A_56),
    .io_in_bits_a_1                        (io_in_bits_A_57),
    .io_in_bits_a_2                        (io_in_bits_A_58),
    .io_in_bits_a_3                        (io_in_bits_A_59),
    .io_in_bits_a_4                        (io_in_bits_A_60),
    .io_in_bits_a_5                        (io_in_bits_A_61),
    .io_in_bits_a_6                        (io_in_bits_A_62),
    .io_in_bits_a_7                        (io_in_bits_A_63),
    .io_in_bits_b_0                        (io_in_bits_B_24),
    .io_in_bits_b_1                        (io_in_bits_B_25),
    .io_in_bits_b_2                        (io_in_bits_B_26),
    .io_in_bits_b_3                        (io_in_bits_B_27),
    .io_in_bits_b_4                        (io_in_bits_B_28),
    .io_in_bits_b_5                        (io_in_bits_B_29),
    .io_in_bits_b_6                        (io_in_bits_B_30),
    .io_in_bits_b_7                        (io_in_bits_B_31),
    .io_in_bits_c                          (io_in_bits_C_31),
    .io_in_bits_rm                         (io_in_bits_rm),
    .io_in_bits_ctrl_reg_idxw              (io_in_bits_ctrl_reg_idxw),
    .io_in_bits_ctrl_warpID                (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_isMixedPrecisionMode  (io_in_bits_ctrl_isMixedPrecisionMode),
    .io_in_bits_ctrl_tc_ReLU               (io_in_bits_ctrl_tc_ReLU),
    .io_in_bits_ctrl_tc_shape              (io_in_bits_ctrl_tc_shape),
    .io_in_bits_ctrl_sel_slot_num          (io_in_bits_ctrl_sel_slot_num),
    .io_in_bits_ctrl_spike_info_sm_id      (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc         (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst       (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (/* unused */),
    .io_out_bits_result                    (io_out_bits_data_31_result),
    .io_out_bits_fflags                    (io_out_bits_data_31_fflags),
    .io_out_bits_ctrl_reg_idxw             (/* unused */),
    .io_out_bits_ctrl_warpID               (/* unused */),
    .io_out_bits_ctrl_isMixedPrecisionMode (/* unused */),
    .io_out_bits_ctrl_tc_ReLU              (/* unused */),
    .io_out_bits_ctrl_tc_shape             (/* unused */),
    .io_out_bits_ctrl_sel_slot_num         (/* unused */),
    .io_out_bits_ctrl_spike_info_sm_id     (/* unused */),
    .io_out_bits_ctrl_spike_info_pc        (/* unused */),
    .io_out_bits_ctrl_spike_info_inst      (/* unused */)
  );
endmodule

module TensorCore_MixedPrecision_multslot_simple(	// ventus/src/TensorCore/MMA.scala:11:7
  input         clock,	// ventus/src/TensorCore/MMA.scala:11:7
                reset,	// ventus/src/TensorCore/MMA.scala:11:7
  output        io_in_ready,	// ventus/src/TensorCore/MMA.scala:19:14
  input         io_in_valid,	// ventus/src/TensorCore/MMA.scala:19:14
  input  [31:0] io_in_bits_data_in_in1_0,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_1,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_2,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_3,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_4,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_5,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_6,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_7,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_8,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_9,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_10,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_11,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_12,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_13,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_14,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_15,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_16,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_17,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_18,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_19,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_20,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_21,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_22,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_23,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_24,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_25,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_26,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_27,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_28,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_29,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_30,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in1_31,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_0,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_1,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_2,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_3,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_4,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_5,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_6,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_7,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_8,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_9,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_10,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_11,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_12,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_13,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_14,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_15,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_16,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_17,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_18,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_19,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_20,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_21,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_22,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_23,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_24,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_25,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_26,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_27,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_28,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_29,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_30,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in2_31,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_0,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_1,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_2,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_3,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_4,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_5,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_6,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_7,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_8,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_9,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_10,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_11,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_12,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_13,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_14,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_15,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_16,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_17,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_18,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_19,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_20,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_21,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_22,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_23,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_24,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_25,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_26,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_27,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_28,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_29,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_30,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_in3_31,	// ventus/src/TensorCore/MMA.scala:19:14
  input         io_in_bits_data_in_mask_0,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_1,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_2,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_3,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_4,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_5,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_6,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_7,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_8,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_9,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_10,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_11,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_12,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_13,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_14,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_15,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_16,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_17,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_18,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_19,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_20,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_21,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_22,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_23,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_24,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_25,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_26,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_27,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_28,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_29,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_30,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_data_in_mask_31,	// ventus/src/TensorCore/MMA.scala:19:14
  input  [2:0]  io_in_bits_rm,	// ventus/src/TensorCore/MMA.scala:19:14
  input  [4:0]  io_in_bits_ctrl_reg_idxw,	// ventus/src/TensorCore/MMA.scala:19:14
  input  [2:0]  io_in_bits_ctrl_warpID,	// ventus/src/TensorCore/MMA.scala:19:14
  input         io_in_bits_ctrl_isMixedPrecisionMode,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_ctrl_tc_ReLU,	// ventus/src/TensorCore/MMA.scala:19:14
  input  [1:0]  io_in_bits_ctrl_tc_shape,	// ventus/src/TensorCore/MMA.scala:19:14
  input  [3:0]  io_in_bits_ctrl_sel_slot_num,	// ventus/src/TensorCore/MMA.scala:19:14
  input  [7:0]  io_in_bits_ctrl_spike_info_sm_id,	// ventus/src/TensorCore/MMA.scala:19:14
  input  [31:0] io_in_bits_ctrl_spike_info_pc,	// ventus/src/TensorCore/MMA.scala:19:14
                io_in_bits_ctrl_spike_info_inst,	// ventus/src/TensorCore/MMA.scala:19:14
  input         io_out_ready,	// ventus/src/TensorCore/MMA.scala:19:14
  output        io_out_valid,	// ventus/src/TensorCore/MMA.scala:19:14
  output [31:0] io_out_bits_data_out_0,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_1,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_2,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_3,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_4,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_5,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_6,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_7,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_8,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_9,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_10,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_11,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_12,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_13,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_14,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_15,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_16,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_17,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_18,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_19,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_20,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_21,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_22,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_23,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_24,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_25,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_26,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_27,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_28,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_29,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_30,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_data_out_31,	// ventus/src/TensorCore/MMA.scala:19:14
  output [4:0]  io_out_bits_ctrl_reg_idxw,	// ventus/src/TensorCore/MMA.scala:19:14
  output [2:0]  io_out_bits_ctrl_warpID,	// ventus/src/TensorCore/MMA.scala:19:14
  output        io_out_bits_ctrl_isMixedPrecisionMode,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_ctrl_tc_ReLU,	// ventus/src/TensorCore/MMA.scala:19:14
  output [1:0]  io_out_bits_ctrl_tc_shape,	// ventus/src/TensorCore/MMA.scala:19:14
  output [3:0]  io_out_bits_ctrl_sel_slot_num,	// ventus/src/TensorCore/MMA.scala:19:14
  output [7:0]  io_out_bits_ctrl_spike_info_sm_id,	// ventus/src/TensorCore/MMA.scala:19:14
  output [31:0] io_out_bits_ctrl_spike_info_pc,	// ventus/src/TensorCore/MMA.scala:19:14
                io_out_bits_ctrl_spike_info_inst	// ventus/src/TensorCore/MMA.scala:19:14
);

  reg              readyDelayed;	// ventus/src/TensorCore/MMA.scala:126:29
  wire             _TCComputation_io_in_ready;	// ventus/src/TensorCore/MMA.scala:82:29
  wire             _TCComputation_io_out_valid;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_0_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_1_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_2_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_3_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_4_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_5_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_6_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_7_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_8_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_9_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_10_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_11_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_12_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_13_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_14_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_15_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_16_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_17_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_18_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_19_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_20_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_21_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_22_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_23_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_24_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_25_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_26_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_27_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_28_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_29_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_30_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [31:0]      _TCComputation_io_out_bits_data_31_result;	// ventus/src/TensorCore/MMA.scala:82:29
  wire             _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [1:0]       _TCComputation_io_out_bits_ctrl_tc_shape;	// ventus/src/TensorCore/MMA.scala:82:29
  wire [3:0]       _TCComputation_io_out_bits_ctrl_sel_slot_num;	// ventus/src/TensorCore/MMA.scala:82:29
  reg  [15:0]      regArray1_0_0;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_1;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_2;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_3;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_4;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_5;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_6;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_7;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_8;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_9;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_10;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_11;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_12;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_13;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_14;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_15;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_16;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_17;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_18;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_19;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_20;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_21;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_22;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_23;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_24;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_25;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_26;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_27;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_28;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_29;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_30;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_0_31;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_0;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_1;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_2;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_3;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_4;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_5;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_6;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_7;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_8;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_9;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_10;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_11;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_12;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_13;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_14;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_15;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_16;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_17;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_18;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_19;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_20;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_21;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_22;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_23;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_24;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_25;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_26;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_27;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_28;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_29;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_30;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_1_31;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_0;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_1;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_2;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_3;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_4;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_5;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_6;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_7;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_8;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_9;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_10;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_11;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_12;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_13;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_14;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_15;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_16;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_17;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_18;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_19;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_20;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_21;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_22;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_23;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_24;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_25;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_26;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_27;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_28;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_29;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_30;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_2_31;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_0;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_1;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_2;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_3;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_4;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_5;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_6;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_7;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_8;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_9;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_10;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_11;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_12;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_13;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_14;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_15;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_16;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_17;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_18;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_19;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_20;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_21;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_22;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_23;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_24;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_25;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_26;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_27;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_28;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_29;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_30;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_3_31;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_0;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_1;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_2;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_3;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_4;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_5;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_6;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_7;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_8;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_9;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_10;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_11;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_12;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_13;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_14;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_15;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_16;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_17;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_18;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_19;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_20;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_21;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_22;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_23;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_24;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_25;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_26;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_27;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_28;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_29;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_30;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_4_31;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_0;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_1;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_2;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_3;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_4;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_5;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_6;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_7;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_8;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_9;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_10;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_11;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_12;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_13;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_14;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_15;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_16;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_17;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_18;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_19;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_20;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_21;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_22;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_23;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_24;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_25;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_26;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_27;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_28;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_29;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_30;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_5_31;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_0;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_1;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_2;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_3;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_4;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_5;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_6;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_7;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_8;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_9;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_10;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_11;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_12;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_13;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_14;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_15;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_16;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_17;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_18;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_19;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_20;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_21;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_22;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_23;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_24;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_25;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_26;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_27;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_28;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_29;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_30;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_6_31;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_0;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_1;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_2;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_3;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_4;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_5;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_6;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_7;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_8;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_9;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_10;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_11;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_12;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_13;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_14;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_15;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_16;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_17;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_18;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_19;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_20;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_21;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_22;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_23;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_24;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_25;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_26;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_27;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_28;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_29;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_30;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray1_7_31;	// ventus/src/TensorCore/MMA.scala:28:22
  reg  [15:0]      regArray2_0_0;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_1;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_2;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_3;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_4;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_5;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_6;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_7;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_8;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_9;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_10;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_11;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_12;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_13;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_14;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_15;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_16;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_17;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_18;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_19;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_20;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_21;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_22;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_23;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_24;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_25;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_26;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_27;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_28;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_29;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_30;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_0_31;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_0;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_1;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_2;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_3;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_4;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_5;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_6;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_7;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_8;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_9;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_10;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_11;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_12;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_13;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_14;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_15;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_16;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_17;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_18;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_19;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_20;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_21;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_22;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_23;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_24;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_25;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_26;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_27;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_28;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_29;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_30;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_1_31;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_0;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_1;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_2;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_3;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_4;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_5;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_6;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_7;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_8;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_9;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_10;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_11;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_12;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_13;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_14;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_15;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_16;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_17;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_18;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_19;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_20;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_21;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_22;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_23;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_24;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_25;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_26;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_27;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_28;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_29;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_30;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_2_31;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_0;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_1;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_2;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_3;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_4;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_5;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_6;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_7;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_8;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_9;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_10;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_11;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_12;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_13;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_14;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_15;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_16;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_17;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_18;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_19;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_20;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_21;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_22;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_23;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_24;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_25;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_26;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_27;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_28;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_29;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_30;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_3_31;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_0;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_1;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_2;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_3;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_4;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_5;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_6;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_7;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_8;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_9;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_10;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_11;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_12;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_13;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_14;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_15;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_16;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_17;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_18;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_19;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_20;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_21;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_22;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_23;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_24;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_25;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_26;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_27;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_28;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_29;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_30;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_4_31;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_0;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_1;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_2;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_3;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_4;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_5;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_6;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_7;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_8;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_9;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_10;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_11;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_12;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_13;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_14;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_15;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_16;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_17;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_18;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_19;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_20;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_21;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_22;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_23;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_24;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_25;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_26;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_27;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_28;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_29;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_30;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_5_31;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_0;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_1;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_2;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_3;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_4;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_5;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_6;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_7;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_8;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_9;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_10;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_11;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_12;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_13;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_14;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_15;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_16;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_17;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_18;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_19;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_20;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_21;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_22;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_23;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_24;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_25;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_26;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_27;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_28;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_29;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_30;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_6_31;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_0;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_1;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_2;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_3;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_4;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_5;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_6;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_7;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_8;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_9;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_10;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_11;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_12;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_13;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_14;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_15;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_16;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_17;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_18;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_19;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_20;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_21;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_22;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_23;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_24;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_25;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_26;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_27;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_28;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_29;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_30;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regArray2_7_31;	// ventus/src/TensorCore/MMA.scala:29:22
  reg  [15:0]      regSet2_A_0_0;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_1;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_2;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_3;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_4;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_5;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_6;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_7;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_8;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_9;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_10;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_11;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_12;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_13;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_14;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_15;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_16;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_17;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_18;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_19;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_20;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_21;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_22;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_23;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_24;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_25;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_26;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_27;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_28;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_29;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_30;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_31;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_32;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_33;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_34;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_35;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_36;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_37;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_38;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_39;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_40;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_41;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_42;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_43;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_44;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_45;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_46;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_47;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_48;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_49;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_50;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_51;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_52;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_53;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_54;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_55;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_56;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_57;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_58;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_59;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_60;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_61;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_62;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_0_63;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_0;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_1;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_2;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_3;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_4;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_5;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_6;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_7;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_8;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_9;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_10;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_11;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_12;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_13;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_14;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_15;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_16;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_17;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_18;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_19;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_20;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_21;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_22;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_23;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_24;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_25;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_26;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_27;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_28;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_29;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_30;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_31;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_32;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_33;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_34;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_35;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_36;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_37;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_38;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_39;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_40;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_41;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_42;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_43;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_44;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_45;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_46;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_47;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_48;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_49;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_50;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_51;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_52;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_53;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_54;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_55;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_56;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_57;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_58;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_59;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_60;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_61;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_62;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_1_63;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_0;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_1;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_2;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_3;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_4;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_5;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_6;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_7;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_8;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_9;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_10;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_11;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_12;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_13;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_14;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_15;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_16;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_17;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_18;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_19;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_20;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_21;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_22;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_23;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_24;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_25;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_26;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_27;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_28;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_29;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_30;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_31;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_32;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_33;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_34;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_35;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_36;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_37;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_38;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_39;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_40;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_41;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_42;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_43;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_44;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_45;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_46;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_47;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_48;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_49;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_50;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_51;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_52;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_53;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_54;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_55;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_56;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_57;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_58;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_59;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_60;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_61;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_62;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_2_63;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_0;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_1;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_2;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_3;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_4;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_5;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_6;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_7;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_8;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_9;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_10;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_11;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_12;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_13;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_14;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_15;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_16;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_17;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_18;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_19;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_20;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_21;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_22;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_23;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_24;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_25;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_26;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_27;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_28;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_29;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_30;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_31;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_32;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_33;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_34;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_35;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_36;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_37;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_38;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_39;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_40;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_41;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_42;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_43;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_44;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_45;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_46;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_47;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_48;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_49;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_50;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_51;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_52;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_53;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_54;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_55;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_56;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_57;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_58;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_59;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_60;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_61;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_62;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_3_63;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_0;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_1;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_2;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_3;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_4;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_5;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_6;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_7;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_8;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_9;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_10;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_11;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_12;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_13;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_14;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_15;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_16;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_17;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_18;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_19;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_20;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_21;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_22;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_23;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_24;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_25;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_26;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_27;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_28;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_29;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_30;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_31;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_32;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_33;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_34;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_35;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_36;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_37;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_38;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_39;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_40;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_41;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_42;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_43;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_44;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_45;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_46;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_47;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_48;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_49;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_50;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_51;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_52;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_53;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_54;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_55;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_56;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_57;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_58;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_59;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_60;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_61;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_62;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_4_63;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_0;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_1;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_2;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_3;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_4;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_5;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_6;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_7;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_8;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_9;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_10;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_11;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_12;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_13;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_14;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_15;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_16;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_17;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_18;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_19;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_20;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_21;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_22;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_23;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_24;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_25;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_26;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_27;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_28;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_29;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_30;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_31;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_32;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_33;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_34;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_35;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_36;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_37;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_38;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_39;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_40;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_41;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_42;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_43;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_44;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_45;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_46;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_47;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_48;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_49;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_50;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_51;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_52;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_53;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_54;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_55;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_56;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_57;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_58;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_59;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_60;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_61;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_62;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_5_63;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_0;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_1;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_2;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_3;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_4;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_5;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_6;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_7;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_8;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_9;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_10;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_11;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_12;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_13;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_14;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_15;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_16;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_17;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_18;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_19;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_20;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_21;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_22;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_23;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_24;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_25;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_26;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_27;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_28;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_29;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_30;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_31;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_32;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_33;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_34;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_35;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_36;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_37;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_38;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_39;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_40;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_41;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_42;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_43;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_44;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_45;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_46;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_47;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_48;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_49;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_50;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_51;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_52;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_53;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_54;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_55;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_56;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_57;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_58;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_59;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_60;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_61;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_62;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_6_63;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_0;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_1;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_2;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_3;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_4;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_5;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_6;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_7;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_8;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_9;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_10;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_11;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_12;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_13;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_14;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_15;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_16;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_17;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_18;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_19;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_20;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_21;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_22;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_23;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_24;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_25;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_26;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_27;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_28;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_29;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_30;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_31;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_32;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_33;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_34;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_35;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_36;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_37;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_38;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_39;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_40;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_41;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_42;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_43;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_44;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_45;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_46;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_47;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_48;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_49;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_50;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_51;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_52;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_53;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_54;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_55;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_56;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_57;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_58;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_59;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_60;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_61;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_62;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_A_7_63;	// ventus/src/TensorCore/MMA.scala:32:22
  reg  [15:0]      regSet2_B_0_0;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_1;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_2;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_3;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_4;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_5;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_6;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_7;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_8;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_9;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_10;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_11;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_12;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_13;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_14;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_15;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_16;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_17;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_18;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_19;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_20;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_21;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_22;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_23;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_24;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_25;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_26;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_27;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_28;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_29;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_30;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_0_31;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_0;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_1;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_2;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_3;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_4;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_5;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_6;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_7;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_8;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_9;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_10;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_11;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_12;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_13;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_14;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_15;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_16;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_17;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_18;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_19;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_20;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_21;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_22;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_23;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_24;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_25;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_26;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_27;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_28;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_29;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_30;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_1_31;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_0;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_1;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_2;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_3;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_4;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_5;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_6;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_7;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_8;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_9;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_10;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_11;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_12;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_13;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_14;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_15;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_16;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_17;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_18;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_19;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_20;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_21;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_22;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_23;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_24;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_25;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_26;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_27;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_28;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_29;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_30;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_2_31;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_0;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_1;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_2;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_3;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_4;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_5;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_6;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_7;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_8;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_9;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_10;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_11;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_12;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_13;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_14;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_15;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_16;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_17;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_18;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_19;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_20;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_21;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_22;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_23;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_24;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_25;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_26;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_27;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_28;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_29;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_30;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_3_31;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_0;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_1;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_2;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_3;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_4;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_5;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_6;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_7;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_8;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_9;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_10;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_11;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_12;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_13;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_14;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_15;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_16;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_17;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_18;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_19;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_20;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_21;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_22;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_23;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_24;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_25;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_26;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_27;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_28;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_29;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_30;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_4_31;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_0;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_1;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_2;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_3;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_4;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_5;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_6;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_7;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_8;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_9;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_10;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_11;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_12;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_13;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_14;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_15;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_16;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_17;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_18;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_19;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_20;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_21;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_22;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_23;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_24;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_25;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_26;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_27;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_28;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_29;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_30;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_5_31;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_0;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_1;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_2;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_3;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_4;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_5;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_6;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_7;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_8;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_9;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_10;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_11;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_12;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_13;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_14;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_15;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_16;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_17;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_18;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_19;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_20;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_21;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_22;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_23;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_24;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_25;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_26;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_27;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_28;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_29;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_30;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_6_31;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_0;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_1;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_2;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_3;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_4;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_5;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_6;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_7;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_8;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_9;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_10;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_11;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_12;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_13;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_14;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_15;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_16;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_17;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_18;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_19;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_20;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_21;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_22;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_23;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_24;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_25;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_26;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_27;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_28;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_29;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_30;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_B_7_31;	// ventus/src/TensorCore/MMA.scala:33:22
  reg  [15:0]      regSet2_C_0_0;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_1;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_2;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_3;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_4;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_5;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_6;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_7;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_8;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_9;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_10;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_11;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_12;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_13;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_14;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_15;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_16;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_17;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_18;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_19;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_20;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_21;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_22;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_23;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_24;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_25;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_26;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_27;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_28;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_29;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_30;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_0_31;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_0;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_1;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_2;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_3;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_4;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_5;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_6;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_7;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_8;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_9;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_10;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_11;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_12;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_13;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_14;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_15;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_16;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_17;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_18;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_19;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_20;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_21;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_22;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_23;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_24;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_25;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_26;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_27;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_28;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_29;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_30;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_1_31;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_0;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_1;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_2;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_3;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_4;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_5;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_6;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_7;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_8;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_9;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_10;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_11;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_12;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_13;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_14;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_15;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_16;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_17;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_18;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_19;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_20;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_21;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_22;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_23;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_24;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_25;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_26;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_27;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_28;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_29;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_30;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_2_31;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_0;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_1;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_2;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_3;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_4;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_5;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_6;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_7;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_8;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_9;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_10;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_11;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_12;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_13;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_14;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_15;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_16;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_17;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_18;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_19;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_20;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_21;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_22;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_23;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_24;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_25;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_26;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_27;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_28;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_29;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_30;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_3_31;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_0;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_1;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_2;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_3;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_4;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_5;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_6;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_7;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_8;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_9;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_10;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_11;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_12;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_13;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_14;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_15;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_16;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_17;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_18;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_19;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_20;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_21;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_22;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_23;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_24;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_25;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_26;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_27;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_28;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_29;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_30;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_4_31;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_0;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_1;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_2;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_3;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_4;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_5;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_6;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_7;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_8;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_9;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_10;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_11;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_12;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_13;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_14;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_15;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_16;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_17;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_18;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_19;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_20;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_21;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_22;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_23;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_24;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_25;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_26;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_27;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_28;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_29;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_30;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_5_31;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_0;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_1;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_2;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_3;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_4;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_5;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_6;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_7;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_8;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_9;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_10;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_11;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_12;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_13;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_14;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_15;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_16;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_17;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_18;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_19;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_20;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_21;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_22;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_23;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_24;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_25;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_26;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_27;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_28;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_29;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_30;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_6_31;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_0;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_1;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_2;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_3;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_4;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_5;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_6;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_7;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_8;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_9;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_10;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_11;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_12;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_13;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_14;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_15;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_16;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_17;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_18;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_19;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_20;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_21;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_22;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_23;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_24;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_25;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_26;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_27;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_28;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_29;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_30;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [15:0]      regSet2_C_7_31;	// ventus/src/TensorCore/MMA.scala:34:22
  reg  [1:0]       sendCS_REG;	// ventus/src/TensorCore/MMA.scala:43:59
  reg  [1:0]       sendCS_REG_1;	// ventus/src/TensorCore/MMA.scala:43:59
  reg  [1:0]       sendCS_REG_2;	// ventus/src/TensorCore/MMA.scala:43:59
  reg  [1:0]       sendCS_REG_3;	// ventus/src/TensorCore/MMA.scala:43:59
  reg  [1:0]       sendCS_REG_4;	// ventus/src/TensorCore/MMA.scala:43:59
  reg  [1:0]       sendCS_REG_5;	// ventus/src/TensorCore/MMA.scala:43:59
  reg  [1:0]       sendCS_REG_6;	// ventus/src/TensorCore/MMA.scala:43:59
  reg  [1:0]       sendCS_REG_7;	// ventus/src/TensorCore/MMA.scala:43:59
  reg  [1:0]       recvCS_REG;	// ventus/src/TensorCore/MMA.scala:45:59
  reg  [1:0]       recvCS_REG_1;	// ventus/src/TensorCore/MMA.scala:45:59
  reg  [1:0]       recvCS_REG_2;	// ventus/src/TensorCore/MMA.scala:45:59
  reg  [1:0]       recvCS_REG_3;	// ventus/src/TensorCore/MMA.scala:45:59
  reg  [1:0]       recvCS_REG_4;	// ventus/src/TensorCore/MMA.scala:45:59
  reg  [1:0]       recvCS_REG_5;	// ventus/src/TensorCore/MMA.scala:45:59
  reg  [1:0]       recvCS_REG_6;	// ventus/src/TensorCore/MMA.scala:45:59
  reg  [1:0]       recvCS_REG_7;	// ventus/src/TensorCore/MMA.scala:45:59
  wire             _isMixSendMode_T_1 = ~readyDelayed & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:126:29, :127:18
  reg  [2:0]       selSlotIdx_r;	// ventus/src/TensorCore/MMA.scala:58:64
  wire [2:0]       _selSlotIdx_T_2 =
    _isMixSendMode_T_1 ? io_in_bits_ctrl_warpID : selSlotIdx_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:58:{20,64}
  wire [3:0]       selSlotIdx = {1'h0, _selSlotIdx_T_2};	// ventus/src/TensorCore/MMA.scala:38:29, :58:{14,20}
  wire             _GEN = _selSlotIdx_T_2 == 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:58:20, :61:28
  wire             _GEN_0 = _selSlotIdx_T_2 == 3'h1;	// ventus/src/TensorCore/MMA.scala:58:20, :59:25, :61:28
  wire             _GEN_1 = _selSlotIdx_T_2 == 3'h2;	// ventus/src/TensorCore/MMA.scala:58:20, :59:25, :61:28
  wire             _GEN_2 = _selSlotIdx_T_2 == 3'h3;	// ventus/src/TensorCore/MMA.scala:58:20, :59:25, :61:28
  wire             _GEN_3 = _selSlotIdx_T_2 == 3'h4;	// ventus/src/TensorCore/MMA.scala:58:20, :59:25, :61:28
  wire             _GEN_4 = _selSlotIdx_T_2 == 3'h5;	// ventus/src/TensorCore/MMA.scala:58:20, :59:25, :61:28
  wire             _GEN_5 = _selSlotIdx_T_2 == 3'h6;	// ventus/src/TensorCore/MMA.scala:58:20, :59:25, :61:28
  reg  [3:0]       reg_sel_slot;	// ventus/src/TensorCore/MMA.scala:66:29
  reg  [2:0]       reg_rm_0;	// ventus/src/TensorCore/MMA.scala:85:19
  reg  [2:0]       reg_rm_1;	// ventus/src/TensorCore/MMA.scala:85:19
  reg  [2:0]       reg_rm_2;	// ventus/src/TensorCore/MMA.scala:85:19
  reg  [2:0]       reg_rm_3;	// ventus/src/TensorCore/MMA.scala:85:19
  reg  [2:0]       reg_rm_4;	// ventus/src/TensorCore/MMA.scala:85:19
  reg  [2:0]       reg_rm_5;	// ventus/src/TensorCore/MMA.scala:85:19
  reg  [2:0]       reg_rm_6;	// ventus/src/TensorCore/MMA.scala:85:19
  reg  [2:0]       reg_rm_7;	// ventus/src/TensorCore/MMA.scala:85:19
  reg  [4:0]       reg_ctrl_0_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [2:0]       reg_ctrl_0_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_0_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_0_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [1:0]       reg_ctrl_0_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [3:0]       reg_ctrl_0_sel_slot_num;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [7:0]       reg_ctrl_0_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_0_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_0_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [4:0]       reg_ctrl_1_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [2:0]       reg_ctrl_1_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_1_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_1_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [1:0]       reg_ctrl_1_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [3:0]       reg_ctrl_1_sel_slot_num;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [7:0]       reg_ctrl_1_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_1_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_1_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [4:0]       reg_ctrl_2_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [2:0]       reg_ctrl_2_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_2_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_2_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [1:0]       reg_ctrl_2_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [3:0]       reg_ctrl_2_sel_slot_num;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [7:0]       reg_ctrl_2_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_2_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_2_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [4:0]       reg_ctrl_3_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [2:0]       reg_ctrl_3_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_3_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_3_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [1:0]       reg_ctrl_3_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [3:0]       reg_ctrl_3_sel_slot_num;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [7:0]       reg_ctrl_3_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_3_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_3_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [4:0]       reg_ctrl_4_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [2:0]       reg_ctrl_4_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_4_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_4_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [1:0]       reg_ctrl_4_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [3:0]       reg_ctrl_4_sel_slot_num;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [7:0]       reg_ctrl_4_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_4_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_4_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [4:0]       reg_ctrl_5_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [2:0]       reg_ctrl_5_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_5_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_5_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [1:0]       reg_ctrl_5_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [3:0]       reg_ctrl_5_sel_slot_num;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [7:0]       reg_ctrl_5_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_5_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_5_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [4:0]       reg_ctrl_6_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [2:0]       reg_ctrl_6_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_6_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_6_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [1:0]       reg_ctrl_6_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [3:0]       reg_ctrl_6_sel_slot_num;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [7:0]       reg_ctrl_6_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_6_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_6_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [4:0]       reg_ctrl_7_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [2:0]       reg_ctrl_7_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_7_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_ctrl_7_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [1:0]       reg_ctrl_7_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [3:0]       reg_ctrl_7_sel_slot_num;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [7:0]       reg_ctrl_7_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_7_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
  reg  [31:0]      reg_ctrl_7_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
  reg              reg_isMixSendMode_0;	// ventus/src/TensorCore/MMA.scala:88:30
  reg              reg_isMixSendMode_1;	// ventus/src/TensorCore/MMA.scala:88:30
  reg              reg_isMixSendMode_2;	// ventus/src/TensorCore/MMA.scala:88:30
  reg              reg_isMixSendMode_3;	// ventus/src/TensorCore/MMA.scala:88:30
  reg              reg_isMixSendMode_4;	// ventus/src/TensorCore/MMA.scala:88:30
  reg              reg_isMixSendMode_5;	// ventus/src/TensorCore/MMA.scala:88:30
  reg              reg_isMixSendMode_6;	// ventus/src/TensorCore/MMA.scala:88:30
  reg              reg_isMixSendMode_7;	// ventus/src/TensorCore/MMA.scala:88:30
  reg              isMixSendMode_r;	// ventus/src/TensorCore/MMA.scala:96:86
  wire             _io_out_valid_T = _TCComputation_io_out_bits_ctrl_tc_shape == 2'h2;	// ventus/src/TensorCore/MMA.scala:82:29, :114:117
  wire [7:0][1:0]  _GEN_6 =
    {{recvCS_REG_7},
     {recvCS_REG_6},
     {recvCS_REG_5},
     {recvCS_REG_4},
     {recvCS_REG_3},
     {recvCS_REG_2},
     {recvCS_REG_1},
     {recvCS_REG}};	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
  wire [1:0]       _GEN_7 = _GEN_6[_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0]];	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:82:29, :115:85
  wire             io_out_valid_0 =
    _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode | _io_out_valid_T
      ? _TCComputation_io_out_valid
      : _GEN_7 == 2'h2;	// ventus/src/TensorCore/MMA.scala:82:29, :114:{22,75,117}, :115:85
  wire [7:0][1:0]  _GEN_8 =
    {{sendCS_REG_7},
     {sendCS_REG_6},
     {sendCS_REG_5},
     {sendCS_REG_4},
     {sendCS_REG_3},
     {sendCS_REG_2},
     {sendCS_REG_1},
     {sendCS_REG}};	// ventus/src/TensorCore/MMA.scala:43:59, :116:107
  wire [7:0]       _GEN_9 =
    {{reg_isMixSendMode_7},
     {reg_isMixSendMode_6},
     {reg_isMixSendMode_5},
     {reg_isMixSendMode_4},
     {reg_isMixSendMode_3},
     {reg_isMixSendMode_2},
     {reg_isMixSendMode_1},
     {reg_isMixSendMode_0}};	// ventus/src/TensorCore/MMA.scala:88:30, :116:150
  wire             _GEN_10 =
    ~(_isMixSendMode_T_1 ? io_in_bits_ctrl_isMixedPrecisionMode : isMixSendMode_r)
    & _GEN_8[reg_sel_slot[2:0]] == 2'h1 & ~_GEN_9[reg_sel_slot[2:0]] | _isMixSendMode_T_1
    & _GEN | _isMixSendMode_T_1 & _GEN_0 | _isMixSendMode_T_1 & _GEN_1
    | _isMixSendMode_T_1 & _GEN_2 | _isMixSendMode_T_1 & _GEN_3 | _isMixSendMode_T_1
    & _GEN_4 | _isMixSendMode_T_1 & _GEN_5 | _isMixSendMode_T_1 & (&_selSlotIdx_T_2);	// <stdin>:641884:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:52:22, :58:20, :60:20, :61:28, :66:29, :96:{26,86}, :116:{35,107,150}, :148:26
  wire             _GEN_11 = io_in_bits_ctrl_tc_shape != 2'h2;	// ventus/src/TensorCore/MMA.scala:114:117, :129:88
  wire [7:0][15:0] _GEN_12 =
    {{regArray1_7_1},
     {regArray1_6_1},
     {regArray1_5_1},
     {regArray1_4_1},
     {regArray1_3_1},
     {regArray1_2_1},
     {regArray1_1_1},
     {regArray1_0_1}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_13 =
    {{regArray1_7_0},
     {regArray1_6_0},
     {regArray1_5_0},
     {regArray1_4_0},
     {regArray1_3_0},
     {regArray1_2_0},
     {regArray1_1_0},
     {regArray1_0_0}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_14 =
    {{regArray1_7_3},
     {regArray1_6_3},
     {regArray1_5_3},
     {regArray1_4_3},
     {regArray1_3_3},
     {regArray1_2_3},
     {regArray1_1_3},
     {regArray1_0_3}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_15 =
    {{regArray1_7_2},
     {regArray1_6_2},
     {regArray1_5_2},
     {regArray1_4_2},
     {regArray1_3_2},
     {regArray1_2_2},
     {regArray1_1_2},
     {regArray1_0_2}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_16 =
    {{regArray2_7_1},
     {regArray2_6_1},
     {regArray2_5_1},
     {regArray2_4_1},
     {regArray2_3_1},
     {regArray2_2_1},
     {regArray2_1_1},
     {regArray2_0_1}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_17 =
    {{regArray2_7_0},
     {regArray2_6_0},
     {regArray2_5_0},
     {regArray2_4_0},
     {regArray2_3_0},
     {regArray2_2_0},
     {regArray2_1_0},
     {regArray2_0_0}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_18 =
    {{regArray2_7_3},
     {regArray2_6_3},
     {regArray2_5_3},
     {regArray2_4_3},
     {regArray2_3_3},
     {regArray2_2_3},
     {regArray2_1_3},
     {regArray2_0_3}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_19 =
    {{regArray2_7_2},
     {regArray2_6_2},
     {regArray2_5_2},
     {regArray2_4_2},
     {regArray2_3_2},
     {regArray2_2_2},
     {regArray2_1_2},
     {regArray2_0_2}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_20 =
    {{regArray1_7_5},
     {regArray1_6_5},
     {regArray1_5_5},
     {regArray1_4_5},
     {regArray1_3_5},
     {regArray1_2_5},
     {regArray1_1_5},
     {regArray1_0_5}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_21 =
    {{regArray1_7_4},
     {regArray1_6_4},
     {regArray1_5_4},
     {regArray1_4_4},
     {regArray1_3_4},
     {regArray1_2_4},
     {regArray1_1_4},
     {regArray1_0_4}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_22 =
    {{regArray1_7_7},
     {regArray1_6_7},
     {regArray1_5_7},
     {regArray1_4_7},
     {regArray1_3_7},
     {regArray1_2_7},
     {regArray1_1_7},
     {regArray1_0_7}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_23 =
    {{regArray1_7_6},
     {regArray1_6_6},
     {regArray1_5_6},
     {regArray1_4_6},
     {regArray1_3_6},
     {regArray1_2_6},
     {regArray1_1_6},
     {regArray1_0_6}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_24 =
    {{regArray2_7_5},
     {regArray2_6_5},
     {regArray2_5_5},
     {regArray2_4_5},
     {regArray2_3_5},
     {regArray2_2_5},
     {regArray2_1_5},
     {regArray2_0_5}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_25 =
    {{regArray2_7_4},
     {regArray2_6_4},
     {regArray2_5_4},
     {regArray2_4_4},
     {regArray2_3_4},
     {regArray2_2_4},
     {regArray2_1_4},
     {regArray2_0_4}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_26 =
    {{regArray2_7_7},
     {regArray2_6_7},
     {regArray2_5_7},
     {regArray2_4_7},
     {regArray2_3_7},
     {regArray2_2_7},
     {regArray2_1_7},
     {regArray2_0_7}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_27 =
    {{regArray2_7_6},
     {regArray2_6_6},
     {regArray2_5_6},
     {regArray2_4_6},
     {regArray2_3_6},
     {regArray2_2_6},
     {regArray2_1_6},
     {regArray2_0_6}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_28 =
    {{regArray1_7_9},
     {regArray1_6_9},
     {regArray1_5_9},
     {regArray1_4_9},
     {regArray1_3_9},
     {regArray1_2_9},
     {regArray1_1_9},
     {regArray1_0_9}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_29 =
    {{regArray1_7_8},
     {regArray1_6_8},
     {regArray1_5_8},
     {regArray1_4_8},
     {regArray1_3_8},
     {regArray1_2_8},
     {regArray1_1_8},
     {regArray1_0_8}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_30 =
    {{regArray1_7_11},
     {regArray1_6_11},
     {regArray1_5_11},
     {regArray1_4_11},
     {regArray1_3_11},
     {regArray1_2_11},
     {regArray1_1_11},
     {regArray1_0_11}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_31 =
    {{regArray1_7_10},
     {regArray1_6_10},
     {regArray1_5_10},
     {regArray1_4_10},
     {regArray1_3_10},
     {regArray1_2_10},
     {regArray1_1_10},
     {regArray1_0_10}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_32 =
    {{regArray2_7_9},
     {regArray2_6_9},
     {regArray2_5_9},
     {regArray2_4_9},
     {regArray2_3_9},
     {regArray2_2_9},
     {regArray2_1_9},
     {regArray2_0_9}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_33 =
    {{regArray2_7_8},
     {regArray2_6_8},
     {regArray2_5_8},
     {regArray2_4_8},
     {regArray2_3_8},
     {regArray2_2_8},
     {regArray2_1_8},
     {regArray2_0_8}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_34 =
    {{regArray2_7_11},
     {regArray2_6_11},
     {regArray2_5_11},
     {regArray2_4_11},
     {regArray2_3_11},
     {regArray2_2_11},
     {regArray2_1_11},
     {regArray2_0_11}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_35 =
    {{regArray2_7_10},
     {regArray2_6_10},
     {regArray2_5_10},
     {regArray2_4_10},
     {regArray2_3_10},
     {regArray2_2_10},
     {regArray2_1_10},
     {regArray2_0_10}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_36 =
    {{regArray1_7_13},
     {regArray1_6_13},
     {regArray1_5_13},
     {regArray1_4_13},
     {regArray1_3_13},
     {regArray1_2_13},
     {regArray1_1_13},
     {regArray1_0_13}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_37 =
    {{regArray1_7_12},
     {regArray1_6_12},
     {regArray1_5_12},
     {regArray1_4_12},
     {regArray1_3_12},
     {regArray1_2_12},
     {regArray1_1_12},
     {regArray1_0_12}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_38 =
    {{regArray1_7_15},
     {regArray1_6_15},
     {regArray1_5_15},
     {regArray1_4_15},
     {regArray1_3_15},
     {regArray1_2_15},
     {regArray1_1_15},
     {regArray1_0_15}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_39 =
    {{regArray1_7_14},
     {regArray1_6_14},
     {regArray1_5_14},
     {regArray1_4_14},
     {regArray1_3_14},
     {regArray1_2_14},
     {regArray1_1_14},
     {regArray1_0_14}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_40 =
    {{regArray2_7_13},
     {regArray2_6_13},
     {regArray2_5_13},
     {regArray2_4_13},
     {regArray2_3_13},
     {regArray2_2_13},
     {regArray2_1_13},
     {regArray2_0_13}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_41 =
    {{regArray2_7_12},
     {regArray2_6_12},
     {regArray2_5_12},
     {regArray2_4_12},
     {regArray2_3_12},
     {regArray2_2_12},
     {regArray2_1_12},
     {regArray2_0_12}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_42 =
    {{regArray2_7_15},
     {regArray2_6_15},
     {regArray2_5_15},
     {regArray2_4_15},
     {regArray2_3_15},
     {regArray2_2_15},
     {regArray2_1_15},
     {regArray2_0_15}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_43 =
    {{regArray2_7_14},
     {regArray2_6_14},
     {regArray2_5_14},
     {regArray2_4_14},
     {regArray2_3_14},
     {regArray2_2_14},
     {regArray2_1_14},
     {regArray2_0_14}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_44 =
    {{regArray1_7_17},
     {regArray1_6_17},
     {regArray1_5_17},
     {regArray1_4_17},
     {regArray1_3_17},
     {regArray1_2_17},
     {regArray1_1_17},
     {regArray1_0_17}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_45 =
    {{regArray1_7_16},
     {regArray1_6_16},
     {regArray1_5_16},
     {regArray1_4_16},
     {regArray1_3_16},
     {regArray1_2_16},
     {regArray1_1_16},
     {regArray1_0_16}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_46 =
    {{regArray1_7_19},
     {regArray1_6_19},
     {regArray1_5_19},
     {regArray1_4_19},
     {regArray1_3_19},
     {regArray1_2_19},
     {regArray1_1_19},
     {regArray1_0_19}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_47 =
    {{regArray1_7_18},
     {regArray1_6_18},
     {regArray1_5_18},
     {regArray1_4_18},
     {regArray1_3_18},
     {regArray1_2_18},
     {regArray1_1_18},
     {regArray1_0_18}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_48 =
    {{regArray2_7_17},
     {regArray2_6_17},
     {regArray2_5_17},
     {regArray2_4_17},
     {regArray2_3_17},
     {regArray2_2_17},
     {regArray2_1_17},
     {regArray2_0_17}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_49 =
    {{regArray2_7_16},
     {regArray2_6_16},
     {regArray2_5_16},
     {regArray2_4_16},
     {regArray2_3_16},
     {regArray2_2_16},
     {regArray2_1_16},
     {regArray2_0_16}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_50 =
    {{regArray2_7_19},
     {regArray2_6_19},
     {regArray2_5_19},
     {regArray2_4_19},
     {regArray2_3_19},
     {regArray2_2_19},
     {regArray2_1_19},
     {regArray2_0_19}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_51 =
    {{regArray2_7_18},
     {regArray2_6_18},
     {regArray2_5_18},
     {regArray2_4_18},
     {regArray2_3_18},
     {regArray2_2_18},
     {regArray2_1_18},
     {regArray2_0_18}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_52 =
    {{regArray1_7_21},
     {regArray1_6_21},
     {regArray1_5_21},
     {regArray1_4_21},
     {regArray1_3_21},
     {regArray1_2_21},
     {regArray1_1_21},
     {regArray1_0_21}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_53 =
    {{regArray1_7_20},
     {regArray1_6_20},
     {regArray1_5_20},
     {regArray1_4_20},
     {regArray1_3_20},
     {regArray1_2_20},
     {regArray1_1_20},
     {regArray1_0_20}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_54 =
    {{regArray1_7_23},
     {regArray1_6_23},
     {regArray1_5_23},
     {regArray1_4_23},
     {regArray1_3_23},
     {regArray1_2_23},
     {regArray1_1_23},
     {regArray1_0_23}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_55 =
    {{regArray1_7_22},
     {regArray1_6_22},
     {regArray1_5_22},
     {regArray1_4_22},
     {regArray1_3_22},
     {regArray1_2_22},
     {regArray1_1_22},
     {regArray1_0_22}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_56 =
    {{regArray2_7_21},
     {regArray2_6_21},
     {regArray2_5_21},
     {regArray2_4_21},
     {regArray2_3_21},
     {regArray2_2_21},
     {regArray2_1_21},
     {regArray2_0_21}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_57 =
    {{regArray2_7_20},
     {regArray2_6_20},
     {regArray2_5_20},
     {regArray2_4_20},
     {regArray2_3_20},
     {regArray2_2_20},
     {regArray2_1_20},
     {regArray2_0_20}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_58 =
    {{regArray2_7_23},
     {regArray2_6_23},
     {regArray2_5_23},
     {regArray2_4_23},
     {regArray2_3_23},
     {regArray2_2_23},
     {regArray2_1_23},
     {regArray2_0_23}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_59 =
    {{regArray2_7_22},
     {regArray2_6_22},
     {regArray2_5_22},
     {regArray2_4_22},
     {regArray2_3_22},
     {regArray2_2_22},
     {regArray2_1_22},
     {regArray2_0_22}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_60 =
    {{regArray1_7_25},
     {regArray1_6_25},
     {regArray1_5_25},
     {regArray1_4_25},
     {regArray1_3_25},
     {regArray1_2_25},
     {regArray1_1_25},
     {regArray1_0_25}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_61 =
    {{regArray1_7_24},
     {regArray1_6_24},
     {regArray1_5_24},
     {regArray1_4_24},
     {regArray1_3_24},
     {regArray1_2_24},
     {regArray1_1_24},
     {regArray1_0_24}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_62 =
    {{regArray1_7_27},
     {regArray1_6_27},
     {regArray1_5_27},
     {regArray1_4_27},
     {regArray1_3_27},
     {regArray1_2_27},
     {regArray1_1_27},
     {regArray1_0_27}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_63 =
    {{regArray1_7_26},
     {regArray1_6_26},
     {regArray1_5_26},
     {regArray1_4_26},
     {regArray1_3_26},
     {regArray1_2_26},
     {regArray1_1_26},
     {regArray1_0_26}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_64 =
    {{regArray2_7_25},
     {regArray2_6_25},
     {regArray2_5_25},
     {regArray2_4_25},
     {regArray2_3_25},
     {regArray2_2_25},
     {regArray2_1_25},
     {regArray2_0_25}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_65 =
    {{regArray2_7_24},
     {regArray2_6_24},
     {regArray2_5_24},
     {regArray2_4_24},
     {regArray2_3_24},
     {regArray2_2_24},
     {regArray2_1_24},
     {regArray2_0_24}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_66 =
    {{regArray2_7_27},
     {regArray2_6_27},
     {regArray2_5_27},
     {regArray2_4_27},
     {regArray2_3_27},
     {regArray2_2_27},
     {regArray2_1_27},
     {regArray2_0_27}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_67 =
    {{regArray2_7_26},
     {regArray2_6_26},
     {regArray2_5_26},
     {regArray2_4_26},
     {regArray2_3_26},
     {regArray2_2_26},
     {regArray2_1_26},
     {regArray2_0_26}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_68 =
    {{regArray1_7_29},
     {regArray1_6_29},
     {regArray1_5_29},
     {regArray1_4_29},
     {regArray1_3_29},
     {regArray1_2_29},
     {regArray1_1_29},
     {regArray1_0_29}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_69 =
    {{regArray1_7_28},
     {regArray1_6_28},
     {regArray1_5_28},
     {regArray1_4_28},
     {regArray1_3_28},
     {regArray1_2_28},
     {regArray1_1_28},
     {regArray1_0_28}};	// ventus/src/TensorCore/MMA.scala:28:22, :138:37
  wire [7:0][15:0] _GEN_70 =
    {{regArray1_7_31},
     {regArray1_6_31},
     {regArray1_5_31},
     {regArray1_4_31},
     {regArray1_3_31},
     {regArray1_2_31},
     {regArray1_1_31},
     {regArray1_0_31}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_71 =
    {{regArray1_7_30},
     {regArray1_6_30},
     {regArray1_5_30},
     {regArray1_4_30},
     {regArray1_3_30},
     {regArray1_2_30},
     {regArray1_1_30},
     {regArray1_0_30}};	// ventus/src/TensorCore/MMA.scala:28:22, :139:39
  wire [7:0][15:0] _GEN_72 =
    {{regArray2_7_29},
     {regArray2_6_29},
     {regArray2_5_29},
     {regArray2_4_29},
     {regArray2_3_29},
     {regArray2_2_29},
     {regArray2_1_29},
     {regArray2_0_29}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_73 =
    {{regArray2_7_28},
     {regArray2_6_28},
     {regArray2_5_28},
     {regArray2_4_28},
     {regArray2_3_28},
     {regArray2_2_28},
     {regArray2_1_28},
     {regArray2_0_28}};	// ventus/src/TensorCore/MMA.scala:29:22, :140:39
  wire [7:0][15:0] _GEN_74 =
    {{regArray2_7_31},
     {regArray2_6_31},
     {regArray2_5_31},
     {regArray2_4_31},
     {regArray2_3_31},
     {regArray2_2_31},
     {regArray2_1_31},
     {regArray2_0_31}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire [7:0][15:0] _GEN_75 =
    {{regArray2_7_30},
     {regArray2_6_30},
     {regArray2_5_30},
     {regArray2_4_30},
     {regArray2_3_30},
     {regArray2_2_30},
     {regArray2_1_30},
     {regArray2_0_30}};	// ventus/src/TensorCore/MMA.scala:29:22, :141:39
  wire             _GEN_76 = _isMixSendMode_T_1 & _GEN_11;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:129:88, :147:23
  wire [1:0]       _GEN_77 = {_GEN, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :156:28
  wire [1:0]       _GEN_78 = {_GEN_0, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :156:28
  wire [1:0]       _GEN_79 = {_GEN_1, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :156:28
  wire [1:0]       _GEN_80 = {_GEN_2, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :156:28
  wire [1:0]       _GEN_81 = {_GEN_3, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :156:28
  wire [1:0]       _GEN_82 = {_GEN_4, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :156:28
  wire [1:0]       _GEN_83 = {_GEN_5, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :156:28
  wire [1:0]       _GEN_84 = {&_selSlotIdx_T_2, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :58:20, :61:28, :156:28
  wire [1:0]       _GEN_85 = {1'h0, _GEN};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :159:28
  wire [1:0]       _GEN_86 = {1'h0, _GEN_0};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :159:28
  wire [1:0]       _GEN_87 = {1'h0, _GEN_1};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :159:28
  wire [1:0]       _GEN_88 = {1'h0, _GEN_2};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :159:28
  wire [1:0]       _GEN_89 = {1'h0, _GEN_3};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :159:28
  wire [1:0]       _GEN_90 = {1'h0, _GEN_4};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :159:28
  wire [1:0]       _GEN_91 = {1'h0, _GEN_5};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :61:28, :159:28
  wire [1:0]       _GEN_92 = {1'h0, &_selSlotIdx_T_2};	// ventus/src/TensorCore/MMA.scala:38:29, :42:23, :58:20, :61:28, :159:28
  wire             _GEN_93 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? _GEN_76
      : _TCComputation_io_in_ready & _GEN_10 & _GEN_6[_selSlotIdx_T_2] == 2'h0 & _GEN_11;	// ventus/src/TensorCore/MMA.scala:42:51, :58:20, :82:29, :115:85, :116:35, :129:88, :147:23, :154:51, :155:62, :156:28, :159:28, :163:{59,67,104}, :164:28, :166:28
  wire [3:0][1:0]  _GEN_94 =
    {{2'h0},
     {_isMixSendMode_T_1 ? _GEN_85 : _GEN_77},
     {_GEN_93 ? _GEN_77 : _GEN_85},
     {{1'h0, _GEN_76 & _GEN}}};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:38:29, :42:{23,51}, :61:28, :144:28, :147:{23,60}, :148:26, :150:26, :154:51, :155:62, :156:28, :159:28, :163:104, :164:28, :166:28, :172:24, :173:26, :175:26
  wire [1:0]       sendNS_0 = _GEN_94[_GEN_8[_selSlotIdx_T_2]];	// ventus/src/TensorCore/MMA.scala:42:23, :58:20, :116:107, :144:28, :147:60, :154:51, :172:24
  wire [3:0][1:0]  _GEN_95 =
    {{2'h0},
     {_isMixSendMode_T_1 ? _GEN_86 : _GEN_78},
     {_GEN_93 ? _GEN_78 : _GEN_86},
     {{1'h0, _GEN_76 & _GEN_0}}};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:38:29, :42:{23,51}, :61:28, :144:28, :147:{23,60}, :148:26, :150:26, :154:51, :155:62, :156:28, :159:28, :163:104, :164:28, :166:28, :172:24, :173:26, :175:26
  wire [1:0]       sendNS_1 = _GEN_95[_GEN_8[_selSlotIdx_T_2]];	// ventus/src/TensorCore/MMA.scala:42:23, :58:20, :116:107, :144:28, :147:60, :154:51, :172:24
  wire [3:0][1:0]  _GEN_96 =
    {{2'h0},
     {_isMixSendMode_T_1 ? _GEN_87 : _GEN_79},
     {_GEN_93 ? _GEN_79 : _GEN_87},
     {{1'h0, _GEN_76 & _GEN_1}}};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:38:29, :42:{23,51}, :61:28, :144:28, :147:{23,60}, :148:26, :150:26, :154:51, :155:62, :156:28, :159:28, :163:104, :164:28, :166:28, :172:24, :173:26, :175:26
  wire [1:0]       sendNS_2 = _GEN_96[_GEN_8[_selSlotIdx_T_2]];	// ventus/src/TensorCore/MMA.scala:42:23, :58:20, :116:107, :144:28, :147:60, :154:51, :172:24
  wire [3:0][1:0]  _GEN_97 =
    {{2'h0},
     {_isMixSendMode_T_1 ? _GEN_88 : _GEN_80},
     {_GEN_93 ? _GEN_80 : _GEN_88},
     {{1'h0, _GEN_76 & _GEN_2}}};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:38:29, :42:{23,51}, :61:28, :144:28, :147:{23,60}, :148:26, :150:26, :154:51, :155:62, :156:28, :159:28, :163:104, :164:28, :166:28, :172:24, :173:26, :175:26
  wire [1:0]       sendNS_3 = _GEN_97[_GEN_8[_selSlotIdx_T_2]];	// ventus/src/TensorCore/MMA.scala:42:23, :58:20, :116:107, :144:28, :147:60, :154:51, :172:24
  wire [3:0][1:0]  _GEN_98 =
    {{2'h0},
     {_isMixSendMode_T_1 ? _GEN_89 : _GEN_81},
     {_GEN_93 ? _GEN_81 : _GEN_89},
     {{1'h0, _GEN_76 & _GEN_3}}};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:38:29, :42:{23,51}, :61:28, :144:28, :147:{23,60}, :148:26, :150:26, :154:51, :155:62, :156:28, :159:28, :163:104, :164:28, :166:28, :172:24, :173:26, :175:26
  wire [1:0]       sendNS_4 = _GEN_98[_GEN_8[_selSlotIdx_T_2]];	// ventus/src/TensorCore/MMA.scala:42:23, :58:20, :116:107, :144:28, :147:60, :154:51, :172:24
  wire [3:0][1:0]  _GEN_99 =
    {{2'h0},
     {_isMixSendMode_T_1 ? _GEN_90 : _GEN_82},
     {_GEN_93 ? _GEN_82 : _GEN_90},
     {{1'h0, _GEN_76 & _GEN_4}}};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:38:29, :42:{23,51}, :61:28, :144:28, :147:{23,60}, :148:26, :150:26, :154:51, :155:62, :156:28, :159:28, :163:104, :164:28, :166:28, :172:24, :173:26, :175:26
  wire [1:0]       sendNS_5 = _GEN_99[_GEN_8[_selSlotIdx_T_2]];	// ventus/src/TensorCore/MMA.scala:42:23, :58:20, :116:107, :144:28, :147:60, :154:51, :172:24
  wire [3:0][1:0]  _GEN_100 =
    {{2'h0},
     {_isMixSendMode_T_1 ? _GEN_91 : _GEN_83},
     {_GEN_93 ? _GEN_83 : _GEN_91},
     {{1'h0, _GEN_76 & _GEN_5}}};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:38:29, :42:{23,51}, :61:28, :144:28, :147:{23,60}, :148:26, :150:26, :154:51, :155:62, :156:28, :159:28, :163:104, :164:28, :166:28, :172:24, :173:26, :175:26
  wire [1:0]       sendNS_6 = _GEN_100[_GEN_8[_selSlotIdx_T_2]];	// ventus/src/TensorCore/MMA.scala:42:23, :58:20, :116:107, :144:28, :147:60, :154:51, :172:24
  wire [3:0][1:0]  _GEN_101 =
    {{2'h0},
     {_isMixSendMode_T_1 ? _GEN_92 : _GEN_84},
     {_GEN_93 ? _GEN_84 : _GEN_92},
     {{1'h0, _GEN_76 & (&_selSlotIdx_T_2)}}};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:38:29, :42:{23,51}, :58:20, :61:28, :144:28, :147:{23,60}, :148:26, :150:26, :154:51, :155:62, :156:28, :159:28, :163:104, :164:28, :166:28, :172:24, :173:26, :175:26
  wire [1:0]       sendNS_7 = _GEN_101[_GEN_8[_selSlotIdx_T_2]];	// ventus/src/TensorCore/MMA.scala:42:23, :58:20, :116:107, :144:28, :147:60, :154:51, :172:24
  wire [7:0][1:0]  _GEN_102 =
    {{sendNS_7},
     {sendNS_6},
     {sendNS_5},
     {sendNS_4},
     {sendNS_3},
     {sendNS_2},
     {sendNS_1},
     {sendNS_0}};	// ventus/src/TensorCore/MMA.scala:144:28, :147:60, :180:28
  wire             _GEN_103 = _GEN_102[_selSlotIdx_T_2] == 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :58:20, :180:28
  wire             _GEN_104 = _GEN_102[_selSlotIdx_T_2] == 2'h1;	// ventus/src/TensorCore/MMA.scala:58:20, :148:26, :180:28
  wire [31:0]      _GEN_105 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_0
      : {16'h0, io_in_bits_data_in_in3_0[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :245:{45,51,92}
  wire [31:0]      _GEN_106 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_1
      : {16'h0, io_in_bits_data_in_in3_0[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :246:{49,55,96}
  wire [31:0]      _GEN_107 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_2
      : {16'h0, io_in_bits_data_in_in3_1[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :247:{49,55,100}
  wire [31:0]      _GEN_108 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_3
      : {16'h0, io_in_bits_data_in_in3_1[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :248:{49,55,100}
  wire [31:0]      _GEN_109 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_4
      : {16'h0, io_in_bits_data_in_in3_4[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :245:{45,51,92}
  wire [31:0]      _GEN_110 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_5
      : {16'h0, io_in_bits_data_in_in3_4[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :246:{49,55,96}
  wire [31:0]      _GEN_111 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_6
      : {16'h0, io_in_bits_data_in_in3_5[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :247:{49,55,100}
  wire [31:0]      _GEN_112 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_7
      : {16'h0, io_in_bits_data_in_in3_5[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :248:{49,55,100}
  wire [31:0]      _GEN_113 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_8
      : {16'h0, io_in_bits_data_in_in3_8[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :245:{45,51,92}
  wire [31:0]      _GEN_114 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_9
      : {16'h0, io_in_bits_data_in_in3_8[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :246:{49,55,96}
  wire [31:0]      _GEN_115 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_10
      : {16'h0, io_in_bits_data_in_in3_9[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :247:{49,55,100}
  wire [31:0]      _GEN_116 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_11
      : {16'h0, io_in_bits_data_in_in3_9[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :248:{49,55,100}
  wire [31:0]      _GEN_117 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_12
      : {16'h0, io_in_bits_data_in_in3_12[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :245:{45,51,92}
  wire [31:0]      _GEN_118 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_13
      : {16'h0, io_in_bits_data_in_in3_12[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :246:{49,55,96}
  wire [31:0]      _GEN_119 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_14
      : {16'h0, io_in_bits_data_in_in3_13[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :247:{49,55,100}
  wire [31:0]      _GEN_120 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_15
      : {16'h0, io_in_bits_data_in_in3_13[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :248:{49,55,100}
  wire [31:0]      _GEN_121 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_16
      : {16'h0, io_in_bits_data_in_in3_16[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :245:{45,51,92}
  wire [31:0]      _GEN_122 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_17
      : {16'h0, io_in_bits_data_in_in3_16[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :246:{49,55,96}
  wire [31:0]      _GEN_123 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_18
      : {16'h0, io_in_bits_data_in_in3_17[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :247:{49,55,100}
  wire [31:0]      _GEN_124 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_19
      : {16'h0, io_in_bits_data_in_in3_17[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :248:{49,55,100}
  wire [31:0]      _GEN_125 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_20
      : {16'h0, io_in_bits_data_in_in3_20[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :245:{45,51,92}
  wire [31:0]      _GEN_126 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_21
      : {16'h0, io_in_bits_data_in_in3_20[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :246:{49,55,96}
  wire [31:0]      _GEN_127 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_22
      : {16'h0, io_in_bits_data_in_in3_21[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :247:{49,55,100}
  wire [31:0]      _GEN_128 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_23
      : {16'h0, io_in_bits_data_in_in3_21[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :248:{49,55,100}
  wire [31:0]      _GEN_129 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_24
      : {16'h0, io_in_bits_data_in_in3_24[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :245:{45,51,92}
  wire [31:0]      _GEN_130 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_25
      : {16'h0, io_in_bits_data_in_in3_24[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :246:{49,55,96}
  wire [31:0]      _GEN_131 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_26
      : {16'h0, io_in_bits_data_in_in3_25[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :247:{49,55,100}
  wire [31:0]      _GEN_132 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_27
      : {16'h0, io_in_bits_data_in_in3_25[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :248:{49,55,100}
  wire [31:0]      _GEN_133 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_28
      : {16'h0, io_in_bits_data_in_in3_28[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :245:{45,51,92}
  wire [31:0]      _GEN_134 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_29
      : {16'h0, io_in_bits_data_in_in3_28[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :246:{49,55,96}
  wire [31:0]      _GEN_135 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_30
      : {16'h0, io_in_bits_data_in_in3_29[15:0]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :247:{49,55,100}
  wire [31:0]      _GEN_136 =
    io_in_bits_ctrl_isMixedPrecisionMode
      ? io_in_bits_data_in_in3_31
      : {16'h0, io_in_bits_data_in_in3_29[31:16]};	// ventus/src/TensorCore/MMA.scala:183:42, :222:50, :227:41, :248:{49,55,100}
  wire [7:0][15:0] _GEN_137 =
    {{regSet2_A_7_0},
     {regSet2_A_6_0},
     {regSet2_A_5_0},
     {regSet2_A_4_0},
     {regSet2_A_3_0},
     {regSet2_A_2_0},
     {regSet2_A_1_0},
     {regSet2_A_0_0}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_138 =
    {{16'h0}, {_GEN_137[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_0[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_139 =
    {{regSet2_A_7_1},
     {regSet2_A_6_1},
     {regSet2_A_5_1},
     {regSet2_A_4_1},
     {regSet2_A_3_1},
     {regSet2_A_2_1},
     {regSet2_A_1_1},
     {regSet2_A_0_1}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_140 =
    {{16'h0}, {_GEN_139[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_0[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_141 =
    {{regSet2_A_7_2},
     {regSet2_A_6_2},
     {regSet2_A_5_2},
     {regSet2_A_4_2},
     {regSet2_A_3_2},
     {regSet2_A_2_2},
     {regSet2_A_1_2},
     {regSet2_A_0_2}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_142 =
    {{16'h0}, {_GEN_141[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_1[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_143 =
    {{regSet2_A_7_3},
     {regSet2_A_6_3},
     {regSet2_A_5_3},
     {regSet2_A_4_3},
     {regSet2_A_3_3},
     {regSet2_A_2_3},
     {regSet2_A_1_3},
     {regSet2_A_0_3}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_144 =
    {{16'h0}, {_GEN_143[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_1[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_145 =
    {{regSet2_A_7_4},
     {regSet2_A_6_4},
     {regSet2_A_5_4},
     {regSet2_A_4_4},
     {regSet2_A_3_4},
     {regSet2_A_2_4},
     {regSet2_A_1_4},
     {regSet2_A_0_4}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_146 =
    {{16'h0}, {_GEN_145[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_2[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_147 =
    {{regSet2_A_7_5},
     {regSet2_A_6_5},
     {regSet2_A_5_5},
     {regSet2_A_4_5},
     {regSet2_A_3_5},
     {regSet2_A_2_5},
     {regSet2_A_1_5},
     {regSet2_A_0_5}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_148 =
    {{16'h0}, {_GEN_147[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_2[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_149 =
    {{regSet2_A_7_6},
     {regSet2_A_6_6},
     {regSet2_A_5_6},
     {regSet2_A_4_6},
     {regSet2_A_3_6},
     {regSet2_A_2_6},
     {regSet2_A_1_6},
     {regSet2_A_0_6}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_150 =
    {{16'h0}, {_GEN_149[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_3[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_151 =
    {{regSet2_A_7_7},
     {regSet2_A_6_7},
     {regSet2_A_5_7},
     {regSet2_A_4_7},
     {regSet2_A_3_7},
     {regSet2_A_2_7},
     {regSet2_A_1_7},
     {regSet2_A_0_7}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_152 =
    {{16'h0}, {_GEN_151[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_3[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_153 =
    {{regSet2_A_7_8},
     {regSet2_A_6_8},
     {regSet2_A_5_8},
     {regSet2_A_4_8},
     {regSet2_A_3_8},
     {regSet2_A_2_8},
     {regSet2_A_1_8},
     {regSet2_A_0_8}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_154 =
    {{16'h0}, {_GEN_153[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_4[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_155 =
    {{regSet2_A_7_9},
     {regSet2_A_6_9},
     {regSet2_A_5_9},
     {regSet2_A_4_9},
     {regSet2_A_3_9},
     {regSet2_A_2_9},
     {regSet2_A_1_9},
     {regSet2_A_0_9}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_156 =
    {{16'h0}, {_GEN_155[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_4[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_157 =
    {{regSet2_A_7_10},
     {regSet2_A_6_10},
     {regSet2_A_5_10},
     {regSet2_A_4_10},
     {regSet2_A_3_10},
     {regSet2_A_2_10},
     {regSet2_A_1_10},
     {regSet2_A_0_10}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_158 =
    {{16'h0}, {_GEN_157[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_5[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_159 =
    {{regSet2_A_7_11},
     {regSet2_A_6_11},
     {regSet2_A_5_11},
     {regSet2_A_4_11},
     {regSet2_A_3_11},
     {regSet2_A_2_11},
     {regSet2_A_1_11},
     {regSet2_A_0_11}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_160 =
    {{16'h0}, {_GEN_159[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_5[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_161 =
    {{regSet2_A_7_12},
     {regSet2_A_6_12},
     {regSet2_A_5_12},
     {regSet2_A_4_12},
     {regSet2_A_3_12},
     {regSet2_A_2_12},
     {regSet2_A_1_12},
     {regSet2_A_0_12}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_162 =
    {{16'h0}, {_GEN_161[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_6[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_163 =
    {{regSet2_A_7_13},
     {regSet2_A_6_13},
     {regSet2_A_5_13},
     {regSet2_A_4_13},
     {regSet2_A_3_13},
     {regSet2_A_2_13},
     {regSet2_A_1_13},
     {regSet2_A_0_13}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_164 =
    {{16'h0}, {_GEN_163[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_6[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_165 =
    {{regSet2_A_7_14},
     {regSet2_A_6_14},
     {regSet2_A_5_14},
     {regSet2_A_4_14},
     {regSet2_A_3_14},
     {regSet2_A_2_14},
     {regSet2_A_1_14},
     {regSet2_A_0_14}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_166 =
    {{16'h0}, {_GEN_165[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_7[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_167 =
    {{regSet2_A_7_15},
     {regSet2_A_6_15},
     {regSet2_A_5_15},
     {regSet2_A_4_15},
     {regSet2_A_3_15},
     {regSet2_A_2_15},
     {regSet2_A_1_15},
     {regSet2_A_0_15}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_168 =
    {{16'h0}, {_GEN_167[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_7[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_169 =
    {{regSet2_A_7_16},
     {regSet2_A_6_16},
     {regSet2_A_5_16},
     {regSet2_A_4_16},
     {regSet2_A_3_16},
     {regSet2_A_2_16},
     {regSet2_A_1_16},
     {regSet2_A_0_16}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_170 =
    {{16'h0}, {_GEN_169[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_8[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_171 =
    {{regSet2_A_7_17},
     {regSet2_A_6_17},
     {regSet2_A_5_17},
     {regSet2_A_4_17},
     {regSet2_A_3_17},
     {regSet2_A_2_17},
     {regSet2_A_1_17},
     {regSet2_A_0_17}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_172 =
    {{16'h0}, {_GEN_171[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_8[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_173 =
    {{regSet2_A_7_18},
     {regSet2_A_6_18},
     {regSet2_A_5_18},
     {regSet2_A_4_18},
     {regSet2_A_3_18},
     {regSet2_A_2_18},
     {regSet2_A_1_18},
     {regSet2_A_0_18}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_174 =
    {{16'h0}, {_GEN_173[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_9[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_175 =
    {{regSet2_A_7_19},
     {regSet2_A_6_19},
     {regSet2_A_5_19},
     {regSet2_A_4_19},
     {regSet2_A_3_19},
     {regSet2_A_2_19},
     {regSet2_A_1_19},
     {regSet2_A_0_19}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_176 =
    {{16'h0}, {_GEN_175[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_9[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_177 =
    {{regSet2_A_7_20},
     {regSet2_A_6_20},
     {regSet2_A_5_20},
     {regSet2_A_4_20},
     {regSet2_A_3_20},
     {regSet2_A_2_20},
     {regSet2_A_1_20},
     {regSet2_A_0_20}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_178 =
    {{16'h0}, {_GEN_177[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_10[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_179 =
    {{regSet2_A_7_21},
     {regSet2_A_6_21},
     {regSet2_A_5_21},
     {regSet2_A_4_21},
     {regSet2_A_3_21},
     {regSet2_A_2_21},
     {regSet2_A_1_21},
     {regSet2_A_0_21}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_180 =
    {{16'h0}, {_GEN_179[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_10[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_181 =
    {{regSet2_A_7_22},
     {regSet2_A_6_22},
     {regSet2_A_5_22},
     {regSet2_A_4_22},
     {regSet2_A_3_22},
     {regSet2_A_2_22},
     {regSet2_A_1_22},
     {regSet2_A_0_22}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_182 =
    {{16'h0}, {_GEN_181[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_11[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_183 =
    {{regSet2_A_7_23},
     {regSet2_A_6_23},
     {regSet2_A_5_23},
     {regSet2_A_4_23},
     {regSet2_A_3_23},
     {regSet2_A_2_23},
     {regSet2_A_1_23},
     {regSet2_A_0_23}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_184 =
    {{16'h0}, {_GEN_183[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_11[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_185 =
    {{regSet2_A_7_24},
     {regSet2_A_6_24},
     {regSet2_A_5_24},
     {regSet2_A_4_24},
     {regSet2_A_3_24},
     {regSet2_A_2_24},
     {regSet2_A_1_24},
     {regSet2_A_0_24}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_186 =
    {{16'h0}, {_GEN_185[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_12[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_187 =
    {{regSet2_A_7_25},
     {regSet2_A_6_25},
     {regSet2_A_5_25},
     {regSet2_A_4_25},
     {regSet2_A_3_25},
     {regSet2_A_2_25},
     {regSet2_A_1_25},
     {regSet2_A_0_25}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_188 =
    {{16'h0}, {_GEN_187[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_12[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_189 =
    {{regSet2_A_7_26},
     {regSet2_A_6_26},
     {regSet2_A_5_26},
     {regSet2_A_4_26},
     {regSet2_A_3_26},
     {regSet2_A_2_26},
     {regSet2_A_1_26},
     {regSet2_A_0_26}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_190 =
    {{16'h0}, {_GEN_189[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_13[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_191 =
    {{regSet2_A_7_27},
     {regSet2_A_6_27},
     {regSet2_A_5_27},
     {regSet2_A_4_27},
     {regSet2_A_3_27},
     {regSet2_A_2_27},
     {regSet2_A_1_27},
     {regSet2_A_0_27}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_192 =
    {{16'h0}, {_GEN_191[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_13[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_193 =
    {{regSet2_A_7_28},
     {regSet2_A_6_28},
     {regSet2_A_5_28},
     {regSet2_A_4_28},
     {regSet2_A_3_28},
     {regSet2_A_2_28},
     {regSet2_A_1_28},
     {regSet2_A_0_28}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_194 =
    {{16'h0}, {_GEN_193[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_14[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_195 =
    {{regSet2_A_7_29},
     {regSet2_A_6_29},
     {regSet2_A_5_29},
     {regSet2_A_4_29},
     {regSet2_A_3_29},
     {regSet2_A_2_29},
     {regSet2_A_1_29},
     {regSet2_A_0_29}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_196 =
    {{16'h0}, {_GEN_195[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_14[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_197 =
    {{regSet2_A_7_30},
     {regSet2_A_6_30},
     {regSet2_A_5_30},
     {regSet2_A_4_30},
     {regSet2_A_3_30},
     {regSet2_A_2_30},
     {regSet2_A_1_30},
     {regSet2_A_0_30}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_198 =
    {{16'h0}, {_GEN_197[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_15[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_199 =
    {{regSet2_A_7_31},
     {regSet2_A_6_31},
     {regSet2_A_5_31},
     {regSet2_A_4_31},
     {regSet2_A_3_31},
     {regSet2_A_2_31},
     {regSet2_A_1_31},
     {regSet2_A_0_31}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_200 =
    {{16'h0}, {_GEN_199[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_15[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_201 =
    {{regSet2_A_7_32},
     {regSet2_A_6_32},
     {regSet2_A_5_32},
     {regSet2_A_4_32},
     {regSet2_A_3_32},
     {regSet2_A_2_32},
     {regSet2_A_1_32},
     {regSet2_A_0_32}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_202 =
    {{16'h0}, {_GEN_201[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_16[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_203 =
    {{regSet2_A_7_33},
     {regSet2_A_6_33},
     {regSet2_A_5_33},
     {regSet2_A_4_33},
     {regSet2_A_3_33},
     {regSet2_A_2_33},
     {regSet2_A_1_33},
     {regSet2_A_0_33}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_204 =
    {{16'h0}, {_GEN_203[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_16[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_205 =
    {{regSet2_A_7_34},
     {regSet2_A_6_34},
     {regSet2_A_5_34},
     {regSet2_A_4_34},
     {regSet2_A_3_34},
     {regSet2_A_2_34},
     {regSet2_A_1_34},
     {regSet2_A_0_34}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_206 =
    {{16'h0}, {_GEN_205[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_17[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_207 =
    {{regSet2_A_7_35},
     {regSet2_A_6_35},
     {regSet2_A_5_35},
     {regSet2_A_4_35},
     {regSet2_A_3_35},
     {regSet2_A_2_35},
     {regSet2_A_1_35},
     {regSet2_A_0_35}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_208 =
    {{16'h0}, {_GEN_207[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_17[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_209 =
    {{regSet2_A_7_36},
     {regSet2_A_6_36},
     {regSet2_A_5_36},
     {regSet2_A_4_36},
     {regSet2_A_3_36},
     {regSet2_A_2_36},
     {regSet2_A_1_36},
     {regSet2_A_0_36}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_210 =
    {{16'h0}, {_GEN_209[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_18[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_211 =
    {{regSet2_A_7_37},
     {regSet2_A_6_37},
     {regSet2_A_5_37},
     {regSet2_A_4_37},
     {regSet2_A_3_37},
     {regSet2_A_2_37},
     {regSet2_A_1_37},
     {regSet2_A_0_37}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_212 =
    {{16'h0}, {_GEN_211[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_18[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_213 =
    {{regSet2_A_7_38},
     {regSet2_A_6_38},
     {regSet2_A_5_38},
     {regSet2_A_4_38},
     {regSet2_A_3_38},
     {regSet2_A_2_38},
     {regSet2_A_1_38},
     {regSet2_A_0_38}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_214 =
    {{16'h0}, {_GEN_213[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_19[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_215 =
    {{regSet2_A_7_39},
     {regSet2_A_6_39},
     {regSet2_A_5_39},
     {regSet2_A_4_39},
     {regSet2_A_3_39},
     {regSet2_A_2_39},
     {regSet2_A_1_39},
     {regSet2_A_0_39}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_216 =
    {{16'h0}, {_GEN_215[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_19[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_217 =
    {{regSet2_A_7_40},
     {regSet2_A_6_40},
     {regSet2_A_5_40},
     {regSet2_A_4_40},
     {regSet2_A_3_40},
     {regSet2_A_2_40},
     {regSet2_A_1_40},
     {regSet2_A_0_40}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_218 =
    {{16'h0}, {_GEN_217[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_20[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_219 =
    {{regSet2_A_7_41},
     {regSet2_A_6_41},
     {regSet2_A_5_41},
     {regSet2_A_4_41},
     {regSet2_A_3_41},
     {regSet2_A_2_41},
     {regSet2_A_1_41},
     {regSet2_A_0_41}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_220 =
    {{16'h0}, {_GEN_219[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_20[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_221 =
    {{regSet2_A_7_42},
     {regSet2_A_6_42},
     {regSet2_A_5_42},
     {regSet2_A_4_42},
     {regSet2_A_3_42},
     {regSet2_A_2_42},
     {regSet2_A_1_42},
     {regSet2_A_0_42}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_222 =
    {{16'h0}, {_GEN_221[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_21[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_223 =
    {{regSet2_A_7_43},
     {regSet2_A_6_43},
     {regSet2_A_5_43},
     {regSet2_A_4_43},
     {regSet2_A_3_43},
     {regSet2_A_2_43},
     {regSet2_A_1_43},
     {regSet2_A_0_43}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_224 =
    {{16'h0}, {_GEN_223[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_21[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_225 =
    {{regSet2_A_7_44},
     {regSet2_A_6_44},
     {regSet2_A_5_44},
     {regSet2_A_4_44},
     {regSet2_A_3_44},
     {regSet2_A_2_44},
     {regSet2_A_1_44},
     {regSet2_A_0_44}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_226 =
    {{16'h0}, {_GEN_225[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_22[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_227 =
    {{regSet2_A_7_45},
     {regSet2_A_6_45},
     {regSet2_A_5_45},
     {regSet2_A_4_45},
     {regSet2_A_3_45},
     {regSet2_A_2_45},
     {regSet2_A_1_45},
     {regSet2_A_0_45}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_228 =
    {{16'h0}, {_GEN_227[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_22[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_229 =
    {{regSet2_A_7_46},
     {regSet2_A_6_46},
     {regSet2_A_5_46},
     {regSet2_A_4_46},
     {regSet2_A_3_46},
     {regSet2_A_2_46},
     {regSet2_A_1_46},
     {regSet2_A_0_46}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_230 =
    {{16'h0}, {_GEN_229[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_23[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_231 =
    {{regSet2_A_7_47},
     {regSet2_A_6_47},
     {regSet2_A_5_47},
     {regSet2_A_4_47},
     {regSet2_A_3_47},
     {regSet2_A_2_47},
     {regSet2_A_1_47},
     {regSet2_A_0_47}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_232 =
    {{16'h0}, {_GEN_231[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_23[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_233 =
    {{regSet2_A_7_48},
     {regSet2_A_6_48},
     {regSet2_A_5_48},
     {regSet2_A_4_48},
     {regSet2_A_3_48},
     {regSet2_A_2_48},
     {regSet2_A_1_48},
     {regSet2_A_0_48}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_234 =
    {{16'h0}, {_GEN_233[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_24[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_235 =
    {{regSet2_A_7_49},
     {regSet2_A_6_49},
     {regSet2_A_5_49},
     {regSet2_A_4_49},
     {regSet2_A_3_49},
     {regSet2_A_2_49},
     {regSet2_A_1_49},
     {regSet2_A_0_49}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_236 =
    {{16'h0}, {_GEN_235[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_24[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_237 =
    {{regSet2_A_7_50},
     {regSet2_A_6_50},
     {regSet2_A_5_50},
     {regSet2_A_4_50},
     {regSet2_A_3_50},
     {regSet2_A_2_50},
     {regSet2_A_1_50},
     {regSet2_A_0_50}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_238 =
    {{16'h0}, {_GEN_237[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_25[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_239 =
    {{regSet2_A_7_51},
     {regSet2_A_6_51},
     {regSet2_A_5_51},
     {regSet2_A_4_51},
     {regSet2_A_3_51},
     {regSet2_A_2_51},
     {regSet2_A_1_51},
     {regSet2_A_0_51}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_240 =
    {{16'h0}, {_GEN_239[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_25[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_241 =
    {{regSet2_A_7_52},
     {regSet2_A_6_52},
     {regSet2_A_5_52},
     {regSet2_A_4_52},
     {regSet2_A_3_52},
     {regSet2_A_2_52},
     {regSet2_A_1_52},
     {regSet2_A_0_52}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_242 =
    {{16'h0}, {_GEN_241[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_26[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_243 =
    {{regSet2_A_7_53},
     {regSet2_A_6_53},
     {regSet2_A_5_53},
     {regSet2_A_4_53},
     {regSet2_A_3_53},
     {regSet2_A_2_53},
     {regSet2_A_1_53},
     {regSet2_A_0_53}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_244 =
    {{16'h0}, {_GEN_243[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_26[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_245 =
    {{regSet2_A_7_54},
     {regSet2_A_6_54},
     {regSet2_A_5_54},
     {regSet2_A_4_54},
     {regSet2_A_3_54},
     {regSet2_A_2_54},
     {regSet2_A_1_54},
     {regSet2_A_0_54}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_246 =
    {{16'h0}, {_GEN_245[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_27[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_247 =
    {{regSet2_A_7_55},
     {regSet2_A_6_55},
     {regSet2_A_5_55},
     {regSet2_A_4_55},
     {regSet2_A_3_55},
     {regSet2_A_2_55},
     {regSet2_A_1_55},
     {regSet2_A_0_55}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_248 =
    {{16'h0}, {_GEN_247[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_27[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_249 =
    {{regSet2_A_7_56},
     {regSet2_A_6_56},
     {regSet2_A_5_56},
     {regSet2_A_4_56},
     {regSet2_A_3_56},
     {regSet2_A_2_56},
     {regSet2_A_1_56},
     {regSet2_A_0_56}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_250 =
    {{16'h0}, {_GEN_249[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_28[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_251 =
    {{regSet2_A_7_57},
     {regSet2_A_6_57},
     {regSet2_A_5_57},
     {regSet2_A_4_57},
     {regSet2_A_3_57},
     {regSet2_A_2_57},
     {regSet2_A_1_57},
     {regSet2_A_0_57}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_252 =
    {{16'h0}, {_GEN_251[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_28[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_253 =
    {{regSet2_A_7_58},
     {regSet2_A_6_58},
     {regSet2_A_5_58},
     {regSet2_A_4_58},
     {regSet2_A_3_58},
     {regSet2_A_2_58},
     {regSet2_A_1_58},
     {regSet2_A_0_58}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_254 =
    {{16'h0}, {_GEN_253[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_29[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_255 =
    {{regSet2_A_7_59},
     {regSet2_A_6_59},
     {regSet2_A_5_59},
     {regSet2_A_4_59},
     {regSet2_A_3_59},
     {regSet2_A_2_59},
     {regSet2_A_1_59},
     {regSet2_A_0_59}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_256 =
    {{16'h0}, {_GEN_255[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_29[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_257 =
    {{regSet2_A_7_60},
     {regSet2_A_6_60},
     {regSet2_A_5_60},
     {regSet2_A_4_60},
     {regSet2_A_3_60},
     {regSet2_A_2_60},
     {regSet2_A_1_60},
     {regSet2_A_0_60}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_258 =
    {{16'h0}, {_GEN_257[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_30[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_259 =
    {{regSet2_A_7_61},
     {regSet2_A_6_61},
     {regSet2_A_5_61},
     {regSet2_A_4_61},
     {regSet2_A_3_61},
     {regSet2_A_2_61},
     {regSet2_A_1_61},
     {regSet2_A_0_61}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_260 =
    {{16'h0}, {_GEN_259[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_30[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_261 =
    {{regSet2_A_7_62},
     {regSet2_A_6_62},
     {regSet2_A_5_62},
     {regSet2_A_4_62},
     {regSet2_A_3_62},
     {regSet2_A_2_62},
     {regSet2_A_1_62},
     {regSet2_A_0_62}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_262 =
    {{16'h0}, {_GEN_261[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_31[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :195:{53,89}, :256:39
  wire [7:0][15:0] _GEN_263 =
    {{regSet2_A_7_63},
     {regSet2_A_6_63},
     {regSet2_A_5_63},
     {regSet2_A_4_63},
     {regSet2_A_3_63},
     {regSet2_A_2_63},
     {regSet2_A_1_63},
     {regSet2_A_0_63}};	// ventus/src/TensorCore/MMA.scala:32:22, :256:39
  wire [3:0][15:0] _GEN_264 =
    {{16'h0}, {_GEN_263[_selSlotIdx_T_2]}, {io_in_bits_data_in_in1_31[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :183:42, :196:{57,93}, :256:39
  wire [7:0][15:0] _GEN_265 =
    {{regSet2_B_7_0},
     {regSet2_B_6_0},
     {regSet2_B_5_0},
     {regSet2_B_4_0},
     {regSet2_B_3_0},
     {regSet2_B_2_0},
     {regSet2_B_1_0},
     {regSet2_B_0_0}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_266 =
    {{16'h0}, {_GEN_265[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_0[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_267 =
    {{regSet2_B_7_1},
     {regSet2_B_6_1},
     {regSet2_B_5_1},
     {regSet2_B_4_1},
     {regSet2_B_3_1},
     {regSet2_B_2_1},
     {regSet2_B_1_1},
     {regSet2_B_0_1}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_268 =
    {{16'h0}, {_GEN_267[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_0[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_269 =
    {{regSet2_B_7_2},
     {regSet2_B_6_2},
     {regSet2_B_5_2},
     {regSet2_B_4_2},
     {regSet2_B_3_2},
     {regSet2_B_2_2},
     {regSet2_B_1_2},
     {regSet2_B_0_2}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_270 =
    {{16'h0}, {_GEN_269[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_1[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_271 =
    {{regSet2_B_7_3},
     {regSet2_B_6_3},
     {regSet2_B_5_3},
     {regSet2_B_4_3},
     {regSet2_B_3_3},
     {regSet2_B_2_3},
     {regSet2_B_1_3},
     {regSet2_B_0_3}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_272 =
    {{16'h0}, {_GEN_271[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_1[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_273 =
    {{regSet2_B_7_4},
     {regSet2_B_6_4},
     {regSet2_B_5_4},
     {regSet2_B_4_4},
     {regSet2_B_3_4},
     {regSet2_B_2_4},
     {regSet2_B_1_4},
     {regSet2_B_0_4}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_274 =
    {{16'h0}, {_GEN_273[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_2[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_275 =
    {{regSet2_B_7_5},
     {regSet2_B_6_5},
     {regSet2_B_5_5},
     {regSet2_B_4_5},
     {regSet2_B_3_5},
     {regSet2_B_2_5},
     {regSet2_B_1_5},
     {regSet2_B_0_5}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_276 =
    {{16'h0}, {_GEN_275[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_2[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_277 =
    {{regSet2_B_7_6},
     {regSet2_B_6_6},
     {regSet2_B_5_6},
     {regSet2_B_4_6},
     {regSet2_B_3_6},
     {regSet2_B_2_6},
     {regSet2_B_1_6},
     {regSet2_B_0_6}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_278 =
    {{16'h0}, {_GEN_277[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_3[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_279 =
    {{regSet2_B_7_7},
     {regSet2_B_6_7},
     {regSet2_B_5_7},
     {regSet2_B_4_7},
     {regSet2_B_3_7},
     {regSet2_B_2_7},
     {regSet2_B_1_7},
     {regSet2_B_0_7}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_280 =
    {{16'h0}, {_GEN_279[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_3[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_281 =
    {{regSet2_B_7_8},
     {regSet2_B_6_8},
     {regSet2_B_5_8},
     {regSet2_B_4_8},
     {regSet2_B_3_8},
     {regSet2_B_2_8},
     {regSet2_B_1_8},
     {regSet2_B_0_8}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_282 =
    {{16'h0}, {_GEN_281[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_4[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_283 =
    {{regSet2_B_7_9},
     {regSet2_B_6_9},
     {regSet2_B_5_9},
     {regSet2_B_4_9},
     {regSet2_B_3_9},
     {regSet2_B_2_9},
     {regSet2_B_1_9},
     {regSet2_B_0_9}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_284 =
    {{16'h0}, {_GEN_283[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_4[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_285 =
    {{regSet2_B_7_10},
     {regSet2_B_6_10},
     {regSet2_B_5_10},
     {regSet2_B_4_10},
     {regSet2_B_3_10},
     {regSet2_B_2_10},
     {regSet2_B_1_10},
     {regSet2_B_0_10}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_286 =
    {{16'h0}, {_GEN_285[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_5[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_287 =
    {{regSet2_B_7_11},
     {regSet2_B_6_11},
     {regSet2_B_5_11},
     {regSet2_B_4_11},
     {regSet2_B_3_11},
     {regSet2_B_2_11},
     {regSet2_B_1_11},
     {regSet2_B_0_11}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_288 =
    {{16'h0}, {_GEN_287[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_5[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_289 =
    {{regSet2_B_7_12},
     {regSet2_B_6_12},
     {regSet2_B_5_12},
     {regSet2_B_4_12},
     {regSet2_B_3_12},
     {regSet2_B_2_12},
     {regSet2_B_1_12},
     {regSet2_B_0_12}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_290 =
    {{16'h0}, {_GEN_289[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_6[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_291 =
    {{regSet2_B_7_13},
     {regSet2_B_6_13},
     {regSet2_B_5_13},
     {regSet2_B_4_13},
     {regSet2_B_3_13},
     {regSet2_B_2_13},
     {regSet2_B_1_13},
     {regSet2_B_0_13}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_292 =
    {{16'h0}, {_GEN_291[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_6[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_293 =
    {{regSet2_B_7_14},
     {regSet2_B_6_14},
     {regSet2_B_5_14},
     {regSet2_B_4_14},
     {regSet2_B_3_14},
     {regSet2_B_2_14},
     {regSet2_B_1_14},
     {regSet2_B_0_14}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_294 =
    {{16'h0}, {_GEN_293[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_7[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_295 =
    {{regSet2_B_7_15},
     {regSet2_B_6_15},
     {regSet2_B_5_15},
     {regSet2_B_4_15},
     {regSet2_B_3_15},
     {regSet2_B_2_15},
     {regSet2_B_1_15},
     {regSet2_B_0_15}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_296 =
    {{16'h0}, {_GEN_295[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_7[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_297 =
    {{regSet2_B_7_16},
     {regSet2_B_6_16},
     {regSet2_B_5_16},
     {regSet2_B_4_16},
     {regSet2_B_3_16},
     {regSet2_B_2_16},
     {regSet2_B_1_16},
     {regSet2_B_0_16}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_298 =
    {{16'h0}, {_GEN_297[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_8[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_299 =
    {{regSet2_B_7_17},
     {regSet2_B_6_17},
     {regSet2_B_5_17},
     {regSet2_B_4_17},
     {regSet2_B_3_17},
     {regSet2_B_2_17},
     {regSet2_B_1_17},
     {regSet2_B_0_17}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_300 =
    {{16'h0}, {_GEN_299[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_8[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_301 =
    {{regSet2_B_7_18},
     {regSet2_B_6_18},
     {regSet2_B_5_18},
     {regSet2_B_4_18},
     {regSet2_B_3_18},
     {regSet2_B_2_18},
     {regSet2_B_1_18},
     {regSet2_B_0_18}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_302 =
    {{16'h0}, {_GEN_301[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_9[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_303 =
    {{regSet2_B_7_19},
     {regSet2_B_6_19},
     {regSet2_B_5_19},
     {regSet2_B_4_19},
     {regSet2_B_3_19},
     {regSet2_B_2_19},
     {regSet2_B_1_19},
     {regSet2_B_0_19}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_304 =
    {{16'h0}, {_GEN_303[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_9[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_305 =
    {{regSet2_B_7_20},
     {regSet2_B_6_20},
     {regSet2_B_5_20},
     {regSet2_B_4_20},
     {regSet2_B_3_20},
     {regSet2_B_2_20},
     {regSet2_B_1_20},
     {regSet2_B_0_20}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_306 =
    {{16'h0}, {_GEN_305[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_10[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_307 =
    {{regSet2_B_7_21},
     {regSet2_B_6_21},
     {regSet2_B_5_21},
     {regSet2_B_4_21},
     {regSet2_B_3_21},
     {regSet2_B_2_21},
     {regSet2_B_1_21},
     {regSet2_B_0_21}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_308 =
    {{16'h0}, {_GEN_307[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_10[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_309 =
    {{regSet2_B_7_22},
     {regSet2_B_6_22},
     {regSet2_B_5_22},
     {regSet2_B_4_22},
     {regSet2_B_3_22},
     {regSet2_B_2_22},
     {regSet2_B_1_22},
     {regSet2_B_0_22}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_310 =
    {{16'h0}, {_GEN_309[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_11[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_311 =
    {{regSet2_B_7_23},
     {regSet2_B_6_23},
     {regSet2_B_5_23},
     {regSet2_B_4_23},
     {regSet2_B_3_23},
     {regSet2_B_2_23},
     {regSet2_B_1_23},
     {regSet2_B_0_23}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_312 =
    {{16'h0}, {_GEN_311[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_11[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_313 =
    {{regSet2_B_7_24},
     {regSet2_B_6_24},
     {regSet2_B_5_24},
     {regSet2_B_4_24},
     {regSet2_B_3_24},
     {regSet2_B_2_24},
     {regSet2_B_1_24},
     {regSet2_B_0_24}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_314 =
    {{16'h0}, {_GEN_313[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_12[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_315 =
    {{regSet2_B_7_25},
     {regSet2_B_6_25},
     {regSet2_B_5_25},
     {regSet2_B_4_25},
     {regSet2_B_3_25},
     {regSet2_B_2_25},
     {regSet2_B_1_25},
     {regSet2_B_0_25}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_316 =
    {{16'h0}, {_GEN_315[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_12[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_317 =
    {{regSet2_B_7_26},
     {regSet2_B_6_26},
     {regSet2_B_5_26},
     {regSet2_B_4_26},
     {regSet2_B_3_26},
     {regSet2_B_2_26},
     {regSet2_B_1_26},
     {regSet2_B_0_26}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_318 =
    {{16'h0}, {_GEN_317[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_13[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_319 =
    {{regSet2_B_7_27},
     {regSet2_B_6_27},
     {regSet2_B_5_27},
     {regSet2_B_4_27},
     {regSet2_B_3_27},
     {regSet2_B_2_27},
     {regSet2_B_1_27},
     {regSet2_B_0_27}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_320 =
    {{16'h0}, {_GEN_319[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_13[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_321 =
    {{regSet2_B_7_28},
     {regSet2_B_6_28},
     {regSet2_B_5_28},
     {regSet2_B_4_28},
     {regSet2_B_3_28},
     {regSet2_B_2_28},
     {regSet2_B_1_28},
     {regSet2_B_0_28}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_322 =
    {{16'h0}, {_GEN_321[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_14[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_323 =
    {{regSet2_B_7_29},
     {regSet2_B_6_29},
     {regSet2_B_5_29},
     {regSet2_B_4_29},
     {regSet2_B_3_29},
     {regSet2_B_2_29},
     {regSet2_B_1_29},
     {regSet2_B_0_29}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_324 =
    {{16'h0}, {_GEN_323[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_14[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_325 =
    {{regSet2_B_7_30},
     {regSet2_B_6_30},
     {regSet2_B_5_30},
     {regSet2_B_4_30},
     {regSet2_B_3_30},
     {regSet2_B_2_30},
     {regSet2_B_1_30},
     {regSet2_B_0_30}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_326 =
    {{16'h0}, {_GEN_325[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_15[15:0]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :202:{53,89}, :260:39
  wire [7:0][15:0] _GEN_327 =
    {{regSet2_B_7_31},
     {regSet2_B_6_31},
     {regSet2_B_5_31},
     {regSet2_B_4_31},
     {regSet2_B_3_31},
     {regSet2_B_2_31},
     {regSet2_B_1_31},
     {regSet2_B_0_31}};	// ventus/src/TensorCore/MMA.scala:33:22, :260:39
  wire [3:0][15:0] _GEN_328 =
    {{16'h0}, {_GEN_327[_selSlotIdx_T_2]}, {io_in_bits_data_in_in2_15[31:16]}, {16'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :183:42, :203:{57,93}, :260:39
  wire [7:0][15:0] _GEN_329 =
    {{regSet2_C_7_0},
     {regSet2_C_6_0},
     {regSet2_C_5_0},
     {regSet2_C_4_0},
     {regSet2_C_3_0},
     {regSet2_C_2_0},
     {regSet2_C_1_0},
     {regSet2_C_0_0}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_330 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_0
        : {16'h0, _GEN_329[_selSlotIdx_T_2]}},
     {_GEN_105},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :245:45, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_331 =
    {{regSet2_C_7_1},
     {regSet2_C_6_1},
     {regSet2_C_5_1},
     {regSet2_C_4_1},
     {regSet2_C_3_1},
     {regSet2_C_2_1},
     {regSet2_C_1_1},
     {regSet2_C_0_1}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_332 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_1
        : {16'h0, _GEN_331[_selSlotIdx_T_2]}},
     {_GEN_106},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :246:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_333 =
    {{regSet2_C_7_2},
     {regSet2_C_6_2},
     {regSet2_C_5_2},
     {regSet2_C_4_2},
     {regSet2_C_3_2},
     {regSet2_C_2_2},
     {regSet2_C_1_2},
     {regSet2_C_0_2}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_334 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_2
        : {16'h0, _GEN_333[_selSlotIdx_T_2]}},
     {_GEN_107},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :247:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_335 =
    {{regSet2_C_7_3},
     {regSet2_C_6_3},
     {regSet2_C_5_3},
     {regSet2_C_4_3},
     {regSet2_C_3_3},
     {regSet2_C_2_3},
     {regSet2_C_1_3},
     {regSet2_C_0_3}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_336 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_3
        : {16'h0, _GEN_335[_selSlotIdx_T_2]}},
     {_GEN_108},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :248:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_337 =
    {{regSet2_C_7_4},
     {regSet2_C_6_4},
     {regSet2_C_5_4},
     {regSet2_C_4_4},
     {regSet2_C_3_4},
     {regSet2_C_2_4},
     {regSet2_C_1_4},
     {regSet2_C_0_4}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_338 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_4
        : {16'h0, _GEN_337[_selSlotIdx_T_2]}},
     {_GEN_109},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :245:45, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_339 =
    {{regSet2_C_7_5},
     {regSet2_C_6_5},
     {regSet2_C_5_5},
     {regSet2_C_4_5},
     {regSet2_C_3_5},
     {regSet2_C_2_5},
     {regSet2_C_1_5},
     {regSet2_C_0_5}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_340 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_5
        : {16'h0, _GEN_339[_selSlotIdx_T_2]}},
     {_GEN_110},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :246:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_341 =
    {{regSet2_C_7_6},
     {regSet2_C_6_6},
     {regSet2_C_5_6},
     {regSet2_C_4_6},
     {regSet2_C_3_6},
     {regSet2_C_2_6},
     {regSet2_C_1_6},
     {regSet2_C_0_6}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_342 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_6
        : {16'h0, _GEN_341[_selSlotIdx_T_2]}},
     {_GEN_111},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :247:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_343 =
    {{regSet2_C_7_7},
     {regSet2_C_6_7},
     {regSet2_C_5_7},
     {regSet2_C_4_7},
     {regSet2_C_3_7},
     {regSet2_C_2_7},
     {regSet2_C_1_7},
     {regSet2_C_0_7}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_344 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_7
        : {16'h0, _GEN_343[_selSlotIdx_T_2]}},
     {_GEN_112},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :248:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_345 =
    {{regSet2_C_7_8},
     {regSet2_C_6_8},
     {regSet2_C_5_8},
     {regSet2_C_4_8},
     {regSet2_C_3_8},
     {regSet2_C_2_8},
     {regSet2_C_1_8},
     {regSet2_C_0_8}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_346 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_8
        : {16'h0, _GEN_345[_selSlotIdx_T_2]}},
     {_GEN_113},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :245:45, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_347 =
    {{regSet2_C_7_9},
     {regSet2_C_6_9},
     {regSet2_C_5_9},
     {regSet2_C_4_9},
     {regSet2_C_3_9},
     {regSet2_C_2_9},
     {regSet2_C_1_9},
     {regSet2_C_0_9}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_348 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_9
        : {16'h0, _GEN_347[_selSlotIdx_T_2]}},
     {_GEN_114},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :246:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_349 =
    {{regSet2_C_7_10},
     {regSet2_C_6_10},
     {regSet2_C_5_10},
     {regSet2_C_4_10},
     {regSet2_C_3_10},
     {regSet2_C_2_10},
     {regSet2_C_1_10},
     {regSet2_C_0_10}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_350 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_10
        : {16'h0, _GEN_349[_selSlotIdx_T_2]}},
     {_GEN_115},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :247:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_351 =
    {{regSet2_C_7_11},
     {regSet2_C_6_11},
     {regSet2_C_5_11},
     {regSet2_C_4_11},
     {regSet2_C_3_11},
     {regSet2_C_2_11},
     {regSet2_C_1_11},
     {regSet2_C_0_11}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_352 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_11
        : {16'h0, _GEN_351[_selSlotIdx_T_2]}},
     {_GEN_116},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :248:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_353 =
    {{regSet2_C_7_12},
     {regSet2_C_6_12},
     {regSet2_C_5_12},
     {regSet2_C_4_12},
     {regSet2_C_3_12},
     {regSet2_C_2_12},
     {regSet2_C_1_12},
     {regSet2_C_0_12}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_354 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_12
        : {16'h0, _GEN_353[_selSlotIdx_T_2]}},
     {_GEN_117},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :245:45, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_355 =
    {{regSet2_C_7_13},
     {regSet2_C_6_13},
     {regSet2_C_5_13},
     {regSet2_C_4_13},
     {regSet2_C_3_13},
     {regSet2_C_2_13},
     {regSet2_C_1_13},
     {regSet2_C_0_13}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_356 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_13
        : {16'h0, _GEN_355[_selSlotIdx_T_2]}},
     {_GEN_118},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :246:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_357 =
    {{regSet2_C_7_14},
     {regSet2_C_6_14},
     {regSet2_C_5_14},
     {regSet2_C_4_14},
     {regSet2_C_3_14},
     {regSet2_C_2_14},
     {regSet2_C_1_14},
     {regSet2_C_0_14}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_358 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_14
        : {16'h0, _GEN_357[_selSlotIdx_T_2]}},
     {_GEN_119},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :247:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_359 =
    {{regSet2_C_7_15},
     {regSet2_C_6_15},
     {regSet2_C_5_15},
     {regSet2_C_4_15},
     {regSet2_C_3_15},
     {regSet2_C_2_15},
     {regSet2_C_1_15},
     {regSet2_C_0_15}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_360 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_15
        : {16'h0, _GEN_359[_selSlotIdx_T_2]}},
     {_GEN_120},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :248:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_361 =
    {{regSet2_C_7_16},
     {regSet2_C_6_16},
     {regSet2_C_5_16},
     {regSet2_C_4_16},
     {regSet2_C_3_16},
     {regSet2_C_2_16},
     {regSet2_C_1_16},
     {regSet2_C_0_16}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_362 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_16
        : {16'h0, _GEN_361[_selSlotIdx_T_2]}},
     {_GEN_121},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :245:45, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_363 =
    {{regSet2_C_7_17},
     {regSet2_C_6_17},
     {regSet2_C_5_17},
     {regSet2_C_4_17},
     {regSet2_C_3_17},
     {regSet2_C_2_17},
     {regSet2_C_1_17},
     {regSet2_C_0_17}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_364 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_17
        : {16'h0, _GEN_363[_selSlotIdx_T_2]}},
     {_GEN_122},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :246:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_365 =
    {{regSet2_C_7_18},
     {regSet2_C_6_18},
     {regSet2_C_5_18},
     {regSet2_C_4_18},
     {regSet2_C_3_18},
     {regSet2_C_2_18},
     {regSet2_C_1_18},
     {regSet2_C_0_18}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_366 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_18
        : {16'h0, _GEN_365[_selSlotIdx_T_2]}},
     {_GEN_123},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :247:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_367 =
    {{regSet2_C_7_19},
     {regSet2_C_6_19},
     {regSet2_C_5_19},
     {regSet2_C_4_19},
     {regSet2_C_3_19},
     {regSet2_C_2_19},
     {regSet2_C_1_19},
     {regSet2_C_0_19}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_368 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_19
        : {16'h0, _GEN_367[_selSlotIdx_T_2]}},
     {_GEN_124},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :248:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_369 =
    {{regSet2_C_7_20},
     {regSet2_C_6_20},
     {regSet2_C_5_20},
     {regSet2_C_4_20},
     {regSet2_C_3_20},
     {regSet2_C_2_20},
     {regSet2_C_1_20},
     {regSet2_C_0_20}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_370 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_20
        : {16'h0, _GEN_369[_selSlotIdx_T_2]}},
     {_GEN_125},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :245:45, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_371 =
    {{regSet2_C_7_21},
     {regSet2_C_6_21},
     {regSet2_C_5_21},
     {regSet2_C_4_21},
     {regSet2_C_3_21},
     {regSet2_C_2_21},
     {regSet2_C_1_21},
     {regSet2_C_0_21}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_372 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_21
        : {16'h0, _GEN_371[_selSlotIdx_T_2]}},
     {_GEN_126},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :246:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_373 =
    {{regSet2_C_7_22},
     {regSet2_C_6_22},
     {regSet2_C_5_22},
     {regSet2_C_4_22},
     {regSet2_C_3_22},
     {regSet2_C_2_22},
     {regSet2_C_1_22},
     {regSet2_C_0_22}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_374 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_22
        : {16'h0, _GEN_373[_selSlotIdx_T_2]}},
     {_GEN_127},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :247:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_375 =
    {{regSet2_C_7_23},
     {regSet2_C_6_23},
     {regSet2_C_5_23},
     {regSet2_C_4_23},
     {regSet2_C_3_23},
     {regSet2_C_2_23},
     {regSet2_C_1_23},
     {regSet2_C_0_23}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_376 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_23
        : {16'h0, _GEN_375[_selSlotIdx_T_2]}},
     {_GEN_128},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :248:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_377 =
    {{regSet2_C_7_24},
     {regSet2_C_6_24},
     {regSet2_C_5_24},
     {regSet2_C_4_24},
     {regSet2_C_3_24},
     {regSet2_C_2_24},
     {regSet2_C_1_24},
     {regSet2_C_0_24}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_378 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_24
        : {16'h0, _GEN_377[_selSlotIdx_T_2]}},
     {_GEN_129},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :245:45, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_379 =
    {{regSet2_C_7_25},
     {regSet2_C_6_25},
     {regSet2_C_5_25},
     {regSet2_C_4_25},
     {regSet2_C_3_25},
     {regSet2_C_2_25},
     {regSet2_C_1_25},
     {regSet2_C_0_25}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_380 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_25
        : {16'h0, _GEN_379[_selSlotIdx_T_2]}},
     {_GEN_130},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :246:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_381 =
    {{regSet2_C_7_26},
     {regSet2_C_6_26},
     {regSet2_C_5_26},
     {regSet2_C_4_26},
     {regSet2_C_3_26},
     {regSet2_C_2_26},
     {regSet2_C_1_26},
     {regSet2_C_0_26}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_382 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_26
        : {16'h0, _GEN_381[_selSlotIdx_T_2]}},
     {_GEN_131},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :247:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_383 =
    {{regSet2_C_7_27},
     {regSet2_C_6_27},
     {regSet2_C_5_27},
     {regSet2_C_4_27},
     {regSet2_C_3_27},
     {regSet2_C_2_27},
     {regSet2_C_1_27},
     {regSet2_C_0_27}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_384 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_27
        : {16'h0, _GEN_383[_selSlotIdx_T_2]}},
     {_GEN_132},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :248:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_385 =
    {{regSet2_C_7_28},
     {regSet2_C_6_28},
     {regSet2_C_5_28},
     {regSet2_C_4_28},
     {regSet2_C_3_28},
     {regSet2_C_2_28},
     {regSet2_C_1_28},
     {regSet2_C_0_28}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_386 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_28
        : {16'h0, _GEN_385[_selSlotIdx_T_2]}},
     {_GEN_133},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :245:45, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_387 =
    {{regSet2_C_7_29},
     {regSet2_C_6_29},
     {regSet2_C_5_29},
     {regSet2_C_4_29},
     {regSet2_C_3_29},
     {regSet2_C_2_29},
     {regSet2_C_1_29},
     {regSet2_C_0_29}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_388 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_29
        : {16'h0, _GEN_387[_selSlotIdx_T_2]}},
     {_GEN_134},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :246:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_389 =
    {{regSet2_C_7_30},
     {regSet2_C_6_30},
     {regSet2_C_5_30},
     {regSet2_C_4_30},
     {regSet2_C_3_30},
     {regSet2_C_2_30},
     {regSet2_C_1_30},
     {regSet2_C_0_30}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_390 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_30
        : {16'h0, _GEN_389[_selSlotIdx_T_2]}},
     {_GEN_135},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :247:49, :262:50, :265:41, :273:41
  wire [7:0][15:0] _GEN_391 =
    {{regSet2_C_7_31},
     {regSet2_C_6_31},
     {regSet2_C_5_31},
     {regSet2_C_4_31},
     {regSet2_C_3_31},
     {regSet2_C_2_31},
     {regSet2_C_1_31},
     {regSet2_C_0_31}};	// ventus/src/TensorCore/MMA.scala:34:22, :273:41
  wire [3:0][31:0] _GEN_392 =
    {{32'h0},
     {io_in_bits_ctrl_isMixedPrecisionMode
        ? io_in_bits_data_in_in3_31
        : {16'h0, _GEN_391[_selSlotIdx_T_2]}},
     {_GEN_136},
     {32'h0}};	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :183:42, :187:41, :222:50, :227:41, :248:49, :262:50, :265:41, :273:41
  wire [7:0][2:0]  _GEN_393 =
    {{reg_rm_7},
     {reg_rm_6},
     {reg_rm_5},
     {reg_rm_4},
     {reg_rm_3},
     {reg_rm_2},
     {reg_rm_1},
     {reg_rm_0}};	// ventus/src/TensorCore/MMA.scala:85:19, :276:37
  wire             _GEN_394 =
    _GEN_103 | _GEN_104 | _GEN_102[_selSlotIdx_T_2] != 2'h2
    | io_in_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:58:20, :108:31, :114:117, :180:28
  wire [7:0][4:0]  _GEN_395 =
    {{reg_ctrl_7_reg_idxw},
     {reg_ctrl_6_reg_idxw},
     {reg_ctrl_5_reg_idxw},
     {reg_ctrl_4_reg_idxw},
     {reg_ctrl_3_reg_idxw},
     {reg_ctrl_2_reg_idxw},
     {reg_ctrl_1_reg_idxw},
     {reg_ctrl_0_reg_idxw}};	// ventus/src/TensorCore/MMA.scala:86:21, :277:39
  wire [7:0][2:0]  _GEN_396 =
    {{reg_ctrl_7_warpID},
     {reg_ctrl_6_warpID},
     {reg_ctrl_5_warpID},
     {reg_ctrl_4_warpID},
     {reg_ctrl_3_warpID},
     {reg_ctrl_2_warpID},
     {reg_ctrl_1_warpID},
     {reg_ctrl_0_warpID}};	// ventus/src/TensorCore/MMA.scala:86:21, :277:39
  wire [7:0]       _GEN_397 =
    {{reg_ctrl_7_isMixedPrecisionMode},
     {reg_ctrl_6_isMixedPrecisionMode},
     {reg_ctrl_5_isMixedPrecisionMode},
     {reg_ctrl_4_isMixedPrecisionMode},
     {reg_ctrl_3_isMixedPrecisionMode},
     {reg_ctrl_2_isMixedPrecisionMode},
     {reg_ctrl_1_isMixedPrecisionMode},
     {reg_ctrl_0_isMixedPrecisionMode}};	// ventus/src/TensorCore/MMA.scala:86:21, :277:39
  wire [7:0]       _GEN_398 =
    {{reg_ctrl_7_tc_ReLU},
     {reg_ctrl_6_tc_ReLU},
     {reg_ctrl_5_tc_ReLU},
     {reg_ctrl_4_tc_ReLU},
     {reg_ctrl_3_tc_ReLU},
     {reg_ctrl_2_tc_ReLU},
     {reg_ctrl_1_tc_ReLU},
     {reg_ctrl_0_tc_ReLU}};	// ventus/src/TensorCore/MMA.scala:86:21, :277:39
  wire [7:0][1:0]  _GEN_399 =
    {{reg_ctrl_7_tc_shape},
     {reg_ctrl_6_tc_shape},
     {reg_ctrl_5_tc_shape},
     {reg_ctrl_4_tc_shape},
     {reg_ctrl_3_tc_shape},
     {reg_ctrl_2_tc_shape},
     {reg_ctrl_1_tc_shape},
     {reg_ctrl_0_tc_shape}};	// ventus/src/TensorCore/MMA.scala:86:21, :277:39
  wire [7:0][3:0]  _GEN_400 =
    {{reg_ctrl_7_sel_slot_num},
     {reg_ctrl_6_sel_slot_num},
     {reg_ctrl_5_sel_slot_num},
     {reg_ctrl_4_sel_slot_num},
     {reg_ctrl_3_sel_slot_num},
     {reg_ctrl_2_sel_slot_num},
     {reg_ctrl_1_sel_slot_num},
     {reg_ctrl_0_sel_slot_num}};	// ventus/src/TensorCore/MMA.scala:86:21, :277:39
  wire [7:0][7:0]  _GEN_401 =
    {{reg_ctrl_7_spike_info_sm_id},
     {reg_ctrl_6_spike_info_sm_id},
     {reg_ctrl_5_spike_info_sm_id},
     {reg_ctrl_4_spike_info_sm_id},
     {reg_ctrl_3_spike_info_sm_id},
     {reg_ctrl_2_spike_info_sm_id},
     {reg_ctrl_1_spike_info_sm_id},
     {reg_ctrl_0_spike_info_sm_id}};	// ventus/src/TensorCore/MMA.scala:86:21, :277:39
  wire [7:0][31:0] _GEN_402 =
    {{reg_ctrl_7_spike_info_pc},
     {reg_ctrl_6_spike_info_pc},
     {reg_ctrl_5_spike_info_pc},
     {reg_ctrl_4_spike_info_pc},
     {reg_ctrl_3_spike_info_pc},
     {reg_ctrl_2_spike_info_pc},
     {reg_ctrl_1_spike_info_pc},
     {reg_ctrl_0_spike_info_pc}};	// ventus/src/TensorCore/MMA.scala:86:21, :277:39
  wire [7:0][31:0] _GEN_403 =
    {{reg_ctrl_7_spike_info_inst},
     {reg_ctrl_6_spike_info_inst},
     {reg_ctrl_5_spike_info_inst},
     {reg_ctrl_4_spike_info_inst},
     {reg_ctrl_3_spike_info_inst},
     {reg_ctrl_2_spike_info_inst},
     {reg_ctrl_1_spike_info_inst},
     {reg_ctrl_0_spike_info_inst}};	// ventus/src/TensorCore/MMA.scala:86:21, :277:39
  wire             _GEN_404 = _isMixSendMode_T_1 & io_in_bits_ctrl_tc_shape == 2'h2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:114:117, :283:{19,47}
  wire             _GEN_405 = _GEN_7 == 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :115:85, :317:63
  wire             _GEN_406 = io_out_ready & _TCComputation_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:82:29
  wire             _GEN_407 = _TCComputation_io_out_bits_ctrl_tc_shape != 2'h2;	// ventus/src/TensorCore/MMA.scala:82:29, :114:117, :319:81
  wire             _GEN_408 = _GEN_406 & _GEN_407;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:319:{38,81}
  wire             _GEN_409 = _TCComputation_io_out_bits_ctrl_sel_slot_num[2:0] == 3'h0;	// <stdin>:641843:30, :642033:30, ventus/src/TensorCore/MMA.scala:82:29, :320:61
  wire [1:0]       _GEN_410 = {1'h0, _GEN_409};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61
  wire             _GEN_411 = _TCComputation_io_out_bits_ctrl_sel_slot_num[2:0] == 3'h1;	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:59:25, :82:29, :320:61
  wire [1:0]       _GEN_412 = {1'h0, _GEN_411};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61
  wire             _GEN_413 = _TCComputation_io_out_bits_ctrl_sel_slot_num[2:0] == 3'h2;	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:59:25, :82:29, :320:61
  wire [1:0]       _GEN_414 = {1'h0, _GEN_413};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61
  wire             _GEN_415 = _TCComputation_io_out_bits_ctrl_sel_slot_num[2:0] == 3'h3;	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:59:25, :82:29, :320:61
  wire [1:0]       _GEN_416 = {1'h0, _GEN_415};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61
  wire             _GEN_417 = _TCComputation_io_out_bits_ctrl_sel_slot_num[2:0] == 3'h4;	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:59:25, :82:29, :320:61
  wire [1:0]       _GEN_418 = {1'h0, _GEN_417};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61
  wire             _GEN_419 = _TCComputation_io_out_bits_ctrl_sel_slot_num[2:0] == 3'h5;	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:59:25, :82:29, :320:61
  wire [1:0]       _GEN_420 = {1'h0, _GEN_419};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61
  wire             _GEN_421 = _TCComputation_io_out_bits_ctrl_sel_slot_num[2:0] == 3'h6;	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:59:25, :82:29, :320:61
  wire [1:0]       _GEN_422 = {1'h0, _GEN_421};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61
  wire [1:0]       _GEN_423 =
    {1'h0, &(_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0])};	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:38:29, :44:23, :82:29, :320:61
  wire             _GEN_424 = _GEN_7 == 2'h1;	// ventus/src/TensorCore/MMA.scala:115:85, :148:26, :317:63
  wire             _GEN_425 = io_out_ready & io_out_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:114:22
  wire [1:0]       _GEN_426 = {_GEN_409, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61, :332:63
  wire [1:0]       _GEN_427 = {_GEN_411, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61, :332:63
  wire [1:0]       _GEN_428 = {_GEN_413, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61, :332:63
  wire [1:0]       _GEN_429 = {_GEN_415, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61, :332:63
  wire [1:0]       _GEN_430 = {_GEN_417, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61, :332:63
  wire [1:0]       _GEN_431 = {_GEN_419, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61, :332:63
  wire [1:0]       _GEN_432 = {_GEN_421, 1'h0};	// ventus/src/TensorCore/MMA.scala:38:29, :44:23, :320:61, :332:63
  wire [1:0]       _GEN_433 =
    {&(_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0]), 1'h0};	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:38:29, :44:23, :82:29, :320:61, :332:63
  wire             _GEN_434 =
    _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode & _GEN_407 ? _GEN_425 : _GEN_408;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:82:29, :319:{38,81}, :330:{64,116}, :331:27, :332:63, :334:63, :337:92, :338:63, :340:63
  wire             _GEN_435 = _GEN_425 & _GEN_407;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:319:81, :345:24
  wire             _GEN_436 = _GEN_7 != 2'h2;	// ventus/src/TensorCore/MMA.scala:114:117, :115:85, :317:63
  wire             _GEN_437 = _GEN_436 | _GEN_435 | ~_GEN_409;	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :320:61, :345:{24,76}, :346:61, :350:61
  wire             _GEN_438 = _GEN_436 | _GEN_435 | ~_GEN_411;	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :320:61, :345:{24,76}, :346:61, :350:61
  wire             _GEN_439 = _GEN_436 | _GEN_435 | ~_GEN_413;	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :320:61, :345:{24,76}, :346:61, :350:61
  wire             _GEN_440 = _GEN_436 | _GEN_435 | ~_GEN_415;	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :320:61, :345:{24,76}, :346:61, :350:61
  wire             _GEN_441 = _GEN_436 | _GEN_435 | ~_GEN_417;	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :320:61, :345:{24,76}, :346:61, :350:61
  wire             _GEN_442 = _GEN_436 | _GEN_435 | ~_GEN_419;	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :320:61, :345:{24,76}, :346:61, :350:61
  wire             _GEN_443 = _GEN_436 | _GEN_435 | ~_GEN_421;	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :320:61, :345:{24,76}, :346:61, :350:61
  wire             _GEN_444 =
    _GEN_436 | _GEN_435 | ~(&(_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0]));	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:44:23, :82:29, :317:63, :320:61, :345:{24,76}, :346:61, :350:61
  wire [7:0][1:0]  _GEN_445 =
    {{(&(_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0])) ? _GEN_7 : 2'h0},
     {_GEN_421 ? _GEN_7 : 2'h0},
     {_GEN_419 ? _GEN_7 : 2'h0},
     {_GEN_417 ? _GEN_7 : 2'h0},
     {_GEN_415 ? _GEN_7 : 2'h0},
     {_GEN_413 ? _GEN_7 : 2'h0},
     {_GEN_411 ? _GEN_7 : 2'h0},
     {_GEN_409 ? _GEN_7 : 2'h0}};	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:42:51, :44:23, :82:29, :115:85, :319:90, :320:61, :326:61
  wire [7:0][1:0]  _GEN_446 =
    _GEN_405
      ? (_GEN_408
           ? {{_GEN_423},
              {_GEN_422},
              {_GEN_420},
              {_GEN_418},
              {_GEN_416},
              {_GEN_414},
              {_GEN_412},
              {_GEN_410}}
           : _GEN_445)
      : _GEN_424
          ? (_GEN_434
               ? {{_GEN_433},
                  {_GEN_432},
                  {_GEN_431},
                  {_GEN_430},
                  {_GEN_429},
                  {_GEN_428},
                  {_GEN_427},
                  {_GEN_426}}
               : _GEN_445)
          : {{_GEN_444 ? 2'h0 : _GEN_7},
             {_GEN_443 ? 2'h0 : _GEN_7},
             {_GEN_442 ? 2'h0 : _GEN_7},
             {_GEN_441 ? 2'h0 : _GEN_7},
             {_GEN_440 ? 2'h0 : _GEN_7},
             {_GEN_439 ? 2'h0 : _GEN_7},
             {_GEN_438 ? 2'h0 : _GEN_7},
             {_GEN_437 ? 2'h0 : _GEN_7}};	// ventus/src/TensorCore/MMA.scala:42:51, :44:23, :115:85, :317:63, :319:{38,90}, :320:61, :326:61, :330:116, :331:27, :332:63, :334:63, :337:92, :338:63, :340:63, :345:76, :355:63
  wire [1:0]       _GEN_447 = _GEN_446[_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0]];	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:82:29, :355:63
  wire             _GEN_448 = _GEN_447 == 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :355:63
  wire             _GEN_449 = _GEN_447 == 2'h1;	// ventus/src/TensorCore/MMA.scala:148:26, :355:63
  wire             _GEN_450 = _GEN_447 == 2'h2;	// ventus/src/TensorCore/MMA.scala:114:117, :355:63
  wire             _GEN_451 =
    _GEN_448
    | ~((_GEN_449 | _GEN_450) & _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode);	// ventus/src/TensorCore/MMA.scala:82:29, :138:31, :355:63, :363:65, :365:35, :377:65, :379:35
  wire             _GEN_452 = _GEN_406 & _io_out_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:114:117, :391:36
  wire             _GEN_453 = _GEN_452 | ~_GEN_451;	// ventus/src/TensorCore/MMA.scala:138:31, :355:63, :391:{36,87}, :394:61
  always @(posedge clock) begin	// ventus/src/TensorCore/MMA.scala:11:7
    if (_GEN_448) begin	// ventus/src/TensorCore/MMA.scala:355:63
      if (_GEN_409) begin	// ventus/src/TensorCore/MMA.scala:320:61
        regArray1_0_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_0_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray2_0_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_0_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
      end
      if (_GEN_411) begin	// ventus/src/TensorCore/MMA.scala:320:61
        regArray1_1_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_1_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray2_1_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_1_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
      end
      if (_GEN_413) begin	// ventus/src/TensorCore/MMA.scala:320:61
        regArray1_2_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_2_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray2_2_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_2_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
      end
      if (_GEN_415) begin	// ventus/src/TensorCore/MMA.scala:320:61
        regArray1_3_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_3_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray2_3_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_3_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
      end
      if (_GEN_417) begin	// ventus/src/TensorCore/MMA.scala:320:61
        regArray1_4_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_4_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray2_4_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_4_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
      end
      if (_GEN_419) begin	// ventus/src/TensorCore/MMA.scala:320:61
        regArray1_5_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_5_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray2_5_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_5_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
      end
      if (_GEN_421) begin	// ventus/src/TensorCore/MMA.scala:320:61
        regArray1_6_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_6_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray2_6_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_6_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
      end
      if (&(_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0])) begin	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:82:29, :320:61
        regArray1_7_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray1_7_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:28:22, :183:42
        regArray2_7_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
        regArray2_7_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:29:22, :183:42
      end
    end
    else begin	// ventus/src/TensorCore/MMA.scala:355:63
      if (~_GEN_449 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_409) begin	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :363:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:28:22, :355:63, :363:65
        regArray1_0_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_0_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
      end
      if (~_GEN_449 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_411) begin	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :363:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:28:22, :355:63, :363:65
        regArray1_1_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_1_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
      end
      if (~_GEN_449 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_413) begin	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :363:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:28:22, :355:63, :363:65
        regArray1_2_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_2_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
      end
      if (~_GEN_449 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_415) begin	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :363:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:28:22, :355:63, :363:65
        regArray1_3_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_3_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
      end
      if (~_GEN_449 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_417) begin	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :363:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:28:22, :355:63, :363:65
        regArray1_4_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_4_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
      end
      if (~_GEN_449 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_419) begin	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :363:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:28:22, :355:63, :363:65
        regArray1_5_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_5_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
      end
      if (~_GEN_449 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_421) begin	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :363:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:28:22, :355:63, :363:65
        regArray1_6_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_6_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
      end
      if (~_GEN_449 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~(&(_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0]))) begin	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:28:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :363:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:28:22, :355:63, :363:65
        regArray1_7_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
        regArray1_7_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:28:22, :82:29, :369:69
      end
      if (_GEN_449 | ~_GEN_450 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_409) begin	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :377:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:29:22, :355:63
        regArray2_0_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_0_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
      end
      if (_GEN_449 | ~_GEN_450 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_411) begin	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :377:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:29:22, :355:63
        regArray2_1_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_1_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
      end
      if (_GEN_449 | ~_GEN_450 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_413) begin	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :377:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:29:22, :355:63
        regArray2_2_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_2_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
      end
      if (_GEN_449 | ~_GEN_450 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_415) begin	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :377:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:29:22, :355:63
        regArray2_3_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_3_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
      end
      if (_GEN_449 | ~_GEN_450 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_417) begin	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :377:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:29:22, :355:63
        regArray2_4_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_4_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
      end
      if (_GEN_449 | ~_GEN_450 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_419) begin	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :377:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:29:22, :355:63
        regArray2_5_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_5_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
      end
      if (_GEN_449 | ~_GEN_450 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~_GEN_421) begin	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :377:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:29:22, :355:63
        regArray2_6_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_6_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
      end
      if (_GEN_449 | ~_GEN_450 | _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
          | ~(&(_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0]))) begin	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:29:22, :82:29, :320:61, :345:76, :346:61, :350:61, :355:63, :377:65
      end
      else begin	// ventus/src/TensorCore/MMA.scala:29:22, :355:63
        regArray2_7_0 <= _TCComputation_io_out_bits_data_0_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_1 <= _TCComputation_io_out_bits_data_1_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_2 <= _TCComputation_io_out_bits_data_2_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_3 <= _TCComputation_io_out_bits_data_3_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_4 <= _TCComputation_io_out_bits_data_4_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_5 <= _TCComputation_io_out_bits_data_5_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_6 <= _TCComputation_io_out_bits_data_6_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_7 <= _TCComputation_io_out_bits_data_7_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_8 <= _TCComputation_io_out_bits_data_8_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_9 <= _TCComputation_io_out_bits_data_9_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_10 <= _TCComputation_io_out_bits_data_10_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_11 <= _TCComputation_io_out_bits_data_11_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_12 <= _TCComputation_io_out_bits_data_12_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_13 <= _TCComputation_io_out_bits_data_13_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_14 <= _TCComputation_io_out_bits_data_14_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_15 <= _TCComputation_io_out_bits_data_15_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_16 <= _TCComputation_io_out_bits_data_16_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_17 <= _TCComputation_io_out_bits_data_17_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_18 <= _TCComputation_io_out_bits_data_18_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_19 <= _TCComputation_io_out_bits_data_19_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_20 <= _TCComputation_io_out_bits_data_20_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_21 <= _TCComputation_io_out_bits_data_21_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_22 <= _TCComputation_io_out_bits_data_22_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_23 <= _TCComputation_io_out_bits_data_23_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_24 <= _TCComputation_io_out_bits_data_24_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_25 <= _TCComputation_io_out_bits_data_25_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_26 <= _TCComputation_io_out_bits_data_26_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_27 <= _TCComputation_io_out_bits_data_27_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_28 <= _TCComputation_io_out_bits_data_28_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_29 <= _TCComputation_io_out_bits_data_29_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_30 <= _TCComputation_io_out_bits_data_30_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
        regArray2_7_31 <= _TCComputation_io_out_bits_data_31_result[15:0];	// ventus/src/TensorCore/MMA.scala:29:22, :82:29, :369:69
      end
    end
    if (_GEN_103) begin	// ventus/src/TensorCore/MMA.scala:180:28
      if (_GEN) begin	// ventus/src/TensorCore/MMA.scala:61:28
        regSet2_A_0_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_32 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_33 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_34 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_35 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_36 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_37 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_38 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_39 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_40 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_41 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_42 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_43 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_44 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_45 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_46 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_47 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_48 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_49 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_50 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_51 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_52 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_53 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_54 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_55 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_56 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_57 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_58 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_59 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_60 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_61 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_62 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_0_63 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_B_0_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_0_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_C_0_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_0_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        reg_rm_0 <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:85:19
        reg_ctrl_0_reg_idxw <= 5'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_0_warpID <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_0_tc_shape <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :86:21
        reg_ctrl_0_sel_slot_num <= 4'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_0_spike_info_sm_id <= 8'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_0_spike_info_pc <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_0_spike_info_inst <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
      end
      if (_GEN_0) begin	// ventus/src/TensorCore/MMA.scala:61:28
        regSet2_A_1_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_32 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_33 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_34 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_35 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_36 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_37 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_38 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_39 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_40 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_41 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_42 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_43 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_44 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_45 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_46 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_47 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_48 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_49 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_50 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_51 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_52 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_53 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_54 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_55 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_56 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_57 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_58 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_59 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_60 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_61 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_62 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_1_63 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_B_1_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_1_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_C_1_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_1_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        reg_rm_1 <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:85:19
        reg_ctrl_1_reg_idxw <= 5'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_1_warpID <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_1_tc_shape <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :86:21
        reg_ctrl_1_sel_slot_num <= 4'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_1_spike_info_sm_id <= 8'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_1_spike_info_pc <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_1_spike_info_inst <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
      end
      if (_GEN_1) begin	// ventus/src/TensorCore/MMA.scala:61:28
        regSet2_A_2_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_32 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_33 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_34 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_35 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_36 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_37 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_38 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_39 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_40 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_41 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_42 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_43 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_44 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_45 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_46 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_47 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_48 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_49 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_50 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_51 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_52 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_53 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_54 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_55 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_56 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_57 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_58 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_59 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_60 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_61 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_62 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_2_63 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_B_2_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_2_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_C_2_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_2_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        reg_rm_2 <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:85:19
        reg_ctrl_2_reg_idxw <= 5'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_2_warpID <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_2_tc_shape <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :86:21
        reg_ctrl_2_sel_slot_num <= 4'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_2_spike_info_sm_id <= 8'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_2_spike_info_pc <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_2_spike_info_inst <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
      end
      if (_GEN_2) begin	// ventus/src/TensorCore/MMA.scala:61:28
        regSet2_A_3_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_32 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_33 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_34 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_35 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_36 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_37 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_38 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_39 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_40 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_41 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_42 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_43 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_44 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_45 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_46 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_47 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_48 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_49 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_50 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_51 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_52 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_53 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_54 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_55 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_56 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_57 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_58 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_59 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_60 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_61 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_62 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_3_63 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_B_3_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_3_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_C_3_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_3_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        reg_rm_3 <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:85:19
        reg_ctrl_3_reg_idxw <= 5'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_3_warpID <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_3_tc_shape <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :86:21
        reg_ctrl_3_sel_slot_num <= 4'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_3_spike_info_sm_id <= 8'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_3_spike_info_pc <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_3_spike_info_inst <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
      end
      if (_GEN_3) begin	// ventus/src/TensorCore/MMA.scala:61:28
        regSet2_A_4_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_32 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_33 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_34 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_35 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_36 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_37 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_38 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_39 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_40 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_41 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_42 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_43 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_44 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_45 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_46 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_47 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_48 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_49 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_50 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_51 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_52 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_53 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_54 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_55 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_56 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_57 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_58 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_59 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_60 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_61 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_62 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_4_63 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_B_4_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_4_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_C_4_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_4_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        reg_rm_4 <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:85:19
        reg_ctrl_4_reg_idxw <= 5'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_4_warpID <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_4_tc_shape <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :86:21
        reg_ctrl_4_sel_slot_num <= 4'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_4_spike_info_sm_id <= 8'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_4_spike_info_pc <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_4_spike_info_inst <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
      end
      if (_GEN_4) begin	// ventus/src/TensorCore/MMA.scala:61:28
        regSet2_A_5_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_32 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_33 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_34 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_35 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_36 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_37 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_38 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_39 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_40 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_41 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_42 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_43 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_44 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_45 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_46 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_47 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_48 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_49 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_50 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_51 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_52 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_53 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_54 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_55 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_56 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_57 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_58 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_59 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_60 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_61 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_62 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_5_63 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_B_5_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_5_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_C_5_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_5_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        reg_rm_5 <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:85:19
        reg_ctrl_5_reg_idxw <= 5'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_5_warpID <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_5_tc_shape <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :86:21
        reg_ctrl_5_sel_slot_num <= 4'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_5_spike_info_sm_id <= 8'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_5_spike_info_pc <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_5_spike_info_inst <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
      end
      if (_GEN_5) begin	// ventus/src/TensorCore/MMA.scala:61:28
        regSet2_A_6_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_32 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_33 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_34 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_35 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_36 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_37 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_38 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_39 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_40 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_41 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_42 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_43 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_44 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_45 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_46 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_47 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_48 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_49 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_50 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_51 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_52 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_53 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_54 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_55 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_56 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_57 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_58 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_59 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_60 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_61 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_62 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_6_63 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_B_6_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_6_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_C_6_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_6_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        reg_rm_6 <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:85:19
        reg_ctrl_6_reg_idxw <= 5'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_6_warpID <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_6_tc_shape <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :86:21
        reg_ctrl_6_sel_slot_num <= 4'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_6_spike_info_sm_id <= 8'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_6_spike_info_pc <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_6_spike_info_inst <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
      end
      if (&_selSlotIdx_T_2) begin	// ventus/src/TensorCore/MMA.scala:58:20, :61:28
        regSet2_A_7_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_32 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_33 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_34 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_35 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_36 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_37 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_38 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_39 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_40 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_41 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_42 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_43 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_44 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_45 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_46 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_47 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_48 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_49 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_50 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_51 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_52 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_53 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_54 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_55 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_56 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_57 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_58 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_59 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_60 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_61 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_62 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_A_7_63 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:32:22, :183:42
        regSet2_B_7_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_B_7_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:33:22, :183:42
        regSet2_C_7_0 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_1 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_2 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_3 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_4 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_5 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_6 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_7 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_8 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_9 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_10 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_11 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_12 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_13 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_14 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_15 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_16 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_17 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_18 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_19 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_20 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_21 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_22 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_23 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_24 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_25 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_26 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_27 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_28 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_29 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_30 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        regSet2_C_7_31 <= 16'h0;	// ventus/src/TensorCore/MMA.scala:34:22, :183:42
        reg_rm_7 <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:85:19
        reg_ctrl_7_reg_idxw <= 5'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_7_warpID <= 3'h0;	// <stdin>:641843:30, ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_7_tc_shape <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :86:21
        reg_ctrl_7_sel_slot_num <= 4'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_7_spike_info_sm_id <= 8'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_7_spike_info_pc <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
        reg_ctrl_7_spike_info_inst <= 32'h0;	// ventus/src/TensorCore/MMA.scala:86:21, :187:41
      end
      reg_ctrl_0_isMixedPrecisionMode <= ~_GEN & reg_ctrl_0_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_0_tc_ReLU <= ~_GEN & reg_ctrl_0_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_1_isMixedPrecisionMode <= ~_GEN_0 & reg_ctrl_1_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_1_tc_ReLU <= ~_GEN_0 & reg_ctrl_1_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_2_isMixedPrecisionMode <= ~_GEN_1 & reg_ctrl_2_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_2_tc_ReLU <= ~_GEN_1 & reg_ctrl_2_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_3_isMixedPrecisionMode <= ~_GEN_2 & reg_ctrl_3_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_3_tc_ReLU <= ~_GEN_2 & reg_ctrl_3_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_4_isMixedPrecisionMode <= ~_GEN_3 & reg_ctrl_4_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_4_tc_ReLU <= ~_GEN_3 & reg_ctrl_4_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_5_isMixedPrecisionMode <= ~_GEN_4 & reg_ctrl_5_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_5_tc_ReLU <= ~_GEN_4 & reg_ctrl_5_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_6_isMixedPrecisionMode <= ~_GEN_5 & reg_ctrl_6_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_6_tc_ReLU <= ~_GEN_5 & reg_ctrl_6_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:61:28, :86:21, :187:26
      reg_ctrl_7_isMixedPrecisionMode <=
        ~(&_selSlotIdx_T_2) & reg_ctrl_7_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:58:20, :61:28, :86:21, :187:26
      reg_ctrl_7_tc_ReLU <= ~(&_selSlotIdx_T_2) & reg_ctrl_7_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:58:20, :61:28, :86:21, :187:26
    end
    else begin	// ventus/src/TensorCore/MMA.scala:180:28
      automatic logic _GEN_454 = ~_GEN_104 | io_in_bits_ctrl_isMixedPrecisionMode | ~_GEN;	// ventus/src/TensorCore/MMA.scala:34:22, :61:28, :86:21, :180:28, :187:26, :222:50
      automatic logic _GEN_455 =
        ~_GEN_104 | io_in_bits_ctrl_isMixedPrecisionMode | ~_GEN_0;	// ventus/src/TensorCore/MMA.scala:34:22, :61:28, :86:21, :180:28, :187:26, :222:50
      automatic logic _GEN_456 =
        ~_GEN_104 | io_in_bits_ctrl_isMixedPrecisionMode | ~_GEN_1;	// ventus/src/TensorCore/MMA.scala:34:22, :61:28, :86:21, :180:28, :187:26, :222:50
      automatic logic _GEN_457 =
        ~_GEN_104 | io_in_bits_ctrl_isMixedPrecisionMode | ~_GEN_2;	// ventus/src/TensorCore/MMA.scala:34:22, :61:28, :86:21, :180:28, :187:26, :222:50
      automatic logic _GEN_458 =
        ~_GEN_104 | io_in_bits_ctrl_isMixedPrecisionMode | ~_GEN_3;	// ventus/src/TensorCore/MMA.scala:34:22, :61:28, :86:21, :180:28, :187:26, :222:50
      automatic logic _GEN_459 =
        ~_GEN_104 | io_in_bits_ctrl_isMixedPrecisionMode | ~_GEN_4;	// ventus/src/TensorCore/MMA.scala:34:22, :61:28, :86:21, :180:28, :187:26, :222:50
      automatic logic _GEN_460 =
        ~_GEN_104 | io_in_bits_ctrl_isMixedPrecisionMode | ~_GEN_5;	// ventus/src/TensorCore/MMA.scala:34:22, :61:28, :86:21, :180:28, :187:26, :222:50
      automatic logic _GEN_461 =
        ~_GEN_104 | io_in_bits_ctrl_isMixedPrecisionMode | ~(&_selSlotIdx_T_2);	// ventus/src/TensorCore/MMA.scala:34:22, :58:20, :61:28, :86:21, :180:28, :187:26, :222:50
      if (_GEN_104 & _GEN) begin	// ventus/src/TensorCore/MMA.scala:32:22, :61:28, :180:28, :210:46
        regSet2_A_0_0 <= io_in_bits_data_in_in1_0[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_1 <= io_in_bits_data_in_in1_0[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_2 <= io_in_bits_data_in_in1_1[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_3 <= io_in_bits_data_in_in1_1[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_4 <= io_in_bits_data_in_in1_2[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_5 <= io_in_bits_data_in_in1_2[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_6 <= io_in_bits_data_in_in1_3[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_7 <= io_in_bits_data_in_in1_3[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_8 <= io_in_bits_data_in_in1_4[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_9 <= io_in_bits_data_in_in1_4[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_10 <= io_in_bits_data_in_in1_5[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_11 <= io_in_bits_data_in_in1_5[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_12 <= io_in_bits_data_in_in1_6[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_13 <= io_in_bits_data_in_in1_6[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_14 <= io_in_bits_data_in_in1_7[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_15 <= io_in_bits_data_in_in1_7[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_16 <= io_in_bits_data_in_in1_8[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_17 <= io_in_bits_data_in_in1_8[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_18 <= io_in_bits_data_in_in1_9[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_19 <= io_in_bits_data_in_in1_9[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_20 <= io_in_bits_data_in_in1_10[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_21 <= io_in_bits_data_in_in1_10[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_22 <= io_in_bits_data_in_in1_11[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_23 <= io_in_bits_data_in_in1_11[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_24 <= io_in_bits_data_in_in1_12[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_25 <= io_in_bits_data_in_in1_12[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_26 <= io_in_bits_data_in_in1_13[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_27 <= io_in_bits_data_in_in1_13[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_28 <= io_in_bits_data_in_in1_14[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_29 <= io_in_bits_data_in_in1_14[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_30 <= io_in_bits_data_in_in1_15[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_31 <= io_in_bits_data_in_in1_15[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_32 <= io_in_bits_data_in_in1_16[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_33 <= io_in_bits_data_in_in1_16[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_34 <= io_in_bits_data_in_in1_17[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_35 <= io_in_bits_data_in_in1_17[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_36 <= io_in_bits_data_in_in1_18[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_37 <= io_in_bits_data_in_in1_18[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_38 <= io_in_bits_data_in_in1_19[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_39 <= io_in_bits_data_in_in1_19[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_40 <= io_in_bits_data_in_in1_20[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_41 <= io_in_bits_data_in_in1_20[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_42 <= io_in_bits_data_in_in1_21[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_43 <= io_in_bits_data_in_in1_21[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_44 <= io_in_bits_data_in_in1_22[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_45 <= io_in_bits_data_in_in1_22[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_46 <= io_in_bits_data_in_in1_23[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_47 <= io_in_bits_data_in_in1_23[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_48 <= io_in_bits_data_in_in1_24[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_49 <= io_in_bits_data_in_in1_24[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_50 <= io_in_bits_data_in_in1_25[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_51 <= io_in_bits_data_in_in1_25[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_52 <= io_in_bits_data_in_in1_26[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_53 <= io_in_bits_data_in_in1_26[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_54 <= io_in_bits_data_in_in1_27[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_55 <= io_in_bits_data_in_in1_27[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_56 <= io_in_bits_data_in_in1_28[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_57 <= io_in_bits_data_in_in1_28[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_58 <= io_in_bits_data_in_in1_29[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_59 <= io_in_bits_data_in_in1_29[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_60 <= io_in_bits_data_in_in1_30[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_61 <= io_in_bits_data_in_in1_30[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_0_62 <= io_in_bits_data_in_in1_31[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_0_63 <= io_in_bits_data_in_in1_31[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_B_0_0 <= io_in_bits_data_in_in2_16[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_1 <= io_in_bits_data_in_in2_16[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_2 <= io_in_bits_data_in_in2_17[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_3 <= io_in_bits_data_in_in2_17[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_4 <= io_in_bits_data_in_in2_18[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_5 <= io_in_bits_data_in_in2_18[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_6 <= io_in_bits_data_in_in2_19[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_7 <= io_in_bits_data_in_in2_19[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_8 <= io_in_bits_data_in_in2_20[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_9 <= io_in_bits_data_in_in2_20[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_10 <= io_in_bits_data_in_in2_21[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_11 <= io_in_bits_data_in_in2_21[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_12 <= io_in_bits_data_in_in2_22[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_13 <= io_in_bits_data_in_in2_22[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_14 <= io_in_bits_data_in_in2_23[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_15 <= io_in_bits_data_in_in2_23[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_16 <= io_in_bits_data_in_in2_24[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_17 <= io_in_bits_data_in_in2_24[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_18 <= io_in_bits_data_in_in2_25[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_19 <= io_in_bits_data_in_in2_25[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_20 <= io_in_bits_data_in_in2_26[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_21 <= io_in_bits_data_in_in2_26[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_22 <= io_in_bits_data_in_in2_27[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_23 <= io_in_bits_data_in_in2_27[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_24 <= io_in_bits_data_in_in2_28[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_25 <= io_in_bits_data_in_in2_28[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_26 <= io_in_bits_data_in_in2_29[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_27 <= io_in_bits_data_in_in2_29[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_28 <= io_in_bits_data_in_in2_30[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_29 <= io_in_bits_data_in_in2_30[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_0_30 <= io_in_bits_data_in_in2_31[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_0_31 <= io_in_bits_data_in_in2_31[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
      end
      if (_GEN_104 & _GEN_0) begin	// ventus/src/TensorCore/MMA.scala:32:22, :61:28, :180:28, :210:46
        regSet2_A_1_0 <= io_in_bits_data_in_in1_0[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_1 <= io_in_bits_data_in_in1_0[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_2 <= io_in_bits_data_in_in1_1[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_3 <= io_in_bits_data_in_in1_1[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_4 <= io_in_bits_data_in_in1_2[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_5 <= io_in_bits_data_in_in1_2[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_6 <= io_in_bits_data_in_in1_3[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_7 <= io_in_bits_data_in_in1_3[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_8 <= io_in_bits_data_in_in1_4[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_9 <= io_in_bits_data_in_in1_4[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_10 <= io_in_bits_data_in_in1_5[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_11 <= io_in_bits_data_in_in1_5[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_12 <= io_in_bits_data_in_in1_6[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_13 <= io_in_bits_data_in_in1_6[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_14 <= io_in_bits_data_in_in1_7[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_15 <= io_in_bits_data_in_in1_7[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_16 <= io_in_bits_data_in_in1_8[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_17 <= io_in_bits_data_in_in1_8[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_18 <= io_in_bits_data_in_in1_9[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_19 <= io_in_bits_data_in_in1_9[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_20 <= io_in_bits_data_in_in1_10[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_21 <= io_in_bits_data_in_in1_10[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_22 <= io_in_bits_data_in_in1_11[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_23 <= io_in_bits_data_in_in1_11[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_24 <= io_in_bits_data_in_in1_12[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_25 <= io_in_bits_data_in_in1_12[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_26 <= io_in_bits_data_in_in1_13[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_27 <= io_in_bits_data_in_in1_13[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_28 <= io_in_bits_data_in_in1_14[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_29 <= io_in_bits_data_in_in1_14[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_30 <= io_in_bits_data_in_in1_15[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_31 <= io_in_bits_data_in_in1_15[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_32 <= io_in_bits_data_in_in1_16[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_33 <= io_in_bits_data_in_in1_16[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_34 <= io_in_bits_data_in_in1_17[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_35 <= io_in_bits_data_in_in1_17[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_36 <= io_in_bits_data_in_in1_18[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_37 <= io_in_bits_data_in_in1_18[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_38 <= io_in_bits_data_in_in1_19[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_39 <= io_in_bits_data_in_in1_19[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_40 <= io_in_bits_data_in_in1_20[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_41 <= io_in_bits_data_in_in1_20[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_42 <= io_in_bits_data_in_in1_21[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_43 <= io_in_bits_data_in_in1_21[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_44 <= io_in_bits_data_in_in1_22[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_45 <= io_in_bits_data_in_in1_22[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_46 <= io_in_bits_data_in_in1_23[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_47 <= io_in_bits_data_in_in1_23[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_48 <= io_in_bits_data_in_in1_24[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_49 <= io_in_bits_data_in_in1_24[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_50 <= io_in_bits_data_in_in1_25[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_51 <= io_in_bits_data_in_in1_25[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_52 <= io_in_bits_data_in_in1_26[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_53 <= io_in_bits_data_in_in1_26[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_54 <= io_in_bits_data_in_in1_27[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_55 <= io_in_bits_data_in_in1_27[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_56 <= io_in_bits_data_in_in1_28[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_57 <= io_in_bits_data_in_in1_28[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_58 <= io_in_bits_data_in_in1_29[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_59 <= io_in_bits_data_in_in1_29[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_60 <= io_in_bits_data_in_in1_30[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_61 <= io_in_bits_data_in_in1_30[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_1_62 <= io_in_bits_data_in_in1_31[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_1_63 <= io_in_bits_data_in_in1_31[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_B_1_0 <= io_in_bits_data_in_in2_16[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_1 <= io_in_bits_data_in_in2_16[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_2 <= io_in_bits_data_in_in2_17[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_3 <= io_in_bits_data_in_in2_17[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_4 <= io_in_bits_data_in_in2_18[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_5 <= io_in_bits_data_in_in2_18[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_6 <= io_in_bits_data_in_in2_19[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_7 <= io_in_bits_data_in_in2_19[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_8 <= io_in_bits_data_in_in2_20[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_9 <= io_in_bits_data_in_in2_20[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_10 <= io_in_bits_data_in_in2_21[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_11 <= io_in_bits_data_in_in2_21[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_12 <= io_in_bits_data_in_in2_22[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_13 <= io_in_bits_data_in_in2_22[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_14 <= io_in_bits_data_in_in2_23[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_15 <= io_in_bits_data_in_in2_23[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_16 <= io_in_bits_data_in_in2_24[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_17 <= io_in_bits_data_in_in2_24[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_18 <= io_in_bits_data_in_in2_25[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_19 <= io_in_bits_data_in_in2_25[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_20 <= io_in_bits_data_in_in2_26[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_21 <= io_in_bits_data_in_in2_26[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_22 <= io_in_bits_data_in_in2_27[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_23 <= io_in_bits_data_in_in2_27[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_24 <= io_in_bits_data_in_in2_28[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_25 <= io_in_bits_data_in_in2_28[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_26 <= io_in_bits_data_in_in2_29[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_27 <= io_in_bits_data_in_in2_29[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_28 <= io_in_bits_data_in_in2_30[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_29 <= io_in_bits_data_in_in2_30[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_1_30 <= io_in_bits_data_in_in2_31[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_1_31 <= io_in_bits_data_in_in2_31[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
      end
      if (_GEN_104 & _GEN_1) begin	// ventus/src/TensorCore/MMA.scala:32:22, :61:28, :180:28, :210:46
        regSet2_A_2_0 <= io_in_bits_data_in_in1_0[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_1 <= io_in_bits_data_in_in1_0[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_2 <= io_in_bits_data_in_in1_1[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_3 <= io_in_bits_data_in_in1_1[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_4 <= io_in_bits_data_in_in1_2[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_5 <= io_in_bits_data_in_in1_2[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_6 <= io_in_bits_data_in_in1_3[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_7 <= io_in_bits_data_in_in1_3[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_8 <= io_in_bits_data_in_in1_4[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_9 <= io_in_bits_data_in_in1_4[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_10 <= io_in_bits_data_in_in1_5[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_11 <= io_in_bits_data_in_in1_5[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_12 <= io_in_bits_data_in_in1_6[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_13 <= io_in_bits_data_in_in1_6[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_14 <= io_in_bits_data_in_in1_7[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_15 <= io_in_bits_data_in_in1_7[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_16 <= io_in_bits_data_in_in1_8[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_17 <= io_in_bits_data_in_in1_8[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_18 <= io_in_bits_data_in_in1_9[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_19 <= io_in_bits_data_in_in1_9[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_20 <= io_in_bits_data_in_in1_10[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_21 <= io_in_bits_data_in_in1_10[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_22 <= io_in_bits_data_in_in1_11[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_23 <= io_in_bits_data_in_in1_11[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_24 <= io_in_bits_data_in_in1_12[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_25 <= io_in_bits_data_in_in1_12[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_26 <= io_in_bits_data_in_in1_13[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_27 <= io_in_bits_data_in_in1_13[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_28 <= io_in_bits_data_in_in1_14[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_29 <= io_in_bits_data_in_in1_14[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_30 <= io_in_bits_data_in_in1_15[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_31 <= io_in_bits_data_in_in1_15[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_32 <= io_in_bits_data_in_in1_16[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_33 <= io_in_bits_data_in_in1_16[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_34 <= io_in_bits_data_in_in1_17[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_35 <= io_in_bits_data_in_in1_17[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_36 <= io_in_bits_data_in_in1_18[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_37 <= io_in_bits_data_in_in1_18[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_38 <= io_in_bits_data_in_in1_19[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_39 <= io_in_bits_data_in_in1_19[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_40 <= io_in_bits_data_in_in1_20[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_41 <= io_in_bits_data_in_in1_20[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_42 <= io_in_bits_data_in_in1_21[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_43 <= io_in_bits_data_in_in1_21[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_44 <= io_in_bits_data_in_in1_22[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_45 <= io_in_bits_data_in_in1_22[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_46 <= io_in_bits_data_in_in1_23[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_47 <= io_in_bits_data_in_in1_23[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_48 <= io_in_bits_data_in_in1_24[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_49 <= io_in_bits_data_in_in1_24[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_50 <= io_in_bits_data_in_in1_25[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_51 <= io_in_bits_data_in_in1_25[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_52 <= io_in_bits_data_in_in1_26[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_53 <= io_in_bits_data_in_in1_26[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_54 <= io_in_bits_data_in_in1_27[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_55 <= io_in_bits_data_in_in1_27[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_56 <= io_in_bits_data_in_in1_28[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_57 <= io_in_bits_data_in_in1_28[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_58 <= io_in_bits_data_in_in1_29[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_59 <= io_in_bits_data_in_in1_29[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_60 <= io_in_bits_data_in_in1_30[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_61 <= io_in_bits_data_in_in1_30[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_2_62 <= io_in_bits_data_in_in1_31[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_2_63 <= io_in_bits_data_in_in1_31[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_B_2_0 <= io_in_bits_data_in_in2_16[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_1 <= io_in_bits_data_in_in2_16[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_2 <= io_in_bits_data_in_in2_17[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_3 <= io_in_bits_data_in_in2_17[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_4 <= io_in_bits_data_in_in2_18[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_5 <= io_in_bits_data_in_in2_18[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_6 <= io_in_bits_data_in_in2_19[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_7 <= io_in_bits_data_in_in2_19[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_8 <= io_in_bits_data_in_in2_20[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_9 <= io_in_bits_data_in_in2_20[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_10 <= io_in_bits_data_in_in2_21[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_11 <= io_in_bits_data_in_in2_21[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_12 <= io_in_bits_data_in_in2_22[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_13 <= io_in_bits_data_in_in2_22[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_14 <= io_in_bits_data_in_in2_23[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_15 <= io_in_bits_data_in_in2_23[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_16 <= io_in_bits_data_in_in2_24[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_17 <= io_in_bits_data_in_in2_24[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_18 <= io_in_bits_data_in_in2_25[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_19 <= io_in_bits_data_in_in2_25[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_20 <= io_in_bits_data_in_in2_26[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_21 <= io_in_bits_data_in_in2_26[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_22 <= io_in_bits_data_in_in2_27[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_23 <= io_in_bits_data_in_in2_27[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_24 <= io_in_bits_data_in_in2_28[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_25 <= io_in_bits_data_in_in2_28[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_26 <= io_in_bits_data_in_in2_29[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_27 <= io_in_bits_data_in_in2_29[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_28 <= io_in_bits_data_in_in2_30[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_29 <= io_in_bits_data_in_in2_30[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_2_30 <= io_in_bits_data_in_in2_31[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_2_31 <= io_in_bits_data_in_in2_31[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
      end
      if (_GEN_104 & _GEN_2) begin	// ventus/src/TensorCore/MMA.scala:32:22, :61:28, :180:28, :210:46
        regSet2_A_3_0 <= io_in_bits_data_in_in1_0[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_1 <= io_in_bits_data_in_in1_0[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_2 <= io_in_bits_data_in_in1_1[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_3 <= io_in_bits_data_in_in1_1[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_4 <= io_in_bits_data_in_in1_2[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_5 <= io_in_bits_data_in_in1_2[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_6 <= io_in_bits_data_in_in1_3[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_7 <= io_in_bits_data_in_in1_3[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_8 <= io_in_bits_data_in_in1_4[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_9 <= io_in_bits_data_in_in1_4[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_10 <= io_in_bits_data_in_in1_5[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_11 <= io_in_bits_data_in_in1_5[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_12 <= io_in_bits_data_in_in1_6[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_13 <= io_in_bits_data_in_in1_6[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_14 <= io_in_bits_data_in_in1_7[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_15 <= io_in_bits_data_in_in1_7[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_16 <= io_in_bits_data_in_in1_8[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_17 <= io_in_bits_data_in_in1_8[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_18 <= io_in_bits_data_in_in1_9[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_19 <= io_in_bits_data_in_in1_9[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_20 <= io_in_bits_data_in_in1_10[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_21 <= io_in_bits_data_in_in1_10[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_22 <= io_in_bits_data_in_in1_11[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_23 <= io_in_bits_data_in_in1_11[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_24 <= io_in_bits_data_in_in1_12[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_25 <= io_in_bits_data_in_in1_12[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_26 <= io_in_bits_data_in_in1_13[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_27 <= io_in_bits_data_in_in1_13[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_28 <= io_in_bits_data_in_in1_14[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_29 <= io_in_bits_data_in_in1_14[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_30 <= io_in_bits_data_in_in1_15[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_31 <= io_in_bits_data_in_in1_15[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_32 <= io_in_bits_data_in_in1_16[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_33 <= io_in_bits_data_in_in1_16[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_34 <= io_in_bits_data_in_in1_17[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_35 <= io_in_bits_data_in_in1_17[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_36 <= io_in_bits_data_in_in1_18[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_37 <= io_in_bits_data_in_in1_18[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_38 <= io_in_bits_data_in_in1_19[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_39 <= io_in_bits_data_in_in1_19[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_40 <= io_in_bits_data_in_in1_20[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_41 <= io_in_bits_data_in_in1_20[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_42 <= io_in_bits_data_in_in1_21[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_43 <= io_in_bits_data_in_in1_21[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_44 <= io_in_bits_data_in_in1_22[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_45 <= io_in_bits_data_in_in1_22[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_46 <= io_in_bits_data_in_in1_23[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_47 <= io_in_bits_data_in_in1_23[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_48 <= io_in_bits_data_in_in1_24[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_49 <= io_in_bits_data_in_in1_24[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_50 <= io_in_bits_data_in_in1_25[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_51 <= io_in_bits_data_in_in1_25[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_52 <= io_in_bits_data_in_in1_26[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_53 <= io_in_bits_data_in_in1_26[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_54 <= io_in_bits_data_in_in1_27[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_55 <= io_in_bits_data_in_in1_27[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_56 <= io_in_bits_data_in_in1_28[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_57 <= io_in_bits_data_in_in1_28[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_58 <= io_in_bits_data_in_in1_29[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_59 <= io_in_bits_data_in_in1_29[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_60 <= io_in_bits_data_in_in1_30[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_61 <= io_in_bits_data_in_in1_30[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_3_62 <= io_in_bits_data_in_in1_31[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_3_63 <= io_in_bits_data_in_in1_31[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_B_3_0 <= io_in_bits_data_in_in2_16[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_1 <= io_in_bits_data_in_in2_16[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_2 <= io_in_bits_data_in_in2_17[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_3 <= io_in_bits_data_in_in2_17[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_4 <= io_in_bits_data_in_in2_18[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_5 <= io_in_bits_data_in_in2_18[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_6 <= io_in_bits_data_in_in2_19[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_7 <= io_in_bits_data_in_in2_19[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_8 <= io_in_bits_data_in_in2_20[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_9 <= io_in_bits_data_in_in2_20[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_10 <= io_in_bits_data_in_in2_21[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_11 <= io_in_bits_data_in_in2_21[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_12 <= io_in_bits_data_in_in2_22[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_13 <= io_in_bits_data_in_in2_22[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_14 <= io_in_bits_data_in_in2_23[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_15 <= io_in_bits_data_in_in2_23[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_16 <= io_in_bits_data_in_in2_24[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_17 <= io_in_bits_data_in_in2_24[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_18 <= io_in_bits_data_in_in2_25[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_19 <= io_in_bits_data_in_in2_25[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_20 <= io_in_bits_data_in_in2_26[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_21 <= io_in_bits_data_in_in2_26[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_22 <= io_in_bits_data_in_in2_27[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_23 <= io_in_bits_data_in_in2_27[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_24 <= io_in_bits_data_in_in2_28[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_25 <= io_in_bits_data_in_in2_28[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_26 <= io_in_bits_data_in_in2_29[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_27 <= io_in_bits_data_in_in2_29[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_28 <= io_in_bits_data_in_in2_30[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_29 <= io_in_bits_data_in_in2_30[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_3_30 <= io_in_bits_data_in_in2_31[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_3_31 <= io_in_bits_data_in_in2_31[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
      end
      if (_GEN_104 & _GEN_3) begin	// ventus/src/TensorCore/MMA.scala:32:22, :61:28, :180:28, :210:46
        regSet2_A_4_0 <= io_in_bits_data_in_in1_0[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_1 <= io_in_bits_data_in_in1_0[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_2 <= io_in_bits_data_in_in1_1[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_3 <= io_in_bits_data_in_in1_1[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_4 <= io_in_bits_data_in_in1_2[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_5 <= io_in_bits_data_in_in1_2[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_6 <= io_in_bits_data_in_in1_3[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_7 <= io_in_bits_data_in_in1_3[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_8 <= io_in_bits_data_in_in1_4[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_9 <= io_in_bits_data_in_in1_4[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_10 <= io_in_bits_data_in_in1_5[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_11 <= io_in_bits_data_in_in1_5[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_12 <= io_in_bits_data_in_in1_6[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_13 <= io_in_bits_data_in_in1_6[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_14 <= io_in_bits_data_in_in1_7[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_15 <= io_in_bits_data_in_in1_7[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_16 <= io_in_bits_data_in_in1_8[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_17 <= io_in_bits_data_in_in1_8[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_18 <= io_in_bits_data_in_in1_9[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_19 <= io_in_bits_data_in_in1_9[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_20 <= io_in_bits_data_in_in1_10[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_21 <= io_in_bits_data_in_in1_10[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_22 <= io_in_bits_data_in_in1_11[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_23 <= io_in_bits_data_in_in1_11[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_24 <= io_in_bits_data_in_in1_12[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_25 <= io_in_bits_data_in_in1_12[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_26 <= io_in_bits_data_in_in1_13[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_27 <= io_in_bits_data_in_in1_13[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_28 <= io_in_bits_data_in_in1_14[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_29 <= io_in_bits_data_in_in1_14[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_30 <= io_in_bits_data_in_in1_15[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_31 <= io_in_bits_data_in_in1_15[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_32 <= io_in_bits_data_in_in1_16[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_33 <= io_in_bits_data_in_in1_16[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_34 <= io_in_bits_data_in_in1_17[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_35 <= io_in_bits_data_in_in1_17[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_36 <= io_in_bits_data_in_in1_18[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_37 <= io_in_bits_data_in_in1_18[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_38 <= io_in_bits_data_in_in1_19[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_39 <= io_in_bits_data_in_in1_19[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_40 <= io_in_bits_data_in_in1_20[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_41 <= io_in_bits_data_in_in1_20[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_42 <= io_in_bits_data_in_in1_21[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_43 <= io_in_bits_data_in_in1_21[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_44 <= io_in_bits_data_in_in1_22[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_45 <= io_in_bits_data_in_in1_22[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_46 <= io_in_bits_data_in_in1_23[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_47 <= io_in_bits_data_in_in1_23[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_48 <= io_in_bits_data_in_in1_24[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_49 <= io_in_bits_data_in_in1_24[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_50 <= io_in_bits_data_in_in1_25[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_51 <= io_in_bits_data_in_in1_25[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_52 <= io_in_bits_data_in_in1_26[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_53 <= io_in_bits_data_in_in1_26[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_54 <= io_in_bits_data_in_in1_27[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_55 <= io_in_bits_data_in_in1_27[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_56 <= io_in_bits_data_in_in1_28[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_57 <= io_in_bits_data_in_in1_28[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_58 <= io_in_bits_data_in_in1_29[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_59 <= io_in_bits_data_in_in1_29[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_60 <= io_in_bits_data_in_in1_30[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_61 <= io_in_bits_data_in_in1_30[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_4_62 <= io_in_bits_data_in_in1_31[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_4_63 <= io_in_bits_data_in_in1_31[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_B_4_0 <= io_in_bits_data_in_in2_16[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_1 <= io_in_bits_data_in_in2_16[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_2 <= io_in_bits_data_in_in2_17[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_3 <= io_in_bits_data_in_in2_17[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_4 <= io_in_bits_data_in_in2_18[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_5 <= io_in_bits_data_in_in2_18[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_6 <= io_in_bits_data_in_in2_19[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_7 <= io_in_bits_data_in_in2_19[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_8 <= io_in_bits_data_in_in2_20[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_9 <= io_in_bits_data_in_in2_20[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_10 <= io_in_bits_data_in_in2_21[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_11 <= io_in_bits_data_in_in2_21[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_12 <= io_in_bits_data_in_in2_22[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_13 <= io_in_bits_data_in_in2_22[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_14 <= io_in_bits_data_in_in2_23[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_15 <= io_in_bits_data_in_in2_23[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_16 <= io_in_bits_data_in_in2_24[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_17 <= io_in_bits_data_in_in2_24[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_18 <= io_in_bits_data_in_in2_25[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_19 <= io_in_bits_data_in_in2_25[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_20 <= io_in_bits_data_in_in2_26[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_21 <= io_in_bits_data_in_in2_26[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_22 <= io_in_bits_data_in_in2_27[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_23 <= io_in_bits_data_in_in2_27[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_24 <= io_in_bits_data_in_in2_28[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_25 <= io_in_bits_data_in_in2_28[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_26 <= io_in_bits_data_in_in2_29[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_27 <= io_in_bits_data_in_in2_29[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_28 <= io_in_bits_data_in_in2_30[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_29 <= io_in_bits_data_in_in2_30[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_4_30 <= io_in_bits_data_in_in2_31[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_4_31 <= io_in_bits_data_in_in2_31[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
      end
      if (_GEN_104 & _GEN_4) begin	// ventus/src/TensorCore/MMA.scala:32:22, :61:28, :180:28, :210:46
        regSet2_A_5_0 <= io_in_bits_data_in_in1_0[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_1 <= io_in_bits_data_in_in1_0[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_2 <= io_in_bits_data_in_in1_1[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_3 <= io_in_bits_data_in_in1_1[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_4 <= io_in_bits_data_in_in1_2[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_5 <= io_in_bits_data_in_in1_2[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_6 <= io_in_bits_data_in_in1_3[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_7 <= io_in_bits_data_in_in1_3[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_8 <= io_in_bits_data_in_in1_4[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_9 <= io_in_bits_data_in_in1_4[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_10 <= io_in_bits_data_in_in1_5[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_11 <= io_in_bits_data_in_in1_5[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_12 <= io_in_bits_data_in_in1_6[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_13 <= io_in_bits_data_in_in1_6[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_14 <= io_in_bits_data_in_in1_7[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_15 <= io_in_bits_data_in_in1_7[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_16 <= io_in_bits_data_in_in1_8[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_17 <= io_in_bits_data_in_in1_8[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_18 <= io_in_bits_data_in_in1_9[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_19 <= io_in_bits_data_in_in1_9[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_20 <= io_in_bits_data_in_in1_10[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_21 <= io_in_bits_data_in_in1_10[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_22 <= io_in_bits_data_in_in1_11[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_23 <= io_in_bits_data_in_in1_11[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_24 <= io_in_bits_data_in_in1_12[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_25 <= io_in_bits_data_in_in1_12[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_26 <= io_in_bits_data_in_in1_13[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_27 <= io_in_bits_data_in_in1_13[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_28 <= io_in_bits_data_in_in1_14[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_29 <= io_in_bits_data_in_in1_14[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_30 <= io_in_bits_data_in_in1_15[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_31 <= io_in_bits_data_in_in1_15[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_32 <= io_in_bits_data_in_in1_16[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_33 <= io_in_bits_data_in_in1_16[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_34 <= io_in_bits_data_in_in1_17[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_35 <= io_in_bits_data_in_in1_17[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_36 <= io_in_bits_data_in_in1_18[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_37 <= io_in_bits_data_in_in1_18[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_38 <= io_in_bits_data_in_in1_19[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_39 <= io_in_bits_data_in_in1_19[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_40 <= io_in_bits_data_in_in1_20[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_41 <= io_in_bits_data_in_in1_20[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_42 <= io_in_bits_data_in_in1_21[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_43 <= io_in_bits_data_in_in1_21[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_44 <= io_in_bits_data_in_in1_22[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_45 <= io_in_bits_data_in_in1_22[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_46 <= io_in_bits_data_in_in1_23[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_47 <= io_in_bits_data_in_in1_23[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_48 <= io_in_bits_data_in_in1_24[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_49 <= io_in_bits_data_in_in1_24[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_50 <= io_in_bits_data_in_in1_25[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_51 <= io_in_bits_data_in_in1_25[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_52 <= io_in_bits_data_in_in1_26[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_53 <= io_in_bits_data_in_in1_26[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_54 <= io_in_bits_data_in_in1_27[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_55 <= io_in_bits_data_in_in1_27[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_56 <= io_in_bits_data_in_in1_28[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_57 <= io_in_bits_data_in_in1_28[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_58 <= io_in_bits_data_in_in1_29[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_59 <= io_in_bits_data_in_in1_29[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_60 <= io_in_bits_data_in_in1_30[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_61 <= io_in_bits_data_in_in1_30[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_5_62 <= io_in_bits_data_in_in1_31[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_5_63 <= io_in_bits_data_in_in1_31[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_B_5_0 <= io_in_bits_data_in_in2_16[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_1 <= io_in_bits_data_in_in2_16[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_2 <= io_in_bits_data_in_in2_17[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_3 <= io_in_bits_data_in_in2_17[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_4 <= io_in_bits_data_in_in2_18[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_5 <= io_in_bits_data_in_in2_18[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_6 <= io_in_bits_data_in_in2_19[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_7 <= io_in_bits_data_in_in2_19[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_8 <= io_in_bits_data_in_in2_20[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_9 <= io_in_bits_data_in_in2_20[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_10 <= io_in_bits_data_in_in2_21[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_11 <= io_in_bits_data_in_in2_21[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_12 <= io_in_bits_data_in_in2_22[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_13 <= io_in_bits_data_in_in2_22[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_14 <= io_in_bits_data_in_in2_23[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_15 <= io_in_bits_data_in_in2_23[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_16 <= io_in_bits_data_in_in2_24[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_17 <= io_in_bits_data_in_in2_24[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_18 <= io_in_bits_data_in_in2_25[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_19 <= io_in_bits_data_in_in2_25[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_20 <= io_in_bits_data_in_in2_26[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_21 <= io_in_bits_data_in_in2_26[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_22 <= io_in_bits_data_in_in2_27[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_23 <= io_in_bits_data_in_in2_27[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_24 <= io_in_bits_data_in_in2_28[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_25 <= io_in_bits_data_in_in2_28[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_26 <= io_in_bits_data_in_in2_29[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_27 <= io_in_bits_data_in_in2_29[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_28 <= io_in_bits_data_in_in2_30[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_29 <= io_in_bits_data_in_in2_30[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_5_30 <= io_in_bits_data_in_in2_31[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_5_31 <= io_in_bits_data_in_in2_31[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
      end
      if (_GEN_104 & _GEN_5) begin	// ventus/src/TensorCore/MMA.scala:32:22, :61:28, :180:28, :210:46
        regSet2_A_6_0 <= io_in_bits_data_in_in1_0[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_1 <= io_in_bits_data_in_in1_0[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_2 <= io_in_bits_data_in_in1_1[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_3 <= io_in_bits_data_in_in1_1[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_4 <= io_in_bits_data_in_in1_2[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_5 <= io_in_bits_data_in_in1_2[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_6 <= io_in_bits_data_in_in1_3[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_7 <= io_in_bits_data_in_in1_3[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_8 <= io_in_bits_data_in_in1_4[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_9 <= io_in_bits_data_in_in1_4[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_10 <= io_in_bits_data_in_in1_5[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_11 <= io_in_bits_data_in_in1_5[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_12 <= io_in_bits_data_in_in1_6[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_13 <= io_in_bits_data_in_in1_6[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_14 <= io_in_bits_data_in_in1_7[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_15 <= io_in_bits_data_in_in1_7[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_16 <= io_in_bits_data_in_in1_8[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_17 <= io_in_bits_data_in_in1_8[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_18 <= io_in_bits_data_in_in1_9[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_19 <= io_in_bits_data_in_in1_9[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_20 <= io_in_bits_data_in_in1_10[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_21 <= io_in_bits_data_in_in1_10[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_22 <= io_in_bits_data_in_in1_11[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_23 <= io_in_bits_data_in_in1_11[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_24 <= io_in_bits_data_in_in1_12[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_25 <= io_in_bits_data_in_in1_12[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_26 <= io_in_bits_data_in_in1_13[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_27 <= io_in_bits_data_in_in1_13[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_28 <= io_in_bits_data_in_in1_14[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_29 <= io_in_bits_data_in_in1_14[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_30 <= io_in_bits_data_in_in1_15[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_31 <= io_in_bits_data_in_in1_15[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_32 <= io_in_bits_data_in_in1_16[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_33 <= io_in_bits_data_in_in1_16[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_34 <= io_in_bits_data_in_in1_17[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_35 <= io_in_bits_data_in_in1_17[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_36 <= io_in_bits_data_in_in1_18[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_37 <= io_in_bits_data_in_in1_18[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_38 <= io_in_bits_data_in_in1_19[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_39 <= io_in_bits_data_in_in1_19[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_40 <= io_in_bits_data_in_in1_20[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_41 <= io_in_bits_data_in_in1_20[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_42 <= io_in_bits_data_in_in1_21[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_43 <= io_in_bits_data_in_in1_21[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_44 <= io_in_bits_data_in_in1_22[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_45 <= io_in_bits_data_in_in1_22[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_46 <= io_in_bits_data_in_in1_23[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_47 <= io_in_bits_data_in_in1_23[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_48 <= io_in_bits_data_in_in1_24[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_49 <= io_in_bits_data_in_in1_24[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_50 <= io_in_bits_data_in_in1_25[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_51 <= io_in_bits_data_in_in1_25[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_52 <= io_in_bits_data_in_in1_26[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_53 <= io_in_bits_data_in_in1_26[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_54 <= io_in_bits_data_in_in1_27[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_55 <= io_in_bits_data_in_in1_27[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_56 <= io_in_bits_data_in_in1_28[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_57 <= io_in_bits_data_in_in1_28[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_58 <= io_in_bits_data_in_in1_29[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_59 <= io_in_bits_data_in_in1_29[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_60 <= io_in_bits_data_in_in1_30[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_61 <= io_in_bits_data_in_in1_30[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_6_62 <= io_in_bits_data_in_in1_31[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_6_63 <= io_in_bits_data_in_in1_31[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_B_6_0 <= io_in_bits_data_in_in2_16[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_1 <= io_in_bits_data_in_in2_16[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_2 <= io_in_bits_data_in_in2_17[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_3 <= io_in_bits_data_in_in2_17[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_4 <= io_in_bits_data_in_in2_18[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_5 <= io_in_bits_data_in_in2_18[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_6 <= io_in_bits_data_in_in2_19[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_7 <= io_in_bits_data_in_in2_19[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_8 <= io_in_bits_data_in_in2_20[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_9 <= io_in_bits_data_in_in2_20[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_10 <= io_in_bits_data_in_in2_21[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_11 <= io_in_bits_data_in_in2_21[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_12 <= io_in_bits_data_in_in2_22[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_13 <= io_in_bits_data_in_in2_22[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_14 <= io_in_bits_data_in_in2_23[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_15 <= io_in_bits_data_in_in2_23[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_16 <= io_in_bits_data_in_in2_24[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_17 <= io_in_bits_data_in_in2_24[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_18 <= io_in_bits_data_in_in2_25[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_19 <= io_in_bits_data_in_in2_25[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_20 <= io_in_bits_data_in_in2_26[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_21 <= io_in_bits_data_in_in2_26[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_22 <= io_in_bits_data_in_in2_27[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_23 <= io_in_bits_data_in_in2_27[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_24 <= io_in_bits_data_in_in2_28[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_25 <= io_in_bits_data_in_in2_28[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_26 <= io_in_bits_data_in_in2_29[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_27 <= io_in_bits_data_in_in2_29[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_28 <= io_in_bits_data_in_in2_30[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_29 <= io_in_bits_data_in_in2_30[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_6_30 <= io_in_bits_data_in_in2_31[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_6_31 <= io_in_bits_data_in_in2_31[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
      end
      if (_GEN_104 & (&_selSlotIdx_T_2)) begin	// ventus/src/TensorCore/MMA.scala:32:22, :58:20, :61:28, :180:28, :210:46
        regSet2_A_7_0 <= io_in_bits_data_in_in1_0[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_1 <= io_in_bits_data_in_in1_0[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_2 <= io_in_bits_data_in_in1_1[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_3 <= io_in_bits_data_in_in1_1[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_4 <= io_in_bits_data_in_in1_2[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_5 <= io_in_bits_data_in_in1_2[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_6 <= io_in_bits_data_in_in1_3[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_7 <= io_in_bits_data_in_in1_3[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_8 <= io_in_bits_data_in_in1_4[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_9 <= io_in_bits_data_in_in1_4[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_10 <= io_in_bits_data_in_in1_5[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_11 <= io_in_bits_data_in_in1_5[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_12 <= io_in_bits_data_in_in1_6[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_13 <= io_in_bits_data_in_in1_6[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_14 <= io_in_bits_data_in_in1_7[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_15 <= io_in_bits_data_in_in1_7[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_16 <= io_in_bits_data_in_in1_8[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_17 <= io_in_bits_data_in_in1_8[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_18 <= io_in_bits_data_in_in1_9[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_19 <= io_in_bits_data_in_in1_9[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_20 <= io_in_bits_data_in_in1_10[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_21 <= io_in_bits_data_in_in1_10[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_22 <= io_in_bits_data_in_in1_11[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_23 <= io_in_bits_data_in_in1_11[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_24 <= io_in_bits_data_in_in1_12[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_25 <= io_in_bits_data_in_in1_12[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_26 <= io_in_bits_data_in_in1_13[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_27 <= io_in_bits_data_in_in1_13[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_28 <= io_in_bits_data_in_in1_14[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_29 <= io_in_bits_data_in_in1_14[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_30 <= io_in_bits_data_in_in1_15[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_31 <= io_in_bits_data_in_in1_15[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_32 <= io_in_bits_data_in_in1_16[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_33 <= io_in_bits_data_in_in1_16[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_34 <= io_in_bits_data_in_in1_17[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_35 <= io_in_bits_data_in_in1_17[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_36 <= io_in_bits_data_in_in1_18[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_37 <= io_in_bits_data_in_in1_18[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_38 <= io_in_bits_data_in_in1_19[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_39 <= io_in_bits_data_in_in1_19[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_40 <= io_in_bits_data_in_in1_20[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_41 <= io_in_bits_data_in_in1_20[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_42 <= io_in_bits_data_in_in1_21[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_43 <= io_in_bits_data_in_in1_21[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_44 <= io_in_bits_data_in_in1_22[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_45 <= io_in_bits_data_in_in1_22[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_46 <= io_in_bits_data_in_in1_23[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_47 <= io_in_bits_data_in_in1_23[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_48 <= io_in_bits_data_in_in1_24[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_49 <= io_in_bits_data_in_in1_24[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_50 <= io_in_bits_data_in_in1_25[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_51 <= io_in_bits_data_in_in1_25[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_52 <= io_in_bits_data_in_in1_26[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_53 <= io_in_bits_data_in_in1_26[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_54 <= io_in_bits_data_in_in1_27[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_55 <= io_in_bits_data_in_in1_27[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_56 <= io_in_bits_data_in_in1_28[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_57 <= io_in_bits_data_in_in1_28[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_58 <= io_in_bits_data_in_in1_29[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_59 <= io_in_bits_data_in_in1_29[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_60 <= io_in_bits_data_in_in1_30[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_61 <= io_in_bits_data_in_in1_30[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_A_7_62 <= io_in_bits_data_in_in1_31[15:0];	// ventus/src/TensorCore/MMA.scala:32:22, :195:89
        regSet2_A_7_63 <= io_in_bits_data_in_in1_31[31:16];	// ventus/src/TensorCore/MMA.scala:32:22, :196:93
        regSet2_B_7_0 <= io_in_bits_data_in_in2_16[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_1 <= io_in_bits_data_in_in2_16[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_2 <= io_in_bits_data_in_in2_17[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_3 <= io_in_bits_data_in_in2_17[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_4 <= io_in_bits_data_in_in2_18[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_5 <= io_in_bits_data_in_in2_18[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_6 <= io_in_bits_data_in_in2_19[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_7 <= io_in_bits_data_in_in2_19[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_8 <= io_in_bits_data_in_in2_20[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_9 <= io_in_bits_data_in_in2_20[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_10 <= io_in_bits_data_in_in2_21[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_11 <= io_in_bits_data_in_in2_21[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_12 <= io_in_bits_data_in_in2_22[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_13 <= io_in_bits_data_in_in2_22[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_14 <= io_in_bits_data_in_in2_23[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_15 <= io_in_bits_data_in_in2_23[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_16 <= io_in_bits_data_in_in2_24[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_17 <= io_in_bits_data_in_in2_24[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_18 <= io_in_bits_data_in_in2_25[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_19 <= io_in_bits_data_in_in2_25[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_20 <= io_in_bits_data_in_in2_26[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_21 <= io_in_bits_data_in_in2_26[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_22 <= io_in_bits_data_in_in2_27[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_23 <= io_in_bits_data_in_in2_27[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_24 <= io_in_bits_data_in_in2_28[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_25 <= io_in_bits_data_in_in2_28[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_26 <= io_in_bits_data_in_in2_29[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_27 <= io_in_bits_data_in_in2_29[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_28 <= io_in_bits_data_in_in2_30[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_29 <= io_in_bits_data_in_in2_30[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
        regSet2_B_7_30 <= io_in_bits_data_in_in2_31[15:0];	// ventus/src/TensorCore/MMA.scala:33:22, :217:87
        regSet2_B_7_31 <= io_in_bits_data_in_in2_31[31:16];	// ventus/src/TensorCore/MMA.scala:33:22, :218:91
      end
      if (_GEN_454) begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
        regSet2_C_0_0 <= io_in_bits_data_in_in3_2[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_0_1 <= io_in_bits_data_in_in3_2[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_0_2 <= io_in_bits_data_in_in3_3[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_0_3 <= io_in_bits_data_in_in3_3[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_0_4 <= io_in_bits_data_in_in3_6[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_0_5 <= io_in_bits_data_in_in3_6[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_0_6 <= io_in_bits_data_in_in3_7[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_0_7 <= io_in_bits_data_in_in3_7[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_0_8 <= io_in_bits_data_in_in3_10[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_0_9 <= io_in_bits_data_in_in3_10[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_0_10 <= io_in_bits_data_in_in3_11[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_0_11 <= io_in_bits_data_in_in3_11[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_0_12 <= io_in_bits_data_in_in3_14[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_0_13 <= io_in_bits_data_in_in3_14[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_0_14 <= io_in_bits_data_in_in3_15[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_0_15 <= io_in_bits_data_in_in3_15[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_0_16 <= io_in_bits_data_in_in3_18[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_0_17 <= io_in_bits_data_in_in3_18[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_0_18 <= io_in_bits_data_in_in3_19[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_0_19 <= io_in_bits_data_in_in3_19[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_0_20 <= io_in_bits_data_in_in3_22[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_0_21 <= io_in_bits_data_in_in3_22[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_0_22 <= io_in_bits_data_in_in3_23[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_0_23 <= io_in_bits_data_in_in3_23[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_0_24 <= io_in_bits_data_in_in3_26[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_0_25 <= io_in_bits_data_in_in3_26[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_0_26 <= io_in_bits_data_in_in3_27[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_0_27 <= io_in_bits_data_in_in3_27[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_0_28 <= io_in_bits_data_in_in3_30[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_0_29 <= io_in_bits_data_in_in3_30[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_0_30 <= io_in_bits_data_in_in3_31[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_0_31 <= io_in_bits_data_in_in3_31[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
      end
      if (_GEN_455) begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
        regSet2_C_1_0 <= io_in_bits_data_in_in3_2[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_1_1 <= io_in_bits_data_in_in3_2[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_1_2 <= io_in_bits_data_in_in3_3[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_1_3 <= io_in_bits_data_in_in3_3[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_1_4 <= io_in_bits_data_in_in3_6[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_1_5 <= io_in_bits_data_in_in3_6[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_1_6 <= io_in_bits_data_in_in3_7[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_1_7 <= io_in_bits_data_in_in3_7[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_1_8 <= io_in_bits_data_in_in3_10[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_1_9 <= io_in_bits_data_in_in3_10[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_1_10 <= io_in_bits_data_in_in3_11[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_1_11 <= io_in_bits_data_in_in3_11[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_1_12 <= io_in_bits_data_in_in3_14[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_1_13 <= io_in_bits_data_in_in3_14[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_1_14 <= io_in_bits_data_in_in3_15[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_1_15 <= io_in_bits_data_in_in3_15[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_1_16 <= io_in_bits_data_in_in3_18[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_1_17 <= io_in_bits_data_in_in3_18[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_1_18 <= io_in_bits_data_in_in3_19[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_1_19 <= io_in_bits_data_in_in3_19[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_1_20 <= io_in_bits_data_in_in3_22[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_1_21 <= io_in_bits_data_in_in3_22[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_1_22 <= io_in_bits_data_in_in3_23[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_1_23 <= io_in_bits_data_in_in3_23[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_1_24 <= io_in_bits_data_in_in3_26[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_1_25 <= io_in_bits_data_in_in3_26[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_1_26 <= io_in_bits_data_in_in3_27[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_1_27 <= io_in_bits_data_in_in3_27[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_1_28 <= io_in_bits_data_in_in3_30[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_1_29 <= io_in_bits_data_in_in3_30[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_1_30 <= io_in_bits_data_in_in3_31[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_1_31 <= io_in_bits_data_in_in3_31[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
      end
      if (_GEN_456) begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
        regSet2_C_2_0 <= io_in_bits_data_in_in3_2[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_2_1 <= io_in_bits_data_in_in3_2[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_2_2 <= io_in_bits_data_in_in3_3[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_2_3 <= io_in_bits_data_in_in3_3[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_2_4 <= io_in_bits_data_in_in3_6[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_2_5 <= io_in_bits_data_in_in3_6[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_2_6 <= io_in_bits_data_in_in3_7[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_2_7 <= io_in_bits_data_in_in3_7[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_2_8 <= io_in_bits_data_in_in3_10[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_2_9 <= io_in_bits_data_in_in3_10[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_2_10 <= io_in_bits_data_in_in3_11[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_2_11 <= io_in_bits_data_in_in3_11[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_2_12 <= io_in_bits_data_in_in3_14[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_2_13 <= io_in_bits_data_in_in3_14[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_2_14 <= io_in_bits_data_in_in3_15[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_2_15 <= io_in_bits_data_in_in3_15[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_2_16 <= io_in_bits_data_in_in3_18[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_2_17 <= io_in_bits_data_in_in3_18[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_2_18 <= io_in_bits_data_in_in3_19[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_2_19 <= io_in_bits_data_in_in3_19[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_2_20 <= io_in_bits_data_in_in3_22[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_2_21 <= io_in_bits_data_in_in3_22[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_2_22 <= io_in_bits_data_in_in3_23[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_2_23 <= io_in_bits_data_in_in3_23[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_2_24 <= io_in_bits_data_in_in3_26[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_2_25 <= io_in_bits_data_in_in3_26[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_2_26 <= io_in_bits_data_in_in3_27[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_2_27 <= io_in_bits_data_in_in3_27[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_2_28 <= io_in_bits_data_in_in3_30[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_2_29 <= io_in_bits_data_in_in3_30[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_2_30 <= io_in_bits_data_in_in3_31[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_2_31 <= io_in_bits_data_in_in3_31[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
      end
      if (_GEN_457) begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
        regSet2_C_3_0 <= io_in_bits_data_in_in3_2[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_3_1 <= io_in_bits_data_in_in3_2[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_3_2 <= io_in_bits_data_in_in3_3[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_3_3 <= io_in_bits_data_in_in3_3[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_3_4 <= io_in_bits_data_in_in3_6[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_3_5 <= io_in_bits_data_in_in3_6[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_3_6 <= io_in_bits_data_in_in3_7[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_3_7 <= io_in_bits_data_in_in3_7[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_3_8 <= io_in_bits_data_in_in3_10[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_3_9 <= io_in_bits_data_in_in3_10[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_3_10 <= io_in_bits_data_in_in3_11[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_3_11 <= io_in_bits_data_in_in3_11[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_3_12 <= io_in_bits_data_in_in3_14[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_3_13 <= io_in_bits_data_in_in3_14[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_3_14 <= io_in_bits_data_in_in3_15[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_3_15 <= io_in_bits_data_in_in3_15[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_3_16 <= io_in_bits_data_in_in3_18[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_3_17 <= io_in_bits_data_in_in3_18[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_3_18 <= io_in_bits_data_in_in3_19[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_3_19 <= io_in_bits_data_in_in3_19[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_3_20 <= io_in_bits_data_in_in3_22[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_3_21 <= io_in_bits_data_in_in3_22[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_3_22 <= io_in_bits_data_in_in3_23[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_3_23 <= io_in_bits_data_in_in3_23[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_3_24 <= io_in_bits_data_in_in3_26[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_3_25 <= io_in_bits_data_in_in3_26[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_3_26 <= io_in_bits_data_in_in3_27[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_3_27 <= io_in_bits_data_in_in3_27[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_3_28 <= io_in_bits_data_in_in3_30[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_3_29 <= io_in_bits_data_in_in3_30[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_3_30 <= io_in_bits_data_in_in3_31[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_3_31 <= io_in_bits_data_in_in3_31[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
      end
      if (_GEN_458) begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
        regSet2_C_4_0 <= io_in_bits_data_in_in3_2[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_4_1 <= io_in_bits_data_in_in3_2[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_4_2 <= io_in_bits_data_in_in3_3[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_4_3 <= io_in_bits_data_in_in3_3[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_4_4 <= io_in_bits_data_in_in3_6[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_4_5 <= io_in_bits_data_in_in3_6[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_4_6 <= io_in_bits_data_in_in3_7[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_4_7 <= io_in_bits_data_in_in3_7[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_4_8 <= io_in_bits_data_in_in3_10[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_4_9 <= io_in_bits_data_in_in3_10[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_4_10 <= io_in_bits_data_in_in3_11[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_4_11 <= io_in_bits_data_in_in3_11[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_4_12 <= io_in_bits_data_in_in3_14[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_4_13 <= io_in_bits_data_in_in3_14[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_4_14 <= io_in_bits_data_in_in3_15[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_4_15 <= io_in_bits_data_in_in3_15[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_4_16 <= io_in_bits_data_in_in3_18[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_4_17 <= io_in_bits_data_in_in3_18[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_4_18 <= io_in_bits_data_in_in3_19[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_4_19 <= io_in_bits_data_in_in3_19[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_4_20 <= io_in_bits_data_in_in3_22[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_4_21 <= io_in_bits_data_in_in3_22[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_4_22 <= io_in_bits_data_in_in3_23[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_4_23 <= io_in_bits_data_in_in3_23[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_4_24 <= io_in_bits_data_in_in3_26[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_4_25 <= io_in_bits_data_in_in3_26[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_4_26 <= io_in_bits_data_in_in3_27[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_4_27 <= io_in_bits_data_in_in3_27[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_4_28 <= io_in_bits_data_in_in3_30[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_4_29 <= io_in_bits_data_in_in3_30[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_4_30 <= io_in_bits_data_in_in3_31[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_4_31 <= io_in_bits_data_in_in3_31[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
      end
      if (_GEN_459) begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
        regSet2_C_5_0 <= io_in_bits_data_in_in3_2[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_5_1 <= io_in_bits_data_in_in3_2[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_5_2 <= io_in_bits_data_in_in3_3[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_5_3 <= io_in_bits_data_in_in3_3[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_5_4 <= io_in_bits_data_in_in3_6[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_5_5 <= io_in_bits_data_in_in3_6[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_5_6 <= io_in_bits_data_in_in3_7[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_5_7 <= io_in_bits_data_in_in3_7[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_5_8 <= io_in_bits_data_in_in3_10[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_5_9 <= io_in_bits_data_in_in3_10[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_5_10 <= io_in_bits_data_in_in3_11[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_5_11 <= io_in_bits_data_in_in3_11[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_5_12 <= io_in_bits_data_in_in3_14[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_5_13 <= io_in_bits_data_in_in3_14[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_5_14 <= io_in_bits_data_in_in3_15[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_5_15 <= io_in_bits_data_in_in3_15[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_5_16 <= io_in_bits_data_in_in3_18[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_5_17 <= io_in_bits_data_in_in3_18[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_5_18 <= io_in_bits_data_in_in3_19[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_5_19 <= io_in_bits_data_in_in3_19[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_5_20 <= io_in_bits_data_in_in3_22[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_5_21 <= io_in_bits_data_in_in3_22[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_5_22 <= io_in_bits_data_in_in3_23[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_5_23 <= io_in_bits_data_in_in3_23[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_5_24 <= io_in_bits_data_in_in3_26[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_5_25 <= io_in_bits_data_in_in3_26[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_5_26 <= io_in_bits_data_in_in3_27[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_5_27 <= io_in_bits_data_in_in3_27[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_5_28 <= io_in_bits_data_in_in3_30[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_5_29 <= io_in_bits_data_in_in3_30[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_5_30 <= io_in_bits_data_in_in3_31[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_5_31 <= io_in_bits_data_in_in3_31[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
      end
      if (_GEN_460) begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
        regSet2_C_6_0 <= io_in_bits_data_in_in3_2[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_6_1 <= io_in_bits_data_in_in3_2[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_6_2 <= io_in_bits_data_in_in3_3[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_6_3 <= io_in_bits_data_in_in3_3[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_6_4 <= io_in_bits_data_in_in3_6[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_6_5 <= io_in_bits_data_in_in3_6[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_6_6 <= io_in_bits_data_in_in3_7[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_6_7 <= io_in_bits_data_in_in3_7[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_6_8 <= io_in_bits_data_in_in3_10[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_6_9 <= io_in_bits_data_in_in3_10[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_6_10 <= io_in_bits_data_in_in3_11[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_6_11 <= io_in_bits_data_in_in3_11[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_6_12 <= io_in_bits_data_in_in3_14[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_6_13 <= io_in_bits_data_in_in3_14[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_6_14 <= io_in_bits_data_in_in3_15[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_6_15 <= io_in_bits_data_in_in3_15[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_6_16 <= io_in_bits_data_in_in3_18[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_6_17 <= io_in_bits_data_in_in3_18[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_6_18 <= io_in_bits_data_in_in3_19[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_6_19 <= io_in_bits_data_in_in3_19[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_6_20 <= io_in_bits_data_in_in3_22[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_6_21 <= io_in_bits_data_in_in3_22[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_6_22 <= io_in_bits_data_in_in3_23[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_6_23 <= io_in_bits_data_in_in3_23[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_6_24 <= io_in_bits_data_in_in3_26[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_6_25 <= io_in_bits_data_in_in3_26[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_6_26 <= io_in_bits_data_in_in3_27[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_6_27 <= io_in_bits_data_in_in3_27[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_6_28 <= io_in_bits_data_in_in3_30[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_6_29 <= io_in_bits_data_in_in3_30[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_6_30 <= io_in_bits_data_in_in3_31[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_6_31 <= io_in_bits_data_in_in3_31[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
      end
      if (_GEN_461) begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:34:22, :180:28, :222:50
        regSet2_C_7_0 <= io_in_bits_data_in_in3_2[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_7_1 <= io_in_bits_data_in_in3_2[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_7_2 <= io_in_bits_data_in_in3_3[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_7_3 <= io_in_bits_data_in_in3_3[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_7_4 <= io_in_bits_data_in_in3_6[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_7_5 <= io_in_bits_data_in_in3_6[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_7_6 <= io_in_bits_data_in_in3_7[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_7_7 <= io_in_bits_data_in_in3_7[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_7_8 <= io_in_bits_data_in_in3_10[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_7_9 <= io_in_bits_data_in_in3_10[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_7_10 <= io_in_bits_data_in_in3_11[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_7_11 <= io_in_bits_data_in_in3_11[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_7_12 <= io_in_bits_data_in_in3_14[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_7_13 <= io_in_bits_data_in_in3_14[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_7_14 <= io_in_bits_data_in_in3_15[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_7_15 <= io_in_bits_data_in_in3_15[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_7_16 <= io_in_bits_data_in_in3_18[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_7_17 <= io_in_bits_data_in_in3_18[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_7_18 <= io_in_bits_data_in_in3_19[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_7_19 <= io_in_bits_data_in_in3_19[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_7_20 <= io_in_bits_data_in_in3_22[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_7_21 <= io_in_bits_data_in_in3_22[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_7_22 <= io_in_bits_data_in_in3_23[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_7_23 <= io_in_bits_data_in_in3_23[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_7_24 <= io_in_bits_data_in_in3_26[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_7_25 <= io_in_bits_data_in_in3_26[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_7_26 <= io_in_bits_data_in_in3_27[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_7_27 <= io_in_bits_data_in_in3_27[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
        regSet2_C_7_28 <= io_in_bits_data_in_in3_30[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :235:74
        regSet2_C_7_29 <= io_in_bits_data_in_in3_30[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :236:78
        regSet2_C_7_30 <= io_in_bits_data_in_in3_31[15:0];	// ventus/src/TensorCore/MMA.scala:34:22, :237:82
        regSet2_C_7_31 <= io_in_bits_data_in_in3_31[31:16];	// ventus/src/TensorCore/MMA.scala:34:22, :238:82
      end
      if (_GEN_454) begin	// ventus/src/TensorCore/MMA.scala:34:22, :85:19, :180:28, :222:50
      end
      else	// ventus/src/TensorCore/MMA.scala:85:19, :180:28, :222:50
        reg_rm_0 <= io_in_bits_rm;	// ventus/src/TensorCore/MMA.scala:85:19
      if (_GEN_455) begin	// ventus/src/TensorCore/MMA.scala:34:22, :85:19, :180:28, :222:50
      end
      else	// ventus/src/TensorCore/MMA.scala:85:19, :180:28, :222:50
        reg_rm_1 <= io_in_bits_rm;	// ventus/src/TensorCore/MMA.scala:85:19
      if (_GEN_456) begin	// ventus/src/TensorCore/MMA.scala:34:22, :85:19, :180:28, :222:50
      end
      else	// ventus/src/TensorCore/MMA.scala:85:19, :180:28, :222:50
        reg_rm_2 <= io_in_bits_rm;	// ventus/src/TensorCore/MMA.scala:85:19
      if (_GEN_457) begin	// ventus/src/TensorCore/MMA.scala:34:22, :85:19, :180:28, :222:50
      end
      else	// ventus/src/TensorCore/MMA.scala:85:19, :180:28, :222:50
        reg_rm_3 <= io_in_bits_rm;	// ventus/src/TensorCore/MMA.scala:85:19
      if (_GEN_458) begin	// ventus/src/TensorCore/MMA.scala:34:22, :85:19, :180:28, :222:50
      end
      else	// ventus/src/TensorCore/MMA.scala:85:19, :180:28, :222:50
        reg_rm_4 <= io_in_bits_rm;	// ventus/src/TensorCore/MMA.scala:85:19
      if (_GEN_459) begin	// ventus/src/TensorCore/MMA.scala:34:22, :85:19, :180:28, :222:50
      end
      else	// ventus/src/TensorCore/MMA.scala:85:19, :180:28, :222:50
        reg_rm_5 <= io_in_bits_rm;	// ventus/src/TensorCore/MMA.scala:85:19
      if (_GEN_460) begin	// ventus/src/TensorCore/MMA.scala:34:22, :85:19, :180:28, :222:50
      end
      else	// ventus/src/TensorCore/MMA.scala:85:19, :180:28, :222:50
        reg_rm_6 <= io_in_bits_rm;	// ventus/src/TensorCore/MMA.scala:85:19
      if (_GEN_461) begin	// ventus/src/TensorCore/MMA.scala:34:22, :85:19, :180:28, :222:50
      end
      else	// ventus/src/TensorCore/MMA.scala:85:19, :180:28, :222:50
        reg_rm_7 <= io_in_bits_rm;	// ventus/src/TensorCore/MMA.scala:85:19
      if (_GEN_454) begin	// ventus/src/TensorCore/MMA.scala:34:22, :86:21, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:86:21, :180:28, :222:50
        reg_ctrl_0_reg_idxw <= io_in_bits_ctrl_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_0_warpID <= io_in_bits_ctrl_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_0_isMixedPrecisionMode <= io_in_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_0_tc_ReLU <= io_in_bits_ctrl_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_0_tc_shape <= io_in_bits_ctrl_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_0_sel_slot_num <= selSlotIdx;	// ventus/src/TensorCore/MMA.scala:58:14, :86:21
        reg_ctrl_0_spike_info_sm_id <= io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_0_spike_info_pc <= io_in_bits_ctrl_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_0_spike_info_inst <= io_in_bits_ctrl_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
      end
      if (_GEN_455) begin	// ventus/src/TensorCore/MMA.scala:34:22, :86:21, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:86:21, :180:28, :222:50
        reg_ctrl_1_reg_idxw <= io_in_bits_ctrl_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_1_warpID <= io_in_bits_ctrl_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_1_isMixedPrecisionMode <= io_in_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_1_tc_ReLU <= io_in_bits_ctrl_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_1_tc_shape <= io_in_bits_ctrl_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_1_sel_slot_num <= selSlotIdx;	// ventus/src/TensorCore/MMA.scala:58:14, :86:21
        reg_ctrl_1_spike_info_sm_id <= io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_1_spike_info_pc <= io_in_bits_ctrl_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_1_spike_info_inst <= io_in_bits_ctrl_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
      end
      if (_GEN_456) begin	// ventus/src/TensorCore/MMA.scala:34:22, :86:21, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:86:21, :180:28, :222:50
        reg_ctrl_2_reg_idxw <= io_in_bits_ctrl_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_2_warpID <= io_in_bits_ctrl_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_2_isMixedPrecisionMode <= io_in_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_2_tc_ReLU <= io_in_bits_ctrl_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_2_tc_shape <= io_in_bits_ctrl_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_2_sel_slot_num <= selSlotIdx;	// ventus/src/TensorCore/MMA.scala:58:14, :86:21
        reg_ctrl_2_spike_info_sm_id <= io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_2_spike_info_pc <= io_in_bits_ctrl_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_2_spike_info_inst <= io_in_bits_ctrl_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
      end
      if (_GEN_457) begin	// ventus/src/TensorCore/MMA.scala:34:22, :86:21, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:86:21, :180:28, :222:50
        reg_ctrl_3_reg_idxw <= io_in_bits_ctrl_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_3_warpID <= io_in_bits_ctrl_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_3_isMixedPrecisionMode <= io_in_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_3_tc_ReLU <= io_in_bits_ctrl_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_3_tc_shape <= io_in_bits_ctrl_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_3_sel_slot_num <= selSlotIdx;	// ventus/src/TensorCore/MMA.scala:58:14, :86:21
        reg_ctrl_3_spike_info_sm_id <= io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_3_spike_info_pc <= io_in_bits_ctrl_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_3_spike_info_inst <= io_in_bits_ctrl_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
      end
      if (_GEN_458) begin	// ventus/src/TensorCore/MMA.scala:34:22, :86:21, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:86:21, :180:28, :222:50
        reg_ctrl_4_reg_idxw <= io_in_bits_ctrl_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_4_warpID <= io_in_bits_ctrl_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_4_isMixedPrecisionMode <= io_in_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_4_tc_ReLU <= io_in_bits_ctrl_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_4_tc_shape <= io_in_bits_ctrl_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_4_sel_slot_num <= selSlotIdx;	// ventus/src/TensorCore/MMA.scala:58:14, :86:21
        reg_ctrl_4_spike_info_sm_id <= io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_4_spike_info_pc <= io_in_bits_ctrl_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_4_spike_info_inst <= io_in_bits_ctrl_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
      end
      if (_GEN_459) begin	// ventus/src/TensorCore/MMA.scala:34:22, :86:21, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:86:21, :180:28, :222:50
        reg_ctrl_5_reg_idxw <= io_in_bits_ctrl_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_5_warpID <= io_in_bits_ctrl_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_5_isMixedPrecisionMode <= io_in_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_5_tc_ReLU <= io_in_bits_ctrl_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_5_tc_shape <= io_in_bits_ctrl_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_5_sel_slot_num <= selSlotIdx;	// ventus/src/TensorCore/MMA.scala:58:14, :86:21
        reg_ctrl_5_spike_info_sm_id <= io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_5_spike_info_pc <= io_in_bits_ctrl_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_5_spike_info_inst <= io_in_bits_ctrl_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
      end
      if (_GEN_460) begin	// ventus/src/TensorCore/MMA.scala:34:22, :86:21, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:86:21, :180:28, :222:50
        reg_ctrl_6_reg_idxw <= io_in_bits_ctrl_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_6_warpID <= io_in_bits_ctrl_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_6_isMixedPrecisionMode <= io_in_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_6_tc_ReLU <= io_in_bits_ctrl_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_6_tc_shape <= io_in_bits_ctrl_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_6_sel_slot_num <= selSlotIdx;	// ventus/src/TensorCore/MMA.scala:58:14, :86:21
        reg_ctrl_6_spike_info_sm_id <= io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_6_spike_info_pc <= io_in_bits_ctrl_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_6_spike_info_inst <= io_in_bits_ctrl_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
      end
      if (_GEN_461) begin	// ventus/src/TensorCore/MMA.scala:34:22, :86:21, :180:28, :222:50
      end
      else begin	// ventus/src/TensorCore/MMA.scala:86:21, :180:28, :222:50
        reg_ctrl_7_reg_idxw <= io_in_bits_ctrl_reg_idxw;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_7_warpID <= io_in_bits_ctrl_warpID;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_7_isMixedPrecisionMode <= io_in_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_7_tc_ReLU <= io_in_bits_ctrl_tc_ReLU;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_7_tc_shape <= io_in_bits_ctrl_tc_shape;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_7_sel_slot_num <= selSlotIdx;	// ventus/src/TensorCore/MMA.scala:58:14, :86:21
        reg_ctrl_7_spike_info_sm_id <= io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_7_spike_info_pc <= io_in_bits_ctrl_spike_info_pc;	// ventus/src/TensorCore/MMA.scala:86:21
        reg_ctrl_7_spike_info_inst <= io_in_bits_ctrl_spike_info_inst;	// ventus/src/TensorCore/MMA.scala:86:21
      end
    end
    sendCS_REG <= sendNS_0;	// ventus/src/TensorCore/MMA.scala:43:59, :144:28, :147:60
    sendCS_REG_1 <= sendNS_1;	// ventus/src/TensorCore/MMA.scala:43:59, :144:28, :147:60
    sendCS_REG_2 <= sendNS_2;	// ventus/src/TensorCore/MMA.scala:43:59, :144:28, :147:60
    sendCS_REG_3 <= sendNS_3;	// ventus/src/TensorCore/MMA.scala:43:59, :144:28, :147:60
    sendCS_REG_4 <= sendNS_4;	// ventus/src/TensorCore/MMA.scala:43:59, :144:28, :147:60
    sendCS_REG_5 <= sendNS_5;	// ventus/src/TensorCore/MMA.scala:43:59, :144:28, :147:60
    sendCS_REG_6 <= sendNS_6;	// ventus/src/TensorCore/MMA.scala:43:59, :144:28, :147:60
    sendCS_REG_7 <= sendNS_7;	// ventus/src/TensorCore/MMA.scala:43:59, :144:28, :147:60
    if (_GEN_405) begin	// ventus/src/TensorCore/MMA.scala:317:63
      if (_GEN_408) begin	// ventus/src/TensorCore/MMA.scala:319:38
        recvCS_REG <= _GEN_410;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :320:61
        recvCS_REG_1 <= _GEN_412;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :320:61
        recvCS_REG_2 <= _GEN_414;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :320:61
        recvCS_REG_3 <= _GEN_416;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :320:61
        recvCS_REG_4 <= _GEN_418;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :320:61
        recvCS_REG_5 <= _GEN_420;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :320:61
        recvCS_REG_6 <= _GEN_422;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :320:61
        recvCS_REG_7 <= _GEN_423;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :320:61
      end
      else begin	// ventus/src/TensorCore/MMA.scala:319:38
        if (_GEN_409)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_411)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_1 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_1 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_413)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_2 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_2 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_415)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_3 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_3 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_417)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_4 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_4 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_419)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_5 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_5 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_421)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_6 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_6 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (&(_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0]))	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:82:29, :320:61
          recvCS_REG_7 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_7 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
      end
    end
    else if (_GEN_424) begin	// ventus/src/TensorCore/MMA.scala:317:63
      if (_GEN_434) begin	// ventus/src/TensorCore/MMA.scala:330:116, :331:27, :332:63, :334:63, :337:92, :338:63, :340:63
        recvCS_REG <= _GEN_426;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :332:63
        recvCS_REG_1 <= _GEN_427;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :332:63
        recvCS_REG_2 <= _GEN_428;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :332:63
        recvCS_REG_3 <= _GEN_429;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :332:63
        recvCS_REG_4 <= _GEN_430;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :332:63
        recvCS_REG_5 <= _GEN_431;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :332:63
        recvCS_REG_6 <= _GEN_432;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :332:63
        recvCS_REG_7 <= _GEN_433;	// ventus/src/TensorCore/MMA.scala:44:23, :45:59, :332:63
      end
      else begin	// ventus/src/TensorCore/MMA.scala:330:116, :331:27, :332:63, :334:63, :337:92, :338:63, :340:63
        if (_GEN_409)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_411)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_1 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_1 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_413)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_2 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_2 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_415)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_3 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_3 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_417)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_4 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_4 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_419)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_5 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_5 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (_GEN_421)	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_6 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_6 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
        if (&(_TCComputation_io_out_bits_ctrl_sel_slot_num[2:0]))	// <stdin>:642033:30, ventus/src/TensorCore/MMA.scala:82:29, :320:61
          recvCS_REG_7 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
        else	// ventus/src/TensorCore/MMA.scala:320:61
          recvCS_REG_7 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
      end
    end
    else begin	// ventus/src/TensorCore/MMA.scala:317:63
      if (_GEN_437)	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
      else	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
      if (_GEN_438)	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_1 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
      else	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_1 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
      if (_GEN_439)	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_2 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
      else	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_2 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
      if (_GEN_440)	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_3 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
      else	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_3 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
      if (_GEN_441)	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_4 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
      else	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_4 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
      if (_GEN_442)	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_5 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
      else	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_5 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
      if (_GEN_443)	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_6 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
      else	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_6 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
      if (_GEN_444)	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_7 <= 2'h0;	// ventus/src/TensorCore/MMA.scala:42:51, :45:59
      else	// ventus/src/TensorCore/MMA.scala:44:23, :317:63, :345:76
        recvCS_REG_7 <= _GEN_7;	// ventus/src/TensorCore/MMA.scala:45:59, :115:85
    end
    if (_isMixSendMode_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      selSlotIdx_r <= io_in_bits_ctrl_warpID;	// ventus/src/TensorCore/MMA.scala:58:64
      isMixSendMode_r <= io_in_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:96:86
    end
    reg_isMixSendMode_0 <=
      _isMixSendMode_T_1 & reg_sel_slot[2:0] == 3'h0
      & io_in_bits_ctrl_isMixedPrecisionMode;	// <stdin>:641843:30, :641884:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:66:29, :88:30, :90:29, :92:19, :93:37
    reg_isMixSendMode_1 <=
      _isMixSendMode_T_1 & reg_sel_slot[2:0] == 3'h1
      & io_in_bits_ctrl_isMixedPrecisionMode;	// <stdin>:641884:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:59:25, :66:29, :88:30, :90:29, :92:19, :93:37
    reg_isMixSendMode_2 <=
      _isMixSendMode_T_1 & reg_sel_slot[2:0] == 3'h2
      & io_in_bits_ctrl_isMixedPrecisionMode;	// <stdin>:641884:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:59:25, :66:29, :88:30, :90:29, :92:19, :93:37
    reg_isMixSendMode_3 <=
      _isMixSendMode_T_1 & reg_sel_slot[2:0] == 3'h3
      & io_in_bits_ctrl_isMixedPrecisionMode;	// <stdin>:641884:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:59:25, :66:29, :88:30, :90:29, :92:19, :93:37
    reg_isMixSendMode_4 <=
      _isMixSendMode_T_1 & reg_sel_slot[2:0] == 3'h4
      & io_in_bits_ctrl_isMixedPrecisionMode;	// <stdin>:641884:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:59:25, :66:29, :88:30, :90:29, :92:19, :93:37
    reg_isMixSendMode_5 <=
      _isMixSendMode_T_1 & reg_sel_slot[2:0] == 3'h5
      & io_in_bits_ctrl_isMixedPrecisionMode;	// <stdin>:641884:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:59:25, :66:29, :88:30, :90:29, :92:19, :93:37
    reg_isMixSendMode_6 <=
      _isMixSendMode_T_1 & reg_sel_slot[2:0] == 3'h6
      & io_in_bits_ctrl_isMixedPrecisionMode;	// <stdin>:641884:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:59:25, :66:29, :88:30, :90:29, :92:19, :93:37
    reg_isMixSendMode_7 <=
      _isMixSendMode_T_1 & (&(reg_sel_slot[2:0])) & io_in_bits_ctrl_isMixedPrecisionMode;	// <stdin>:641884:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:66:29, :88:30, :90:29, :92:19, :93:37
    if (reset) begin	// ventus/src/TensorCore/MMA.scala:11:7
      reg_sel_slot <= 4'h8;	// ventus/src/TensorCore/MMA.scala:53:21, :66:29
      readyDelayed <= 1'h0;	// ventus/src/TensorCore/MMA.scala:38:29, :126:29
    end
    else begin	// ventus/src/TensorCore/MMA.scala:11:7
      reg_sel_slot <= selSlotIdx;	// ventus/src/TensorCore/MMA.scala:58:14, :66:29
      readyDelayed <=
        _isMixSendMode_T_1 & ~io_in_bits_ctrl_isMixedPrecisionMode & _GEN_11;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/TensorCore/MMA.scala:126:29, :129:{22,60,88}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/TensorCore/MMA.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/MMA.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/TensorCore/MMA.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/TensorCore/MMA.scala:11:7
      automatic logic [31:0] _RANDOM[0:792];	// ventus/src/TensorCore/MMA.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/MMA.scala:11:7
        `INIT_RANDOM_PROLOG_	// ventus/src/TensorCore/MMA.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/TensorCore/MMA.scala:11:7
        for (logic [9:0] i = 10'h0; i < 10'h319; i += 10'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/TensorCore/MMA.scala:11:7
        end	// ventus/src/TensorCore/MMA.scala:11:7
        regArray1_0_0 = _RANDOM[10'h0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_1 = _RANDOM[10'h0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_2 = _RANDOM[10'h1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_3 = _RANDOM[10'h1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_4 = _RANDOM[10'h2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_5 = _RANDOM[10'h2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_6 = _RANDOM[10'h3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_7 = _RANDOM[10'h3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_8 = _RANDOM[10'h4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_9 = _RANDOM[10'h4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_10 = _RANDOM[10'h5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_11 = _RANDOM[10'h5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_12 = _RANDOM[10'h6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_13 = _RANDOM[10'h6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_14 = _RANDOM[10'h7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_15 = _RANDOM[10'h7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_16 = _RANDOM[10'h8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_17 = _RANDOM[10'h8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_18 = _RANDOM[10'h9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_19 = _RANDOM[10'h9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_20 = _RANDOM[10'hA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_21 = _RANDOM[10'hA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_22 = _RANDOM[10'hB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_23 = _RANDOM[10'hB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_24 = _RANDOM[10'hC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_25 = _RANDOM[10'hC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_26 = _RANDOM[10'hD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_27 = _RANDOM[10'hD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_28 = _RANDOM[10'hE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_29 = _RANDOM[10'hE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_30 = _RANDOM[10'hF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_0_31 = _RANDOM[10'hF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_0 = _RANDOM[10'h10][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_1 = _RANDOM[10'h10][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_2 = _RANDOM[10'h11][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_3 = _RANDOM[10'h11][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_4 = _RANDOM[10'h12][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_5 = _RANDOM[10'h12][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_6 = _RANDOM[10'h13][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_7 = _RANDOM[10'h13][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_8 = _RANDOM[10'h14][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_9 = _RANDOM[10'h14][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_10 = _RANDOM[10'h15][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_11 = _RANDOM[10'h15][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_12 = _RANDOM[10'h16][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_13 = _RANDOM[10'h16][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_14 = _RANDOM[10'h17][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_15 = _RANDOM[10'h17][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_16 = _RANDOM[10'h18][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_17 = _RANDOM[10'h18][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_18 = _RANDOM[10'h19][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_19 = _RANDOM[10'h19][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_20 = _RANDOM[10'h1A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_21 = _RANDOM[10'h1A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_22 = _RANDOM[10'h1B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_23 = _RANDOM[10'h1B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_24 = _RANDOM[10'h1C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_25 = _RANDOM[10'h1C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_26 = _RANDOM[10'h1D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_27 = _RANDOM[10'h1D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_28 = _RANDOM[10'h1E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_29 = _RANDOM[10'h1E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_30 = _RANDOM[10'h1F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_1_31 = _RANDOM[10'h1F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_0 = _RANDOM[10'h20][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_1 = _RANDOM[10'h20][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_2 = _RANDOM[10'h21][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_3 = _RANDOM[10'h21][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_4 = _RANDOM[10'h22][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_5 = _RANDOM[10'h22][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_6 = _RANDOM[10'h23][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_7 = _RANDOM[10'h23][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_8 = _RANDOM[10'h24][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_9 = _RANDOM[10'h24][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_10 = _RANDOM[10'h25][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_11 = _RANDOM[10'h25][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_12 = _RANDOM[10'h26][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_13 = _RANDOM[10'h26][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_14 = _RANDOM[10'h27][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_15 = _RANDOM[10'h27][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_16 = _RANDOM[10'h28][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_17 = _RANDOM[10'h28][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_18 = _RANDOM[10'h29][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_19 = _RANDOM[10'h29][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_20 = _RANDOM[10'h2A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_21 = _RANDOM[10'h2A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_22 = _RANDOM[10'h2B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_23 = _RANDOM[10'h2B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_24 = _RANDOM[10'h2C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_25 = _RANDOM[10'h2C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_26 = _RANDOM[10'h2D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_27 = _RANDOM[10'h2D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_28 = _RANDOM[10'h2E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_29 = _RANDOM[10'h2E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_30 = _RANDOM[10'h2F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_2_31 = _RANDOM[10'h2F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_0 = _RANDOM[10'h30][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_1 = _RANDOM[10'h30][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_2 = _RANDOM[10'h31][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_3 = _RANDOM[10'h31][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_4 = _RANDOM[10'h32][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_5 = _RANDOM[10'h32][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_6 = _RANDOM[10'h33][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_7 = _RANDOM[10'h33][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_8 = _RANDOM[10'h34][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_9 = _RANDOM[10'h34][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_10 = _RANDOM[10'h35][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_11 = _RANDOM[10'h35][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_12 = _RANDOM[10'h36][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_13 = _RANDOM[10'h36][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_14 = _RANDOM[10'h37][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_15 = _RANDOM[10'h37][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_16 = _RANDOM[10'h38][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_17 = _RANDOM[10'h38][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_18 = _RANDOM[10'h39][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_19 = _RANDOM[10'h39][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_20 = _RANDOM[10'h3A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_21 = _RANDOM[10'h3A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_22 = _RANDOM[10'h3B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_23 = _RANDOM[10'h3B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_24 = _RANDOM[10'h3C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_25 = _RANDOM[10'h3C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_26 = _RANDOM[10'h3D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_27 = _RANDOM[10'h3D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_28 = _RANDOM[10'h3E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_29 = _RANDOM[10'h3E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_30 = _RANDOM[10'h3F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_3_31 = _RANDOM[10'h3F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_0 = _RANDOM[10'h40][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_1 = _RANDOM[10'h40][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_2 = _RANDOM[10'h41][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_3 = _RANDOM[10'h41][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_4 = _RANDOM[10'h42][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_5 = _RANDOM[10'h42][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_6 = _RANDOM[10'h43][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_7 = _RANDOM[10'h43][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_8 = _RANDOM[10'h44][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_9 = _RANDOM[10'h44][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_10 = _RANDOM[10'h45][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_11 = _RANDOM[10'h45][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_12 = _RANDOM[10'h46][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_13 = _RANDOM[10'h46][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_14 = _RANDOM[10'h47][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_15 = _RANDOM[10'h47][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_16 = _RANDOM[10'h48][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_17 = _RANDOM[10'h48][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_18 = _RANDOM[10'h49][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_19 = _RANDOM[10'h49][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_20 = _RANDOM[10'h4A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_21 = _RANDOM[10'h4A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_22 = _RANDOM[10'h4B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_23 = _RANDOM[10'h4B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_24 = _RANDOM[10'h4C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_25 = _RANDOM[10'h4C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_26 = _RANDOM[10'h4D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_27 = _RANDOM[10'h4D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_28 = _RANDOM[10'h4E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_29 = _RANDOM[10'h4E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_30 = _RANDOM[10'h4F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_4_31 = _RANDOM[10'h4F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_0 = _RANDOM[10'h50][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_1 = _RANDOM[10'h50][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_2 = _RANDOM[10'h51][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_3 = _RANDOM[10'h51][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_4 = _RANDOM[10'h52][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_5 = _RANDOM[10'h52][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_6 = _RANDOM[10'h53][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_7 = _RANDOM[10'h53][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_8 = _RANDOM[10'h54][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_9 = _RANDOM[10'h54][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_10 = _RANDOM[10'h55][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_11 = _RANDOM[10'h55][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_12 = _RANDOM[10'h56][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_13 = _RANDOM[10'h56][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_14 = _RANDOM[10'h57][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_15 = _RANDOM[10'h57][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_16 = _RANDOM[10'h58][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_17 = _RANDOM[10'h58][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_18 = _RANDOM[10'h59][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_19 = _RANDOM[10'h59][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_20 = _RANDOM[10'h5A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_21 = _RANDOM[10'h5A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_22 = _RANDOM[10'h5B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_23 = _RANDOM[10'h5B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_24 = _RANDOM[10'h5C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_25 = _RANDOM[10'h5C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_26 = _RANDOM[10'h5D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_27 = _RANDOM[10'h5D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_28 = _RANDOM[10'h5E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_29 = _RANDOM[10'h5E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_30 = _RANDOM[10'h5F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_5_31 = _RANDOM[10'h5F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_0 = _RANDOM[10'h60][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_1 = _RANDOM[10'h60][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_2 = _RANDOM[10'h61][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_3 = _RANDOM[10'h61][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_4 = _RANDOM[10'h62][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_5 = _RANDOM[10'h62][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_6 = _RANDOM[10'h63][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_7 = _RANDOM[10'h63][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_8 = _RANDOM[10'h64][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_9 = _RANDOM[10'h64][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_10 = _RANDOM[10'h65][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_11 = _RANDOM[10'h65][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_12 = _RANDOM[10'h66][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_13 = _RANDOM[10'h66][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_14 = _RANDOM[10'h67][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_15 = _RANDOM[10'h67][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_16 = _RANDOM[10'h68][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_17 = _RANDOM[10'h68][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_18 = _RANDOM[10'h69][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_19 = _RANDOM[10'h69][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_20 = _RANDOM[10'h6A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_21 = _RANDOM[10'h6A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_22 = _RANDOM[10'h6B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_23 = _RANDOM[10'h6B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_24 = _RANDOM[10'h6C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_25 = _RANDOM[10'h6C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_26 = _RANDOM[10'h6D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_27 = _RANDOM[10'h6D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_28 = _RANDOM[10'h6E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_29 = _RANDOM[10'h6E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_30 = _RANDOM[10'h6F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_6_31 = _RANDOM[10'h6F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_0 = _RANDOM[10'h70][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_1 = _RANDOM[10'h70][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_2 = _RANDOM[10'h71][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_3 = _RANDOM[10'h71][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_4 = _RANDOM[10'h72][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_5 = _RANDOM[10'h72][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_6 = _RANDOM[10'h73][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_7 = _RANDOM[10'h73][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_8 = _RANDOM[10'h74][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_9 = _RANDOM[10'h74][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_10 = _RANDOM[10'h75][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_11 = _RANDOM[10'h75][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_12 = _RANDOM[10'h76][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_13 = _RANDOM[10'h76][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_14 = _RANDOM[10'h77][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_15 = _RANDOM[10'h77][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_16 = _RANDOM[10'h78][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_17 = _RANDOM[10'h78][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_18 = _RANDOM[10'h79][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_19 = _RANDOM[10'h79][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_20 = _RANDOM[10'h7A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_21 = _RANDOM[10'h7A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_22 = _RANDOM[10'h7B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_23 = _RANDOM[10'h7B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_24 = _RANDOM[10'h7C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_25 = _RANDOM[10'h7C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_26 = _RANDOM[10'h7D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_27 = _RANDOM[10'h7D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_28 = _RANDOM[10'h7E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_29 = _RANDOM[10'h7E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_30 = _RANDOM[10'h7F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray1_7_31 = _RANDOM[10'h7F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :28:22
        regArray2_0_0 = _RANDOM[10'h80][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_1 = _RANDOM[10'h80][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_2 = _RANDOM[10'h81][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_3 = _RANDOM[10'h81][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_4 = _RANDOM[10'h82][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_5 = _RANDOM[10'h82][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_6 = _RANDOM[10'h83][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_7 = _RANDOM[10'h83][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_8 = _RANDOM[10'h84][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_9 = _RANDOM[10'h84][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_10 = _RANDOM[10'h85][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_11 = _RANDOM[10'h85][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_12 = _RANDOM[10'h86][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_13 = _RANDOM[10'h86][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_14 = _RANDOM[10'h87][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_15 = _RANDOM[10'h87][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_16 = _RANDOM[10'h88][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_17 = _RANDOM[10'h88][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_18 = _RANDOM[10'h89][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_19 = _RANDOM[10'h89][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_20 = _RANDOM[10'h8A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_21 = _RANDOM[10'h8A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_22 = _RANDOM[10'h8B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_23 = _RANDOM[10'h8B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_24 = _RANDOM[10'h8C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_25 = _RANDOM[10'h8C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_26 = _RANDOM[10'h8D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_27 = _RANDOM[10'h8D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_28 = _RANDOM[10'h8E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_29 = _RANDOM[10'h8E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_30 = _RANDOM[10'h8F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_0_31 = _RANDOM[10'h8F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_0 = _RANDOM[10'h90][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_1 = _RANDOM[10'h90][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_2 = _RANDOM[10'h91][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_3 = _RANDOM[10'h91][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_4 = _RANDOM[10'h92][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_5 = _RANDOM[10'h92][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_6 = _RANDOM[10'h93][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_7 = _RANDOM[10'h93][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_8 = _RANDOM[10'h94][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_9 = _RANDOM[10'h94][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_10 = _RANDOM[10'h95][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_11 = _RANDOM[10'h95][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_12 = _RANDOM[10'h96][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_13 = _RANDOM[10'h96][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_14 = _RANDOM[10'h97][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_15 = _RANDOM[10'h97][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_16 = _RANDOM[10'h98][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_17 = _RANDOM[10'h98][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_18 = _RANDOM[10'h99][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_19 = _RANDOM[10'h99][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_20 = _RANDOM[10'h9A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_21 = _RANDOM[10'h9A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_22 = _RANDOM[10'h9B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_23 = _RANDOM[10'h9B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_24 = _RANDOM[10'h9C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_25 = _RANDOM[10'h9C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_26 = _RANDOM[10'h9D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_27 = _RANDOM[10'h9D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_28 = _RANDOM[10'h9E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_29 = _RANDOM[10'h9E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_30 = _RANDOM[10'h9F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_1_31 = _RANDOM[10'h9F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_0 = _RANDOM[10'hA0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_1 = _RANDOM[10'hA0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_2 = _RANDOM[10'hA1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_3 = _RANDOM[10'hA1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_4 = _RANDOM[10'hA2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_5 = _RANDOM[10'hA2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_6 = _RANDOM[10'hA3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_7 = _RANDOM[10'hA3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_8 = _RANDOM[10'hA4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_9 = _RANDOM[10'hA4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_10 = _RANDOM[10'hA5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_11 = _RANDOM[10'hA5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_12 = _RANDOM[10'hA6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_13 = _RANDOM[10'hA6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_14 = _RANDOM[10'hA7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_15 = _RANDOM[10'hA7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_16 = _RANDOM[10'hA8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_17 = _RANDOM[10'hA8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_18 = _RANDOM[10'hA9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_19 = _RANDOM[10'hA9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_20 = _RANDOM[10'hAA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_21 = _RANDOM[10'hAA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_22 = _RANDOM[10'hAB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_23 = _RANDOM[10'hAB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_24 = _RANDOM[10'hAC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_25 = _RANDOM[10'hAC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_26 = _RANDOM[10'hAD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_27 = _RANDOM[10'hAD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_28 = _RANDOM[10'hAE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_29 = _RANDOM[10'hAE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_30 = _RANDOM[10'hAF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_2_31 = _RANDOM[10'hAF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_0 = _RANDOM[10'hB0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_1 = _RANDOM[10'hB0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_2 = _RANDOM[10'hB1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_3 = _RANDOM[10'hB1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_4 = _RANDOM[10'hB2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_5 = _RANDOM[10'hB2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_6 = _RANDOM[10'hB3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_7 = _RANDOM[10'hB3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_8 = _RANDOM[10'hB4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_9 = _RANDOM[10'hB4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_10 = _RANDOM[10'hB5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_11 = _RANDOM[10'hB5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_12 = _RANDOM[10'hB6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_13 = _RANDOM[10'hB6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_14 = _RANDOM[10'hB7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_15 = _RANDOM[10'hB7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_16 = _RANDOM[10'hB8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_17 = _RANDOM[10'hB8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_18 = _RANDOM[10'hB9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_19 = _RANDOM[10'hB9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_20 = _RANDOM[10'hBA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_21 = _RANDOM[10'hBA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_22 = _RANDOM[10'hBB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_23 = _RANDOM[10'hBB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_24 = _RANDOM[10'hBC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_25 = _RANDOM[10'hBC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_26 = _RANDOM[10'hBD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_27 = _RANDOM[10'hBD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_28 = _RANDOM[10'hBE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_29 = _RANDOM[10'hBE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_30 = _RANDOM[10'hBF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_3_31 = _RANDOM[10'hBF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_0 = _RANDOM[10'hC0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_1 = _RANDOM[10'hC0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_2 = _RANDOM[10'hC1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_3 = _RANDOM[10'hC1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_4 = _RANDOM[10'hC2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_5 = _RANDOM[10'hC2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_6 = _RANDOM[10'hC3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_7 = _RANDOM[10'hC3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_8 = _RANDOM[10'hC4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_9 = _RANDOM[10'hC4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_10 = _RANDOM[10'hC5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_11 = _RANDOM[10'hC5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_12 = _RANDOM[10'hC6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_13 = _RANDOM[10'hC6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_14 = _RANDOM[10'hC7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_15 = _RANDOM[10'hC7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_16 = _RANDOM[10'hC8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_17 = _RANDOM[10'hC8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_18 = _RANDOM[10'hC9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_19 = _RANDOM[10'hC9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_20 = _RANDOM[10'hCA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_21 = _RANDOM[10'hCA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_22 = _RANDOM[10'hCB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_23 = _RANDOM[10'hCB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_24 = _RANDOM[10'hCC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_25 = _RANDOM[10'hCC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_26 = _RANDOM[10'hCD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_27 = _RANDOM[10'hCD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_28 = _RANDOM[10'hCE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_29 = _RANDOM[10'hCE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_30 = _RANDOM[10'hCF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_4_31 = _RANDOM[10'hCF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_0 = _RANDOM[10'hD0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_1 = _RANDOM[10'hD0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_2 = _RANDOM[10'hD1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_3 = _RANDOM[10'hD1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_4 = _RANDOM[10'hD2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_5 = _RANDOM[10'hD2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_6 = _RANDOM[10'hD3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_7 = _RANDOM[10'hD3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_8 = _RANDOM[10'hD4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_9 = _RANDOM[10'hD4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_10 = _RANDOM[10'hD5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_11 = _RANDOM[10'hD5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_12 = _RANDOM[10'hD6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_13 = _RANDOM[10'hD6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_14 = _RANDOM[10'hD7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_15 = _RANDOM[10'hD7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_16 = _RANDOM[10'hD8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_17 = _RANDOM[10'hD8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_18 = _RANDOM[10'hD9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_19 = _RANDOM[10'hD9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_20 = _RANDOM[10'hDA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_21 = _RANDOM[10'hDA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_22 = _RANDOM[10'hDB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_23 = _RANDOM[10'hDB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_24 = _RANDOM[10'hDC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_25 = _RANDOM[10'hDC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_26 = _RANDOM[10'hDD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_27 = _RANDOM[10'hDD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_28 = _RANDOM[10'hDE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_29 = _RANDOM[10'hDE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_30 = _RANDOM[10'hDF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_5_31 = _RANDOM[10'hDF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_0 = _RANDOM[10'hE0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_1 = _RANDOM[10'hE0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_2 = _RANDOM[10'hE1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_3 = _RANDOM[10'hE1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_4 = _RANDOM[10'hE2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_5 = _RANDOM[10'hE2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_6 = _RANDOM[10'hE3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_7 = _RANDOM[10'hE3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_8 = _RANDOM[10'hE4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_9 = _RANDOM[10'hE4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_10 = _RANDOM[10'hE5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_11 = _RANDOM[10'hE5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_12 = _RANDOM[10'hE6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_13 = _RANDOM[10'hE6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_14 = _RANDOM[10'hE7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_15 = _RANDOM[10'hE7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_16 = _RANDOM[10'hE8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_17 = _RANDOM[10'hE8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_18 = _RANDOM[10'hE9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_19 = _RANDOM[10'hE9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_20 = _RANDOM[10'hEA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_21 = _RANDOM[10'hEA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_22 = _RANDOM[10'hEB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_23 = _RANDOM[10'hEB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_24 = _RANDOM[10'hEC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_25 = _RANDOM[10'hEC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_26 = _RANDOM[10'hED][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_27 = _RANDOM[10'hED][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_28 = _RANDOM[10'hEE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_29 = _RANDOM[10'hEE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_30 = _RANDOM[10'hEF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_6_31 = _RANDOM[10'hEF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_0 = _RANDOM[10'hF0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_1 = _RANDOM[10'hF0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_2 = _RANDOM[10'hF1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_3 = _RANDOM[10'hF1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_4 = _RANDOM[10'hF2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_5 = _RANDOM[10'hF2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_6 = _RANDOM[10'hF3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_7 = _RANDOM[10'hF3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_8 = _RANDOM[10'hF4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_9 = _RANDOM[10'hF4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_10 = _RANDOM[10'hF5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_11 = _RANDOM[10'hF5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_12 = _RANDOM[10'hF6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_13 = _RANDOM[10'hF6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_14 = _RANDOM[10'hF7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_15 = _RANDOM[10'hF7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_16 = _RANDOM[10'hF8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_17 = _RANDOM[10'hF8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_18 = _RANDOM[10'hF9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_19 = _RANDOM[10'hF9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_20 = _RANDOM[10'hFA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_21 = _RANDOM[10'hFA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_22 = _RANDOM[10'hFB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_23 = _RANDOM[10'hFB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_24 = _RANDOM[10'hFC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_25 = _RANDOM[10'hFC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_26 = _RANDOM[10'hFD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_27 = _RANDOM[10'hFD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_28 = _RANDOM[10'hFE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_29 = _RANDOM[10'hFE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_30 = _RANDOM[10'hFF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regArray2_7_31 = _RANDOM[10'hFF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :29:22
        regSet2_A_0_0 = _RANDOM[10'h100][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_1 = _RANDOM[10'h100][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_2 = _RANDOM[10'h101][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_3 = _RANDOM[10'h101][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_4 = _RANDOM[10'h102][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_5 = _RANDOM[10'h102][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_6 = _RANDOM[10'h103][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_7 = _RANDOM[10'h103][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_8 = _RANDOM[10'h104][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_9 = _RANDOM[10'h104][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_10 = _RANDOM[10'h105][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_11 = _RANDOM[10'h105][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_12 = _RANDOM[10'h106][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_13 = _RANDOM[10'h106][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_14 = _RANDOM[10'h107][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_15 = _RANDOM[10'h107][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_16 = _RANDOM[10'h108][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_17 = _RANDOM[10'h108][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_18 = _RANDOM[10'h109][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_19 = _RANDOM[10'h109][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_20 = _RANDOM[10'h10A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_21 = _RANDOM[10'h10A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_22 = _RANDOM[10'h10B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_23 = _RANDOM[10'h10B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_24 = _RANDOM[10'h10C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_25 = _RANDOM[10'h10C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_26 = _RANDOM[10'h10D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_27 = _RANDOM[10'h10D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_28 = _RANDOM[10'h10E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_29 = _RANDOM[10'h10E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_30 = _RANDOM[10'h10F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_31 = _RANDOM[10'h10F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_32 = _RANDOM[10'h110][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_33 = _RANDOM[10'h110][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_34 = _RANDOM[10'h111][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_35 = _RANDOM[10'h111][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_36 = _RANDOM[10'h112][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_37 = _RANDOM[10'h112][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_38 = _RANDOM[10'h113][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_39 = _RANDOM[10'h113][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_40 = _RANDOM[10'h114][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_41 = _RANDOM[10'h114][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_42 = _RANDOM[10'h115][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_43 = _RANDOM[10'h115][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_44 = _RANDOM[10'h116][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_45 = _RANDOM[10'h116][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_46 = _RANDOM[10'h117][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_47 = _RANDOM[10'h117][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_48 = _RANDOM[10'h118][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_49 = _RANDOM[10'h118][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_50 = _RANDOM[10'h119][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_51 = _RANDOM[10'h119][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_52 = _RANDOM[10'h11A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_53 = _RANDOM[10'h11A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_54 = _RANDOM[10'h11B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_55 = _RANDOM[10'h11B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_56 = _RANDOM[10'h11C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_57 = _RANDOM[10'h11C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_58 = _RANDOM[10'h11D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_59 = _RANDOM[10'h11D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_60 = _RANDOM[10'h11E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_61 = _RANDOM[10'h11E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_62 = _RANDOM[10'h11F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_0_63 = _RANDOM[10'h11F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_0 = _RANDOM[10'h120][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_1 = _RANDOM[10'h120][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_2 = _RANDOM[10'h121][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_3 = _RANDOM[10'h121][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_4 = _RANDOM[10'h122][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_5 = _RANDOM[10'h122][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_6 = _RANDOM[10'h123][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_7 = _RANDOM[10'h123][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_8 = _RANDOM[10'h124][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_9 = _RANDOM[10'h124][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_10 = _RANDOM[10'h125][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_11 = _RANDOM[10'h125][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_12 = _RANDOM[10'h126][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_13 = _RANDOM[10'h126][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_14 = _RANDOM[10'h127][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_15 = _RANDOM[10'h127][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_16 = _RANDOM[10'h128][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_17 = _RANDOM[10'h128][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_18 = _RANDOM[10'h129][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_19 = _RANDOM[10'h129][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_20 = _RANDOM[10'h12A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_21 = _RANDOM[10'h12A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_22 = _RANDOM[10'h12B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_23 = _RANDOM[10'h12B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_24 = _RANDOM[10'h12C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_25 = _RANDOM[10'h12C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_26 = _RANDOM[10'h12D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_27 = _RANDOM[10'h12D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_28 = _RANDOM[10'h12E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_29 = _RANDOM[10'h12E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_30 = _RANDOM[10'h12F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_31 = _RANDOM[10'h12F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_32 = _RANDOM[10'h130][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_33 = _RANDOM[10'h130][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_34 = _RANDOM[10'h131][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_35 = _RANDOM[10'h131][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_36 = _RANDOM[10'h132][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_37 = _RANDOM[10'h132][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_38 = _RANDOM[10'h133][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_39 = _RANDOM[10'h133][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_40 = _RANDOM[10'h134][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_41 = _RANDOM[10'h134][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_42 = _RANDOM[10'h135][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_43 = _RANDOM[10'h135][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_44 = _RANDOM[10'h136][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_45 = _RANDOM[10'h136][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_46 = _RANDOM[10'h137][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_47 = _RANDOM[10'h137][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_48 = _RANDOM[10'h138][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_49 = _RANDOM[10'h138][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_50 = _RANDOM[10'h139][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_51 = _RANDOM[10'h139][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_52 = _RANDOM[10'h13A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_53 = _RANDOM[10'h13A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_54 = _RANDOM[10'h13B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_55 = _RANDOM[10'h13B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_56 = _RANDOM[10'h13C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_57 = _RANDOM[10'h13C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_58 = _RANDOM[10'h13D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_59 = _RANDOM[10'h13D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_60 = _RANDOM[10'h13E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_61 = _RANDOM[10'h13E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_62 = _RANDOM[10'h13F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_1_63 = _RANDOM[10'h13F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_0 = _RANDOM[10'h140][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_1 = _RANDOM[10'h140][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_2 = _RANDOM[10'h141][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_3 = _RANDOM[10'h141][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_4 = _RANDOM[10'h142][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_5 = _RANDOM[10'h142][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_6 = _RANDOM[10'h143][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_7 = _RANDOM[10'h143][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_8 = _RANDOM[10'h144][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_9 = _RANDOM[10'h144][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_10 = _RANDOM[10'h145][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_11 = _RANDOM[10'h145][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_12 = _RANDOM[10'h146][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_13 = _RANDOM[10'h146][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_14 = _RANDOM[10'h147][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_15 = _RANDOM[10'h147][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_16 = _RANDOM[10'h148][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_17 = _RANDOM[10'h148][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_18 = _RANDOM[10'h149][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_19 = _RANDOM[10'h149][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_20 = _RANDOM[10'h14A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_21 = _RANDOM[10'h14A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_22 = _RANDOM[10'h14B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_23 = _RANDOM[10'h14B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_24 = _RANDOM[10'h14C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_25 = _RANDOM[10'h14C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_26 = _RANDOM[10'h14D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_27 = _RANDOM[10'h14D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_28 = _RANDOM[10'h14E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_29 = _RANDOM[10'h14E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_30 = _RANDOM[10'h14F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_31 = _RANDOM[10'h14F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_32 = _RANDOM[10'h150][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_33 = _RANDOM[10'h150][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_34 = _RANDOM[10'h151][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_35 = _RANDOM[10'h151][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_36 = _RANDOM[10'h152][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_37 = _RANDOM[10'h152][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_38 = _RANDOM[10'h153][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_39 = _RANDOM[10'h153][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_40 = _RANDOM[10'h154][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_41 = _RANDOM[10'h154][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_42 = _RANDOM[10'h155][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_43 = _RANDOM[10'h155][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_44 = _RANDOM[10'h156][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_45 = _RANDOM[10'h156][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_46 = _RANDOM[10'h157][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_47 = _RANDOM[10'h157][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_48 = _RANDOM[10'h158][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_49 = _RANDOM[10'h158][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_50 = _RANDOM[10'h159][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_51 = _RANDOM[10'h159][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_52 = _RANDOM[10'h15A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_53 = _RANDOM[10'h15A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_54 = _RANDOM[10'h15B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_55 = _RANDOM[10'h15B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_56 = _RANDOM[10'h15C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_57 = _RANDOM[10'h15C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_58 = _RANDOM[10'h15D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_59 = _RANDOM[10'h15D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_60 = _RANDOM[10'h15E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_61 = _RANDOM[10'h15E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_62 = _RANDOM[10'h15F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_2_63 = _RANDOM[10'h15F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_0 = _RANDOM[10'h160][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_1 = _RANDOM[10'h160][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_2 = _RANDOM[10'h161][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_3 = _RANDOM[10'h161][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_4 = _RANDOM[10'h162][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_5 = _RANDOM[10'h162][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_6 = _RANDOM[10'h163][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_7 = _RANDOM[10'h163][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_8 = _RANDOM[10'h164][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_9 = _RANDOM[10'h164][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_10 = _RANDOM[10'h165][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_11 = _RANDOM[10'h165][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_12 = _RANDOM[10'h166][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_13 = _RANDOM[10'h166][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_14 = _RANDOM[10'h167][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_15 = _RANDOM[10'h167][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_16 = _RANDOM[10'h168][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_17 = _RANDOM[10'h168][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_18 = _RANDOM[10'h169][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_19 = _RANDOM[10'h169][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_20 = _RANDOM[10'h16A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_21 = _RANDOM[10'h16A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_22 = _RANDOM[10'h16B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_23 = _RANDOM[10'h16B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_24 = _RANDOM[10'h16C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_25 = _RANDOM[10'h16C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_26 = _RANDOM[10'h16D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_27 = _RANDOM[10'h16D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_28 = _RANDOM[10'h16E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_29 = _RANDOM[10'h16E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_30 = _RANDOM[10'h16F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_31 = _RANDOM[10'h16F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_32 = _RANDOM[10'h170][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_33 = _RANDOM[10'h170][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_34 = _RANDOM[10'h171][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_35 = _RANDOM[10'h171][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_36 = _RANDOM[10'h172][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_37 = _RANDOM[10'h172][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_38 = _RANDOM[10'h173][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_39 = _RANDOM[10'h173][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_40 = _RANDOM[10'h174][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_41 = _RANDOM[10'h174][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_42 = _RANDOM[10'h175][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_43 = _RANDOM[10'h175][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_44 = _RANDOM[10'h176][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_45 = _RANDOM[10'h176][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_46 = _RANDOM[10'h177][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_47 = _RANDOM[10'h177][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_48 = _RANDOM[10'h178][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_49 = _RANDOM[10'h178][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_50 = _RANDOM[10'h179][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_51 = _RANDOM[10'h179][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_52 = _RANDOM[10'h17A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_53 = _RANDOM[10'h17A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_54 = _RANDOM[10'h17B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_55 = _RANDOM[10'h17B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_56 = _RANDOM[10'h17C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_57 = _RANDOM[10'h17C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_58 = _RANDOM[10'h17D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_59 = _RANDOM[10'h17D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_60 = _RANDOM[10'h17E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_61 = _RANDOM[10'h17E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_62 = _RANDOM[10'h17F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_3_63 = _RANDOM[10'h17F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_0 = _RANDOM[10'h180][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_1 = _RANDOM[10'h180][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_2 = _RANDOM[10'h181][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_3 = _RANDOM[10'h181][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_4 = _RANDOM[10'h182][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_5 = _RANDOM[10'h182][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_6 = _RANDOM[10'h183][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_7 = _RANDOM[10'h183][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_8 = _RANDOM[10'h184][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_9 = _RANDOM[10'h184][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_10 = _RANDOM[10'h185][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_11 = _RANDOM[10'h185][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_12 = _RANDOM[10'h186][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_13 = _RANDOM[10'h186][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_14 = _RANDOM[10'h187][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_15 = _RANDOM[10'h187][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_16 = _RANDOM[10'h188][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_17 = _RANDOM[10'h188][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_18 = _RANDOM[10'h189][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_19 = _RANDOM[10'h189][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_20 = _RANDOM[10'h18A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_21 = _RANDOM[10'h18A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_22 = _RANDOM[10'h18B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_23 = _RANDOM[10'h18B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_24 = _RANDOM[10'h18C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_25 = _RANDOM[10'h18C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_26 = _RANDOM[10'h18D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_27 = _RANDOM[10'h18D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_28 = _RANDOM[10'h18E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_29 = _RANDOM[10'h18E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_30 = _RANDOM[10'h18F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_31 = _RANDOM[10'h18F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_32 = _RANDOM[10'h190][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_33 = _RANDOM[10'h190][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_34 = _RANDOM[10'h191][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_35 = _RANDOM[10'h191][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_36 = _RANDOM[10'h192][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_37 = _RANDOM[10'h192][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_38 = _RANDOM[10'h193][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_39 = _RANDOM[10'h193][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_40 = _RANDOM[10'h194][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_41 = _RANDOM[10'h194][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_42 = _RANDOM[10'h195][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_43 = _RANDOM[10'h195][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_44 = _RANDOM[10'h196][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_45 = _RANDOM[10'h196][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_46 = _RANDOM[10'h197][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_47 = _RANDOM[10'h197][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_48 = _RANDOM[10'h198][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_49 = _RANDOM[10'h198][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_50 = _RANDOM[10'h199][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_51 = _RANDOM[10'h199][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_52 = _RANDOM[10'h19A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_53 = _RANDOM[10'h19A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_54 = _RANDOM[10'h19B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_55 = _RANDOM[10'h19B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_56 = _RANDOM[10'h19C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_57 = _RANDOM[10'h19C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_58 = _RANDOM[10'h19D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_59 = _RANDOM[10'h19D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_60 = _RANDOM[10'h19E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_61 = _RANDOM[10'h19E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_62 = _RANDOM[10'h19F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_4_63 = _RANDOM[10'h19F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_0 = _RANDOM[10'h1A0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_1 = _RANDOM[10'h1A0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_2 = _RANDOM[10'h1A1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_3 = _RANDOM[10'h1A1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_4 = _RANDOM[10'h1A2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_5 = _RANDOM[10'h1A2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_6 = _RANDOM[10'h1A3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_7 = _RANDOM[10'h1A3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_8 = _RANDOM[10'h1A4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_9 = _RANDOM[10'h1A4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_10 = _RANDOM[10'h1A5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_11 = _RANDOM[10'h1A5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_12 = _RANDOM[10'h1A6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_13 = _RANDOM[10'h1A6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_14 = _RANDOM[10'h1A7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_15 = _RANDOM[10'h1A7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_16 = _RANDOM[10'h1A8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_17 = _RANDOM[10'h1A8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_18 = _RANDOM[10'h1A9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_19 = _RANDOM[10'h1A9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_20 = _RANDOM[10'h1AA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_21 = _RANDOM[10'h1AA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_22 = _RANDOM[10'h1AB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_23 = _RANDOM[10'h1AB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_24 = _RANDOM[10'h1AC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_25 = _RANDOM[10'h1AC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_26 = _RANDOM[10'h1AD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_27 = _RANDOM[10'h1AD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_28 = _RANDOM[10'h1AE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_29 = _RANDOM[10'h1AE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_30 = _RANDOM[10'h1AF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_31 = _RANDOM[10'h1AF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_32 = _RANDOM[10'h1B0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_33 = _RANDOM[10'h1B0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_34 = _RANDOM[10'h1B1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_35 = _RANDOM[10'h1B1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_36 = _RANDOM[10'h1B2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_37 = _RANDOM[10'h1B2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_38 = _RANDOM[10'h1B3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_39 = _RANDOM[10'h1B3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_40 = _RANDOM[10'h1B4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_41 = _RANDOM[10'h1B4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_42 = _RANDOM[10'h1B5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_43 = _RANDOM[10'h1B5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_44 = _RANDOM[10'h1B6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_45 = _RANDOM[10'h1B6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_46 = _RANDOM[10'h1B7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_47 = _RANDOM[10'h1B7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_48 = _RANDOM[10'h1B8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_49 = _RANDOM[10'h1B8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_50 = _RANDOM[10'h1B9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_51 = _RANDOM[10'h1B9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_52 = _RANDOM[10'h1BA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_53 = _RANDOM[10'h1BA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_54 = _RANDOM[10'h1BB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_55 = _RANDOM[10'h1BB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_56 = _RANDOM[10'h1BC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_57 = _RANDOM[10'h1BC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_58 = _RANDOM[10'h1BD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_59 = _RANDOM[10'h1BD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_60 = _RANDOM[10'h1BE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_61 = _RANDOM[10'h1BE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_62 = _RANDOM[10'h1BF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_5_63 = _RANDOM[10'h1BF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_0 = _RANDOM[10'h1C0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_1 = _RANDOM[10'h1C0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_2 = _RANDOM[10'h1C1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_3 = _RANDOM[10'h1C1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_4 = _RANDOM[10'h1C2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_5 = _RANDOM[10'h1C2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_6 = _RANDOM[10'h1C3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_7 = _RANDOM[10'h1C3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_8 = _RANDOM[10'h1C4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_9 = _RANDOM[10'h1C4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_10 = _RANDOM[10'h1C5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_11 = _RANDOM[10'h1C5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_12 = _RANDOM[10'h1C6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_13 = _RANDOM[10'h1C6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_14 = _RANDOM[10'h1C7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_15 = _RANDOM[10'h1C7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_16 = _RANDOM[10'h1C8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_17 = _RANDOM[10'h1C8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_18 = _RANDOM[10'h1C9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_19 = _RANDOM[10'h1C9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_20 = _RANDOM[10'h1CA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_21 = _RANDOM[10'h1CA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_22 = _RANDOM[10'h1CB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_23 = _RANDOM[10'h1CB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_24 = _RANDOM[10'h1CC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_25 = _RANDOM[10'h1CC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_26 = _RANDOM[10'h1CD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_27 = _RANDOM[10'h1CD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_28 = _RANDOM[10'h1CE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_29 = _RANDOM[10'h1CE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_30 = _RANDOM[10'h1CF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_31 = _RANDOM[10'h1CF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_32 = _RANDOM[10'h1D0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_33 = _RANDOM[10'h1D0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_34 = _RANDOM[10'h1D1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_35 = _RANDOM[10'h1D1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_36 = _RANDOM[10'h1D2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_37 = _RANDOM[10'h1D2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_38 = _RANDOM[10'h1D3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_39 = _RANDOM[10'h1D3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_40 = _RANDOM[10'h1D4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_41 = _RANDOM[10'h1D4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_42 = _RANDOM[10'h1D5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_43 = _RANDOM[10'h1D5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_44 = _RANDOM[10'h1D6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_45 = _RANDOM[10'h1D6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_46 = _RANDOM[10'h1D7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_47 = _RANDOM[10'h1D7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_48 = _RANDOM[10'h1D8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_49 = _RANDOM[10'h1D8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_50 = _RANDOM[10'h1D9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_51 = _RANDOM[10'h1D9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_52 = _RANDOM[10'h1DA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_53 = _RANDOM[10'h1DA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_54 = _RANDOM[10'h1DB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_55 = _RANDOM[10'h1DB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_56 = _RANDOM[10'h1DC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_57 = _RANDOM[10'h1DC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_58 = _RANDOM[10'h1DD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_59 = _RANDOM[10'h1DD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_60 = _RANDOM[10'h1DE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_61 = _RANDOM[10'h1DE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_62 = _RANDOM[10'h1DF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_6_63 = _RANDOM[10'h1DF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_0 = _RANDOM[10'h1E0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_1 = _RANDOM[10'h1E0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_2 = _RANDOM[10'h1E1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_3 = _RANDOM[10'h1E1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_4 = _RANDOM[10'h1E2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_5 = _RANDOM[10'h1E2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_6 = _RANDOM[10'h1E3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_7 = _RANDOM[10'h1E3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_8 = _RANDOM[10'h1E4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_9 = _RANDOM[10'h1E4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_10 = _RANDOM[10'h1E5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_11 = _RANDOM[10'h1E5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_12 = _RANDOM[10'h1E6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_13 = _RANDOM[10'h1E6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_14 = _RANDOM[10'h1E7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_15 = _RANDOM[10'h1E7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_16 = _RANDOM[10'h1E8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_17 = _RANDOM[10'h1E8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_18 = _RANDOM[10'h1E9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_19 = _RANDOM[10'h1E9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_20 = _RANDOM[10'h1EA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_21 = _RANDOM[10'h1EA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_22 = _RANDOM[10'h1EB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_23 = _RANDOM[10'h1EB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_24 = _RANDOM[10'h1EC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_25 = _RANDOM[10'h1EC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_26 = _RANDOM[10'h1ED][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_27 = _RANDOM[10'h1ED][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_28 = _RANDOM[10'h1EE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_29 = _RANDOM[10'h1EE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_30 = _RANDOM[10'h1EF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_31 = _RANDOM[10'h1EF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_32 = _RANDOM[10'h1F0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_33 = _RANDOM[10'h1F0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_34 = _RANDOM[10'h1F1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_35 = _RANDOM[10'h1F1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_36 = _RANDOM[10'h1F2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_37 = _RANDOM[10'h1F2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_38 = _RANDOM[10'h1F3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_39 = _RANDOM[10'h1F3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_40 = _RANDOM[10'h1F4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_41 = _RANDOM[10'h1F4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_42 = _RANDOM[10'h1F5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_43 = _RANDOM[10'h1F5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_44 = _RANDOM[10'h1F6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_45 = _RANDOM[10'h1F6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_46 = _RANDOM[10'h1F7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_47 = _RANDOM[10'h1F7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_48 = _RANDOM[10'h1F8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_49 = _RANDOM[10'h1F8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_50 = _RANDOM[10'h1F9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_51 = _RANDOM[10'h1F9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_52 = _RANDOM[10'h1FA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_53 = _RANDOM[10'h1FA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_54 = _RANDOM[10'h1FB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_55 = _RANDOM[10'h1FB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_56 = _RANDOM[10'h1FC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_57 = _RANDOM[10'h1FC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_58 = _RANDOM[10'h1FD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_59 = _RANDOM[10'h1FD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_60 = _RANDOM[10'h1FE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_61 = _RANDOM[10'h1FE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_62 = _RANDOM[10'h1FF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_A_7_63 = _RANDOM[10'h1FF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :32:22
        regSet2_B_0_0 = _RANDOM[10'h200][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_1 = _RANDOM[10'h200][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_2 = _RANDOM[10'h201][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_3 = _RANDOM[10'h201][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_4 = _RANDOM[10'h202][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_5 = _RANDOM[10'h202][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_6 = _RANDOM[10'h203][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_7 = _RANDOM[10'h203][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_8 = _RANDOM[10'h204][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_9 = _RANDOM[10'h204][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_10 = _RANDOM[10'h205][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_11 = _RANDOM[10'h205][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_12 = _RANDOM[10'h206][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_13 = _RANDOM[10'h206][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_14 = _RANDOM[10'h207][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_15 = _RANDOM[10'h207][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_16 = _RANDOM[10'h208][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_17 = _RANDOM[10'h208][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_18 = _RANDOM[10'h209][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_19 = _RANDOM[10'h209][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_20 = _RANDOM[10'h20A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_21 = _RANDOM[10'h20A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_22 = _RANDOM[10'h20B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_23 = _RANDOM[10'h20B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_24 = _RANDOM[10'h20C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_25 = _RANDOM[10'h20C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_26 = _RANDOM[10'h20D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_27 = _RANDOM[10'h20D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_28 = _RANDOM[10'h20E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_29 = _RANDOM[10'h20E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_30 = _RANDOM[10'h20F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_0_31 = _RANDOM[10'h20F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_0 = _RANDOM[10'h210][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_1 = _RANDOM[10'h210][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_2 = _RANDOM[10'h211][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_3 = _RANDOM[10'h211][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_4 = _RANDOM[10'h212][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_5 = _RANDOM[10'h212][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_6 = _RANDOM[10'h213][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_7 = _RANDOM[10'h213][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_8 = _RANDOM[10'h214][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_9 = _RANDOM[10'h214][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_10 = _RANDOM[10'h215][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_11 = _RANDOM[10'h215][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_12 = _RANDOM[10'h216][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_13 = _RANDOM[10'h216][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_14 = _RANDOM[10'h217][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_15 = _RANDOM[10'h217][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_16 = _RANDOM[10'h218][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_17 = _RANDOM[10'h218][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_18 = _RANDOM[10'h219][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_19 = _RANDOM[10'h219][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_20 = _RANDOM[10'h21A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_21 = _RANDOM[10'h21A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_22 = _RANDOM[10'h21B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_23 = _RANDOM[10'h21B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_24 = _RANDOM[10'h21C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_25 = _RANDOM[10'h21C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_26 = _RANDOM[10'h21D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_27 = _RANDOM[10'h21D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_28 = _RANDOM[10'h21E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_29 = _RANDOM[10'h21E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_30 = _RANDOM[10'h21F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_1_31 = _RANDOM[10'h21F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_0 = _RANDOM[10'h220][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_1 = _RANDOM[10'h220][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_2 = _RANDOM[10'h221][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_3 = _RANDOM[10'h221][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_4 = _RANDOM[10'h222][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_5 = _RANDOM[10'h222][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_6 = _RANDOM[10'h223][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_7 = _RANDOM[10'h223][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_8 = _RANDOM[10'h224][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_9 = _RANDOM[10'h224][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_10 = _RANDOM[10'h225][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_11 = _RANDOM[10'h225][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_12 = _RANDOM[10'h226][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_13 = _RANDOM[10'h226][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_14 = _RANDOM[10'h227][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_15 = _RANDOM[10'h227][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_16 = _RANDOM[10'h228][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_17 = _RANDOM[10'h228][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_18 = _RANDOM[10'h229][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_19 = _RANDOM[10'h229][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_20 = _RANDOM[10'h22A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_21 = _RANDOM[10'h22A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_22 = _RANDOM[10'h22B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_23 = _RANDOM[10'h22B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_24 = _RANDOM[10'h22C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_25 = _RANDOM[10'h22C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_26 = _RANDOM[10'h22D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_27 = _RANDOM[10'h22D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_28 = _RANDOM[10'h22E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_29 = _RANDOM[10'h22E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_30 = _RANDOM[10'h22F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_2_31 = _RANDOM[10'h22F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_0 = _RANDOM[10'h230][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_1 = _RANDOM[10'h230][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_2 = _RANDOM[10'h231][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_3 = _RANDOM[10'h231][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_4 = _RANDOM[10'h232][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_5 = _RANDOM[10'h232][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_6 = _RANDOM[10'h233][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_7 = _RANDOM[10'h233][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_8 = _RANDOM[10'h234][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_9 = _RANDOM[10'h234][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_10 = _RANDOM[10'h235][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_11 = _RANDOM[10'h235][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_12 = _RANDOM[10'h236][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_13 = _RANDOM[10'h236][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_14 = _RANDOM[10'h237][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_15 = _RANDOM[10'h237][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_16 = _RANDOM[10'h238][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_17 = _RANDOM[10'h238][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_18 = _RANDOM[10'h239][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_19 = _RANDOM[10'h239][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_20 = _RANDOM[10'h23A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_21 = _RANDOM[10'h23A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_22 = _RANDOM[10'h23B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_23 = _RANDOM[10'h23B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_24 = _RANDOM[10'h23C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_25 = _RANDOM[10'h23C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_26 = _RANDOM[10'h23D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_27 = _RANDOM[10'h23D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_28 = _RANDOM[10'h23E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_29 = _RANDOM[10'h23E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_30 = _RANDOM[10'h23F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_3_31 = _RANDOM[10'h23F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_0 = _RANDOM[10'h240][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_1 = _RANDOM[10'h240][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_2 = _RANDOM[10'h241][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_3 = _RANDOM[10'h241][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_4 = _RANDOM[10'h242][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_5 = _RANDOM[10'h242][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_6 = _RANDOM[10'h243][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_7 = _RANDOM[10'h243][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_8 = _RANDOM[10'h244][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_9 = _RANDOM[10'h244][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_10 = _RANDOM[10'h245][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_11 = _RANDOM[10'h245][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_12 = _RANDOM[10'h246][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_13 = _RANDOM[10'h246][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_14 = _RANDOM[10'h247][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_15 = _RANDOM[10'h247][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_16 = _RANDOM[10'h248][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_17 = _RANDOM[10'h248][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_18 = _RANDOM[10'h249][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_19 = _RANDOM[10'h249][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_20 = _RANDOM[10'h24A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_21 = _RANDOM[10'h24A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_22 = _RANDOM[10'h24B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_23 = _RANDOM[10'h24B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_24 = _RANDOM[10'h24C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_25 = _RANDOM[10'h24C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_26 = _RANDOM[10'h24D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_27 = _RANDOM[10'h24D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_28 = _RANDOM[10'h24E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_29 = _RANDOM[10'h24E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_30 = _RANDOM[10'h24F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_4_31 = _RANDOM[10'h24F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_0 = _RANDOM[10'h250][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_1 = _RANDOM[10'h250][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_2 = _RANDOM[10'h251][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_3 = _RANDOM[10'h251][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_4 = _RANDOM[10'h252][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_5 = _RANDOM[10'h252][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_6 = _RANDOM[10'h253][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_7 = _RANDOM[10'h253][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_8 = _RANDOM[10'h254][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_9 = _RANDOM[10'h254][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_10 = _RANDOM[10'h255][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_11 = _RANDOM[10'h255][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_12 = _RANDOM[10'h256][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_13 = _RANDOM[10'h256][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_14 = _RANDOM[10'h257][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_15 = _RANDOM[10'h257][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_16 = _RANDOM[10'h258][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_17 = _RANDOM[10'h258][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_18 = _RANDOM[10'h259][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_19 = _RANDOM[10'h259][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_20 = _RANDOM[10'h25A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_21 = _RANDOM[10'h25A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_22 = _RANDOM[10'h25B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_23 = _RANDOM[10'h25B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_24 = _RANDOM[10'h25C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_25 = _RANDOM[10'h25C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_26 = _RANDOM[10'h25D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_27 = _RANDOM[10'h25D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_28 = _RANDOM[10'h25E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_29 = _RANDOM[10'h25E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_30 = _RANDOM[10'h25F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_5_31 = _RANDOM[10'h25F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_0 = _RANDOM[10'h260][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_1 = _RANDOM[10'h260][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_2 = _RANDOM[10'h261][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_3 = _RANDOM[10'h261][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_4 = _RANDOM[10'h262][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_5 = _RANDOM[10'h262][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_6 = _RANDOM[10'h263][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_7 = _RANDOM[10'h263][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_8 = _RANDOM[10'h264][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_9 = _RANDOM[10'h264][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_10 = _RANDOM[10'h265][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_11 = _RANDOM[10'h265][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_12 = _RANDOM[10'h266][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_13 = _RANDOM[10'h266][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_14 = _RANDOM[10'h267][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_15 = _RANDOM[10'h267][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_16 = _RANDOM[10'h268][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_17 = _RANDOM[10'h268][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_18 = _RANDOM[10'h269][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_19 = _RANDOM[10'h269][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_20 = _RANDOM[10'h26A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_21 = _RANDOM[10'h26A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_22 = _RANDOM[10'h26B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_23 = _RANDOM[10'h26B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_24 = _RANDOM[10'h26C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_25 = _RANDOM[10'h26C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_26 = _RANDOM[10'h26D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_27 = _RANDOM[10'h26D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_28 = _RANDOM[10'h26E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_29 = _RANDOM[10'h26E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_30 = _RANDOM[10'h26F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_6_31 = _RANDOM[10'h26F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_0 = _RANDOM[10'h270][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_1 = _RANDOM[10'h270][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_2 = _RANDOM[10'h271][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_3 = _RANDOM[10'h271][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_4 = _RANDOM[10'h272][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_5 = _RANDOM[10'h272][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_6 = _RANDOM[10'h273][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_7 = _RANDOM[10'h273][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_8 = _RANDOM[10'h274][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_9 = _RANDOM[10'h274][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_10 = _RANDOM[10'h275][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_11 = _RANDOM[10'h275][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_12 = _RANDOM[10'h276][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_13 = _RANDOM[10'h276][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_14 = _RANDOM[10'h277][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_15 = _RANDOM[10'h277][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_16 = _RANDOM[10'h278][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_17 = _RANDOM[10'h278][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_18 = _RANDOM[10'h279][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_19 = _RANDOM[10'h279][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_20 = _RANDOM[10'h27A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_21 = _RANDOM[10'h27A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_22 = _RANDOM[10'h27B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_23 = _RANDOM[10'h27B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_24 = _RANDOM[10'h27C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_25 = _RANDOM[10'h27C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_26 = _RANDOM[10'h27D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_27 = _RANDOM[10'h27D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_28 = _RANDOM[10'h27E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_29 = _RANDOM[10'h27E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_30 = _RANDOM[10'h27F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_B_7_31 = _RANDOM[10'h27F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :33:22
        regSet2_C_0_0 = _RANDOM[10'h280][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_1 = _RANDOM[10'h280][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_2 = _RANDOM[10'h281][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_3 = _RANDOM[10'h281][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_4 = _RANDOM[10'h282][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_5 = _RANDOM[10'h282][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_6 = _RANDOM[10'h283][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_7 = _RANDOM[10'h283][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_8 = _RANDOM[10'h284][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_9 = _RANDOM[10'h284][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_10 = _RANDOM[10'h285][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_11 = _RANDOM[10'h285][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_12 = _RANDOM[10'h286][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_13 = _RANDOM[10'h286][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_14 = _RANDOM[10'h287][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_15 = _RANDOM[10'h287][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_16 = _RANDOM[10'h288][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_17 = _RANDOM[10'h288][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_18 = _RANDOM[10'h289][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_19 = _RANDOM[10'h289][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_20 = _RANDOM[10'h28A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_21 = _RANDOM[10'h28A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_22 = _RANDOM[10'h28B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_23 = _RANDOM[10'h28B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_24 = _RANDOM[10'h28C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_25 = _RANDOM[10'h28C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_26 = _RANDOM[10'h28D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_27 = _RANDOM[10'h28D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_28 = _RANDOM[10'h28E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_29 = _RANDOM[10'h28E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_30 = _RANDOM[10'h28F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_0_31 = _RANDOM[10'h28F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_0 = _RANDOM[10'h290][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_1 = _RANDOM[10'h290][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_2 = _RANDOM[10'h291][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_3 = _RANDOM[10'h291][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_4 = _RANDOM[10'h292][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_5 = _RANDOM[10'h292][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_6 = _RANDOM[10'h293][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_7 = _RANDOM[10'h293][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_8 = _RANDOM[10'h294][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_9 = _RANDOM[10'h294][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_10 = _RANDOM[10'h295][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_11 = _RANDOM[10'h295][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_12 = _RANDOM[10'h296][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_13 = _RANDOM[10'h296][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_14 = _RANDOM[10'h297][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_15 = _RANDOM[10'h297][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_16 = _RANDOM[10'h298][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_17 = _RANDOM[10'h298][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_18 = _RANDOM[10'h299][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_19 = _RANDOM[10'h299][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_20 = _RANDOM[10'h29A][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_21 = _RANDOM[10'h29A][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_22 = _RANDOM[10'h29B][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_23 = _RANDOM[10'h29B][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_24 = _RANDOM[10'h29C][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_25 = _RANDOM[10'h29C][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_26 = _RANDOM[10'h29D][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_27 = _RANDOM[10'h29D][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_28 = _RANDOM[10'h29E][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_29 = _RANDOM[10'h29E][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_30 = _RANDOM[10'h29F][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_1_31 = _RANDOM[10'h29F][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_0 = _RANDOM[10'h2A0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_1 = _RANDOM[10'h2A0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_2 = _RANDOM[10'h2A1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_3 = _RANDOM[10'h2A1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_4 = _RANDOM[10'h2A2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_5 = _RANDOM[10'h2A2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_6 = _RANDOM[10'h2A3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_7 = _RANDOM[10'h2A3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_8 = _RANDOM[10'h2A4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_9 = _RANDOM[10'h2A4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_10 = _RANDOM[10'h2A5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_11 = _RANDOM[10'h2A5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_12 = _RANDOM[10'h2A6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_13 = _RANDOM[10'h2A6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_14 = _RANDOM[10'h2A7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_15 = _RANDOM[10'h2A7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_16 = _RANDOM[10'h2A8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_17 = _RANDOM[10'h2A8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_18 = _RANDOM[10'h2A9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_19 = _RANDOM[10'h2A9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_20 = _RANDOM[10'h2AA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_21 = _RANDOM[10'h2AA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_22 = _RANDOM[10'h2AB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_23 = _RANDOM[10'h2AB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_24 = _RANDOM[10'h2AC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_25 = _RANDOM[10'h2AC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_26 = _RANDOM[10'h2AD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_27 = _RANDOM[10'h2AD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_28 = _RANDOM[10'h2AE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_29 = _RANDOM[10'h2AE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_30 = _RANDOM[10'h2AF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_2_31 = _RANDOM[10'h2AF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_0 = _RANDOM[10'h2B0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_1 = _RANDOM[10'h2B0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_2 = _RANDOM[10'h2B1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_3 = _RANDOM[10'h2B1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_4 = _RANDOM[10'h2B2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_5 = _RANDOM[10'h2B2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_6 = _RANDOM[10'h2B3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_7 = _RANDOM[10'h2B3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_8 = _RANDOM[10'h2B4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_9 = _RANDOM[10'h2B4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_10 = _RANDOM[10'h2B5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_11 = _RANDOM[10'h2B5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_12 = _RANDOM[10'h2B6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_13 = _RANDOM[10'h2B6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_14 = _RANDOM[10'h2B7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_15 = _RANDOM[10'h2B7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_16 = _RANDOM[10'h2B8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_17 = _RANDOM[10'h2B8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_18 = _RANDOM[10'h2B9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_19 = _RANDOM[10'h2B9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_20 = _RANDOM[10'h2BA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_21 = _RANDOM[10'h2BA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_22 = _RANDOM[10'h2BB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_23 = _RANDOM[10'h2BB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_24 = _RANDOM[10'h2BC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_25 = _RANDOM[10'h2BC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_26 = _RANDOM[10'h2BD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_27 = _RANDOM[10'h2BD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_28 = _RANDOM[10'h2BE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_29 = _RANDOM[10'h2BE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_30 = _RANDOM[10'h2BF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_3_31 = _RANDOM[10'h2BF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_0 = _RANDOM[10'h2C0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_1 = _RANDOM[10'h2C0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_2 = _RANDOM[10'h2C1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_3 = _RANDOM[10'h2C1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_4 = _RANDOM[10'h2C2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_5 = _RANDOM[10'h2C2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_6 = _RANDOM[10'h2C3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_7 = _RANDOM[10'h2C3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_8 = _RANDOM[10'h2C4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_9 = _RANDOM[10'h2C4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_10 = _RANDOM[10'h2C5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_11 = _RANDOM[10'h2C5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_12 = _RANDOM[10'h2C6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_13 = _RANDOM[10'h2C6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_14 = _RANDOM[10'h2C7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_15 = _RANDOM[10'h2C7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_16 = _RANDOM[10'h2C8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_17 = _RANDOM[10'h2C8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_18 = _RANDOM[10'h2C9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_19 = _RANDOM[10'h2C9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_20 = _RANDOM[10'h2CA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_21 = _RANDOM[10'h2CA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_22 = _RANDOM[10'h2CB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_23 = _RANDOM[10'h2CB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_24 = _RANDOM[10'h2CC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_25 = _RANDOM[10'h2CC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_26 = _RANDOM[10'h2CD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_27 = _RANDOM[10'h2CD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_28 = _RANDOM[10'h2CE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_29 = _RANDOM[10'h2CE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_30 = _RANDOM[10'h2CF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_4_31 = _RANDOM[10'h2CF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_0 = _RANDOM[10'h2D0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_1 = _RANDOM[10'h2D0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_2 = _RANDOM[10'h2D1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_3 = _RANDOM[10'h2D1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_4 = _RANDOM[10'h2D2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_5 = _RANDOM[10'h2D2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_6 = _RANDOM[10'h2D3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_7 = _RANDOM[10'h2D3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_8 = _RANDOM[10'h2D4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_9 = _RANDOM[10'h2D4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_10 = _RANDOM[10'h2D5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_11 = _RANDOM[10'h2D5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_12 = _RANDOM[10'h2D6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_13 = _RANDOM[10'h2D6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_14 = _RANDOM[10'h2D7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_15 = _RANDOM[10'h2D7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_16 = _RANDOM[10'h2D8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_17 = _RANDOM[10'h2D8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_18 = _RANDOM[10'h2D9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_19 = _RANDOM[10'h2D9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_20 = _RANDOM[10'h2DA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_21 = _RANDOM[10'h2DA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_22 = _RANDOM[10'h2DB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_23 = _RANDOM[10'h2DB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_24 = _RANDOM[10'h2DC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_25 = _RANDOM[10'h2DC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_26 = _RANDOM[10'h2DD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_27 = _RANDOM[10'h2DD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_28 = _RANDOM[10'h2DE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_29 = _RANDOM[10'h2DE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_30 = _RANDOM[10'h2DF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_5_31 = _RANDOM[10'h2DF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_0 = _RANDOM[10'h2E0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_1 = _RANDOM[10'h2E0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_2 = _RANDOM[10'h2E1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_3 = _RANDOM[10'h2E1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_4 = _RANDOM[10'h2E2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_5 = _RANDOM[10'h2E2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_6 = _RANDOM[10'h2E3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_7 = _RANDOM[10'h2E3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_8 = _RANDOM[10'h2E4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_9 = _RANDOM[10'h2E4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_10 = _RANDOM[10'h2E5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_11 = _RANDOM[10'h2E5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_12 = _RANDOM[10'h2E6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_13 = _RANDOM[10'h2E6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_14 = _RANDOM[10'h2E7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_15 = _RANDOM[10'h2E7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_16 = _RANDOM[10'h2E8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_17 = _RANDOM[10'h2E8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_18 = _RANDOM[10'h2E9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_19 = _RANDOM[10'h2E9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_20 = _RANDOM[10'h2EA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_21 = _RANDOM[10'h2EA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_22 = _RANDOM[10'h2EB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_23 = _RANDOM[10'h2EB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_24 = _RANDOM[10'h2EC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_25 = _RANDOM[10'h2EC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_26 = _RANDOM[10'h2ED][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_27 = _RANDOM[10'h2ED][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_28 = _RANDOM[10'h2EE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_29 = _RANDOM[10'h2EE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_30 = _RANDOM[10'h2EF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_6_31 = _RANDOM[10'h2EF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_0 = _RANDOM[10'h2F0][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_1 = _RANDOM[10'h2F0][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_2 = _RANDOM[10'h2F1][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_3 = _RANDOM[10'h2F1][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_4 = _RANDOM[10'h2F2][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_5 = _RANDOM[10'h2F2][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_6 = _RANDOM[10'h2F3][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_7 = _RANDOM[10'h2F3][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_8 = _RANDOM[10'h2F4][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_9 = _RANDOM[10'h2F4][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_10 = _RANDOM[10'h2F5][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_11 = _RANDOM[10'h2F5][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_12 = _RANDOM[10'h2F6][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_13 = _RANDOM[10'h2F6][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_14 = _RANDOM[10'h2F7][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_15 = _RANDOM[10'h2F7][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_16 = _RANDOM[10'h2F8][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_17 = _RANDOM[10'h2F8][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_18 = _RANDOM[10'h2F9][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_19 = _RANDOM[10'h2F9][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_20 = _RANDOM[10'h2FA][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_21 = _RANDOM[10'h2FA][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_22 = _RANDOM[10'h2FB][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_23 = _RANDOM[10'h2FB][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_24 = _RANDOM[10'h2FC][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_25 = _RANDOM[10'h2FC][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_26 = _RANDOM[10'h2FD][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_27 = _RANDOM[10'h2FD][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_28 = _RANDOM[10'h2FE][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_29 = _RANDOM[10'h2FE][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_30 = _RANDOM[10'h2FF][15:0];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        regSet2_C_7_31 = _RANDOM[10'h2FF][31:16];	// ventus/src/TensorCore/MMA.scala:11:7, :34:22
        sendCS_REG = _RANDOM[10'h300][1:0];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59
        sendCS_REG_1 = _RANDOM[10'h300][3:2];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59
        sendCS_REG_2 = _RANDOM[10'h300][5:4];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59
        sendCS_REG_3 = _RANDOM[10'h300][7:6];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59
        sendCS_REG_4 = _RANDOM[10'h300][9:8];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59
        sendCS_REG_5 = _RANDOM[10'h300][11:10];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59
        sendCS_REG_6 = _RANDOM[10'h300][13:12];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59
        sendCS_REG_7 = _RANDOM[10'h300][15:14];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59
        recvCS_REG = _RANDOM[10'h300][17:16];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59, :45:59
        recvCS_REG_1 = _RANDOM[10'h300][19:18];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59, :45:59
        recvCS_REG_2 = _RANDOM[10'h300][21:20];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59, :45:59
        recvCS_REG_3 = _RANDOM[10'h300][23:22];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59, :45:59
        recvCS_REG_4 = _RANDOM[10'h300][25:24];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59, :45:59
        recvCS_REG_5 = _RANDOM[10'h300][27:26];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59, :45:59
        recvCS_REG_6 = _RANDOM[10'h300][29:28];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59, :45:59
        recvCS_REG_7 = _RANDOM[10'h300][31:30];	// ventus/src/TensorCore/MMA.scala:11:7, :43:59, :45:59
        selSlotIdx_r = _RANDOM[10'h301][2:0];	// ventus/src/TensorCore/MMA.scala:11:7, :58:64
        reg_sel_slot = _RANDOM[10'h301][9:6];	// ventus/src/TensorCore/MMA.scala:11:7, :58:64, :66:29
        reg_rm_0 = _RANDOM[10'h301][12:10];	// ventus/src/TensorCore/MMA.scala:11:7, :58:64, :85:19
        reg_rm_1 = _RANDOM[10'h301][15:13];	// ventus/src/TensorCore/MMA.scala:11:7, :58:64, :85:19
        reg_rm_2 = _RANDOM[10'h301][18:16];	// ventus/src/TensorCore/MMA.scala:11:7, :58:64, :85:19
        reg_rm_3 = _RANDOM[10'h301][21:19];	// ventus/src/TensorCore/MMA.scala:11:7, :58:64, :85:19
        reg_rm_4 = _RANDOM[10'h301][24:22];	// ventus/src/TensorCore/MMA.scala:11:7, :58:64, :85:19
        reg_rm_5 = _RANDOM[10'h301][27:25];	// ventus/src/TensorCore/MMA.scala:11:7, :58:64, :85:19
        reg_rm_6 = _RANDOM[10'h301][30:28];	// ventus/src/TensorCore/MMA.scala:11:7, :58:64, :85:19
        reg_rm_7 = {_RANDOM[10'h301][31], _RANDOM[10'h302][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :58:64, :85:19
        reg_ctrl_0_reg_idxw = _RANDOM[10'h302][6:2];	// ventus/src/TensorCore/MMA.scala:11:7, :85:19, :86:21
        reg_ctrl_0_warpID = _RANDOM[10'h302][9:7];	// ventus/src/TensorCore/MMA.scala:11:7, :85:19, :86:21
        reg_ctrl_0_isMixedPrecisionMode = _RANDOM[10'h302][10];	// ventus/src/TensorCore/MMA.scala:11:7, :85:19, :86:21
        reg_ctrl_0_tc_ReLU = _RANDOM[10'h302][11];	// ventus/src/TensorCore/MMA.scala:11:7, :85:19, :86:21
        reg_ctrl_0_tc_shape = _RANDOM[10'h302][13:12];	// ventus/src/TensorCore/MMA.scala:11:7, :85:19, :86:21
        reg_ctrl_0_sel_slot_num = _RANDOM[10'h302][17:14];	// ventus/src/TensorCore/MMA.scala:11:7, :85:19, :86:21
        reg_ctrl_0_spike_info_sm_id = _RANDOM[10'h302][25:18];	// ventus/src/TensorCore/MMA.scala:11:7, :85:19, :86:21
        reg_ctrl_0_spike_info_pc = {_RANDOM[10'h302][31:26], _RANDOM[10'h303][25:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :85:19, :86:21
        reg_ctrl_0_spike_info_inst = {_RANDOM[10'h303][31:26], _RANDOM[10'h304][25:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_1_reg_idxw = _RANDOM[10'h304][30:26];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_1_warpID = {_RANDOM[10'h304][31], _RANDOM[10'h305][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_1_isMixedPrecisionMode = _RANDOM[10'h305][2];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_1_tc_ReLU = _RANDOM[10'h305][3];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_1_tc_shape = _RANDOM[10'h305][5:4];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_1_sel_slot_num = _RANDOM[10'h305][9:6];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_1_spike_info_sm_id = _RANDOM[10'h305][17:10];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_1_spike_info_pc = {_RANDOM[10'h305][31:18], _RANDOM[10'h306][17:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_1_spike_info_inst = {_RANDOM[10'h306][31:18], _RANDOM[10'h307][17:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_2_reg_idxw = _RANDOM[10'h307][22:18];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_2_warpID = _RANDOM[10'h307][25:23];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_2_isMixedPrecisionMode = _RANDOM[10'h307][26];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_2_tc_ReLU = _RANDOM[10'h307][27];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_2_tc_shape = _RANDOM[10'h307][29:28];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_2_sel_slot_num = {_RANDOM[10'h307][31:30], _RANDOM[10'h308][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_2_spike_info_sm_id = _RANDOM[10'h308][9:2];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_2_spike_info_pc = {_RANDOM[10'h308][31:10], _RANDOM[10'h309][9:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_2_spike_info_inst = {_RANDOM[10'h309][31:10], _RANDOM[10'h30A][9:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_3_reg_idxw = _RANDOM[10'h30A][14:10];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_3_warpID = _RANDOM[10'h30A][17:15];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_3_isMixedPrecisionMode = _RANDOM[10'h30A][18];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_3_tc_ReLU = _RANDOM[10'h30A][19];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_3_tc_shape = _RANDOM[10'h30A][21:20];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_3_sel_slot_num = _RANDOM[10'h30A][25:22];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_3_spike_info_sm_id = {_RANDOM[10'h30A][31:26], _RANDOM[10'h30B][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_3_spike_info_pc = {_RANDOM[10'h30B][31:2], _RANDOM[10'h30C][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_3_spike_info_inst = {_RANDOM[10'h30C][31:2], _RANDOM[10'h30D][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_4_reg_idxw = _RANDOM[10'h30D][6:2];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_4_warpID = _RANDOM[10'h30D][9:7];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_4_isMixedPrecisionMode = _RANDOM[10'h30D][10];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_4_tc_ReLU = _RANDOM[10'h30D][11];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_4_tc_shape = _RANDOM[10'h30D][13:12];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_4_sel_slot_num = _RANDOM[10'h30D][17:14];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_4_spike_info_sm_id = _RANDOM[10'h30D][25:18];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_4_spike_info_pc = {_RANDOM[10'h30D][31:26], _RANDOM[10'h30E][25:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_4_spike_info_inst = {_RANDOM[10'h30E][31:26], _RANDOM[10'h30F][25:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_5_reg_idxw = _RANDOM[10'h30F][30:26];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_5_warpID = {_RANDOM[10'h30F][31], _RANDOM[10'h310][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_5_isMixedPrecisionMode = _RANDOM[10'h310][2];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_5_tc_ReLU = _RANDOM[10'h310][3];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_5_tc_shape = _RANDOM[10'h310][5:4];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_5_sel_slot_num = _RANDOM[10'h310][9:6];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_5_spike_info_sm_id = _RANDOM[10'h310][17:10];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_5_spike_info_pc = {_RANDOM[10'h310][31:18], _RANDOM[10'h311][17:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_5_spike_info_inst = {_RANDOM[10'h311][31:18], _RANDOM[10'h312][17:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_6_reg_idxw = _RANDOM[10'h312][22:18];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_6_warpID = _RANDOM[10'h312][25:23];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_6_isMixedPrecisionMode = _RANDOM[10'h312][26];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_6_tc_ReLU = _RANDOM[10'h312][27];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_6_tc_shape = _RANDOM[10'h312][29:28];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_6_sel_slot_num = {_RANDOM[10'h312][31:30], _RANDOM[10'h313][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_6_spike_info_sm_id = _RANDOM[10'h313][9:2];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_6_spike_info_pc = {_RANDOM[10'h313][31:10], _RANDOM[10'h314][9:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_6_spike_info_inst = {_RANDOM[10'h314][31:10], _RANDOM[10'h315][9:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_7_reg_idxw = _RANDOM[10'h315][14:10];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_7_warpID = _RANDOM[10'h315][17:15];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_7_isMixedPrecisionMode = _RANDOM[10'h315][18];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_7_tc_ReLU = _RANDOM[10'h315][19];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_7_tc_shape = _RANDOM[10'h315][21:20];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_7_sel_slot_num = _RANDOM[10'h315][25:22];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_7_spike_info_sm_id = {_RANDOM[10'h315][31:26], _RANDOM[10'h316][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_7_spike_info_pc = {_RANDOM[10'h316][31:2], _RANDOM[10'h317][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_ctrl_7_spike_info_inst = {_RANDOM[10'h317][31:2], _RANDOM[10'h318][1:0]};	// ventus/src/TensorCore/MMA.scala:11:7, :86:21
        reg_isMixSendMode_0 = _RANDOM[10'h318][2];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21, :88:30
        reg_isMixSendMode_1 = _RANDOM[10'h318][3];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21, :88:30
        reg_isMixSendMode_2 = _RANDOM[10'h318][4];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21, :88:30
        reg_isMixSendMode_3 = _RANDOM[10'h318][5];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21, :88:30
        reg_isMixSendMode_4 = _RANDOM[10'h318][6];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21, :88:30
        reg_isMixSendMode_5 = _RANDOM[10'h318][7];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21, :88:30
        reg_isMixSendMode_6 = _RANDOM[10'h318][8];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21, :88:30
        reg_isMixSendMode_7 = _RANDOM[10'h318][9];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21, :88:30
        isMixSendMode_r = _RANDOM[10'h318][10];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21, :96:86
        readyDelayed = _RANDOM[10'h318][11];	// ventus/src/TensorCore/MMA.scala:11:7, :86:21, :126:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/MMA.scala:11:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/TensorCore/MMA.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TC_ComputationArray_MixedPrecision TCComputation (	// ventus/src/TensorCore/MMA.scala:82:29
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (_TCComputation_io_in_ready),
    .io_in_valid                           (_GEN_10),	// ventus/src/TensorCore/MMA.scala:116:35
    .io_in_bits_A_0
      (_GEN_404 ? io_in_bits_data_in_in1_0[15:0] : _GEN_138[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_1
      (_GEN_404 ? io_in_bits_data_in_in1_0[31:16] : _GEN_140[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_2
      (_GEN_404 ? io_in_bits_data_in_in1_1[15:0] : _GEN_142[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_3
      (_GEN_404 ? io_in_bits_data_in_in1_1[31:16] : _GEN_144[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_4
      (_GEN_404 ? io_in_bits_data_in_in1_2[15:0] : _GEN_146[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_5
      (_GEN_404 ? io_in_bits_data_in_in1_2[31:16] : _GEN_148[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_6
      (_GEN_404 ? io_in_bits_data_in_in1_3[15:0] : _GEN_150[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_7
      (_GEN_404 ? io_in_bits_data_in_in1_3[31:16] : _GEN_152[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_8
      (_GEN_404 ? io_in_bits_data_in_in1_4[15:0] : _GEN_154[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_9
      (_GEN_404 ? io_in_bits_data_in_in1_4[31:16] : _GEN_156[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_10
      (_GEN_404 ? io_in_bits_data_in_in1_5[15:0] : _GEN_158[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_11
      (_GEN_404 ? io_in_bits_data_in_in1_5[31:16] : _GEN_160[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_12
      (_GEN_404 ? io_in_bits_data_in_in1_6[15:0] : _GEN_162[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_13
      (_GEN_404 ? io_in_bits_data_in_in1_6[31:16] : _GEN_164[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_14
      (_GEN_404 ? io_in_bits_data_in_in1_7[15:0] : _GEN_166[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_15
      (_GEN_404 ? io_in_bits_data_in_in1_7[31:16] : _GEN_168[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_16
      (_GEN_404 ? io_in_bits_data_in_in1_8[15:0] : _GEN_170[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_17
      (_GEN_404 ? io_in_bits_data_in_in1_8[31:16] : _GEN_172[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_18
      (_GEN_404 ? io_in_bits_data_in_in1_9[15:0] : _GEN_174[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_19
      (_GEN_404 ? io_in_bits_data_in_in1_9[31:16] : _GEN_176[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_20
      (_GEN_404 ? io_in_bits_data_in_in1_10[15:0] : _GEN_178[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_21
      (_GEN_404 ? io_in_bits_data_in_in1_10[31:16] : _GEN_180[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_22
      (_GEN_404 ? io_in_bits_data_in_in1_11[15:0] : _GEN_182[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_23
      (_GEN_404 ? io_in_bits_data_in_in1_11[31:16] : _GEN_184[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_24
      (_GEN_404 ? io_in_bits_data_in_in1_12[15:0] : _GEN_186[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_25
      (_GEN_404 ? io_in_bits_data_in_in1_12[31:16] : _GEN_188[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_26
      (_GEN_404 ? io_in_bits_data_in_in1_13[15:0] : _GEN_190[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_27
      (_GEN_404 ? io_in_bits_data_in_in1_13[31:16] : _GEN_192[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_28
      (_GEN_404 ? io_in_bits_data_in_in1_14[15:0] : _GEN_194[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_29
      (_GEN_404 ? io_in_bits_data_in_in1_14[31:16] : _GEN_196[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_30
      (_GEN_404 ? io_in_bits_data_in_in1_15[15:0] : _GEN_198[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_31
      (_GEN_404 ? io_in_bits_data_in_in1_15[31:16] : _GEN_200[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_32
      (_GEN_404 ? io_in_bits_data_in_in1_16[15:0] : _GEN_202[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_33
      (_GEN_404 ? io_in_bits_data_in_in1_16[31:16] : _GEN_204[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_34
      (_GEN_404 ? io_in_bits_data_in_in1_17[15:0] : _GEN_206[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_35
      (_GEN_404 ? io_in_bits_data_in_in1_17[31:16] : _GEN_208[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_36
      (_GEN_404 ? io_in_bits_data_in_in1_18[15:0] : _GEN_210[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_37
      (_GEN_404 ? io_in_bits_data_in_in1_18[31:16] : _GEN_212[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_38
      (_GEN_404 ? io_in_bits_data_in_in1_19[15:0] : _GEN_214[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_39
      (_GEN_404 ? io_in_bits_data_in_in1_19[31:16] : _GEN_216[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_40
      (_GEN_404 ? io_in_bits_data_in_in1_20[15:0] : _GEN_218[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_41
      (_GEN_404 ? io_in_bits_data_in_in1_20[31:16] : _GEN_220[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_42
      (_GEN_404 ? io_in_bits_data_in_in1_21[15:0] : _GEN_222[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_43
      (_GEN_404 ? io_in_bits_data_in_in1_21[31:16] : _GEN_224[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_44
      (_GEN_404 ? io_in_bits_data_in_in1_22[15:0] : _GEN_226[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_45
      (_GEN_404 ? io_in_bits_data_in_in1_22[31:16] : _GEN_228[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_46
      (_GEN_404 ? io_in_bits_data_in_in1_23[15:0] : _GEN_230[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_47
      (_GEN_404 ? io_in_bits_data_in_in1_23[31:16] : _GEN_232[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_48
      (_GEN_404 ? io_in_bits_data_in_in1_24[15:0] : _GEN_234[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_49
      (_GEN_404 ? io_in_bits_data_in_in1_24[31:16] : _GEN_236[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_50
      (_GEN_404 ? io_in_bits_data_in_in1_25[15:0] : _GEN_238[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_51
      (_GEN_404 ? io_in_bits_data_in_in1_25[31:16] : _GEN_240[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_52
      (_GEN_404 ? io_in_bits_data_in_in1_26[15:0] : _GEN_242[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_53
      (_GEN_404 ? io_in_bits_data_in_in1_26[31:16] : _GEN_244[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_54
      (_GEN_404 ? io_in_bits_data_in_in1_27[15:0] : _GEN_246[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_55
      (_GEN_404 ? io_in_bits_data_in_in1_27[31:16] : _GEN_248[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_56
      (_GEN_404 ? io_in_bits_data_in_in1_28[15:0] : _GEN_250[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_57
      (_GEN_404 ? io_in_bits_data_in_in1_28[31:16] : _GEN_252[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_58
      (_GEN_404 ? io_in_bits_data_in_in1_29[15:0] : _GEN_254[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_59
      (_GEN_404 ? io_in_bits_data_in_in1_29[31:16] : _GEN_256[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_60
      (_GEN_404 ? io_in_bits_data_in_in1_30[15:0] : _GEN_258[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_61
      (_GEN_404 ? io_in_bits_data_in_in1_30[31:16] : _GEN_260[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_A_62
      (_GEN_404 ? io_in_bits_data_in_in1_31[15:0] : _GEN_262[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :195:53, :256:39, :283:{19,56}, :288:{51,87}
    .io_in_bits_A_63
      (_GEN_404 ? io_in_bits_data_in_in1_31[31:16] : _GEN_264[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :101:55, :180:28, :196:57, :256:39, :283:{19,56}, :289:{55,91}
    .io_in_bits_B_0
      (_GEN_404 ? io_in_bits_data_in_in2_0[15:0] : _GEN_266[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_1
      (_GEN_404 ? io_in_bits_data_in_in2_0[31:16] : _GEN_268[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_2
      (_GEN_404 ? io_in_bits_data_in_in2_1[15:0] : _GEN_270[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_3
      (_GEN_404 ? io_in_bits_data_in_in2_1[31:16] : _GEN_272[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_4
      (_GEN_404 ? io_in_bits_data_in_in2_2[15:0] : _GEN_274[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_5
      (_GEN_404 ? io_in_bits_data_in_in2_2[31:16] : _GEN_276[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_6
      (_GEN_404 ? io_in_bits_data_in_in2_3[15:0] : _GEN_278[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_7
      (_GEN_404 ? io_in_bits_data_in_in2_3[31:16] : _GEN_280[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_8
      (_GEN_404 ? io_in_bits_data_in_in2_4[15:0] : _GEN_282[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_9
      (_GEN_404 ? io_in_bits_data_in_in2_4[31:16] : _GEN_284[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_10
      (_GEN_404 ? io_in_bits_data_in_in2_5[15:0] : _GEN_286[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_11
      (_GEN_404 ? io_in_bits_data_in_in2_5[31:16] : _GEN_288[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_12
      (_GEN_404 ? io_in_bits_data_in_in2_6[15:0] : _GEN_290[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_13
      (_GEN_404 ? io_in_bits_data_in_in2_6[31:16] : _GEN_292[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_14
      (_GEN_404 ? io_in_bits_data_in_in2_7[15:0] : _GEN_294[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_15
      (_GEN_404 ? io_in_bits_data_in_in2_7[31:16] : _GEN_296[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_16
      (_GEN_404 ? io_in_bits_data_in_in2_8[15:0] : _GEN_298[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_17
      (_GEN_404 ? io_in_bits_data_in_in2_8[31:16] : _GEN_300[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_18
      (_GEN_404 ? io_in_bits_data_in_in2_9[15:0] : _GEN_302[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_19
      (_GEN_404 ? io_in_bits_data_in_in2_9[31:16] : _GEN_304[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_20
      (_GEN_404 ? io_in_bits_data_in_in2_10[15:0] : _GEN_306[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_21
      (_GEN_404 ? io_in_bits_data_in_in2_10[31:16] : _GEN_308[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_22
      (_GEN_404 ? io_in_bits_data_in_in2_11[15:0] : _GEN_310[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_23
      (_GEN_404 ? io_in_bits_data_in_in2_11[31:16] : _GEN_312[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_24
      (_GEN_404 ? io_in_bits_data_in_in2_12[15:0] : _GEN_314[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_25
      (_GEN_404 ? io_in_bits_data_in_in2_12[31:16] : _GEN_316[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_26
      (_GEN_404 ? io_in_bits_data_in_in2_13[15:0] : _GEN_318[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_27
      (_GEN_404 ? io_in_bits_data_in_in2_13[31:16] : _GEN_320[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_28
      (_GEN_404 ? io_in_bits_data_in_in2_14[15:0] : _GEN_322[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_29
      (_GEN_404 ? io_in_bits_data_in_in2_14[31:16] : _GEN_324[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_B_30
      (_GEN_404 ? io_in_bits_data_in_in2_15[15:0] : _GEN_326[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :202:{53,89}, :260:39, :283:{19,56}, :295:51
    .io_in_bits_B_31
      (_GEN_404 ? io_in_bits_data_in_in2_15[31:16] : _GEN_328[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :103:55, :180:28, :203:{57,93}, :260:39, :283:{19,56}, :296:55
    .io_in_bits_C_0
      (_GEN_404 ? _GEN_105 : _GEN_330[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :245:45, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_1
      (_GEN_404 ? _GEN_106 : _GEN_332[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :246:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_2
      (_GEN_404 ? _GEN_107 : _GEN_334[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :247:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_3
      (_GEN_404 ? _GEN_108 : _GEN_336[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :248:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_4
      (_GEN_404 ? _GEN_109 : _GEN_338[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :245:45, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_5
      (_GEN_404 ? _GEN_110 : _GEN_340[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :246:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_6
      (_GEN_404 ? _GEN_111 : _GEN_342[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :247:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_7
      (_GEN_404 ? _GEN_112 : _GEN_344[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :248:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_8
      (_GEN_404 ? _GEN_113 : _GEN_346[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :245:45, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_9
      (_GEN_404 ? _GEN_114 : _GEN_348[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :246:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_10
      (_GEN_404 ? _GEN_115 : _GEN_350[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :247:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_11
      (_GEN_404 ? _GEN_116 : _GEN_352[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :248:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_12
      (_GEN_404 ? _GEN_117 : _GEN_354[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :245:45, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_13
      (_GEN_404 ? _GEN_118 : _GEN_356[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :246:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_14
      (_GEN_404 ? _GEN_119 : _GEN_358[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :247:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_15
      (_GEN_404 ? _GEN_120 : _GEN_360[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :248:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_16
      (_GEN_404 ? _GEN_121 : _GEN_362[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :245:45, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_17
      (_GEN_404 ? _GEN_122 : _GEN_364[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :246:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_18
      (_GEN_404 ? _GEN_123 : _GEN_366[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :247:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_19
      (_GEN_404 ? _GEN_124 : _GEN_368[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :248:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_20
      (_GEN_404 ? _GEN_125 : _GEN_370[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :245:45, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_21
      (_GEN_404 ? _GEN_126 : _GEN_372[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :246:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_22
      (_GEN_404 ? _GEN_127 : _GEN_374[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :247:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_23
      (_GEN_404 ? _GEN_128 : _GEN_376[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :248:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_24
      (_GEN_404 ? _GEN_129 : _GEN_378[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :245:45, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_25
      (_GEN_404 ? _GEN_130 : _GEN_380[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :246:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_26
      (_GEN_404 ? _GEN_131 : _GEN_382[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :247:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_27
      (_GEN_404 ? _GEN_132 : _GEN_384[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :248:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_28
      (_GEN_404 ? _GEN_133 : _GEN_386[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :245:45, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_29
      (_GEN_404 ? _GEN_134 : _GEN_388[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :246:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_30
      (_GEN_404 ? _GEN_135 : _GEN_390[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :247:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_C_31
      (_GEN_404 ? _GEN_136 : _GEN_392[_GEN_102[_selSlotIdx_T_2]]),	// ventus/src/TensorCore/MMA.scala:58:20, :105:55, :180:28, :222:50, :227:41, :248:49, :262:50, :283:{19,56}, :299:48
    .io_in_bits_rm
      (_GEN_394 ? io_in_bits_rm : _GEN_393[_selSlotIdx_T_2]),	// ventus/src/TensorCore/MMA.scala:58:20, :108:31, :180:28, :276:37
    .io_in_bits_ctrl_reg_idxw
      (_GEN_394 ? io_in_bits_ctrl_reg_idxw : _GEN_395[_selSlotIdx_T_2]),	// ventus/src/TensorCore/MMA.scala:58:20, :108:31, :109:33, :180:28, :277:39
    .io_in_bits_ctrl_warpID
      (_GEN_394 ? io_in_bits_ctrl_warpID : _GEN_396[_selSlotIdx_T_2]),	// ventus/src/TensorCore/MMA.scala:58:20, :108:31, :109:33, :180:28, :277:39
    .io_in_bits_ctrl_isMixedPrecisionMode
      (_GEN_394 ? io_in_bits_ctrl_isMixedPrecisionMode : _GEN_397[_selSlotIdx_T_2]),	// ventus/src/TensorCore/MMA.scala:58:20, :108:31, :109:33, :180:28, :277:39
    .io_in_bits_ctrl_tc_ReLU
      (_GEN_394 ? io_in_bits_ctrl_tc_ReLU : _GEN_398[_selSlotIdx_T_2]),	// ventus/src/TensorCore/MMA.scala:58:20, :108:31, :109:33, :180:28, :277:39
    .io_in_bits_ctrl_tc_shape
      (_GEN_394 ? io_in_bits_ctrl_tc_shape : _GEN_399[_selSlotIdx_T_2]),	// ventus/src/TensorCore/MMA.scala:58:20, :108:31, :109:33, :180:28, :277:39
    .io_in_bits_ctrl_sel_slot_num
      (_GEN_394 ? selSlotIdx : _GEN_400[_selSlotIdx_T_2]),	// ventus/src/TensorCore/MMA.scala:58:{14,20}, :108:31, :109:33, :180:28, :277:39
    .io_in_bits_ctrl_spike_info_sm_id
      (_GEN_394 ? io_in_bits_ctrl_spike_info_sm_id : _GEN_401[_selSlotIdx_T_2]),	// ventus/src/TensorCore/MMA.scala:58:20, :108:31, :109:33, :180:28, :277:39
    .io_in_bits_ctrl_spike_info_pc
      (_GEN_394 ? io_in_bits_ctrl_spike_info_pc : _GEN_402[_selSlotIdx_T_2]),	// ventus/src/TensorCore/MMA.scala:58:20, :108:31, :109:33, :180:28, :277:39
    .io_in_bits_ctrl_spike_info_inst
      (_GEN_394 ? io_in_bits_ctrl_spike_info_inst : _GEN_403[_selSlotIdx_T_2]),	// ventus/src/TensorCore/MMA.scala:58:20, :108:31, :109:33, :180:28, :277:39
    .io_out_ready                          (io_out_ready),
    .io_out_valid                          (_TCComputation_io_out_valid),
    .io_out_bits_data_0_result             (_TCComputation_io_out_bits_data_0_result),
    .io_out_bits_data_0_fflags             (/* unused */),
    .io_out_bits_data_1_result             (_TCComputation_io_out_bits_data_1_result),
    .io_out_bits_data_1_fflags             (/* unused */),
    .io_out_bits_data_2_result             (_TCComputation_io_out_bits_data_2_result),
    .io_out_bits_data_2_fflags             (/* unused */),
    .io_out_bits_data_3_result             (_TCComputation_io_out_bits_data_3_result),
    .io_out_bits_data_3_fflags             (/* unused */),
    .io_out_bits_data_4_result             (_TCComputation_io_out_bits_data_4_result),
    .io_out_bits_data_4_fflags             (/* unused */),
    .io_out_bits_data_5_result             (_TCComputation_io_out_bits_data_5_result),
    .io_out_bits_data_5_fflags             (/* unused */),
    .io_out_bits_data_6_result             (_TCComputation_io_out_bits_data_6_result),
    .io_out_bits_data_6_fflags             (/* unused */),
    .io_out_bits_data_7_result             (_TCComputation_io_out_bits_data_7_result),
    .io_out_bits_data_7_fflags             (/* unused */),
    .io_out_bits_data_8_result             (_TCComputation_io_out_bits_data_8_result),
    .io_out_bits_data_8_fflags             (/* unused */),
    .io_out_bits_data_9_result             (_TCComputation_io_out_bits_data_9_result),
    .io_out_bits_data_9_fflags             (/* unused */),
    .io_out_bits_data_10_result            (_TCComputation_io_out_bits_data_10_result),
    .io_out_bits_data_10_fflags            (/* unused */),
    .io_out_bits_data_11_result            (_TCComputation_io_out_bits_data_11_result),
    .io_out_bits_data_11_fflags            (/* unused */),
    .io_out_bits_data_12_result            (_TCComputation_io_out_bits_data_12_result),
    .io_out_bits_data_12_fflags            (/* unused */),
    .io_out_bits_data_13_result            (_TCComputation_io_out_bits_data_13_result),
    .io_out_bits_data_13_fflags            (/* unused */),
    .io_out_bits_data_14_result            (_TCComputation_io_out_bits_data_14_result),
    .io_out_bits_data_14_fflags            (/* unused */),
    .io_out_bits_data_15_result            (_TCComputation_io_out_bits_data_15_result),
    .io_out_bits_data_15_fflags            (/* unused */),
    .io_out_bits_data_16_result            (_TCComputation_io_out_bits_data_16_result),
    .io_out_bits_data_16_fflags            (/* unused */),
    .io_out_bits_data_17_result            (_TCComputation_io_out_bits_data_17_result),
    .io_out_bits_data_17_fflags            (/* unused */),
    .io_out_bits_data_18_result            (_TCComputation_io_out_bits_data_18_result),
    .io_out_bits_data_18_fflags            (/* unused */),
    .io_out_bits_data_19_result            (_TCComputation_io_out_bits_data_19_result),
    .io_out_bits_data_19_fflags            (/* unused */),
    .io_out_bits_data_20_result            (_TCComputation_io_out_bits_data_20_result),
    .io_out_bits_data_20_fflags            (/* unused */),
    .io_out_bits_data_21_result            (_TCComputation_io_out_bits_data_21_result),
    .io_out_bits_data_21_fflags            (/* unused */),
    .io_out_bits_data_22_result            (_TCComputation_io_out_bits_data_22_result),
    .io_out_bits_data_22_fflags            (/* unused */),
    .io_out_bits_data_23_result            (_TCComputation_io_out_bits_data_23_result),
    .io_out_bits_data_23_fflags            (/* unused */),
    .io_out_bits_data_24_result            (_TCComputation_io_out_bits_data_24_result),
    .io_out_bits_data_24_fflags            (/* unused */),
    .io_out_bits_data_25_result            (_TCComputation_io_out_bits_data_25_result),
    .io_out_bits_data_25_fflags            (/* unused */),
    .io_out_bits_data_26_result            (_TCComputation_io_out_bits_data_26_result),
    .io_out_bits_data_26_fflags            (/* unused */),
    .io_out_bits_data_27_result            (_TCComputation_io_out_bits_data_27_result),
    .io_out_bits_data_27_fflags            (/* unused */),
    .io_out_bits_data_28_result            (_TCComputation_io_out_bits_data_28_result),
    .io_out_bits_data_28_fflags            (/* unused */),
    .io_out_bits_data_29_result            (_TCComputation_io_out_bits_data_29_result),
    .io_out_bits_data_29_fflags            (/* unused */),
    .io_out_bits_data_30_result            (_TCComputation_io_out_bits_data_30_result),
    .io_out_bits_data_30_fflags            (/* unused */),
    .io_out_bits_data_31_result            (_TCComputation_io_out_bits_data_31_result),
    .io_out_bits_data_31_fflags            (/* unused */),
    .io_out_bits_ctrl_reg_idxw             (io_out_bits_ctrl_reg_idxw),
    .io_out_bits_ctrl_warpID               (io_out_bits_ctrl_warpID),
    .io_out_bits_ctrl_isMixedPrecisionMode
      (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode),
    .io_out_bits_ctrl_tc_ReLU              (io_out_bits_ctrl_tc_ReLU),
    .io_out_bits_ctrl_tc_shape             (_TCComputation_io_out_bits_ctrl_tc_shape),
    .io_out_bits_ctrl_sel_slot_num         (_TCComputation_io_out_bits_ctrl_sel_slot_num),
    .io_out_bits_ctrl_spike_info_sm_id     (io_out_bits_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_spike_info_pc        (io_out_bits_ctrl_spike_info_pc),
    .io_out_bits_ctrl_spike_info_inst      (io_out_bits_ctrl_spike_info_inst)
  );
  assign io_in_ready = ~readyDelayed;	// ventus/src/TensorCore/MMA.scala:11:7, :126:29, :127:18
  assign io_out_valid = io_out_valid_0;	// ventus/src/TensorCore/MMA.scala:11:7, :114:22
  assign io_out_bits_data_out_0 =
    _GEN_453
      ? _TCComputation_io_out_bits_data_0_result
      : {_GEN_12[_selSlotIdx_T_2], _GEN_13[_selSlotIdx_T_2]};	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:37, :355:63, :391:87, :394:61
  assign io_out_bits_data_out_1 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_1_result
           : _TCComputation_io_out_bits_data_2_result)
      : _GEN_451
          ? {_GEN_14[_selSlotIdx_T_2], _GEN_15[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_1_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :139:{33,39}, :355:63, :391:{36,87}, :394:61, :396:32, :401:35
  assign io_out_bits_data_out_2 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_2_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_16[_selSlotIdx_T_2], _GEN_17[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_2_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :140:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :402:35
  assign io_out_bits_data_out_3 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_3_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_18[_selSlotIdx_T_2], _GEN_19[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_3_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :141:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :403:35
  assign io_out_bits_data_out_4 =
    _GEN_453
      ? _TCComputation_io_out_bits_data_4_result
      : {_GEN_20[_selSlotIdx_T_2], _GEN_21[_selSlotIdx_T_2]};	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:37, :355:63, :391:87, :394:61
  assign io_out_bits_data_out_5 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_5_result
           : _TCComputation_io_out_bits_data_6_result)
      : _GEN_451
          ? {_GEN_22[_selSlotIdx_T_2], _GEN_23[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_5_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :139:{33,39}, :355:63, :391:{36,87}, :394:61, :396:32, :401:35
  assign io_out_bits_data_out_6 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_6_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_24[_selSlotIdx_T_2], _GEN_25[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_6_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :140:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :402:35
  assign io_out_bits_data_out_7 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_7_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_26[_selSlotIdx_T_2], _GEN_27[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_7_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :141:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :403:35
  assign io_out_bits_data_out_8 =
    _GEN_453
      ? _TCComputation_io_out_bits_data_8_result
      : {_GEN_28[_selSlotIdx_T_2], _GEN_29[_selSlotIdx_T_2]};	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:37, :355:63, :391:87, :394:61
  assign io_out_bits_data_out_9 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_9_result
           : _TCComputation_io_out_bits_data_10_result)
      : _GEN_451
          ? {_GEN_30[_selSlotIdx_T_2], _GEN_31[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_9_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :139:{33,39}, :355:63, :391:{36,87}, :394:61, :396:32, :401:35
  assign io_out_bits_data_out_10 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_10_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_32[_selSlotIdx_T_2], _GEN_33[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_10_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :140:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :402:35
  assign io_out_bits_data_out_11 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_11_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_34[_selSlotIdx_T_2], _GEN_35[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_11_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :141:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :403:35
  assign io_out_bits_data_out_12 =
    _GEN_453
      ? _TCComputation_io_out_bits_data_12_result
      : {_GEN_36[_selSlotIdx_T_2], _GEN_37[_selSlotIdx_T_2]};	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:37, :355:63, :391:87, :394:61
  assign io_out_bits_data_out_13 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_13_result
           : _TCComputation_io_out_bits_data_14_result)
      : _GEN_451
          ? {_GEN_38[_selSlotIdx_T_2], _GEN_39[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_13_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :139:{33,39}, :355:63, :391:{36,87}, :394:61, :396:32, :401:35
  assign io_out_bits_data_out_14 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_14_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_40[_selSlotIdx_T_2], _GEN_41[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_14_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :140:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :402:35
  assign io_out_bits_data_out_15 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_15_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_42[_selSlotIdx_T_2], _GEN_43[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_15_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :141:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :403:35
  assign io_out_bits_data_out_16 =
    _GEN_453
      ? _TCComputation_io_out_bits_data_16_result
      : {_GEN_44[_selSlotIdx_T_2], _GEN_45[_selSlotIdx_T_2]};	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:37, :355:63, :391:87, :394:61
  assign io_out_bits_data_out_17 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_17_result
           : _TCComputation_io_out_bits_data_18_result)
      : _GEN_451
          ? {_GEN_46[_selSlotIdx_T_2], _GEN_47[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_17_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :139:{33,39}, :355:63, :391:{36,87}, :394:61, :396:32, :401:35
  assign io_out_bits_data_out_18 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_18_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_48[_selSlotIdx_T_2], _GEN_49[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_18_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :140:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :402:35
  assign io_out_bits_data_out_19 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_19_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_50[_selSlotIdx_T_2], _GEN_51[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_19_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :141:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :403:35
  assign io_out_bits_data_out_20 =
    _GEN_453
      ? _TCComputation_io_out_bits_data_20_result
      : {_GEN_52[_selSlotIdx_T_2], _GEN_53[_selSlotIdx_T_2]};	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:37, :355:63, :391:87, :394:61
  assign io_out_bits_data_out_21 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_21_result
           : _TCComputation_io_out_bits_data_22_result)
      : _GEN_451
          ? {_GEN_54[_selSlotIdx_T_2], _GEN_55[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_21_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :139:{33,39}, :355:63, :391:{36,87}, :394:61, :396:32, :401:35
  assign io_out_bits_data_out_22 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_22_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_56[_selSlotIdx_T_2], _GEN_57[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_22_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :140:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :402:35
  assign io_out_bits_data_out_23 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_23_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_58[_selSlotIdx_T_2], _GEN_59[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_23_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :141:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :403:35
  assign io_out_bits_data_out_24 =
    _GEN_453
      ? _TCComputation_io_out_bits_data_24_result
      : {_GEN_60[_selSlotIdx_T_2], _GEN_61[_selSlotIdx_T_2]};	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:37, :355:63, :391:87, :394:61
  assign io_out_bits_data_out_25 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_25_result
           : _TCComputation_io_out_bits_data_26_result)
      : _GEN_451
          ? {_GEN_62[_selSlotIdx_T_2], _GEN_63[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_25_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :139:{33,39}, :355:63, :391:{36,87}, :394:61, :396:32, :401:35
  assign io_out_bits_data_out_26 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_26_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_64[_selSlotIdx_T_2], _GEN_65[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_26_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :140:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :402:35
  assign io_out_bits_data_out_27 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_27_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_66[_selSlotIdx_T_2], _GEN_67[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_27_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :141:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :403:35
  assign io_out_bits_data_out_28 =
    _GEN_453
      ? _TCComputation_io_out_bits_data_28_result
      : {_GEN_68[_selSlotIdx_T_2], _GEN_69[_selSlotIdx_T_2]};	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:37, :355:63, :391:87, :394:61
  assign io_out_bits_data_out_29 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_29_result
           : _TCComputation_io_out_bits_data_30_result)
      : _GEN_451
          ? {_GEN_70[_selSlotIdx_T_2], _GEN_71[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_29_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :139:{33,39}, :355:63, :391:{36,87}, :394:61, :396:32, :401:35
  assign io_out_bits_data_out_30 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_30_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_72[_selSlotIdx_T_2], _GEN_73[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_30_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :140:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :402:35
  assign io_out_bits_data_out_31 =
    _GEN_452
      ? (_TCComputation_io_out_bits_ctrl_isMixedPrecisionMode
           ? _TCComputation_io_out_bits_data_31_result
           : 32'h0)
      : _GEN_451
          ? {_GEN_74[_selSlotIdx_T_2], _GEN_75[_selSlotIdx_T_2]}
          : _TCComputation_io_out_bits_data_31_result;	// ventus/src/TensorCore/MMA.scala:11:7, :58:20, :82:29, :138:31, :141:{33,39}, :187:41, :355:63, :391:{36,87}, :394:61, :396:32, :403:35
  assign io_out_bits_ctrl_isMixedPrecisionMode =
    _TCComputation_io_out_bits_ctrl_isMixedPrecisionMode;	// ventus/src/TensorCore/MMA.scala:11:7, :82:29
  assign io_out_bits_ctrl_tc_shape = _TCComputation_io_out_bits_ctrl_tc_shape;	// ventus/src/TensorCore/MMA.scala:11:7, :82:29
  assign io_out_bits_ctrl_sel_slot_num = _TCComputation_io_out_bits_ctrl_sel_slot_num;	// ventus/src/TensorCore/MMA.scala:11:7, :82:29
endmodule

