Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1\alu.v" into library work
Parsing verilog file "add.v" included at line 3.
Parsing module <add1>.
Parsing module <add2>.
Parsing module <add4>.
Parsing module <add8>.
Parsing module <add16>.
Parsing module <add32>.
Parsing module <sub32>.
Parsing verilog file "multiplex.v" included at line 4.
Parsing module <multiplex32_16>.
Parsing module <multiplex1_16>.
Parsing module <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <alu>.

Elaborating module <add32>.

Elaborating module <add16>.

Elaborating module <add8>.

Elaborating module <add4>.

Elaborating module <add2>.

Elaborating module <add1>.

Elaborating module <sub32>.

Elaborating module <multiplex32_16>.

Elaborating module <multiplex1_16>.
WARNING:HDLCompiler:634 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1\alu.v" Line 33: Net <cout_t[9]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <alu>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1\alu.v".
WARNING:Xst:653 - Signal <cout_t<9:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
Unit <alu> synthesized.

Synthesizing Unit <add32>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1/add.v".
    Summary:
	no macro.
Unit <add32> synthesized.

Synthesizing Unit <add16>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1/add.v".
    Summary:
	no macro.
Unit <add16> synthesized.

Synthesizing Unit <add8>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1/add.v".
    Summary:
	no macro.
Unit <add8> synthesized.

Synthesizing Unit <add4>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1/add.v".
    Summary:
	no macro.
Unit <add4> synthesized.

Synthesizing Unit <add2>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1/add.v".
    Summary:
	no macro.
Unit <add2> synthesized.

Synthesizing Unit <add1>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1/add.v".
    Summary:
Unit <add1> synthesized.

Synthesizing Unit <sub32>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1/add.v".
    Summary:
Unit <sub32> synthesized.

Synthesizing Unit <multiplex32_16>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1/multiplex.v".
    Found 1-bit 16-to-1 multiplexer for signal <_n0118> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0152> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0185> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0218> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0251> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0284> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0317> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0350> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0383> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0416> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0449> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0482> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0515> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0548> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0581> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0614> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0647> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0680> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0713> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0746> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0779> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0812> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0845> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0878> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0911> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0944> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n0977> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n1010> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n1043> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n1076> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n1109> created at line 27.
    Found 1-bit 16-to-1 multiplexer for signal <_n1142> created at line 27.
WARNING:Xst:737 - Found 1-bit latch for signal <out<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  32 Multiplexer(s).
Unit <multiplex32_16> synthesized.

Synthesizing Unit <multiplex1_16>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab1/multiplex.v".
    Found 1-bit 16-to-1 multiplexer for signal <_n0055> created at line 55.
WARNING:Xst:737 - Found 1-bit latch for signal <out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
Unit <multiplex1_16> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 33
 1-bit latch                                           : 33
# Multiplexers                                         : 33
 1-bit 16-to-1 multiplexer                             : 33
# Xors                                                 : 649
 1-bit xor2                                            : 640
 32-bit xor2                                           : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 33
 1-bit 16-to-1 multiplexer                             : 33
# Xors                                                 : 649
 1-bit xor2                                            : 640
 32-bit xor2                                           : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <alu> ...

Optimizing unit <multiplex32_16> ...

Optimizing unit <multiplex1_16> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu, actual ratio is 12.
Latch m32/out_31 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_30 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_29 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_27 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_26 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_25 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_24 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_23 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_22 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_21 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_20 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_19 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_18 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_17 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_16 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch m32/out_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : alu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 516
#      INV                         : 1
#      LUT2                        : 32
#      LUT3                        : 53
#      LUT4                        : 74
#      LUT5                        : 102
#      LUT6                        : 155
#      MUXF7                       : 67
#      MUXF8                       : 32
# FlipFlops/Latches                : 65
#      LD                          : 65
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 103
#      IBUF                        : 69
#      OBUF                        : 34

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  18224     0%  
 Number of Slice LUTs:                  417  out of   9112     4%  
    Number used as Logic:               417  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    449
   Number with an unused Flip Flop:     417  out of    449    92%  
   Number with an unused LUT:            32  out of    449     7%  
   Number of fully used LUT-FF pairs:     0  out of    449     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of    232    44%  
    IOB Flip Flops/Latches:              33

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
card<4>                            | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 21.933ns
   Maximum output required time after clock: 5.942ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'card<4>'
  Total number of paths / destination ports: 64392 / 65
-------------------------------------------------------------------------
Offset:              21.933ns (Levels of Logic = 24)
  Source:            a<0> (PAD)
  Destination:       m1/out (LATCH)
  Destination Clock: card<4> rising

  Data Path: a<0> to m1/out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  a_0_IBUF (a_0_IBUF)
     LUT2:I0->O            3   0.203   1.015  f_t<128>1 (a1/a1/a1/a1/a1/carry)
     LUT6:I0->O            1   0.203   0.000  a1/a1/a1/a1/a2/a2/cout_G (N106)
     MUXF7:I1->O           4   0.140   0.684  a1/a1/a1/a1/a2/a2/cout (a1/a1/a1/carry)
     LUT3:I2->O            1   0.205   0.684  a1/a1/a1/a2/a2/a1/cout_SW0 (N5)
     LUT5:I3->O            4   0.203   0.684  a1/a1/a1/a2/a2/a1/cout (a1/a1/a1/a2/a2/carry)
     LUT3:I2->O            1   0.205   0.684  a1/a1/a2/a1/a1/a2/cout_SW0 (N7)
     LUT5:I3->O            4   0.203   0.684  a1/a1/a2/a1/a1/a2/cout (a1/a1/a2/a1/carry)
     LUT3:I2->O            1   0.205   0.684  a1/a1/a2/a2/a1/a1/cout_SW0 (N9)
     LUT5:I3->O            4   0.203   0.684  a1/a1/a2/a2/a1/a1/cout (a1/a1/a2/a2/a1/carry)
     LUT3:I2->O            1   0.205   0.684  a1/a1/a2/a2/a2/a2/cout_SW0 (N11)
     LUT5:I3->O            4   0.203   0.684  a1/a1/a2/a2/a2/a2/cout (a1/carry)
     LUT3:I2->O            1   0.205   0.684  a1/a2/a1/a1/a2/a1/cout_SW0 (N13)
     LUT5:I3->O            4   0.203   0.684  a1/a2/a1/a1/a2/a1/cout (a1/a2/a1/a1/a2/carry)
     LUT3:I2->O            1   0.205   0.684  a1/a2/a1/a2/a1/a2/cout_SW0 (N15)
     LUT5:I3->O            4   0.203   0.684  a1/a2/a1/a2/a1/a2/cout (a1/a2/a1/a2/carry)
     LUT3:I2->O            1   0.205   0.684  a1/a2/a2/a1/a1/a1/cout_SW0 (N17)
     LUT5:I3->O            4   0.203   0.684  a1/a2/a2/a1/a1/a1/cout (a1/a2/a2/a1/a1/carry)
     LUT3:I2->O            1   0.205   0.684  a1/a2/a2/a1/a2/a2/cout_SW0 (N19)
     LUT5:I3->O            4   0.203   0.684  a1/a2/a2/a1/a2/a2/cout (a1/a2/a2/carry)
     LUT3:I2->O            1   0.205   0.684  a1/a2/a2/a2/a2/a1/cout_SW0 (N21)
     LUT5:I3->O            2   0.203   0.845  a1/a2/a2/a2/a2/a1/cout (a1/a2/a2/a2/a2/carry)
     LUT5:I2->O            1   0.205   0.684  m1/Mmux__n005528 (m1/Mmux__n005527)
     LUT5:I3->O            1   0.203   0.000  m1/Mmux__n005529 (m1/_n0055)
     LD:D                      0.037          m1/out
    ----------------------------------------
    Total                     21.933ns (5.885ns logic, 16.048ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'card<4>'
  Total number of paths / destination ports: 65 / 34
-------------------------------------------------------------------------
Offset:              5.942ns (Levels of Logic = 3)
  Source:            m32/out_13 (LATCH)
  Destination:       zero (PAD)
  Source Clock:      card<4> rising

  Data Path: m32/out_13 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.944  m32/out_13 (m32/out_13)
     LUT6:I0->O            1   0.203   0.944  zero<31>1 (zero<31>)
     LUT6:I0->O            1   0.203   0.579  zero<31>7 (zero_OBUF)
     OBUF:I->O                 2.571          zero_OBUF (zero)
    ----------------------------------------
    Total                      5.942ns (3.475ns logic, 2.467ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.92 secs
 
--> 

Total memory usage is 4511780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    0 (   0 filtered)

