Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:46:20 2015
| Host              : xsjrdevl13 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : mcml
| Device            : 7k160t-ffg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_const__103_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            r_const__99_reg[0]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 r  r_const__103_reg[0]/Q
                         net (fo=1, unplaced)         0.094     0.804    r_const__103_reg[0]_n_0
                         SRL16E                                       r  r_const__99_reg[0]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    clk_IBUF_BUFG
                                                                      r  r_const__99_reg[0]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.264     0.619    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.685    r_const__99_reg[0]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_const__103_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            r_const__99_reg[10]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 r  r_const__103_reg[10]/Q
                         net (fo=1, unplaced)         0.094     0.804    r_const__103_reg[10]_n_0
                         SRL16E                                       r  r_const__99_reg[10]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    clk_IBUF_BUFG
                                                                      r  r_const__99_reg[10]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.264     0.619    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.685    r_const__99_reg[10]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_const__103_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            r_const__99_reg[11]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 r  r_const__103_reg[11]/Q
                         net (fo=1, unplaced)         0.094     0.804    r_const__103_reg[11]_n_0
                         SRL16E                                       r  r_const__99_reg[11]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    clk_IBUF_BUFG
                                                                      r  r_const__99_reg[11]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.264     0.619    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.685    r_const__99_reg[11]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_const__103_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            r_const__99_reg[12]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 r  r_const__103_reg[12]/Q
                         net (fo=1, unplaced)         0.094     0.804    r_const__103_reg[12]_n_0
                         SRL16E                                       r  r_const__99_reg[12]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    clk_IBUF_BUFG
                                                                      r  r_const__99_reg[12]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.264     0.619    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.685    r_const__99_reg[12]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_const__103_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            r_const__99_reg[13]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 r  r_const__103_reg[13]/Q
                         net (fo=1, unplaced)         0.094     0.804    r_const__103_reg[13]_n_0
                         SRL16E                                       r  r_const__99_reg[13]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    clk_IBUF_BUFG
                                                                      r  r_const__99_reg[13]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.264     0.619    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.685    r_const__99_reg[13]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_const__103_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            r_const__99_reg[14]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 r  r_const__103_reg[14]/Q
                         net (fo=1, unplaced)         0.094     0.804    r_const__103_reg[14]_n_0
                         SRL16E                                       r  r_const__99_reg[14]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    clk_IBUF_BUFG
                                                                      r  r_const__99_reg[14]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.264     0.619    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.685    r_const__99_reg[14]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_const__103_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            r_const__99_reg[15]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 r  r_const__103_reg[15]/Q
                         net (fo=1, unplaced)         0.094     0.804    r_const__103_reg[15]_n_0
                         SRL16E                                       r  r_const__99_reg[15]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    clk_IBUF_BUFG
                                                                      r  r_const__99_reg[15]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.264     0.619    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.685    r_const__99_reg[15]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_const__103_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            r_const__99_reg[16]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 r  r_const__103_reg[16]/Q
                         net (fo=1, unplaced)         0.094     0.804    r_const__103_reg[16]_n_0
                         SRL16E                                       r  r_const__99_reg[16]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    clk_IBUF_BUFG
                                                                      r  r_const__99_reg[16]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.264     0.619    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.685    r_const__99_reg[16]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_const__103_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            r_const__99_reg[17]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 r  r_const__103_reg[17]/Q
                         net (fo=1, unplaced)         0.094     0.804    r_const__103_reg[17]_n_0
                         SRL16E                                       r  r_const__99_reg[17]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    clk_IBUF_BUFG
                                                                      r  r_const__99_reg[17]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.264     0.619    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.685    r_const__99_reg[17]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_const__103_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            r_const__99_reg[18]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 r  r_const__103_reg[18]/Q
                         net (fo=1, unplaced)         0.094     0.804    r_const__103_reg[18]_n_0
                         SRL16E                                       r  r_const__99_reg[18]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    clk_IBUF_BUFG
                                                                      r  r_const__99_reg[18]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.264     0.619    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.685    r_const__99_reg[18]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            u_calc/rand_u4/r_s1_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.196ns (23.070%)  route 0.654ns (76.930%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 f  reset_calculator_reg/Q
                         net (fo=17499, unplaced)     0.164     0.875    u_calc/reset
                                                                      f  u_calc/rand_u2_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.939 r  u_calc/rand_u2_i_1/O
                         net (fo=5, unplaced)         0.148     1.086    u_calc/rand_u4/resetn
                                                                      r  u_calc/rand_u4/r_s2[31]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     1.114 f  u_calc/rand_u4/r_s2[31]_i_2/O
                         net (fo=88, unplaced)        0.342     1.456    u_calc/rand_u4/r_s2[31]_i_2_n_0
                         FDCE                                         f  u_calc/rand_u4/r_s1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    u_calc/rand_u4/clk
                                                                      r  u_calc/rand_u4/r_s1_reg[10]/C
                         clock pessimism             -0.264     0.619    
                         FDCE (Remov_fdce_C_CLR)     -0.068     0.551    u_calc/rand_u4/r_s1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            u_calc/rand_u4/r_s1_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.196ns (23.070%)  route 0.654ns (76.930%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 f  reset_calculator_reg/Q
                         net (fo=17499, unplaced)     0.164     0.875    u_calc/reset
                                                                      f  u_calc/rand_u2_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.939 r  u_calc/rand_u2_i_1/O
                         net (fo=5, unplaced)         0.148     1.086    u_calc/rand_u4/resetn
                                                                      r  u_calc/rand_u4/r_s2[31]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     1.114 f  u_calc/rand_u4/r_s2[31]_i_2/O
                         net (fo=88, unplaced)        0.342     1.456    u_calc/rand_u4/r_s2[31]_i_2_n_0
                         FDCE                                         f  u_calc/rand_u4/r_s1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    u_calc/rand_u4/clk
                                                                      r  u_calc/rand_u4/r_s1_reg[11]/C
                         clock pessimism             -0.264     0.619    
                         FDCE (Remov_fdce_C_CLR)     -0.068     0.551    u_calc/rand_u4/r_s1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            u_calc/rand_u4/r_s1_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.196ns (23.070%)  route 0.654ns (76.930%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 f  reset_calculator_reg/Q
                         net (fo=17499, unplaced)     0.164     0.875    u_calc/reset
                                                                      f  u_calc/rand_u2_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.939 r  u_calc/rand_u2_i_1/O
                         net (fo=5, unplaced)         0.148     1.086    u_calc/rand_u4/resetn
                                                                      r  u_calc/rand_u4/r_s2[31]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     1.114 f  u_calc/rand_u4/r_s2[31]_i_2/O
                         net (fo=88, unplaced)        0.342     1.456    u_calc/rand_u4/r_s2[31]_i_2_n_0
                         FDCE                                         f  u_calc/rand_u4/r_s1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    u_calc/rand_u4/clk
                                                                      r  u_calc/rand_u4/r_s1_reg[12]/C
                         clock pessimism             -0.264     0.619    
                         FDCE (Remov_fdce_C_CLR)     -0.068     0.551    u_calc/rand_u4/r_s1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            u_calc/rand_u4/r_s1_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.196ns (23.070%)  route 0.654ns (76.930%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 f  reset_calculator_reg/Q
                         net (fo=17499, unplaced)     0.164     0.875    u_calc/reset
                                                                      f  u_calc/rand_u2_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.939 r  u_calc/rand_u2_i_1/O
                         net (fo=5, unplaced)         0.148     1.086    u_calc/rand_u4/resetn
                                                                      r  u_calc/rand_u4/r_s2[31]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     1.114 f  u_calc/rand_u4/r_s2[31]_i_2/O
                         net (fo=88, unplaced)        0.342     1.456    u_calc/rand_u4/r_s2[31]_i_2_n_0
                         FDCE                                         f  u_calc/rand_u4/r_s1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    u_calc/rand_u4/clk
                                                                      r  u_calc/rand_u4/r_s1_reg[13]/C
                         clock pessimism             -0.264     0.619    
                         FDCE (Remov_fdce_C_CLR)     -0.068     0.551    u_calc/rand_u4/r_s1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            u_calc/rand_u4/r_s1_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.196ns (23.070%)  route 0.654ns (76.930%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 f  reset_calculator_reg/Q
                         net (fo=17499, unplaced)     0.164     0.875    u_calc/reset
                                                                      f  u_calc/rand_u2_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.939 r  u_calc/rand_u2_i_1/O
                         net (fo=5, unplaced)         0.148     1.086    u_calc/rand_u4/resetn
                                                                      r  u_calc/rand_u4/r_s2[31]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     1.114 f  u_calc/rand_u4/r_s2[31]_i_2/O
                         net (fo=88, unplaced)        0.342     1.456    u_calc/rand_u4/r_s2[31]_i_2_n_0
                         FDCE                                         f  u_calc/rand_u4/r_s1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    u_calc/rand_u4/clk
                                                                      r  u_calc/rand_u4/r_s1_reg[14]/C
                         clock pessimism             -0.264     0.619    
                         FDCE (Remov_fdce_C_CLR)     -0.068     0.551    u_calc/rand_u4/r_s1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            u_calc/rand_u4/r_s1_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.196ns (23.070%)  route 0.654ns (76.930%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 f  reset_calculator_reg/Q
                         net (fo=17499, unplaced)     0.164     0.875    u_calc/reset
                                                                      f  u_calc/rand_u2_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.939 r  u_calc/rand_u2_i_1/O
                         net (fo=5, unplaced)         0.148     1.086    u_calc/rand_u4/resetn
                                                                      r  u_calc/rand_u4/r_s2[31]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     1.114 f  u_calc/rand_u4/r_s2[31]_i_2/O
                         net (fo=88, unplaced)        0.342     1.456    u_calc/rand_u4/r_s2[31]_i_2_n_0
                         FDCE                                         f  u_calc/rand_u4/r_s1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    u_calc/rand_u4/clk
                                                                      r  u_calc/rand_u4/r_s1_reg[15]/C
                         clock pessimism             -0.264     0.619    
                         FDCE (Remov_fdce_C_CLR)     -0.068     0.551    u_calc/rand_u4/r_s1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            u_calc/rand_u4/r_s1_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.196ns (23.070%)  route 0.654ns (76.930%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 f  reset_calculator_reg/Q
                         net (fo=17499, unplaced)     0.164     0.875    u_calc/reset
                                                                      f  u_calc/rand_u2_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.939 r  u_calc/rand_u2_i_1/O
                         net (fo=5, unplaced)         0.148     1.086    u_calc/rand_u4/resetn
                                                                      r  u_calc/rand_u4/r_s2[31]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     1.114 f  u_calc/rand_u4/r_s2[31]_i_2/O
                         net (fo=88, unplaced)        0.342     1.456    u_calc/rand_u4/r_s2[31]_i_2_n_0
                         FDCE                                         f  u_calc/rand_u4/r_s1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    u_calc/rand_u4/clk
                                                                      r  u_calc/rand_u4/r_s1_reg[16]/C
                         clock pessimism             -0.264     0.619    
                         FDCE (Remov_fdce_C_CLR)     -0.068     0.551    u_calc/rand_u4/r_s1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            u_calc/rand_u4/r_s1_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.196ns (23.070%)  route 0.654ns (76.930%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 f  reset_calculator_reg/Q
                         net (fo=17499, unplaced)     0.164     0.875    u_calc/reset
                                                                      f  u_calc/rand_u2_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.939 r  u_calc/rand_u2_i_1/O
                         net (fo=5, unplaced)         0.148     1.086    u_calc/rand_u4/resetn
                                                                      r  u_calc/rand_u4/r_s2[31]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     1.114 f  u_calc/rand_u4/r_s2[31]_i_2/O
                         net (fo=88, unplaced)        0.342     1.456    u_calc/rand_u4/r_s2[31]_i_2_n_0
                         FDCE                                         f  u_calc/rand_u4/r_s1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    u_calc/rand_u4/clk
                                                                      r  u_calc/rand_u4/r_s1_reg[17]/C
                         clock pessimism             -0.264     0.619    
                         FDCE (Remov_fdce_C_CLR)     -0.068     0.551    u_calc/rand_u4/r_s1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            u_calc/rand_u4/r_s1_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.196ns (23.070%)  route 0.654ns (76.930%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 f  reset_calculator_reg/Q
                         net (fo=17499, unplaced)     0.164     0.875    u_calc/reset
                                                                      f  u_calc/rand_u2_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.939 r  u_calc/rand_u2_i_1/O
                         net (fo=5, unplaced)         0.148     1.086    u_calc/rand_u4/resetn
                                                                      r  u_calc/rand_u4/r_s2[31]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     1.114 f  u_calc/rand_u4/r_s2[31]_i_2/O
                         net (fo=88, unplaced)        0.342     1.456    u_calc/rand_u4/r_s2[31]_i_2_n_0
                         FDCE                                         f  u_calc/rand_u4/r_s1_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    u_calc/rand_u4/clk
                                                                      r  u_calc/rand_u4/r_s1_reg[18]/C
                         clock pessimism             -0.264     0.619    
                         FDCE (Remov_fdce_C_CLR)     -0.068     0.551    u_calc/rand_u4/r_s1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Destination:            u_calc/rand_u4/r_s1_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.750ns period=25.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.196ns (23.070%)  route 0.654ns (76.930%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.119     0.119 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.349    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.231     0.606    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.710 f  reset_calculator_reg/Q
                         net (fo=17499, unplaced)     0.164     0.875    u_calc/reset
                                                                      f  u_calc/rand_u2_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.939 r  u_calc/rand_u2_i_1/O
                         net (fo=5, unplaced)         0.148     1.086    u_calc/rand_u4/resetn
                                                                      r  u_calc/rand_u4/r_s2[31]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     1.114 f  u_calc/rand_u4/r_s2[31]_i_2/O
                         net (fo=88, unplaced)        0.342     1.456    u_calc/rand_u4/r_s2[31]_i_2_n_0
                         FDCE                                         f  u_calc/rand_u4/r_s1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.367     0.367 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.610    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=29205, unplaced)     0.243     0.883    u_calc/rand_u4/clk
                                                                      r  u_calc/rand_u4/r_s1_reg[19]/C
                         clock pessimism             -0.264     0.619    
                         FDCE (Remov_fdce_C_CLR)     -0.068     0.551    u_calc/rand_u4/r_s1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.905    




