{
  "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
  "modules": {
    "mult": {
      "attributes": {
        "hdlname": "mult",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "mult.v:1.1-33.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000001000"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "product": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        }
      },
      "cells": {
        "$mul$mult.v:22$2": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "mult.v:22.26-22.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
            "B": [ 44, 45, 46, 47, 48, 49, 50, 51 ],
            "Y": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
          }
        },
        "$procdff$12": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "mult.v:12.5-20.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 19 ],
            "CLK": [ 18 ],
            "D": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
            "Q": [ 44, 45, 46, 47, 48, 49, 50, 51 ]
          }
        },
        "$procdff$6": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "mult.v:24.5-30.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 19 ],
            "CLK": [ 18 ],
            "D": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "Q": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
          }
        },
        "$procdff$9": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "mult.v:12.5-20.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 19 ],
            "CLK": [ 18 ],
            "D": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
            "Q": [ 36, 37, 38, 39, 40, 41, 42, 43 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "mult.v:4.28-4.29"
          }
        },
        "a_reg": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "mult.v:9.21-9.26"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "mult.v:4.30-4.31"
          }
        },
        "b_reg": {
          "hide_name": 0,
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "mult.v:9.28-9.33"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "mult.v:5.16-5.19"
          }
        },
        "product": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "mult.v:6.30-6.37"
          }
        },
        "product_reg": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "mult.v:10.24-10.35"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "mult.v:5.20-5.23"
          }
        }
      }
    }
  }
}
