## Here Shows What We Did
More information coming soon.

### Scala_HDL

Scala_HDL is a project for translating scala codes into verilog codes.
It includes conventions for

```markdown
Syntax highlighted code block

# Header 1
## Header 2
### Header 3

- Bulleted
- List

1. Numbered
2. List

**Bold** and _Italic_ and `Code` text

[Link](url) and ![Image](src)
```

For more details see [ScalaHDL_Fourth_Stage](https://github.com/JungleX/ScalaHDL_Fourth_Stage/).

