// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Sun May 31 14:03:09 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_i2s.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/ring_mod.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/ring_mod_mult/rtl/ring_mod_mult.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 12 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 13 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 14 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 31 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 32 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 33 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 45 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 46 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 47 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 62 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 63 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 64 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, input i_Mix, 
            input i_Ring_Mod, output o_DAC_MOSI, output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@14(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@14(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@14(51[7],51[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, test_c, i_ADC_Data_c, i_ADC_Clock_c, 
        i_ADC_CS_c, i_Mix_c, o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@14(29[13],29[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@14(30[12],30[20])"*/
    wire [7:0]Harmonic_Count;   /* synthesis lineinfo="@14(31[12],31[26])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@14(33[21],33[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@14(34[13],34[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@14(35[13],35[23])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[6] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[5] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [10:0]\Harmonic_Scale[1] ;   /* synthesis lineinfo="@14(70[22],70[36])"*/
    wire [10:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@14(70[22],70[36])"*/
    wire [10:0]\Scale_Initial[1] ;   /* synthesis lineinfo="@14(71[22],71[35])"*/
    wire [10:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@14(71[22],71[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@14(72[12],72[23])"*/
    
    wire Adder_Clear;
    wire [10:0]\Adder_Mult[1] ;   /* synthesis lineinfo="@14(75[23],75[33])"*/
    wire [10:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@14(75[23],75[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@14(76[21],76[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@14(76[21],76[32])"*/
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@14(77[20],77[33])"*/
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@14(77[20],77[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@14(96[12],96[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@14(98[13],98[25])"*/
    
    wire DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@14(138[12],138[18])"*/
    
    wire n341, n369, n73, n11513, Next_Sample_N_209;
    wire [1:0]Adder_Start_1__N_113;
    wire [1:0]Scaler_Start_1__N_127;
    
    wire n10847, n14651;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@11(56[12],56[30])"*/
    
    wire n14648, n14645, n7, n55, n86, n4315, n4305, CS_Stable, 
        n14549, n84, n77, n14546, n83, n46, n72, n44, n41, 
        n39, SM_Adder, n14540, n14537, n78, n14534, n11822, n14531, 
        n14528, n79, SM_Adder_adj_1642, n12, n14525, n14522, n3017, 
        n11816, n14, n12_adj_1643, n10_2, n8, n6_2, n4, n81, 
        n11814, n75, n71, n74, n82, n7634, n11047, n4_adj_1644, 
        n7_adj_1645, n42, n40, n43, n2589, n2588, n2587, n2586, 
        n2585, n2584, n2583, n2582, n3870, n14114, n76, n80, 
        n85, n14113, n14112, n14111, n14110, n7775, n14109, n7748, 
        n5, n15_2;
    wire [5:0]Bit_Counter;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n45, n10655, n11485, n8920, n3013, n4_adj_1646, n14465, 
        n3860, n3858, n1138, n14654, n12592, n15_adj_1647, n12_adj_1648, 
        n12589, n3856, n4_adj_1649, n3, n10657, n11738, n34, n7490, 
        n12581, n12904, n14093, n8927, n11732, n18, n7403, n27, 
        n12_adj_1650, n14089, n13, n21, n14085, n11, n12908, n8876, 
        n9743, n9741, n9739, n9737, n12234, n9734, n9732, n12232, 
        n5222, n6088, n9730, n9728, n7_adj_1651, n9726, n11624, 
        n8577, n9724, n9722, n6800, n9720, n6994, n6803, n10883, 
        n10_adj_1652, n14059, n14058, n14056, n9;
    
    VHI i2 (.Z(VCC_net));
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[5] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i0 (.D(\ADC_Data[6] [0]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i0.REGSET = "RESET";
    defparam Harmonic_Count_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i1875_4_lut (.A(Next_Sample), 
            .B(Next_Sample_N_209), .C(reset_n_c), .D(n13), .Z(n3858));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1875_4_lut.INIT = "0xcaaa";
    FD1P3XZ Scaler_Start_i0_i0 (.D(n4_adj_1649), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Scaler_Start_i0_i0.REGSET = "RESET";
    defparam Scaler_Start_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i1  (.D(\Adder_Total[0] [2]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ DAC_Send_c (.D(n10847), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(DAC_Send));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    Scale_Mult \genscaler[1].scaler  (.GND_net(GND_net), .\Adder_Mult[1] ({\Adder_Mult[1] }), 
            .Main_Clock(Main_Clock), .\Scaler_Ready[1] (Scaler_Ready[1]), 
            .VCC_net(VCC_net), .\Harmonic_Scale[1] ({\Harmonic_Scale[1] }), 
            .Scaler_Reset(Scaler_Reset), .\Scaler_Start[1] (Scaler_Start[1]), 
            .\Scale_Initial[1] ({\Scale_Initial[1] }));   /* synthesis lineinfo="@14(102[35],110[4])"*/
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+(D))))" *) LUT4 i13_4_lut_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(n14058), .D(SM_Top[0]), .Z(n7_adj_1645));
    defparam i13_4_lut_4_lut.INIT = "0x0811";
    (* lut_function="(A (B)+!A !((C)+!B))" *) LUT4 i5075_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(SM_Top[1]), .Z(Next_Sample_N_209));   /* synthesis lineinfo="@14(162[4],242[11])"*/
    defparam i5075_3_lut.INIT = "0x8c8c";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n2589), .SP(n3017), .CK(Main_Clock), 
            .SR(n14085), .Q(Harmonic[0]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@14(13[15],13[24])"*/
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_2_lut_4_lut (.A(n10_adj_1652), 
            .B(n11), .C(n14110), .D(SM_Top[0]), .Z(n34));
    defparam i1_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_rep_167 (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n14093));   /* synthesis lineinfo="@14(162[4],242[11])"*/
    defparam i1_2_lut_rep_167.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_3_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .C(Sample_Ready), .Z(n11047));   /* synthesis lineinfo="@14(162[4],242[11])"*/
    defparam i1_3_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A !(C+!(D))))" *) LUT4 i10000_3_lut_4_lut (.A(n14058), 
            .B(SM_Top[1]), .C(n8876), .D(reset_n_c), .Z(n3017));
    defparam i10000_3_lut_4_lut.INIT = "0x70ff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (D)+!B !(C+!(D))))" *) LUT4 i1_4_lut_4_lut (.A(n14058), 
            .B(SM_Top[1]), .C(n369), .D(SM_Top[0]), .Z(n11624));
    defparam i1_4_lut_4_lut.INIT = "0xb8ff";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut (.A(reset_n_c), 
            .B(SM_Top[2]), .C(n27), .D(n55), .Z(n10657));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_4_lut.INIT = "0xa0a2";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_583 (.A(reset_n_c), 
            .B(DAC_Send), .C(SM_Top[2]), .D(n7_adj_1645), .Z(n10847));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_4_lut_adj_583.INIT = "0xa088";
    (* lut_function="(!(A+(B+!(C (D)+!C !(D)))))" *) LUT4 i9550_4_lut (.A(n14114), 
            .B(n14113), .C(Harmonic_Count[2]), .D(Harmonic[2]), .Z(n12581));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam i9550_4_lut.INIT = "0x1001";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n6800), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(SM_Top[0]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B+!(C)))" *) LUT4 i32_4_lut (.A(SM_Top[2]), 
            .B(n15_2), .C(SM_Top[1]), .D(n5), .Z(n27));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i32_4_lut.INIT = "0xcfc5";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_2_lut_4_lut_adj_584 (.A(n10_adj_1652), 
            .B(n11), .C(n14110), .D(n14093), .Z(n6088));
    defparam i1_2_lut_4_lut_adj_584.INIT = "0x0100";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i1869_4_lut (.A(Adder_Clear), 
            .B(n14089), .C(reset_n_c), .D(n12_adj_1650), .Z(n3856));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1869_4_lut.INIT = "0x3aaa";
    (* lut_function="(A ((C)+!B)+!A !(B))" *) LUT4 i1_3_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n14058), .Z(n15_2));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_3_lut.INIT = "0xb3b3";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_113[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n14085), .Q(Adder_Start[0]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(Sample_Timer[10]), .B(Sample_Timer[15]), 
            .Z(n10_adj_1652));   /* synthesis lineinfo="@14(226[10],226[40])"*/
    defparam i3_2_lut.INIT = "0xeeee";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@14(12[15],12[25])"*/
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    Sample_Output sample_output (.\r_Adder_Total[0][15] (\r_Adder_Total[0] [15]), 
            .\r_Adder_Total[0][16] (\r_Adder_Total[0] [16]), .\r_Adder_Total[0][14] (\r_Adder_Total[0] [14]), 
            .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), .\r_Adder_Total[1][11] (\r_Adder_Total[1] [11]), 
            .\r_Adder_Total[1][12] (\r_Adder_Total[1] [12]), .GND_net(GND_net), 
            .\r_Adder_Total[0][13] (\r_Adder_Total[0] [13]), .\r_Adder_Total[1][13] (\r_Adder_Total[1] [13]), 
            .\r_Adder_Total[1][16] (\r_Adder_Total[1] [16]), .DAC_Send(DAC_Send), 
            .n7748(n7748), .Main_Clock(Main_Clock), .n14085(n14085), .\r_Adder_Total[0][12] (\r_Adder_Total[0] [12]), 
            .\r_Adder_Total[0][11] (\r_Adder_Total[0] [11]), .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), 
            .i_Ring_Mod(i_Ring_Mod), .\r_Adder_Total[0][10] (\r_Adder_Total[0] [10]), 
            .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), 
            .n18(n18), .\r_Adder_Total[0][9] (\r_Adder_Total[0] [9]), .n14056(n14056), 
            .reset_n_c(reset_n_c), .\r_Adder_Total[1][8] (\r_Adder_Total[1] [8]), 
            .\r_Adder_Total[0][8] (\r_Adder_Total[0] [8]), .\r_Adder_Total[1][9] (\r_Adder_Total[1] [9]), 
            .\r_Adder_Total[1][10] (\r_Adder_Total[1] [10]), .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), 
            .n21(n21), .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), .\r_Adder_Total[1][14] (\r_Adder_Total[1] [14]), 
            .\r_Adder_Total[1][15] (\r_Adder_Total[1] [15]), .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), 
            .\r_Adder_Total[0][21] (\r_Adder_Total[0] [21]), .SM_Adder(SM_Adder), 
            .n7634(n7634), .SM_Adder_adj_1(SM_Adder_adj_1642), .n7490(n7490), 
            .\r_Adder_Total[1][17] (\r_Adder_Total[1] [17]), .\r_Adder_Total[1][18] (\r_Adder_Total[1] [18]), 
            .\r_Adder_Total[1][19] (\r_Adder_Total[1] [19]), .Adder_Start({Adder_Start}), 
            .Adder_Clear(Adder_Clear), .n6803(n6803), .n8920(n8920), .CS_Stable(CS_Stable), 
            .i_ADC_CS_c(i_ADC_CS_c), .n8577(n8577), .n6994(n6994), .\r_Adder_Total[1][20] (\r_Adder_Total[1] [20]), 
            .\r_Adder_Total[1][21] (\r_Adder_Total[1] [21]), .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), 
            .i_Mix_c(i_Mix_c), .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), 
            .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), 
            .\r_Adder_Total[0][20] (\r_Adder_Total[0] [20]), .\r_Adder_Total[0][19] (\r_Adder_Total[0] [19]), 
            .\r_Adder_Total[0][18] (\r_Adder_Total[0] [18]), .\r_Adder_Total[0][17] (\r_Adder_Total[0] [17]), 
            .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .n1138(n1138), .o_DAC_CS_c(o_DAC_CS_c), .\Bit_Counter[0] (Bit_Counter[0]), 
            .n8927(n8927), .VCC_net(VCC_net), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n14059(n14059));   /* synthesis lineinfo="@14(116[16],127[3])"*/
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@14(6[14],6[18])"*/
    OB debug_pad (.I(GND_net), .O(debug));   /* synthesis lineinfo="@14(5[15],5[20])"*/
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_4_lut_adj_585 (.A(Sample_Timer[1]), 
            .B(Sample_Timer[6]), .C(n11738), .D(n11732), .Z(n11));
    defparam i1_4_lut_adj_585.INIT = "0xfff7";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+(D))))" *) LUT4 i1_4_lut_adj_586 (.A(n11822), 
            .B(SM_Top[0]), .C(n11), .D(n12908), .Z(n12_adj_1650));
    defparam i1_4_lut_adj_586.INIT = "0x0a3b";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i1_4_lut_adj_587 (.A(Sample_Timer[11]), 
            .B(Sample_Timer[0]), .C(Sample_Timer[3]), .D(Sample_Timer[9]), 
            .Z(n11738));
    defparam i1_4_lut_adj_587.INIT = "0xbfff";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(SM_Top[0]), .B(n369), 
            .Z(n5));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i1_4_lut_adj_588 (.A(Sample_Timer[13]), 
            .B(Sample_Timer[2]), .C(n12232), .D(n12234), .Z(n11732));
    defparam i1_4_lut_adj_588.INIT = "0xbfff";
    (* lut_function="(A (B))" *) LUT4 i9300_2_lut (.A(Sample_Timer[4]), .B(Sample_Timer[5]), 
            .Z(n12232));
    defparam i9300_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i9302_2_lut (.A(Sample_Timer[7]), .B(Sample_Timer[8]), 
            .Z(n12234));
    defparam i9302_2_lut.INIT = "0x8888";
    IB i_Mix_pad (.I(i_Mix), .O(i_Mix_c));   /* synthesis lineinfo="@14(10[14],10[19])"*/
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@14(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@14(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@14(4[14],4[21])"*/
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_589 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1648), .D(n15_adj_1647), .Z(Adder_Start_1__N_113[0]));
    defparam i1_4_lut_adj_589.INIT = "0xdc50";
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@14(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@14(14[15],14[23])"*/
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut_adj_590 (.A(Adder_Start[0]), 
            .B(n4315), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1648));
    defparam i32_4_lut_adj_590.INIT = "0xba0a";
    (* lut_function="(A+!(B))" *) LUT4 i2049_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4315));   /* synthesis lineinfo="@14(192[7],195[10])"*/
    defparam i2049_2_lut.INIT = "0xbbbb";
    FD1P3XZ \r_Adder_Total[0]__i40  (.D(\Adder_Total[1] [21]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [21]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i40 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i40 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i39  (.D(\Adder_Total[1] [20]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [20]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i39 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i39 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i38  (.D(\Adder_Total[1] [19]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [19]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i38 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i38 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i37  (.D(\Adder_Total[1] [18]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [18]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i37 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i37 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i36  (.D(\Adder_Total[1] [17]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [17]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i36 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i36 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i35  (.D(\Adder_Total[1] [16]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [16]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i35 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i35 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i34  (.D(\Adder_Total[1] [15]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [15]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i34 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i34 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i33  (.D(\Adder_Total[1] [14]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [14]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i33 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i33 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i32  (.D(\Adder_Total[1] [13]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [13]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i32 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i32 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i31  (.D(\Adder_Total[1] [12]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [12]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i31 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i31 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i30  (.D(\Adder_Total[1] [11]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [11]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i30 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i30 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i29  (.D(\Adder_Total[1] [10]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [10]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i29 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i29 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i28  (.D(\Adder_Total[1] [9]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [9]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i28 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i28 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i27  (.D(\Adder_Total[1] [8]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [8]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i27 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i27 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i26  (.D(\Adder_Total[1] [7]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i26 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i26 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i25  (.D(\Adder_Total[1] [6]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i25 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i25 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i24  (.D(\Adder_Total[1] [5]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i24 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i24 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i23  (.D(\Adder_Total[1] [4]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i23 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_591 (.A(reset_n_c), 
            .B(n11047), .C(n11624), .D(SM_Top[2]), .Z(n10655));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_4_lut_adj_591.INIT = "0xa088";
    FD1P3XZ \r_Adder_Total[0]__i22  (.D(\Adder_Total[1] [3]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i22 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i21  (.D(\Adder_Total[1] [2]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i21 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i20  (.D(\Adder_Total[0] [21]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [21]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i20 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i19  (.D(\Adder_Total[0] [20]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [20]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i19 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i9775_2_lut (.A(SM_Top[2]), 
            .B(SM_Top[1]), .Z(n12908));
    defparam i9775_2_lut.INIT = "0x6666";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i18  (.D(\Adder_Total[0] [19]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [19]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i18 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i17  (.D(\Adder_Total[0] [18]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [18]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i17 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[0] [17]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [17]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_592 (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(n7_adj_1651), .D(SM_Sample_Position[1]), 
            .Z(n10883));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_4_lut_adj_592.INIT = "0xa8a0";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[0] [16]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [16]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[0] [15]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [15]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i9  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i9 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i10  (.D(\ADC_Data[1] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i10 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i11  (.D(\ADC_Data[1] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i11 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i12  (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i12 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i13  (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i13 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i14  (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i14 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i15  (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i15 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i16  (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i16 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i17  (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i17 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i18  (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i18 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i19  (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i19 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i20  (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i20 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i22  (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i22 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[0] [14]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [14]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[0] [13]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [13]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[0] [12]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [12]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i10  (.D(\Adder_Total[0] [11]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [11]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i10 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i9  (.D(\Adder_Total[0] [10]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [10]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(\Adder_Total[0] [9]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [9]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(\Adder_Total[0] [8]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [8]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(\Adder_Total[0] [7]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(\Adder_Total[0] [6]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(\Adder_Total[0] [5]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(\Adder_Total[0] [4]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i2  (.D(\Adder_Total[0] [3]), .SP(n3013), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Start_i0_i1 (.D(n3), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[1]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Scaler_Start_i0_i1.REGSET = "RESET";
    defparam Scaler_Start_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_593 (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12), .D(n15_adj_1647), .Z(Adder_Start_1__N_113[1]));
    defparam i1_4_lut_adj_593.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut_adj_594 (.A(Adder_Start[1]), 
            .B(n4305), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12));
    defparam i32_4_lut_adj_594.INIT = "0xea0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n15_adj_1647));
    defparam i30_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i2039_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4305));   /* synthesis lineinfo="@14(192[7],195[10])"*/
    defparam i2039_2_lut.INIT = "0x8888";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i9  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i9 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i21  (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i21 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i10  (.D(\ADC_Data[2] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i10 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i11  (.D(\ADC_Data[2] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i11 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i12  (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i12 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i13  (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i13 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i13 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i2_3_lut_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(reset_n_c), .Z(n3013));
    defparam i2_3_lut_4_lut.INIT = "0x0800";
    FD1P3XZ \Scale_Initial[0]_i14  (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i14 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i14 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(n14110), .D(n10_adj_1652), .Z(n11822));
    defparam i1_3_lut_4_lut.INIT = "0x0008";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i7 (.D(\ADC_Data[6] [7]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i7.REGSET = "RESET";
    defparam Harmonic_Count_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i6 (.D(\ADC_Data[6] [6]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i6.REGSET = "RESET";
    defparam Harmonic_Count_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i5 (.D(\ADC_Data[6] [5]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i5.REGSET = "RESET";
    defparam Harmonic_Count_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i4 (.D(\ADC_Data[6] [4]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i4.REGSET = "RESET";
    defparam Harmonic_Count_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i3 (.D(\ADC_Data[6] [3]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i3.REGSET = "RESET";
    defparam Harmonic_Count_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i2 (.D(\ADC_Data[6] [2]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i2.REGSET = "RESET";
    defparam Harmonic_Count_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i1 (.D(\ADC_Data[6] [1]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i1.REGSET = "RESET";
    defparam Harmonic_Count_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[5] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[5] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[5] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[5] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[5] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[5] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[5] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[5] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[5] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[5] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[5] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[5] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Reset_c (.D(n3870), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+!(D)))+!A (B)))" *) LUT4 i9989_4_lut (.A(n8876), 
            .B(reset_n_c), .C(n14058), .D(SM_Top[1]), .Z(n7403));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i9989_4_lut.INIT = "0x3b33";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[5] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[5] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[5] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i22  (.D(\ADC_Data[4] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i22 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i21  (.D(\ADC_Data[4] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i21 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ test_i0 (.D(n3860), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(test_c));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n3858), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Next_Sample));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i20  (.D(\ADC_Data[4] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i20 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i19  (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i19 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i18  (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i18 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Clear_c (.D(n3856), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i17  (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i17 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i16  (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i16 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i15  (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i15 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i15 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n2588), .SP(n3017), .CK(Main_Clock), 
            .SR(n14085), .Q(Harmonic[1]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(Scaler_Start_1__N_127[0]));
    defparam i1_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_595 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(Harmonic[0]), .Z(n4_adj_1644));
    defparam i1_2_lut_3_lut_adj_595.INIT = "0x0202";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_596 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(Harmonic[0]), .Z(n4_adj_1646));
    defparam i1_2_lut_3_lut_adj_596.INIT = "0x2020";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n2587), .SP(n3017), .CK(Main_Clock), 
            .SR(n14085), .Q(Harmonic[2]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n2586), .SP(n3017), .CK(Main_Clock), 
            .SR(n14085), .Q(Harmonic[3]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n2585), .SP(n3017), .CK(Main_Clock), 
            .SR(n14085), .Q(Harmonic[4]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n2584), .SP(n3017), .CK(Main_Clock), 
            .SR(n14085), .Q(Harmonic[5]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n2583), .SP(n3017), .CK(Main_Clock), 
            .SR(n14085), .Q(Harmonic[6]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n2582), .SP(n3017), .CK(Main_Clock), 
            .SR(n14085), .Q(Harmonic[7]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n10657), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(SM_Top[1]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i5027_2_lut_rep_163 (.A(SM_Top[0]), 
            .B(SM_Top[2]), .Z(n14089));   /* synthesis lineinfo="@14(162[4],242[11])"*/
    defparam i5027_2_lut_rep_163.INIT = "0xbbbb";
    (* lut_function="(!(A (B (C (D))+!B (D))+!A (B (C+!(D))+!B (D))))" *) LUT4 i29_4_lut_4_lut (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(n34), .D(SM_Top[1]), .Z(n13));   /* synthesis lineinfo="@14(162[4],242[11])"*/
    defparam i29_4_lut_4_lut.INIT = "0x0cbb";
    FA2 add_23_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n9743), .CI0(n9743), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14654), .CI1(n14654), .CO0(n14654), .S0(n39));   /* synthesis lineinfo="@14(208[19],208[34])"*/
    defparam add_23_add_5_9.INIT0 = "0xc33c";
    defparam add_23_add_5_9.INIT1 = "0xc33c";
    FA2 add_23_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n9741), .CI0(n9741), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n14651), .CI1(n14651), .CO0(n14651), .CO1(n9743), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@14(208[19],208[34])"*/
    defparam add_23_add_5_7.INIT0 = "0xc33c";
    defparam add_23_add_5_7.INIT1 = "0xc33c";
    FA2 add_23_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n9739), .CI0(n9739), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n14648), .CI1(n14648), .CO0(n14648), .CO1(n9741), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@14(208[19],208[34])"*/
    defparam add_23_add_5_5.INIT0 = "0xc33c";
    defparam add_23_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C))+!A (B (C+(D)))))" *) LUT4 i10030_4_lut (.A(n14056), 
            .B(reset_n_c), .C(n18), .D(n21), .Z(n7748));
    defparam i10030_4_lut.INIT = "0x3b3f";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_24_i15_2_lut_rep_183 (.A(Harmonic_Count[7]), 
            .B(Harmonic[7]), .Z(n14109));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i15_2_lut_rep_183.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_24_i12_3_lut_3_lut (.A(Harmonic_Count[7]), 
            .B(Harmonic[7]), .C(n10_2), .Z(n12_adj_1643));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i12_3_lut_3_lut.INIT = "0xd4d4";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n10655), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(SM_Top[2]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut_rep_184 (.A(Sample_Timer[12]), 
            .B(Sample_Timer[14]), .Z(n14110));   /* synthesis lineinfo="@14(226[10],226[40])"*/
    defparam i2_2_lut_rep_184.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_3_lut_rep_132_4_lut (.A(Sample_Timer[12]), 
            .B(Sample_Timer[14]), .C(n11), .D(n10_adj_1652), .Z(n14058));   /* synthesis lineinfo="@14(226[10],226[40])"*/
    defparam i1_3_lut_rep_132_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_24_i11_2_lut_rep_185 (.A(Harmonic_Count[5]), 
            .B(Harmonic[5]), .Z(n14111));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i11_2_lut_rep_185.INIT = "0x6666";
    (* lut_function="(!((B)+!A))" *) LUT4 i6243_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n2589));
    defparam i6243_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_24_i13_2_lut_rep_186 (.A(Harmonic_Count[6]), 
            .B(Harmonic[6]), .Z(n14112));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i13_2_lut_rep_186.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i9558_2_lut_3_lut_4_lut (.A(Harmonic_Count[6]), 
            .B(Harmonic[6]), .C(Harmonic[5]), .D(Harmonic_Count[5]), .Z(n12589));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam i9558_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B))" *) LUT4 i6587_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n8876));
    defparam i6587_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_24_i10_3_lut_3_lut (.A(Harmonic_Count[6]), 
            .B(Harmonic[6]), .C(Harmonic[5]), .Z(n10_2));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i10_3_lut_3_lut.INIT = "0xd4d4";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_113[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n14085), .Q(Adder_Start[1]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_24_i7_2_lut_rep_187 (.A(Harmonic_Count[3]), 
            .B(Harmonic[3]), .Z(n14113));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i7_2_lut_rep_187.INIT = "0x6666";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7403), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_24_i6_3_lut_3_lut (.A(Harmonic_Count[3]), 
            .B(Harmonic[3]), .C(Harmonic[2]), .Z(n6_2));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i6_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_24_i9_2_lut_rep_188 (.A(Harmonic_Count[4]), 
            .B(Harmonic[4]), .Z(n14114));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i9_2_lut_rep_188.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_24_i8_3_lut_3_lut (.A(Harmonic_Count[4]), 
            .B(Harmonic[4]), .C(n6_2), .Z(n8));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i8_3_lut_3_lut.INIT = "0xd4d4";
    FA2 add_23_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n9737), .CI0(n9737), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n14645), .CI1(n14645), .CO0(n14645), .CO1(n9739), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@14(208[19],208[34])"*/
    defparam add_23_add_5_3.INIT0 = "0xc33c";
    defparam add_23_add_5_3.INIT1 = "0xc33c";
    FA2 add_23_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n14465), .CI1(n14465), .CO0(n14465), 
        .CO1(n9737), .S1(n46));   /* synthesis lineinfo="@14(208[19],208[34])"*/
    defparam add_23_add_5_1.INIT0 = "0xc33c";
    defparam add_23_add_5_1.INIT1 = "0xc33c";
    FA2 add_9_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n9734), .CI0(n9734), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14549), .CI1(n14549), .CO0(n14549), .S0(n71));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_17.INIT0 = "0xc33c";
    defparam add_9_add_5_17.INIT1 = "0xc33c";
    FA2 add_9_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n9732), .CI0(n9732), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n14546), .CI1(n14546), .CO0(n14546), .CO1(n9734), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_15.INIT0 = "0xc33c";
    defparam add_9_add_5_15.INIT1 = "0xc33c";
    FA2 add_9_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n9730), .CI0(n9730), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n14540), .CI1(n14540), .CO0(n14540), .CO1(n9732), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_13.INIT0 = "0xc33c";
    defparam add_9_add_5_13.INIT1 = "0xc33c";
    FA2 add_9_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n9728), .CI0(n9728), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n14537), .CI1(n14537), .CO0(n14537), .CO1(n9730), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_11.INIT0 = "0xc33c";
    defparam add_9_add_5_11.INIT1 = "0xc33c";
    FA2 add_9_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n9726), .CI0(n9726), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n14534), .CI1(n14534), .CO0(n14534), .CO1(n9728), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_9.INIT0 = "0xc33c";
    defparam add_9_add_5_9.INIT1 = "0xc33c";
    FA2 add_9_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n9724), .CI0(n9724), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n14531), .CI1(n14531), .CO0(n14531), .CO1(n9726), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_7.INIT0 = "0xc33c";
    defparam add_9_add_5_7.INIT1 = "0xc33c";
    FA2 add_9_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n9722), .CI0(n9722), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n14528), .CI1(n14528), .CO0(n14528), .CO1(n9724), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_5.INIT0 = "0xc33c";
    defparam add_9_add_5_5.INIT1 = "0xc33c";
    FA2 add_9_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n9720), .CI0(n9720), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n14525), .CI1(n14525), .CO0(n14525), .CO1(n9722), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_3.INIT0 = "0xc33c";
    defparam add_9_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 Scaler_Start_i1_i2_4_lut (.A(Scaler_Start[1]), 
            .B(Scaler_Start_1__N_127[0]), .C(n12904), .D(n4_adj_1646), 
            .Z(n3));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Scaler_Start_i1_i2_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(reset_n_c), .B(Bit_Counter[0]), 
            .C(n8927), .D(n14059), .Z(n1138));   /* synthesis lineinfo="@14(4[14],4[21])"*/
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)+!B !(C+!(D))))" *) LUT4 i4512_4_lut (.A(n11485), 
            .B(SM_Top[0]), .C(n11513), .D(reset_n_c), .Z(n6800));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i4512_4_lut.INIT = "0xcbc0";
    FA2 add_9_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n14522), .CI1(n14522), 
        .CO0(n14522), .CO1(n9720), .S1(n86));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_1.INIT0 = "0xc33c";
    defparam add_9_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut_adj_597 (.A(SM_Top[1]), 
            .B(n369), .C(SM_Top[2]), .Z(n11485));
    defparam i1_3_lut_adj_597.INIT = "0x1010";
    (* lut_function="(A (B (C (D))+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_598 (.A(n11816), 
            .B(n55), .C(n34), .D(SM_Top[2]), .Z(n11513));
    defparam i1_4_lut_adj_598.INIT = "0xa022";
    Adder_U1 \genadder[0].adder  (.reset_n_c(reset_n_c), .n7634(n7634), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\Adder_Total[0][21] (\Adder_Total[0] [21]), 
            .SM_Adder(SM_Adder), .\Adder_Total[0][20] (\Adder_Total[0] [20]), 
            .\Adder_Total[0][19] (\Adder_Total[0] [19]), .Sample_Value({Sample_Value}), 
            .\Adder_Mult[0] ({\Adder_Mult[0] }), .GND_net(GND_net), .\Adder_Total[0][18] (\Adder_Total[0] [18]), 
            .\Adder_Total[0][17] (\Adder_Total[0] [17]), .\Adder_Total[0][16] (\Adder_Total[0] [16]), 
            .\Adder_Total[0][15] (\Adder_Total[0] [15]), .\Adder_Total[0][14] (\Adder_Total[0] [14]), 
            .n6994(n6994), .\Adder_Start[0] (Adder_Start[0]), .\Adder_Total[0][13] (\Adder_Total[0] [13]), 
            .\Adder_Total[0][12] (\Adder_Total[0] [12]), .\Adder_Total[0][11] (\Adder_Total[0] [11]), 
            .\Adder_Total[0][10] (\Adder_Total[0] [10]), .\Adder_Total[0][9] (\Adder_Total[0] [9]), 
            .\Adder_Total[0][8] (\Adder_Total[0] [8]), .\Adder_Total[0][7] (\Adder_Total[0] [7]), 
            .\Adder_Total[0][6] (\Adder_Total[0] [6]), .\Adder_Total[0][5] (\Adder_Total[0] [5]), 
            .\Adder_Total[0][4] (\Adder_Total[0] [4]), .\Adder_Total[0][3] (\Adder_Total[0] [3]), 
            .\Adder_Total[0][2] (\Adder_Total[0] [2]));   /* synthesis lineinfo="@14(83[35],92[4])"*/
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_599 (.A(SM_Top[1]), .B(reset_n_c), 
            .Z(n11816));
    defparam i1_2_lut_adj_599.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i53_3_lut (.A(n341), 
            .B(Sample_Ready), .C(SM_Top[0]), .Z(n55));
    defparam i53_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17_3_lut (.A(Scaler_Ready[0]), 
            .B(Scaler_Ready[1]), .C(Harmonic[0]), .Z(n341));   /* synthesis lineinfo="@14(184[24],184[35])"*/
    defparam i17_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 Scaler_Start_i1_i1_4_lut (.A(Scaler_Start[0]), 
            .B(Scaler_Start_1__N_127[0]), .C(n12904), .D(n4_adj_1644), 
            .Z(n4_adj_1649));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Scaler_Start_i1_i1_4_lut.INIT = "0xcaaa";
    (* lut_function="(!((B)+!A))" *) LUT4 i6480_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n2588));
    defparam i6480_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6481_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n2587));
    defparam i6481_2_lut.INIT = "0x2222";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i1973_4_lut (.A(Scaler_Reset), 
            .B(n6088), .C(n7), .D(SM_Top[2]), .Z(n3870));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1973_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B (C (D))+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_600 (.A(reset_n_c), 
            .B(n5222), .C(n6088), .D(SM_Top[2]), .Z(n7));
    defparam i1_4_lut_adj_600.INIT = "0xa022";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i9771_2_lut (.A(SM_Top[0]), 
            .B(SM_Top[1]), .Z(n12904));
    defparam i9771_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B))" *) LUT4 i2938_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n5222));   /* synthesis lineinfo="@14(162[4],242[11])"*/
    defparam i2938_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i6482_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n2586));
    defparam i6482_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6483_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n2585));
    defparam i6483_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6484_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n2584));
    defparam i6484_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6485_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n2583));
    defparam i6485_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C+(D)))+!A (B)))" *) LUT4 i5468_4_lut (.A(SM_Sample_Position[0]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7775));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i5468_4_lut.INIT = "0x333b";
    (* lut_function="(!((B)+!A))" *) LUT4 i6486_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n2582));
    defparam i6486_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C+(D)))+!A (B+!((D)+!C)))" *) LUT4 i26_4_lut (.A(n8), 
            .B(Freq_Too_High), .C(n14), .D(n12592), .Z(n369));   /* synthesis lineinfo="@14(210[17],210[62])"*/
    defparam i26_4_lut.INIT = "0xeefc";
    Adder \genadder[1].adder  (.reset_n_c(reset_n_c), .SM_Adder(SM_Adder_adj_1642), 
          .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .n6803(n6803), 
          .n7490(n7490), .\Adder_Total[1][21] (\Adder_Total[1] [21]), .Sample_Value({Sample_Value}), 
          .\Adder_Mult[1] ({\Adder_Mult[1] }), .GND_net(GND_net), .\Adder_Total[1][20] (\Adder_Total[1] [20]), 
          .\Adder_Total[1][19] (\Adder_Total[1] [19]), .\Adder_Total[1][18] (\Adder_Total[1] [18]), 
          .\Adder_Total[1][17] (\Adder_Total[1] [17]), .\Adder_Total[1][16] (\Adder_Total[1] [16]), 
          .\Adder_Total[1][15] (\Adder_Total[1] [15]), .\Adder_Total[1][14] (\Adder_Total[1] [14]), 
          .\Adder_Total[1][13] (\Adder_Total[1] [13]), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
          .\Adder_Total[1][11] (\Adder_Total[1] [11]), .\Adder_Start[1] (Adder_Start[1]), 
          .\Adder_Total[1][2] (\Adder_Total[1] [2]), .\Adder_Total[1][3] (\Adder_Total[1] [3]), 
          .\Adder_Total[1][4] (\Adder_Total[1] [4]), .\Adder_Total[1][5] (\Adder_Total[1] [5]), 
          .\Adder_Total[1][6] (\Adder_Total[1] [6]), .\Adder_Total[1][7] (\Adder_Total[1] [7]), 
          .\Adder_Total[1][8] (\Adder_Total[1] [8]), .\Adder_Total[1][9] (\Adder_Total[1] [9]), 
          .\Adder_Total[1][10] (\Adder_Total[1] [10]));   /* synthesis lineinfo="@14(83[35],92[4])"*/
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@14(23[22],23[91])"*/
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i3636_4_lut (.A(test_c), 
            .B(n6088), .C(n11814), .D(n9), .Z(n3860));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i3636_4_lut.INIT = "0xcaaa";
    ADC_SPI_In adc (.\ADC_Data[5] ({\ADC_Data[5] }), .reset_n_c(reset_n_c), 
            .Main_Clock(Main_Clock), .CS_Stable(CS_Stable), .ADC_Data_Received(ADC_Data_Received), 
            .n8920(n8920), .\ADC_Data[6][1] (\ADC_Data[6] [1]), .i_ADC_CS_c(i_ADC_CS_c), 
            .i_ADC_CS(i_ADC_CS), .\ADC_Data[4][10] (\ADC_Data[4] [10]), 
            .\ADC_Data[4][9] (\ADC_Data[4] [9]), .\ADC_Data[4][8] (\ADC_Data[4] [8]), 
            .\ADC_Data[4][7] (\ADC_Data[4] [7]), .\ADC_Data[4][6] (\ADC_Data[4] [6]), 
            .\ADC_Data[4][5] (\ADC_Data[4] [5]), .\ADC_Data[6][0] (\ADC_Data[6] [0]), 
            .\ADC_Data[4][4] (\ADC_Data[4] [4]), .\ADC_Data[4][3] (\ADC_Data[4] [3]), 
            .\ADC_Data[6][2] (\ADC_Data[6] [2]), .\ADC_Data[4][2] (\ADC_Data[4] [2]), 
            .\ADC_Data[6][3] (\ADC_Data[6] [3]), .\ADC_Data[4][1] (\ADC_Data[4] [1]), 
            .\ADC_Data[6][4] (\ADC_Data[6] [4]), .\ADC_Data[4][0] (\ADC_Data[4] [0]), 
            .\ADC_Data[6][5] (\ADC_Data[6] [5]), .\ADC_Data[6][6] (\ADC_Data[6] [6]), 
            .\ADC_Data[3][10] (\ADC_Data[3] [10]), .\ADC_Data[3][9] (\ADC_Data[3] [9]), 
            .\ADC_Data[3][8] (\ADC_Data[3] [8]), .\ADC_Data[3][7] (\ADC_Data[3] [7]), 
            .\ADC_Data[3][6] (\ADC_Data[3] [6]), .\ADC_Data[3][5] (\ADC_Data[3] [5]), 
            .\ADC_Data[3][4] (\ADC_Data[3] [4]), .i_ADC_Data_c(i_ADC_Data_c), 
            .\ADC_Data[3][3] (\ADC_Data[3] [3]), .\ADC_Data[3][2] (\ADC_Data[3] [2]), 
            .\ADC_Data[3][1] (\ADC_Data[3] [1]), .\ADC_Data[3][0] (\ADC_Data[3] [0]), 
            .\ADC_Data[6][7] (\ADC_Data[6] [7]), .i_ADC_Clock_c(i_ADC_Clock_c), 
            .\ADC_Data[2][10] (\ADC_Data[2] [10]), .\ADC_Data[2][9] (\ADC_Data[2] [9]), 
            .\ADC_Data[2][8] (\ADC_Data[2] [8]), .\ADC_Data[2][7] (\ADC_Data[2] [7]), 
            .\ADC_Data[2][6] (\ADC_Data[2] [6]), .\ADC_Data[2][5] (\ADC_Data[2] [5]), 
            .\ADC_Data[2][4] (\ADC_Data[2] [4]), .\ADC_Data[2][3] (\ADC_Data[2] [3]), 
            .\ADC_Data[2][2] (\ADC_Data[2] [2]), .\ADC_Data[2][1] (\ADC_Data[2] [1]), 
            .\ADC_Data[2][0] (\ADC_Data[2] [0]), .\ADC_Data[1][10] (\ADC_Data[1] [10]), 
            .\ADC_Data[1][9] (\ADC_Data[1] [9]), .\ADC_Data[1][8] (\ADC_Data[1] [8]), 
            .\ADC_Data[1][7] (\ADC_Data[1] [7]), .\ADC_Data[1][6] (\ADC_Data[1] [6]), 
            .\ADC_Data[1][5] (\ADC_Data[1] [5]), .\ADC_Data[1][4] (\ADC_Data[1] [4]), 
            .\ADC_Data[1][3] (\ADC_Data[1] [3]), .\ADC_Data[1][2] (\ADC_Data[1] [2]), 
            .\ADC_Data[1][1] (\ADC_Data[1] [1]), .\ADC_Data[1][0] (\ADC_Data[1] [0]), 
            .\ADC_Data[0] ({\ADC_Data[0] }), .n8577(n8577));   /* synthesis lineinfo="@14(52[13],66[3])"*/
    Scale_Mult_U0 \genscaler[0].scaler  (.\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), 
            .VCC_net(VCC_net), .Main_Clock(Main_Clock), .\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .\Scaler_Ready[0] (Scaler_Ready[0]), .GND_net(GND_net), .Scaler_Reset(Scaler_Reset), 
            .\Scaler_Start[0] (Scaler_Start[0]), .\Scale_Initial[0] ({\Scale_Initial[0] }));   /* synthesis lineinfo="@14(102[35],110[4])"*/
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_601 (.A(SM_Top[2]), .B(reset_n_c), 
            .Z(n11814));
    defparam i1_2_lut_adj_601.INIT = "0x8888";
    VLO i1 (.Z(GND_net));
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 LessThan_24_i14_4_lut (.A(n4), 
            .B(n12_adj_1643), .C(n14109), .D(n12589), .Z(n14));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i14_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A (B+!(C))+!A (C)))" *) LUT4 i20_3_lut (.A(SM_Top[0]), 
            .B(n14058), .C(SM_Top[1]), .Z(n9));
    defparam i20_3_lut.INIT = "0x2525";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9561_4_lut (.A(n14109), 
            .B(n14112), .C(n14111), .D(n12581), .Z(n12592));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam i9561_4_lut.INIT = "0x0001";
    Sample_Position sample_position (.n7775(n7775), .Main_Clock(Main_Clock), 
            .n14085(n14085), .SM_Sample_Position({SM_Sample_Position}), 
            .Frequency({Frequency}), .Sample_Ready(Sample_Ready), .Freq_Too_High(Freq_Too_High), 
            .reset_n_c(reset_n_c), .n10883(n10883), .Harmonic({Harmonic}), 
            .Freq_Scale({Freq_Scale}), .Next_Sample(Next_Sample), .GND_net(GND_net), 
            .n7(n7_adj_1651), .VCC_net(VCC_net), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@14(37[18],47[3])"*/
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 LessThan_24_i4_4_lut (.A(Harmonic[0]), 
            .B(Harmonic[1]), .C(Harmonic_Count[1]), .D(Harmonic_Count[0]), 
            .Z(n4));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i4_4_lut.INIT = "0x8ecf";
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (input GND_net, output [10:0]\Adder_Mult[1] , input Main_Clock, 
            output \Scaler_Ready[1] , input VCC_net, input [10:0]\Harmonic_Scale[1] , 
            input Scaler_Reset, input \Scaler_Start[1] , input [10:0]\Scale_Initial[1] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    wire n9757, n14471;
    wire [10:0]n1;
    
    wire n9759;
    wire [11:0]n67;
    wire [10:0]o_Mult_10__N_815;
    
    wire n7029, n11096, n11097, SM_Scale_Mult, n14100, n14468, cout, 
        n9765, n14483, n9763, n14480, n9761, n14477, n14474, GND_net_c, 
        VCC_net_c;
    
    FA2 add_1586_4 (.A0(GND_net), .B0(\Adder_Mult[1] [2]), .C0(n1[2]), 
        .D0(n9757), .CI0(n9757), .A1(GND_net), .B1(\Adder_Mult[1] [3]), 
        .C1(n1[3]), .D1(n14471), .CI1(n14471), .CO0(n14471), .CO1(n9759), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1586_4.INIT0 = "0xc33c";
    defparam add_1586_4.INIT1 = "0xc33c";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_Ready (.D(n11096), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[1] ));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ SM_Scale_Mult_c (.D(VCC_net), 
            .SP(n11097), .CK(Main_Clock), .SR(n14100), .Q(SM_Scale_Mult));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam SM_Scale_Mult_c.REGSET = "RESET";
    defparam SM_Scale_Mult_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_815[1]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [1]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    FA2 add_1586_2 (.A0(GND_net), .B0(\Adder_Mult[1] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[1] [1]), .C1(n1[1]), 
        .D1(n14468), .CI1(n14468), .CO0(n14468), .CO1(n9757), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1586_2.INIT0 = "0xc33c";
    defparam add_1586_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[1] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[1] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_174 (.A(Scaler_Reset), 
            .B(SM_Scale_Mult), .Z(n14100));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_2_lut_rep_174.INIT = "0xeeee";
    (* lut_function="(A+(B+!((D)+!C)))" *) LUT4 i1_3_lut_4_lut (.A(Scaler_Reset), 
            .B(SM_Scale_Mult), .C(\Scaler_Ready[1] ), .D(\Scaler_Start[1] ), 
            .Z(n11096));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xeefe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(Scaler_Reset), 
            .B(SM_Scale_Mult), .C(\Scaler_Start[1] ), .Z(n11097));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[1] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[1] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_815[2]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [2]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_815[3]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [3]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_815[4]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [4]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_815[5]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [5]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_815[6]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [6]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_815[7]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [7]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_815[8]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [8]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_815[9]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [9]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_815[10]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [10]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[1] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[1] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[1] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[0]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[1] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult), .Z(n7029));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[1] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[1] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[1] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[1] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[1] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    FA2 add_1586_12 (.A0(GND_net), .B0(\Adder_Mult[1] [10]), .C0(n1[10]), 
        .D0(n9765), .CI0(n9765), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14483), .CI1(n14483), .CO0(n14483), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1586_12.INIT0 = "0xc33c";
    defparam add_1586_12.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[1] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[1]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[1] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[2]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[1] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[3]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[1] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[4]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[1] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[5]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[1] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[6]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    FA2 add_1586_10 (.A0(GND_net), .B0(\Adder_Mult[1] [8]), .C0(n1[8]), 
        .D0(n9763), .CI0(n9763), .A1(GND_net), .B1(\Adder_Mult[1] [9]), 
        .C1(n1[9]), .D1(n14480), .CI1(n14480), .CO0(n14480), .CO1(n9765), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1586_10.INIT0 = "0xc33c";
    defparam add_1586_10.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[1] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[7]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    FA2 add_1586_8 (.A0(GND_net), .B0(\Adder_Mult[1] [6]), .C0(n1[6]), 
        .D0(n9761), .CI0(n9761), .A1(GND_net), .B1(\Adder_Mult[1] [7]), 
        .C1(n1[7]), .D1(n14477), .CI1(n14477), .CO0(n14477), .CO1(n9763), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1586_8.INIT0 = "0xc33c";
    defparam add_1586_8.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[1] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[8]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[1] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[9]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[1] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[10]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    FA2 add_1586_6 (.A0(GND_net), .B0(\Adder_Mult[1] [4]), .C0(n1[4]), 
        .D0(n9759), .CI0(n9759), .A1(GND_net), .B1(\Adder_Mult[1] [5]), 
        .C1(n1[5]), .D1(n14474), .CI1(n14474), .CO0(n14474), .CO1(n9761), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1586_6.INIT0 = "0xc33c";
    defparam add_1586_6.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_815[0]), 
            .SP(n7029), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [0]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input \r_Adder_Total[0][15] , input \r_Adder_Total[0][16] , 
            input \r_Adder_Total[0][14] , input \r_Adder_Total[1][7] , input \r_Adder_Total[1][11] , 
            input \r_Adder_Total[1][12] , input GND_net, input \r_Adder_Total[0][13] , 
            input \r_Adder_Total[1][13] , input \r_Adder_Total[1][16] , 
            input DAC_Send, input n7748, input Main_Clock, output n14085, 
            input \r_Adder_Total[0][12] , input \r_Adder_Total[0][11] , 
            input \r_Adder_Total[1][4] , input i_Ring_Mod, input \r_Adder_Total[0][10] , 
            input \r_Adder_Total[1][5] , input \r_Adder_Total[1][6] , output n18, 
            input \r_Adder_Total[0][9] , output n14056, input reset_n_c, 
            input \r_Adder_Total[1][8] , input \r_Adder_Total[0][8] , input \r_Adder_Total[1][9] , 
            input \r_Adder_Total[1][10] , input \r_Adder_Total[0][7] , output n21, 
            input \r_Adder_Total[0][6] , input \r_Adder_Total[1][14] , input \r_Adder_Total[1][15] , 
            input \r_Adder_Total[0][5] , input \r_Adder_Total[0][21] , input SM_Adder, 
            output n7634, input SM_Adder_adj_1, output n7490, input \r_Adder_Total[1][17] , 
            input \r_Adder_Total[1][18] , input \r_Adder_Total[1][19] , 
            input [1:0]Adder_Start, input Adder_Clear, output n6803, input n8920, 
            input CS_Stable, input i_ADC_CS_c, output n8577, output n6994, 
            input \r_Adder_Total[1][20] , input \r_Adder_Total[1][21] , 
            input \r_Adder_Total[0][2] , input i_Mix_c, input \r_Adder_Total[0][4] , 
            input \r_Adder_Total[0][3] , input \r_Adder_Total[1][2] , input \r_Adder_Total[0][20] , 
            input \r_Adder_Total[0][19] , input \r_Adder_Total[0][18] , 
            input \r_Adder_Total[0][17] , input \r_Adder_Total[1][3] , output o_DAC_SCK_c, 
            input n1138, output o_DAC_CS_c, output \Bit_Counter[0] , output n8927, 
            input VCC_net, output o_DAC_MOSI_c, output n14059);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@10(40[12],40[28])"*/
    
    wire n14065;
    wire [31:0]Sample_Mix;   /* synthesis lineinfo="@10(19[20],19[30])"*/
    wire [19:0]n2550;
    
    wire n5, n11702, n11706, n11694, n12, n11502, n176, n2834, 
        n2838, n2839, n9703, n14672;
    wire [19:0]r_Sample_L;   /* synthesis lineinfo="@10(17[20],17[30])"*/
    wire [19:0]r_Sample_R;   /* synthesis lineinfo="@10(18[20],18[30])"*/
    
    wire n9705;
    wire [19:0]n107;
    
    wire n9701, n14669, n9699, n14666, n5_adj_1635, n8514, n12228, 
        n10773, n2840, n2843, n7, n10, n6, n14055, n5053, n11039, 
        n14096;
    wire [15:0]Ring_Mod;   /* synthesis lineinfo="@10(20[21],20[29])"*/
    
    wire n132;
    wire [19:0]n2290;
    
    wire n1, n11503, n6435, n154;
    wire [19:0]n2314;
    
    wire n3047, n3009;
    wire [31:0]Output_Odd;   /* synthesis lineinfo="@10(21[20],21[30])"*/
    
    wire n3015;
    wire [31:0]Output_Even;   /* synthesis lineinfo="@10(22[20],22[31])"*/
    
    wire r_Ring_Mod, RM_Ready, n14621, n5_adj_1636, n14091, n51, 
        n11682, n11680, n11688, n12_adj_1637, n5_adj_1638, n14079, 
        n2755, n2756, i_Ring_Mod_c, n2757, n2758;
    wire [19:0]n63;
    
    wire n10741, n2753, n11129, n2752, n10735, n10733, n10731, 
        n2748, n2747, n2746, n2745, n11042, n11038, n11041, n11040, 
        n11676, n20, n15_2, n14103, n11900, n8, n2762, n11113, 
        n27, n14102, n3874, n29, n10865, Ring_Mod_Start, n17, 
        n3011;
    wire [4:0]Clock_Counter;   /* synthesis lineinfo="@4(13[12],13[25])"*/
    
    wire n14063, n8439, n11914, n38, n10777, n68, n11139;
    wire [3:0]n2236;
    
    wire n11507;
    wire [3:0]n15;
    
    wire n4, n10785, n11910, n11752, n11547, n11758, n11754, n11631, 
        n11070, n11700, n6433, n9717, n14693, n9715, n14690, n11665, 
        n11722, n11570, n11708, n11710, n11512, n9713, n14687, 
        n9711, n14684, n9709, n14681, n9707, n14678, n14675, GND_net_c, 
        VCC_net_c;
    
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_rep_139_3_lut (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[3]), .Z(n14065));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_rep_139_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_657_Mux_13_i3_4_lut (.A(\r_Adder_Total[0][15] ), 
            .B(Sample_Mix[13]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[13]));
    defparam mux_657_Mux_13_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut (.A(\r_Adder_Total[0][16] ), 
            .B(Sample_Mix[14]), .C(SM_Sample_Output[1]), .Z(n5));
    defparam i18_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_657_Mux_12_i3_4_lut (.A(\r_Adder_Total[0][14] ), 
            .B(Sample_Mix[12]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[12]));
    defparam mux_657_Mux_12_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A+(B (C+(D))))" *) LUT4 i1_4_lut (.A(n11702), .B(n11706), 
            .C(n11694), .D(n12), .Z(n11502));
    defparam i1_4_lut.INIT = "0xeeea";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6446_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][7] ), .Z(n2834));
    defparam i6446_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6447_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][11] ), .Z(n2838));
    defparam i6447_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6448_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][12] ), .Z(n2839));
    defparam i6448_2_lut_3_lut.INIT = "0xf8f8";
    FA2 add_1175_add_5_7 (.A0(GND_net), .B0(r_Sample_L[5]), .C0(r_Sample_R[5]), 
        .D0(n9703), .CI0(n9703), .A1(GND_net), .B1(r_Sample_L[6]), .C1(r_Sample_R[6]), 
        .D1(n14672), .CI1(n14672), .CO0(n14672), .CO1(n9705), .S0(n107[5]), 
        .S1(n107[6]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_7.INIT0 = "0xc33c";
    defparam add_1175_add_5_7.INIT1 = "0xc33c";
    FA2 add_1175_add_5_5 (.A0(GND_net), .B0(r_Sample_L[3]), .C0(r_Sample_R[3]), 
        .D0(n9701), .CI0(n9701), .A1(GND_net), .B1(r_Sample_L[4]), .C1(r_Sample_R[4]), 
        .D1(n14669), .CI1(n14669), .CO0(n14669), .CO1(n9703), .S0(n107[3]), 
        .S1(n107[4]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_5.INIT0 = "0xc33c";
    defparam add_1175_add_5_5.INIT1 = "0xc33c";
    FA2 add_1175_add_5_3 (.A0(GND_net), .B0(r_Sample_L[1]), .C0(r_Sample_R[1]), 
        .D0(n9699), .CI0(n9699), .A1(GND_net), .B1(r_Sample_L[2]), .C1(r_Sample_R[2]), 
        .D1(n14666), .CI1(n14666), .CO0(n14666), .CO1(n9701), .S0(n107[1]), 
        .S1(n107[2]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_3.INIT0 = "0xc33c";
    defparam add_1175_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut_adj_531 (.A(\r_Adder_Total[0][13] ), 
            .B(Sample_Mix[11]), .C(SM_Sample_Output[1]), .Z(n5_adj_1635));
    defparam i18_3_lut_adj_531.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+(C+!(D))))" *) LUT4 i1_4_lut_adj_532 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[3]), .C(n8514), .D(n12228), .Z(n10773));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_532.INIT = "0xa3a0";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6449_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][13] ), .Z(n2840));
    defparam i6449_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6450_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][16] ), .Z(n2843));
    defparam i6450_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i4_4_lut_4_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[2]), .D(n7), 
            .Z(n10));
    defparam i4_4_lut_4_lut.INIT = "0x0200";
    (* lut_function="(A (B ((D)+!C)+!B (C+(D)))+!A (((D)+!C)+!B))" *) LUT4 i2_4_lut_4_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[3]), 
            .Z(n6));
    defparam i2_4_lut_4_lut.INIT = "0xff3d";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1844_3_lut_rep_129 (.A(DAC_Send), 
            .B(n176), .C(SM_Sample_Output[2]), .Z(n14055));
    defparam i1844_3_lut_rep_129.INIT = "0xcaca";
    (* lut_function="((B)+!A)" *) LUT4 i2745_2_lut_3_lut_2_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[2]), .Z(n5053));
    defparam i2745_2_lut_3_lut_2_lut.INIT = "0xdddd";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i0 (.D(n2314[0]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i0.REGSET = "RESET";
    defparam r_Sample_R__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(SM_Sample_Output[2]), 
            .B(n14096), .C(Ring_Mod[12]), .D(n132), .Z(n2290[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut.INIT = "0xd580";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(r_Sample_R[13]), .B(r_Sample_R[12]), 
            .Z(n11702));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C (D))+!B (C))+!A (C))" *) LUT4 i6637_3_lut_4_lut (.A(SM_Sample_Output[2]), 
            .B(n14096), .C(n1), .D(Ring_Mod[15]), .Z(n2290[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i6637_3_lut_4_lut.INIT = "0xf070";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i6305_4_lut (.A(n11503), 
            .B(r_Sample_L[19]), .C(n6435), .D(r_Sample_L[14]), .Z(n154));   /* synthesis lineinfo="@10(93[10],93[35])"*/
    defparam i6305_4_lut.INIT = "0x3230";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut (.A(r_Sample_R[9]), .B(r_Sample_R[10]), 
            .C(r_Sample_R[11]), .Z(n11706));
    defparam i1_3_lut.INIT = "0x8080";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i1 (.D(r_Sample_L[0]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i1.REGSET = "RESET";
    defparam Output_Odd__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i1 (.D(r_Sample_R[0]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i1.REGSET = "RESET";
    defparam Output_Even__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ SM_Sample_Output__i0 (.D(n10773), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14085), .Q(SM_Sample_Output[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i270_2_lut_rep_170 (.A(r_Ring_Mod), 
            .B(RM_Ready), .Z(n14096));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i270_2_lut_rep_170.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A !(C+!(D)))" *) LUT4 i5829_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(SM_Sample_Output[2]), .D(n132), .Z(n1));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i5829_3_lut_4_lut.INIT = "0x8f80";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i19 (.D(n63[19]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i19.REGSET = "RESET";
    defparam r_Sample_L__i19.SRMODE = "CE_OVER_LSR";
    FA2 add_1175_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_L[0]), .C1(r_Sample_R[0]), .D1(n14621), .CI1(n14621), 
        .CO0(n14621), .CO1(n9699), .S1(n107[0]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_1.INIT0 = "0xc33c";
    defparam add_1175_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut_adj_533 (.A(\r_Adder_Total[0][12] ), 
            .B(Sample_Mix[10]), .C(SM_Sample_Output[1]), .Z(n5_adj_1636));
    defparam i18_3_lut_adj_533.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))" *) LUT4 i1_4_lut_adj_534 (.A(n14091), 
            .B(n51), .C(RM_Ready), .D(SM_Sample_Output[0]), .Z(n12228));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_534.INIT = "0x0ace";
    (* lut_function="(A+(B (C+(D))))" *) LUT4 i1_4_lut_adj_535 (.A(n11682), 
            .B(n11680), .C(n11688), .D(n12_adj_1637), .Z(n11503));
    defparam i1_4_lut_adj_535.INIT = "0xeeea";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_536 (.A(r_Sample_L[13]), 
            .B(r_Sample_L[12]), .Z(n11682));
    defparam i1_2_lut_adj_536.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut_adj_537 (.A(\r_Adder_Total[0][11] ), 
            .B(Sample_Mix[9]), .C(SM_Sample_Output[1]), .Z(n5_adj_1638));
    defparam i18_3_lut_adj_537.INIT = "0xcaca";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6501_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(n2550[15]), .Z(n2755));
    defparam i6501_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6389_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[10]), .D(SM_Sample_Output[2]), .Z(n2290[10]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6389_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i3_4_lut (.A(\r_Adder_Total[1][4] ), 
            .B(n2290[2]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[2]));
    defparam mux_641_i3_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_538 (.A(r_Sample_L[9]), 
            .B(r_Sample_L[10]), .C(r_Sample_L[11]), .Z(n11680));
    defparam i1_3_lut_adj_538.INIT = "0x8080";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1_3_lut_adj_539 (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[1]), .C(DAC_Send), .Z(n51));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_adj_539.INIT = "0xdcdc";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6396_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[2]), .D(SM_Sample_Output[2]), .Z(n2290[2]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6396_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6291_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[0]), .D(SM_Sample_Output[2]), .Z(n2290[0]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6291_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6397_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[1]), .D(SM_Sample_Output[2]), .Z(n2290[1]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6397_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6395_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[3]), .D(SM_Sample_Output[2]), .Z(n2290[3]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6395_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6394_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[4]), .D(SM_Sample_Output[2]), .Z(n2290[4]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6394_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6502_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(n2550[16]), .Z(n2756));
    defparam i6502_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6378_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[11]), .D(SM_Sample_Output[2]), .Z(n2290[11]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6378_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6390_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[9]), .D(SM_Sample_Output[2]), .Z(n2290[9]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6390_2_lut_3_lut_4_lut.INIT = "0x8000";
    IB i_Ring_Mod_pad (.I(i_Ring_Mod), .O(i_Ring_Mod_c));   /* synthesis lineinfo="@14(11[14],11[24])"*/
    (* lut_function="(A (B (C (D))))" *) LUT4 i6377_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[14]), .D(SM_Sample_Output[2]), .Z(n2290[14]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6377_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6503_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(n2550[17]), .Z(n2757));
    defparam i6503_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_657_Mux_8_i3_4_lut (.A(\r_Adder_Total[0][10] ), 
            .B(Sample_Mix[8]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[8]));
    defparam mux_657_Mux_8_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i4_4_lut (.A(\r_Adder_Total[1][5] ), 
            .B(n2290[3]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[3]));
    defparam mux_641_i4_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6504_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(n2550[18]), .Z(n2758));
    defparam i6504_2_lut_3_lut.INIT = "0xb0b0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i18 (.D(n2758), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i17 (.D(n2757), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i16 (.D(n2756), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i15 (.D(n2755), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i14 (.D(n10741), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i13 (.D(n2753), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i12 (.D(n2752), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i8396_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(SM_Sample_Output[0]), .Z(n11129));
    defparam i8396_2_lut_3_lut.INIT = "0xf4f4";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i11 (.D(n10735), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i10 (.D(n10733), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i9 (.D(n10731), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i8 (.D(n2748), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i7 (.D(n2747), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i6 (.D(n2746), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i5 (.D(n2745), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i4 (.D(n11042), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i3 (.D(n11038), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i2 (.D(n11041), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i2.REGSET = "RESET";
    defparam r_Sample_L__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i1 (.D(n11040), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i1.REGSET = "RESET";
    defparam r_Sample_L__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Ring_Mod_c (.D(n3874), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(r_Ring_Mod));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Ring_Mod_c.REGSET = "RESET";
    defparam r_Ring_Mod_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i5_4_lut (.A(\r_Adder_Total[1][6] ), 
            .B(n2290[4]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[4]));
    defparam mux_641_i5_4_lut.INIT = "0xc0ca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_540 (.A(r_Sample_L[6]), 
            .B(r_Sample_L[7]), .C(r_Sample_L[8]), .Z(n11688));
    defparam i1_3_lut_adj_540.INIT = "0xfefe";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1840_4_lut (.A(n11676), 
            .B(r_Sample_L[5]), .C(r_Sample_L[3]), .D(r_Sample_L[1]), .Z(n12_adj_1637));
    defparam i1840_4_lut.INIT = "0xccc8";
    (* lut_function="(A (C+(D))+!A (B (D)+!B (C+(D))))" *) LUT4 i1_3_lut_4_lut (.A(n14079), 
            .B(n154), .C(n20), .D(n18), .Z(n15_2));
    defparam i1_3_lut_4_lut.INIT = "0xffb0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_641_i6_4_lut (.A(n14055), 
            .B(n2290[5]), .C(SM_Sample_Output[0]), .D(n2834), .Z(n2314[5]));
    defparam mux_641_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_657_Mux_7_i3_4_lut (.A(\r_Adder_Total[0][9] ), 
            .B(Sample_Mix[7]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[7]));
    defparam mux_657_Mux_7_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_541 (.A(r_Sample_L[2]), 
            .B(r_Sample_L[4]), .C(r_Sample_L[0]), .Z(n11676));
    defparam i1_3_lut_adj_541.INIT = "0xfefe";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i787_2_lut_rep_130_4_lut (.A(n14103), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[3]), .D(n154), 
            .Z(n14056));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i787_2_lut_rep_130_4_lut.INIT = "0x0400";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_542 (.A(n14079), 
            .B(n154), .C(n5), .D(SM_Sample_Output[0]), .Z(n10741));
    defparam i1_3_lut_4_lut_adj_542.INIT = "0x44f4";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6499_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(n2550[13]), .Z(n2753));
    defparam i6499_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_543 (.A(reset_n_c), 
            .B(n11900), .C(n8), .D(SM_Sample_Output[1]), .Z(n8514));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_543.INIT = "0xa0a8";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6493_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(n2550[7]), .Z(n2747));
    defparam i6493_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6492_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(n2550[6]), .Z(n2746));
    defparam i6492_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_544 (.A(reset_n_c), 
            .B(SM_Sample_Output[0]), .C(n2762), .D(n11113), .Z(n18));
    defparam i1_4_lut_adj_544.INIT = "0xa0a8";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i7_4_lut (.A(\r_Adder_Total[1][8] ), 
            .B(n2290[6]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[6]));
    defparam mux_641_i7_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i6491_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(n2550[5]), .Z(n2745));
    defparam i6491_2_lut_3_lut.INIT = "0xf4f4";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_657_Mux_6_i3_4_lut (.A(\r_Adder_Total[0][8] ), 
            .B(Sample_Mix[6]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[6]));
    defparam mux_657_Mux_6_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i8_4_lut (.A(\r_Adder_Total[1][9] ), 
            .B(n2290[7]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[7]));
    defparam mux_641_i8_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i9_4_lut (.A(\r_Adder_Total[1][10] ), 
            .B(n2290[8]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[8]));
    defparam mux_641_i9_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6498_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(n2550[12]), .Z(n2752));
    defparam i6498_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_641_i10_4_lut (.A(n14055), 
            .B(n2290[9]), .C(SM_Sample_Output[0]), .D(n2838), .Z(n2314[9]));
    defparam mux_641_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_641_i11_4_lut (.A(n14055), 
            .B(n2290[10]), .C(SM_Sample_Output[0]), .D(n2839), .Z(n2314[10]));
    defparam mux_641_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_641_i12_4_lut (.A(n14055), 
            .B(n2290[11]), .C(SM_Sample_Output[0]), .D(n2840), .Z(n2314[11]));
    defparam mux_641_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_545 (.A(n14079), 
            .B(n154), .C(n5_adj_1635), .D(SM_Sample_Output[0]), .Z(n10735));
    defparam i1_3_lut_4_lut_adj_545.INIT = "0x44f4";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_546 (.A(n14079), 
            .B(n154), .C(n5_adj_1636), .D(SM_Sample_Output[0]), .Z(n10733));
    defparam i1_3_lut_4_lut_adj_546.INIT = "0x44f4";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_657_Mux_5_i3_4_lut (.A(\r_Adder_Total[0][7] ), 
            .B(Sample_Mix[5]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[5]));
    defparam mux_657_Mux_5_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (C (D))+!A !(B+(D)))" *) LUT4 i41_4_lut_4_lut (.A(SM_Sample_Output[1]), 
            .B(DAC_Send), .C(n27), .D(SM_Sample_Output[0]), .Z(n21));   /* synthesis lineinfo="@10(50[4],128[11])"*/
    defparam i41_4_lut_4_lut.INIT = "0xa011";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_547 (.A(\r_Adder_Total[0][6] ), 
            .B(n11129), .C(Sample_Mix[4]), .D(SM_Sample_Output[1]), .Z(n11042));
    defparam i1_4_lut_adj_547.INIT = "0x3022";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 r_Sample_L_mux_22_i20_4_lut (.A(n2550[19]), 
            .B(r_Sample_L[19]), .C(n15_2), .D(n14056), .Z(n63[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L_mux_22_i20_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (C)+!A !(B+(C)))" *) LUT4 i34_3_lut_3_lut (.A(SM_Sample_Output[1]), 
            .B(DAC_Send), .C(SM_Sample_Output[0]), .Z(n20));   /* synthesis lineinfo="@10(50[4],128[11])"*/
    defparam i34_3_lut_3_lut.INIT = "0xa1a1";
    (* lut_function="(A+(B))" *) LUT4 equal_646_i6_2_lut_rep_176 (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[3]), .Z(n14102));   /* synthesis lineinfo="@10(51[4],51[14])"*/
    defparam equal_646_i6_2_lut_rep_176.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[3]), .C(SM_Sample_Output[1]), .Z(n11113));   /* synthesis lineinfo="@10(51[4],51[14])"*/
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_548 (.A(n14079), 
            .B(n154), .C(n5_adj_1638), .D(SM_Sample_Output[0]), .Z(n10731));
    defparam i1_3_lut_4_lut_adj_548.INIT = "0x44f4";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_549 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .Z(n11900));
    defparam i1_2_lut_adj_549.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i13_4_lut (.A(\r_Adder_Total[1][14] ), 
            .B(n2290[12]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[12]));
    defparam mux_641_i13_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (C+!(D))+!A (B (C+!(D))+!B !(C+(D))))" *) LUT4 i1845_3_lut_4_lut (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[3]), .C(n14079), .D(n154), .Z(n2762));   /* synthesis lineinfo="@10(51[4],51[14])"*/
    defparam i1845_3_lut_4_lut.INIT = "0xe0ef";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6494_2_lut_3_lut (.A(n14079), 
            .B(n154), .C(n2550[8]), .Z(n2748));
    defparam i6494_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_76_i5_2_lut_rep_177 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .Z(n14103));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam SM_Sample_Output_3__I_0_76_i5_2_lut_rep_177.INIT = "0xeeee";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_3_lut_4_lut_adj_550 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[2]), .D(SM_Sample_Output[3]), 
            .Z(n8));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam i1_3_lut_4_lut_adj_550.INIT = "0xfe00";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_3_lut_rep_153_4_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[3]), .D(SM_Sample_Output[2]), 
            .Z(n14079));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam i1_3_lut_rep_153_4_lut.INIT = "0xfeff";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i2_3_lut_4_lut (.A(SM_Sample_Output[3]), 
            .B(n14091), .C(SM_Sample_Output[0]), .D(reset_n_c), .Z(n3009));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i2_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i14_4_lut (.A(\r_Adder_Total[1][15] ), 
            .B(n2290[13]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[13]));
    defparam mux_641_i14_4_lut.INIT = "0xc0ca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_551 (.A(\r_Adder_Total[0][5] ), 
            .B(n11129), .C(Sample_Mix[3]), .D(SM_Sample_Output[1]), .Z(n11038));
    defparam i1_4_lut_adj_551.INIT = "0x3022";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_641_i15_4_lut (.A(n14055), 
            .B(n2290[14]), .C(SM_Sample_Output[0]), .D(n2843), .Z(n2314[14]));
    defparam mux_641_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 i17_1_lut_rep_159 (.A(reset_n_c), .Z(n14085));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i17_1_lut_rep_159.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Ring_Mod_Start_c (.D(n10865), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Ring_Mod_Start));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Ring_Mod_Start_c.REGSET = "RESET";
    defparam Ring_Mod_Start_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C)+!B)))" *) LUT4 i1_3_lut_3_lut (.A(reset_n_c), 
            .B(n29), .C(SM_Sample_Output[3]), .Z(n3047));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_3_lut.INIT = "0x5d5d";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i1 (.D(n107[0]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i1.REGSET = "RESET";
    defparam Sample_Mix__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (D))" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(n6), .C(SM_Sample_Output[2]), .D(Ring_Mod_Start), .Z(n17));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xfd00";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_657_Mux_19_i3_4_lut (.A(\r_Adder_Total[0][21] ), 
            .B(Sample_Mix[19]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[19]));
    defparam mux_657_Mux_19_i3_4_lut.INIT = "0xc0ca";
    (* lut_function="((B)+!A)" *) LUT4 i5342_2_lut_2_lut (.A(reset_n_c), .B(SM_Adder), 
            .Z(n7634));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i5342_2_lut_2_lut.INIT = "0xdddd";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i1 (.D(n2314[1]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i1.REGSET = "RESET";
    defparam r_Sample_R__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C))+!A)" *) LUT4 i1_2_lut_3_lut_3_lut (.A(reset_n_c), 
            .B(Clock_Counter[3]), .C(n14063), .Z(n8439));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_3_lut_3_lut.INIT = "0xd5d5";
    (* lut_function="((B)+!A)" *) LUT4 i5158_2_lut_2_lut (.A(reset_n_c), .B(SM_Adder_adj_1), 
            .Z(n7490));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i5158_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i16_4_lut (.A(\r_Adder_Total[1][17] ), 
            .B(n2290[15]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[15]));
    defparam mux_641_i16_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i17_4_lut (.A(\r_Adder_Total[1][18] ), 
            .B(n2290[15]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[16]));
    defparam mux_641_i17_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i18_4_lut (.A(\r_Adder_Total[1][19] ), 
            .B(n2290[15]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[17]));
    defparam mux_641_i18_4_lut.INIT = "0xc0ca";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i10024_3_lut_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Adder_adj_1), .C(Adder_Start[1]), .D(Adder_Clear), .Z(n6803));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i10024_3_lut_4_lut_4_lut.INIT = "0x0020";
    (* lut_function="((B (C)+!B (D))+!A)" *) LUT4 i6573_4_lut_4_lut (.A(reset_n_c), 
            .B(n8920), .C(CS_Stable), .D(i_ADC_CS_c), .Z(n8577));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i6573_4_lut_4_lut.INIT = "0xf7d5";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i9983_3_lut_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Adder), .C(Adder_Start[0]), .D(Adder_Clear), .Z(n6994));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i9983_3_lut_4_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i19_4_lut (.A(\r_Adder_Total[1][20] ), 
            .B(n2290[15]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[18]));
    defparam mux_641_i19_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i20_4_lut (.A(\r_Adder_Total[1][21] ), 
            .B(n2290[15]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[19]));
    defparam mux_641_i20_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B+(C+(D)))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_552 (.A(SM_Sample_Output[1]), 
            .B(n11914), .C(n8514), .D(n38), .Z(n10777));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_552.INIT = "0xaeac";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_553 (.A(\r_Adder_Total[0][2] ), 
            .B(n11129), .C(Sample_Mix[0]), .D(SM_Sample_Output[1]), .Z(n11039));
    defparam i1_4_lut_adj_553.INIT = "0x3022";
    (* lut_function="(!(A (B+(C (D)))+!A (B+(C+!(D)))))" *) LUT4 i1_4_lut_adj_554 (.A(n68), 
            .B(SM_Sample_Output[3]), .C(n11139), .D(SM_Sample_Output[0]), 
            .Z(n11914));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_554.INIT = "0x0322";
    (* lut_function="(!(A+(B (C)+!B !((D)+!C))))" *) LUT4 i1_4_lut_adj_555 (.A(SM_Sample_Output[3]), 
            .B(RM_Ready), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[2]), 
            .Z(n38));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_555.INIT = "0x1505";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1_3_lut_adj_556 (.A(i_Mix_c), 
            .B(SM_Sample_Output[2]), .C(DAC_Send), .Z(n68));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_adj_556.INIT = "0xdcdc";
    (* lut_function="(A+(B))" *) LUT4 i8406_2_lut (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .Z(n11139));
    defparam i8406_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i2 (.D(n2314[2]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i2.REGSET = "RESET";
    defparam r_Sample_R__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 SM_Sample_Output_mux_6_i3_4_lut (.A(n2236[2]), 
            .B(SM_Sample_Output[2]), .C(n11507), .D(SM_Sample_Output[3]), 
            .Z(n15[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output_mux_6_i3_4_lut.INIT = "0xc0ca";
    (* lut_function="(!(A (B+!(C))+!A !(B)))" *) LUT4 mux_627_Mux_2_i7_3_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[1]), .Z(n2236[2]));   /* synthesis lineinfo="@10(50[4],128[11])"*/
    defparam mux_627_Mux_2_i7_3_lut.INIT = "0x6464";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i2_4_lut (.A(SM_Sample_Output[0]), 
            .B(n4), .C(n11113), .D(DAC_Send), .Z(n11507));
    defparam i2_4_lut.INIT = "0xcccd";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i3 (.D(n2314[3]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(((D)+!C)+!B))" *) LUT4 i1_4_lut_adj_557 (.A(n8514), 
            .B(n14065), .C(SM_Sample_Output[0]), .D(RM_Ready), .Z(n4));
    defparam i1_4_lut_adj_557.INIT = "0xaaea";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i4 (.D(n2314[4]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i5 (.D(n2314[5]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i6 (.D(n2314[6]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i7 (.D(n2314[7]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i8 (.D(n2314[8]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i9 (.D(n2314[9]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i10 (.D(n2314[10]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i11 (.D(n2314[11]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i12 (.D(n2314[12]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i13 (.D(n2314[13]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i14 (.D(n2314[14]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i15 (.D(n2314[15]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i16 (.D(n2314[16]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i17 (.D(n2314[17]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i18 (.D(n2314[18]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i19 (.D(n2314[19]), 
            .SP(n3047), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_R[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i19.REGSET = "RESET";
    defparam r_Sample_R__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i2 (.D(r_Sample_L[1]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i2.REGSET = "RESET";
    defparam Output_Odd__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i3 (.D(r_Sample_L[2]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i3.REGSET = "RESET";
    defparam Output_Odd__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i4 (.D(r_Sample_L[3]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i4.REGSET = "RESET";
    defparam Output_Odd__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i5 (.D(r_Sample_L[4]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[20]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i5.REGSET = "RESET";
    defparam Output_Odd__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i6 (.D(r_Sample_L[5]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[21]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i6.REGSET = "RESET";
    defparam Output_Odd__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i7 (.D(r_Sample_L[6]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[22]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i7.REGSET = "RESET";
    defparam Output_Odd__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i8 (.D(r_Sample_L[7]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[23]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i8.REGSET = "RESET";
    defparam Output_Odd__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i9 (.D(r_Sample_L[8]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[24]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i9.REGSET = "RESET";
    defparam Output_Odd__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i10 (.D(r_Sample_L[9]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[25]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i10.REGSET = "RESET";
    defparam Output_Odd__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i11 (.D(r_Sample_L[10]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[26]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i11.REGSET = "RESET";
    defparam Output_Odd__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i12 (.D(r_Sample_L[11]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[27]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i12.REGSET = "RESET";
    defparam Output_Odd__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i13 (.D(r_Sample_L[12]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[28]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i13.REGSET = "RESET";
    defparam Output_Odd__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i14 (.D(r_Sample_L[13]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[29]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i14.REGSET = "RESET";
    defparam Output_Odd__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i15 (.D(r_Sample_L[14]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[30]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i15.REGSET = "RESET";
    defparam Output_Odd__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i16 (.D(r_Sample_L[15]), 
            .SP(n3009), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[31]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i16.REGSET = "RESET";
    defparam Output_Odd__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i2 (.D(r_Sample_R[1]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i2.REGSET = "RESET";
    defparam Output_Even__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i3 (.D(r_Sample_R[2]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i3.REGSET = "RESET";
    defparam Output_Even__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i4 (.D(r_Sample_R[3]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i4.REGSET = "RESET";
    defparam Output_Even__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i5 (.D(r_Sample_R[4]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[20]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i5.REGSET = "RESET";
    defparam Output_Even__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i6 (.D(r_Sample_R[5]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[21]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i6.REGSET = "RESET";
    defparam Output_Even__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i7 (.D(r_Sample_R[6]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[22]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i7.REGSET = "RESET";
    defparam Output_Even__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i8 (.D(r_Sample_R[7]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[23]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i8.REGSET = "RESET";
    defparam Output_Even__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i9 (.D(r_Sample_R[8]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[24]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i9.REGSET = "RESET";
    defparam Output_Even__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i10 (.D(r_Sample_R[9]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[25]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i10.REGSET = "RESET";
    defparam Output_Even__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i11 (.D(r_Sample_R[10]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[26]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i11.REGSET = "RESET";
    defparam Output_Even__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i12 (.D(r_Sample_R[11]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[27]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i12.REGSET = "RESET";
    defparam Output_Even__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i13 (.D(r_Sample_R[12]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[28]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i13.REGSET = "RESET";
    defparam Output_Even__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i14 (.D(r_Sample_R[13]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[29]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i14.REGSET = "RESET";
    defparam Output_Even__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i15 (.D(r_Sample_R[14]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[30]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i15.REGSET = "RESET";
    defparam Output_Even__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i16 (.D(r_Sample_R[15]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[31]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i16.REGSET = "RESET";
    defparam Output_Even__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ SM_Sample_Output__i1 (.D(n10777), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14085), .Q(SM_Sample_Output[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ SM_Sample_Output__i2 (.D(n15[2]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14085), .Q(SM_Sample_Output[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ SM_Sample_Output__i3 (.D(n10785), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14085), .Q(SM_Sample_Output[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i3.REGSET = "RESET";
    defparam SM_Sample_Output__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i2 (.D(n107[1]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i2.REGSET = "RESET";
    defparam Sample_Mix__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i13_4_lut (.A(n14091), 
            .B(n8514), .C(SM_Sample_Output[3]), .D(n11910), .Z(n10785));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i13_4_lut.INIT = "0xc2c0";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_558 (.A(\r_Adder_Total[0][4] ), 
            .B(n11129), .C(Sample_Mix[2]), .D(SM_Sample_Output[1]), .Z(n11041));
    defparam i1_4_lut_adj_558.INIT = "0x3022";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_559 (.A(RM_Ready), .B(SM_Sample_Output[0]), 
            .Z(n11910));
    defparam i1_2_lut_adj_559.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_560 (.A(\r_Adder_Total[0][3] ), 
            .B(n11129), .C(Sample_Mix[1]), .D(SM_Sample_Output[1]), .Z(n11040));
    defparam i1_4_lut_adj_560.INIT = "0x3022";
    (* lut_function="(A ((C+(D))+!B)+!A !(B))" *) LUT4 i1_4_lut_adj_561 (.A(n11752), 
            .B(r_Sample_L[19]), .C(n11547), .D(r_Sample_L[14]), .Z(n27));
    defparam i1_4_lut_adj_561.INIT = "0xbbb3";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_562 (.A(r_Sample_L[17]), 
            .B(r_Sample_L[18]), .C(r_Sample_L[15]), .D(r_Sample_L[16]), 
            .Z(n11752));
    defparam i1_4_lut_adj_562.INIT = "0x8000";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_563 (.A(n11758), 
            .B(n11754), .C(n11631), .D(r_Sample_L[11]), .Z(n11547));
    defparam i1_4_lut_adj_563.INIT = "0xaaa8";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_564 (.A(r_Sample_L[13]), 
            .B(r_Sample_L[12]), .Z(n11758));
    defparam i1_2_lut_adj_564.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_565 (.A(r_Sample_L[10]), 
            .B(r_Sample_L[9]), .Z(n11754));
    defparam i1_2_lut_adj_565.INIT = "0xeeee";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_566 (.A(r_Sample_L[8]), 
            .B(r_Sample_L[7]), .C(r_Sample_L[5]), .D(r_Sample_L[6]), .Z(n11631));
    defparam i1_4_lut_adj_566.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_rep_165 (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .Z(n14091));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_rep_165.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(SM_Sample_Output[3]), 
            .B(n11070), .C(SM_Sample_Output[0]), .Z(n3011));
    defparam i2_3_lut.INIT = "0x4040";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i1_4_lut (.A(\r_Adder_Total[1][2] ), 
            .B(n2290[0]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[0]));
    defparam mux_641_i1_4_lut.INIT = "0xc0ca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_567 (.A(r_Sample_R[6]), 
            .B(r_Sample_R[7]), .C(r_Sample_R[8]), .Z(n11694));
    defparam i1_3_lut_adj_567.INIT = "0xfefe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i3 (.D(n107[2]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i3.REGSET = "RESET";
    defparam Sample_Mix__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1835_4_lut (.A(n11700), 
            .B(r_Sample_R[5]), .C(r_Sample_R[3]), .D(r_Sample_R[1]), .Z(n12));
    defparam i1835_4_lut.INIT = "0xccc8";
    (* lut_function="(A (B (C))+!A !(C+!(D)))" *) LUT4 i35_4_lut (.A(SM_Sample_Output[1]), 
            .B(n1), .C(SM_Sample_Output[0]), .D(n14055), .Z(n29));   /* synthesis lineinfo="@10(40[12],40[28])"*/
    defparam i35_4_lut.INIT = "0x8580";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i6302_4_lut (.A(n11502), 
            .B(r_Sample_R[19]), .C(n6433), .D(r_Sample_R[14]), .Z(n176));   /* synthesis lineinfo="@10(97[10],97[35])"*/
    defparam i6302_4_lut.INIT = "0x3230";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i4 (.D(n107[3]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i4.REGSET = "RESET";
    defparam Sample_Mix__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_568 (.A(r_Sample_R[2]), 
            .B(r_Sample_R[4]), .C(r_Sample_R[0]), .Z(n11700));
    defparam i1_3_lut_adj_568.INIT = "0xfefe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i5 (.D(n107[4]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[4]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i5.REGSET = "RESET";
    defparam Sample_Mix__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i6 (.D(n107[5]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i6.REGSET = "RESET";
    defparam Sample_Mix__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i7 (.D(n107[6]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i7.REGSET = "RESET";
    defparam Sample_Mix__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i8 (.D(n107[7]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i8.REGSET = "RESET";
    defparam Sample_Mix__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i9 (.D(n107[8]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i9.REGSET = "RESET";
    defparam Sample_Mix__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i10 (.D(n107[9]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[9]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i10.REGSET = "RESET";
    defparam Sample_Mix__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i11 (.D(n107[10]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[10]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i11.REGSET = "RESET";
    defparam Sample_Mix__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i12 (.D(n107[11]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[11]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i12.REGSET = "RESET";
    defparam Sample_Mix__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i13 (.D(n107[12]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i13.REGSET = "RESET";
    defparam Sample_Mix__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i14 (.D(n107[13]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i14.REGSET = "RESET";
    defparam Sample_Mix__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i15 (.D(n107[14]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[14]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i15.REGSET = "RESET";
    defparam Sample_Mix__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i16 (.D(n107[15]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i16.REGSET = "RESET";
    defparam Sample_Mix__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i17 (.D(n107[16]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i17.REGSET = "RESET";
    defparam Sample_Mix__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i18 (.D(n107[17]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i18.REGSET = "RESET";
    defparam Sample_Mix__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i19 (.D(n107[18]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i19.REGSET = "RESET";
    defparam Sample_Mix__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i20 (.D(n107[19]), 
            .SP(n3011), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i20.REGSET = "RESET";
    defparam Sample_Mix__i20.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_657_Mux_18_i3_4_lut (.A(\r_Adder_Total[0][20] ), 
            .B(Sample_Mix[18]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[18]));
    defparam mux_657_Mux_18_i3_4_lut.INIT = "0xf0ca";
    FA2 add_1175_add_5_21 (.A0(GND_net), .B0(r_Sample_L[19]), .C0(r_Sample_R[19]), 
        .D0(n9717), .CI0(n9717), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14693), .CI1(n14693), .CO0(n14693), .S0(n107[19]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_21.INIT0 = "0xc33c";
    defparam add_1175_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_569 (.A(SM_Sample_Output[2]), 
            .B(n14096), .C(Ring_Mod[13]), .D(n132), .Z(n2290[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_569.INIT = "0xd580";
    FA2 add_1175_add_5_19 (.A0(GND_net), .B0(r_Sample_L[17]), .C0(r_Sample_R[17]), 
        .D0(n9715), .CI0(n9715), .A1(GND_net), .B1(r_Sample_L[18]), 
        .C1(r_Sample_R[18]), .D1(n14690), .CI1(n14690), .CO0(n14690), 
        .CO1(n9717), .S0(n107[17]), .S1(n107[18]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_19.INIT0 = "0xc33c";
    defparam add_1175_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_570 (.A(SM_Sample_Output[2]), 
            .B(n14096), .C(Ring_Mod[6]), .D(n132), .Z(n2290[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_570.INIT = "0xd580";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_657_Mux_17_i3_4_lut (.A(\r_Adder_Total[0][19] ), 
            .B(Sample_Mix[17]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[17]));
    defparam mux_657_Mux_17_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i2026_3_lut (.A(r_Ring_Mod), 
            .B(i_Ring_Mod_c), .C(n11665), .Z(n3874));
    defparam i2026_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A ((C+(D))+!B)+!A !(B)))" *) LUT4 i1841_4_lut (.A(n11722), 
            .B(r_Sample_R[19]), .C(n11570), .D(r_Sample_R[14]), .Z(n132));
    defparam i1841_4_lut.INIT = "0x444c";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i3_4_lut (.A(n14103), .B(reset_n_c), 
            .C(DAC_Send), .D(n14102), .Z(n11665));
    defparam i3_4_lut.INIT = "0x0040";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_571 (.A(r_Sample_R[17]), 
            .B(r_Sample_R[18]), .C(r_Sample_R[16]), .D(r_Sample_R[15]), 
            .Z(n11722));
    defparam i1_4_lut_adj_571.INIT = "0x8000";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i1_4_lut_adj_572 (.A(SM_Sample_Output[3]), 
            .B(n17), .C(n10), .D(SM_Sample_Output[0]), .Z(n10865));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_572.INIT = "0xccdc";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_573 (.A(n11708), 
            .B(n11710), .C(n11512), .D(r_Sample_R[11]), .Z(n11570));
    defparam i1_4_lut_adj_573.INIT = "0xaaa8";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_574 (.A(r_Sample_R[13]), 
            .B(r_Sample_R[12]), .Z(n11708));
    defparam i1_2_lut_adj_574.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_575 (.A(reset_n_c), .B(i_Ring_Mod_c), 
            .Z(n7));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_adj_575.INIT = "0x8888";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_576 (.A(SM_Sample_Output[2]), 
            .B(n14096), .C(Ring_Mod[7]), .D(n132), .Z(n2290[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_576.INIT = "0xd580";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_657_Mux_16_i3_4_lut (.A(\r_Adder_Total[0][18] ), 
            .B(Sample_Mix[16]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[16]));
    defparam mux_657_Mux_16_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_577 (.A(r_Sample_R[10]), 
            .B(r_Sample_R[9]), .Z(n11710));
    defparam i1_2_lut_adj_577.INIT = "0xeeee";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_578 (.A(r_Sample_R[8]), 
            .B(r_Sample_R[7]), .C(r_Sample_R[5]), .D(r_Sample_R[6]), .Z(n11512));
    defparam i1_4_lut_adj_578.INIT = "0x8000";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_657_Mux_15_i3_4_lut (.A(\r_Adder_Total[0][17] ), 
            .B(Sample_Mix[15]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2550[15]));
    defparam mux_657_Mux_15_i3_4_lut.INIT = "0xf0ca";
    FA2 add_1175_add_5_17 (.A0(GND_net), .B0(r_Sample_L[15]), .C0(r_Sample_R[15]), 
        .D0(n9713), .CI0(n9713), .A1(GND_net), .B1(r_Sample_L[16]), 
        .C1(r_Sample_R[16]), .D1(n14687), .CI1(n14687), .CO0(n14687), 
        .CO1(n9715), .S0(n107[15]), .S1(n107[16]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_17.INIT0 = "0xc33c";
    defparam add_1175_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_579 (.A(SM_Sample_Output[2]), 
            .B(n14096), .C(Ring_Mod[5]), .D(n132), .Z(n2290[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_579.INIT = "0xd580";
    FA2 add_1175_add_5_15 (.A0(GND_net), .B0(r_Sample_L[13]), .C0(r_Sample_R[13]), 
        .D0(n9711), .CI0(n9711), .A1(GND_net), .B1(r_Sample_L[14]), 
        .C1(r_Sample_R[14]), .D1(n14684), .CI1(n14684), .CO0(n14684), 
        .CO1(n9713), .S0(n107[13]), .S1(n107[14]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_15.INIT0 = "0xc33c";
    defparam add_1175_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut_adj_580 (.A(SM_Sample_Output[0]), 
            .B(n11070), .C(SM_Sample_Output[3]), .Z(n3015));
    defparam i2_3_lut_adj_580.INIT = "0x4040";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_581 (.A(SM_Sample_Output[2]), 
            .B(n14096), .C(Ring_Mod[8]), .D(n132), .Z(n2290[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_581.INIT = "0xd580";
    FA2 add_1175_add_5_13 (.A0(GND_net), .B0(r_Sample_L[11]), .C0(r_Sample_R[11]), 
        .D0(n9709), .CI0(n9709), .A1(GND_net), .B1(r_Sample_L[12]), 
        .C1(r_Sample_R[12]), .D1(n14681), .CI1(n14681), .CO0(n14681), 
        .CO1(n9711), .S0(n107[11]), .S1(n107[12]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_13.INIT0 = "0xc33c";
    defparam add_1175_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i2_3_lut_adj_582 (.A(SM_Sample_Output[2]), 
            .B(reset_n_c), .C(SM_Sample_Output[1]), .Z(n11070));
    defparam i2_3_lut_adj_582.INIT = "0x0404";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_641_i2_4_lut (.A(\r_Adder_Total[1][3] ), 
            .B(n2290[1]), .C(SM_Sample_Output[0]), .D(n5053), .Z(n2314[1]));
    defparam mux_641_i2_4_lut.INIT = "0xc0ca";
    FA2 add_1175_add_5_11 (.A0(GND_net), .B0(r_Sample_L[9]), .C0(r_Sample_R[9]), 
        .D0(n9707), .CI0(n9707), .A1(GND_net), .B1(r_Sample_L[10]), 
        .C1(r_Sample_R[10]), .D1(n14678), .CI1(n14678), .CO0(n14678), 
        .CO1(n9709), .S0(n107[9]), .S1(n107[10]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_11.INIT0 = "0xc33c";
    defparam add_1175_add_5_11.INIT1 = "0xc33c";
    FA2 add_1175_add_5_9 (.A0(GND_net), .B0(r_Sample_L[7]), .C0(r_Sample_R[7]), 
        .D0(n9705), .CI0(n9705), .A1(GND_net), .B1(r_Sample_L[8]), .C1(r_Sample_R[8]), 
        .D1(n14675), .CI1(n14675), .CO0(n14675), .CO1(n9707), .S0(n107[7]), 
        .S1(n107[8]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1175_add_5_9.INIT0 = "0xc33c";
    defparam add_1175_add_5_9.INIT1 = "0xc33c";
    Ring_Mod rm (.Main_Clock(Main_Clock), .RM_Ready(RM_Ready), .Ring_Mod({Ring_Mod}), 
            .r_Sample_L({r_Sample_L}), .n6435(n6435), .GND_net(GND_net), 
            .Ring_Mod_Start(Ring_Mod_Start), .r_Sample_R({r_Sample_R}), 
            .n6433(n6433));   /* synthesis lineinfo="@10(26[11],26[147])"*/
    DAC_I2S dac2 (.Main_Clock(Main_Clock), .n8439(n8439), .\Clock_Counter[3] (Clock_Counter[3]), 
            .o_DAC_SCK_c(o_DAC_SCK_c), .n14085(n14085), .\Output_Even[19] (Output_Even[19]), 
            .n1138(n1138), .GND_net(GND_net), .\Output_Even[18] (Output_Even[18]), 
            .\Output_Even[17] (Output_Even[17]), .o_DAC_CS_c(o_DAC_CS_c), 
            .\Bit_Counter[0] (\Bit_Counter[0] ), .\Output_Odd[31] (Output_Odd[31]), 
            .\Output_Odd[30] (Output_Odd[30]), .\Output_Odd[29] (Output_Odd[29]), 
            .\Output_Odd[28] (Output_Odd[28]), .\Output_Odd[27] (Output_Odd[27]), 
            .\Output_Odd[26] (Output_Odd[26]), .\Output_Odd[25] (Output_Odd[25]), 
            .\Output_Odd[24] (Output_Odd[24]), .\Output_Odd[23] (Output_Odd[23]), 
            .\Output_Odd[22] (Output_Odd[22]), .\Output_Odd[21] (Output_Odd[21]), 
            .\Output_Odd[20] (Output_Odd[20]), .\Output_Odd[19] (Output_Odd[19]), 
            .\Output_Odd[18] (Output_Odd[18]), .\Output_Odd[17] (Output_Odd[17]), 
            .n8927(n8927), .\Output_Odd[16] (Output_Odd[16]), .\Output_Even[31] (Output_Even[31]), 
            .\Output_Even[30] (Output_Even[30]), .\Output_Even[29] (Output_Even[29]), 
            .\Output_Even[28] (Output_Even[28]), .\Output_Even[27] (Output_Even[27]), 
            .\Output_Even[26] (Output_Even[26]), .\Output_Even[25] (Output_Even[25]), 
            .\Output_Even[24] (Output_Even[24]), .\Output_Even[23] (Output_Even[23]), 
            .\Output_Even[22] (Output_Even[22]), .\Output_Even[21] (Output_Even[21]), 
            .\Output_Even[20] (Output_Even[20]), .VCC_net(VCC_net), .reset_n_c(reset_n_c), 
            .o_DAC_MOSI_c(o_DAC_MOSI_c), .n14063(n14063), .\Output_Even[16] (Output_Even[16]), 
            .n14059(n14059));   /* synthesis lineinfo="@10(28[10],28[185])"*/
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i0 (.D(n11039), 
            .SP(n7748), .CK(Main_Clock), .SR(n14085), .Q(r_Sample_L[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i0.REGSET = "RESET";
    defparam r_Sample_L__i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module Ring_Mod
//

module Ring_Mod (input Main_Clock, output RM_Ready, output [15:0]Ring_Mod, 
            input [19:0]r_Sample_L, output n6435, input GND_net, input Ring_Mod_Start, 
            input [19:0]r_Sample_R, output n6433);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [19:0]r_Sample2;   /* synthesis lineinfo="@7(18[20],18[29])"*/
    
    wire n14067;
    wire [15:0]Sample2_Scaled;   /* synthesis lineinfo="@7(20[20],20[34])"*/
    
    wire n7561;
    wire [2:0]SM_Ring_Mod;   /* synthesis lineinfo="@7(33[12],33[23])"*/
    
    wire n10971;
    wire [19:0]Calc_Scaled;   /* synthesis lineinfo="@7(15[20],15[31])"*/
    wire [29:0]Calc;   /* synthesis lineinfo="@7(13[20],13[24])"*/
    
    wire n14107;
    wire [19:0]Calc_Scaled_19__N_1185;
    
    wire n7113, n7543, n8844, n6795, n14081, n7528, n11762, n11578, 
        n11792, n11784, n11594, n11782, n11778, n11774, n11772, 
        n14108, n11552;
    wire [19:0]r_Sample1;   /* synthesis lineinfo="@7(17[20],17[29])"*/
    wire [15:0]Sample1_Scaled;   /* synthesis lineinfo="@7(19[20],19[34])"*/
    
    wire n7454;
    wire [31:0]Calc_29__N_1319;
    
    wire n7123, n11872, n6048, n11870, n10951, n11884, n11876, 
        n11878, n11886, n7595, n7576, n11842, n11868, n11864, 
        n7142, n11860, n11856, n11854, n11846, n11848, n11836, 
        n11898, n11894, n11890, VCC_net, GND_net_c;
    
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i2 (.D(r_Sample2[2]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i2.REGSET = "RESET";
    defparam Sample2_Scaled_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[0]), .C(SM_Ring_Mod[1]), .Z(n10971));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i11_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i1 (.D(r_Sample2[1]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i1.REGSET = "RESET";
    defparam Sample2_Scaled_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i3723_4_lut (.A(Calc_Scaled[19]), 
            .B(Calc[29]), .C(SM_Ring_Mod[0]), .D(n14107), .Z(Calc_Scaled_19__N_1185[19]));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i3723_4_lut.INIT = "0xcaaa";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i18 (.D(Calc[29]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i18.REGSET = "SET";
    defparam Calc_Scaled_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i17 (.D(Calc[28]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i17.REGSET = "SET";
    defparam Calc_Scaled_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i16 (.D(Calc[27]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i16.REGSET = "SET";
    defparam Calc_Scaled_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i15 (.D(Calc[26]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i15.REGSET = "SET";
    defparam Calc_Scaled_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i14 (.D(Calc[25]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i14.REGSET = "RESET";
    defparam Calc_Scaled_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i13 (.D(Calc[24]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i13.REGSET = "RESET";
    defparam Calc_Scaled_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i12 (.D(Calc[23]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i12.REGSET = "RESET";
    defparam Calc_Scaled_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i11 (.D(Calc[22]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i11.REGSET = "RESET";
    defparam Calc_Scaled_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i10 (.D(Calc[21]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i10.REGSET = "RESET";
    defparam Calc_Scaled_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i9 (.D(Calc[20]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i9.REGSET = "RESET";
    defparam Calc_Scaled_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i8 (.D(Calc[19]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i8.REGSET = "RESET";
    defparam Calc_Scaled_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i7 (.D(Calc[18]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i7.REGSET = "RESET";
    defparam Calc_Scaled_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i6 (.D(Calc[17]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i6.REGSET = "RESET";
    defparam Calc_Scaled_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i5 (.D(Calc[16]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i5.REGSET = "RESET";
    defparam Calc_Scaled_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i4 (.D(Calc[15]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i4.REGSET = "RESET";
    defparam Calc_Scaled_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ SM_Ring_Mod_i0 (.D(n8844), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Ring_Mod[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam SM_Ring_Mod_i0.REGSET = "RESET";
    defparam SM_Ring_Mod_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i3 (.D(Calc[14]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i3.REGSET = "RESET";
    defparam Calc_Scaled_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i2 (.D(Calc[13]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i2.REGSET = "RESET";
    defparam Calc_Scaled_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Ready (.D(n6795), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(RM_Ready));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Ready.REGSET = "RESET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i1 (.D(Calc[12]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i1.REGSET = "RESET";
    defparam Calc_Scaled_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i15 (.D(Calc_Scaled[15]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i15.REGSET = "RESET";
    defparam o_Result_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i14 (.D(Calc_Scaled[14]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i14.REGSET = "SET";
    defparam o_Result_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i13 (.D(Calc_Scaled[13]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i13.REGSET = "SET";
    defparam o_Result_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i12 (.D(Calc_Scaled[12]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i12.REGSET = "SET";
    defparam o_Result_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i11 (.D(Calc_Scaled[11]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i11.REGSET = "SET";
    defparam o_Result_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i10 (.D(Calc_Scaled[10]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i10.REGSET = "SET";
    defparam o_Result_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i9 (.D(Calc_Scaled[9]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i9.REGSET = "SET";
    defparam o_Result_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i8 (.D(Calc_Scaled[8]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i8.REGSET = "SET";
    defparam o_Result_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i7 (.D(Calc_Scaled[7]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i7.REGSET = "SET";
    defparam o_Result_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i6 (.D(Calc_Scaled[6]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i6.REGSET = "SET";
    defparam o_Result_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i5 (.D(Calc_Scaled[5]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i5.REGSET = "SET";
    defparam o_Result_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i4 (.D(Calc_Scaled[4]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i4.REGSET = "SET";
    defparam o_Result_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i3 (.D(Calc_Scaled[3]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i3.REGSET = "SET";
    defparam o_Result_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i2 (.D(Calc_Scaled[2]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i2.REGSET = "SET";
    defparam o_Result_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i1 (.D(Calc_Scaled[1]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i1.REGSET = "SET";
    defparam o_Result_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i1 (.D(r_Sample1[1]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i1.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i13_4_lut (.A(n11762), 
            .B(n14107), .C(SM_Ring_Mod[0]), .D(n11578), .Z(n7113));
    defparam i13_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_4_lut (.A(n11792), .B(n11784), 
            .C(n11594), .D(n11782), .Z(n11578));
    defparam i1_4_lut.INIT = "0xaaa8";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_502 (.A(Calc_Scaled[17]), 
            .B(Calc_Scaled[18]), .C(Calc_Scaled[16]), .D(Calc_Scaled[15]), 
            .Z(n11792));
    defparam i1_4_lut_adj_502.INIT = "0x8000";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(Calc_Scaled[4]), .B(Calc_Scaled[12]), 
            .Z(n11784));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_503 (.A(Calc_Scaled[8]), 
            .B(Calc_Scaled[1]), .C(Calc_Scaled[2]), .D(Calc_Scaled[6]), 
            .Z(n11594));
    defparam i1_4_lut_adj_503.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_504 (.A(Calc_Scaled[11]), 
            .B(Calc_Scaled[7]), .C(n11778), .D(n11774), .Z(n11782));
    defparam i1_4_lut_adj_504.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_505 (.A(Calc_Scaled[3]), 
            .B(Calc_Scaled[9]), .Z(n11778));
    defparam i1_2_lut_adj_505.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_506 (.A(Calc_Scaled[13]), 
            .B(n11772), .C(Calc_Scaled[10]), .D(Calc_Scaled[0]), .Z(n11774));
    defparam i1_4_lut_adj_506.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_507 (.A(r_Sample_L[16]), 
            .B(r_Sample_L[15]), .C(r_Sample_L[18]), .D(r_Sample_L[17]), 
            .Z(n6435));
    defparam i1_4_lut_adj_507.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_508 (.A(Calc_Scaled[5]), 
            .B(Calc_Scaled[14]), .Z(n11772));
    defparam i1_2_lut_adj_508.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i5265_2_lut (.A(n7113), .B(SM_Ring_Mod[2]), 
            .Z(n7543));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i5265_2_lut.INIT = "0x8888";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i2_3_lut_4_lut (.A(SM_Ring_Mod[0]), 
            .B(n14108), .C(n11552), .D(Calc_Scaled[19]), .Z(n7528));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i2_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(Calc_Scaled[15]), 
            .B(Calc_Scaled[16]), .C(Calc_Scaled[18]), .D(Calc_Scaled[17]), 
            .Z(n11552));
    defparam i3_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i2 (.D(r_Sample1[2]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i2.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i3 (.D(r_Sample1[3]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i3.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i4 (.D(r_Sample1[4]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i4.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i5 (.D(r_Sample1[5]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i5.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i6 (.D(r_Sample1[6]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i6.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i7 (.D(r_Sample1[7]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i7.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i7.SRMODE = "CE_OVER_LSR";
    MAC16 mult_15 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(Sample1_Scaled[15]), .A14(Sample1_Scaled[14]), .A13(Sample1_Scaled[13]), 
          .A12(Sample1_Scaled[12]), .A11(Sample1_Scaled[11]), .A10(Sample1_Scaled[10]), 
          .A9(Sample1_Scaled[9]), .A8(Sample1_Scaled[8]), .A7(Sample1_Scaled[7]), 
          .A6(Sample1_Scaled[6]), .A5(Sample1_Scaled[5]), .A4(Sample1_Scaled[4]), 
          .A3(Sample1_Scaled[3]), .A2(Sample1_Scaled[2]), .A1(Sample1_Scaled[1]), 
          .A0(Sample1_Scaled[0]), .B15(Sample2_Scaled[15]), .B14(Sample2_Scaled[14]), 
          .B13(Sample2_Scaled[13]), .B12(Sample2_Scaled[12]), .B11(Sample2_Scaled[11]), 
          .B10(Sample2_Scaled[10]), .B9(Sample2_Scaled[9]), .B8(Sample2_Scaled[8]), 
          .B7(Sample2_Scaled[7]), .B6(Sample2_Scaled[6]), .B5(Sample2_Scaled[5]), 
          .B4(Sample2_Scaled[4]), .B3(Sample2_Scaled[3]), .B2(Sample2_Scaled[2]), 
          .B1(Sample2_Scaled[1]), .B0(Sample2_Scaled[0]), .D15(GND_net), 
          .D14(GND_net), .D13(GND_net), .D12(GND_net), .D11(GND_net), 
          .D10(GND_net), .D9(GND_net), .D8(GND_net), .D7(GND_net), .D6(GND_net), 
          .D5(GND_net), .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
          .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
          .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
          .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
          .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
          .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O29(Calc_29__N_1319[29]), 
          .O28(Calc_29__N_1319[28]), .O27(Calc_29__N_1319[27]), .O26(Calc_29__N_1319[26]), 
          .O25(Calc_29__N_1319[25]), .O24(Calc_29__N_1319[24]), .O23(Calc_29__N_1319[23]), 
          .O22(Calc_29__N_1319[22]), .O21(Calc_29__N_1319[21]), .O20(Calc_29__N_1319[20]), 
          .O19(Calc_29__N_1319[19]), .O18(Calc_29__N_1319[18]), .O17(Calc_29__N_1319[17]), 
          .O16(Calc_29__N_1319[16]), .O15(Calc_29__N_1319[15]), .O14(Calc_29__N_1319[14]), 
          .O13(Calc_29__N_1319[13]), .O12(Calc_29__N_1319[12]), .O11(Calc_29__N_1319[11]));   /* synthesis lineinfo="@7(57[13],57[44])"*/
    defparam mult_15.NEG_TRIGGER = "0b0";
    defparam mult_15.A_REG = "0b0";
    defparam mult_15.B_REG = "0b0";
    defparam mult_15.C_REG = "0b0";
    defparam mult_15.D_REG = "0b0";
    defparam mult_15.TOP_8x8_MULT_REG = "0b0";
    defparam mult_15.BOT_8x8_MULT_REG = "0b0";
    defparam mult_15.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_15.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_15.TOPOUTPUT_SELECT = "0b11";
    defparam mult_15.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_15.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_15.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_15.BOTOUTPUT_SELECT = "0b11";
    defparam mult_15.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_15.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_15.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_15.MODE_8x8 = "0b0";
    defparam mult_15.A_SIGNED = "0b1";
    defparam mult_15.B_SIGNED = "0b1";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i10027_2_lut_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .C(SM_Ring_Mod[0]), .Z(n7123));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i10027_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_rep_141_3_lut (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(SM_Ring_Mod[0]), .Z(n14067));
    defparam i1_2_lut_rep_141_3_lut.INIT = "0x1010";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(r_Sample1[19]), .D(SM_Ring_Mod[0]), 
            .Z(n11872));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i2_3_lut_4_lut_adj_509 (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(Ring_Mod_Start), .D(SM_Ring_Mod[0]), 
            .Z(n6048));
    defparam i2_3_lut_4_lut_adj_509.INIT = "0x0010";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_510 (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(r_Sample2[19]), .D(SM_Ring_Mod[0]), 
            .Z(n11870));
    defparam i1_2_lut_3_lut_4_lut_adj_510.INIT = "0x1000";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i8 (.D(r_Sample1[8]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i8.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ SM_Ring_Mod_i1 (.D(n10951), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Ring_Mod[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam SM_Ring_Mod_i1.REGSET = "RESET";
    defparam SM_Ring_Mod_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i9 (.D(r_Sample1[9]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i9.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ SM_Ring_Mod_i2 (.D(n10971), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Ring_Mod[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam SM_Ring_Mod_i2.REGSET = "RESET";
    defparam SM_Ring_Mod_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_181 (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .Z(n14107));
    defparam i1_2_lut_rep_181.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))" *) LUT4 i19_3_lut_4_lut_3_lut (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(SM_Ring_Mod[0]), .Z(n10951));
    defparam i19_3_lut_4_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_182 (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .Z(n14108));
    defparam i1_2_lut_rep_182.INIT = "0x2222";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_rep_155_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .C(SM_Ring_Mod[0]), .Z(n14081));
    defparam i1_2_lut_rep_155_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .C(Calc_Scaled[19]), .Z(n11762));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i19 (.D(Calc_Scaled_19__N_1185[19]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc_Scaled[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i19.REGSET = "RESET";
    defparam Calc_Scaled_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i11 (.D(Calc_29__N_1319[11]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i11.REGSET = "RESET";
    defparam Calc_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_511 (.A(r_Sample2[4]), 
            .B(n11884), .C(n11876), .D(n11878), .Z(n11886));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_511.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i12 (.D(Calc_29__N_1319[12]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i12.REGSET = "RESET";
    defparam Calc_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i13 (.D(Calc_29__N_1319[13]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i13.REGSET = "RESET";
    defparam Calc_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i14 (.D(Calc_29__N_1319[14]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i14.REGSET = "RESET";
    defparam Calc_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i15 (.D(Calc_29__N_1319[15]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i15.REGSET = "RESET";
    defparam Calc_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i16 (.D(Calc_29__N_1319[16]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i16.REGSET = "RESET";
    defparam Calc_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i17 (.D(Calc_29__N_1319[17]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i17.REGSET = "RESET";
    defparam Calc_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i18 (.D(Calc_29__N_1319[18]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i18.REGSET = "RESET";
    defparam Calc_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i19 (.D(Calc_29__N_1319[19]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i19.REGSET = "RESET";
    defparam Calc_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i20 (.D(Calc_29__N_1319[20]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[20]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i20.REGSET = "RESET";
    defparam Calc_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i21 (.D(Calc_29__N_1319[21]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[21]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i21.REGSET = "RESET";
    defparam Calc_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i22 (.D(Calc_29__N_1319[22]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[22]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i22.REGSET = "RESET";
    defparam Calc_i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i23 (.D(Calc_29__N_1319[23]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[23]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i23.REGSET = "RESET";
    defparam Calc_i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i24 (.D(Calc_29__N_1319[24]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[24]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i24.REGSET = "RESET";
    defparam Calc_i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i25 (.D(Calc_29__N_1319[25]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[25]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i25.REGSET = "RESET";
    defparam Calc_i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i26 (.D(Calc_29__N_1319[26]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[26]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i26.REGSET = "RESET";
    defparam Calc_i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i27 (.D(Calc_29__N_1319[27]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[27]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i27.REGSET = "RESET";
    defparam Calc_i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i28 (.D(Calc_29__N_1319[28]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[28]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i28.REGSET = "RESET";
    defparam Calc_i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i29 (.D(Calc_29__N_1319[29]), 
            .SP(n7123), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[29]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i29.REGSET = "RESET";
    defparam Calc_i29.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i10 (.D(r_Sample1[10]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i10.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(r_Sample_R[19]), 
            .B(n6048), .C(n6433), .Z(n7595));   /* synthesis lineinfo="@7(43[19],43[44])"*/
    defparam i2_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut_adj_512 (.A(r_Sample_L[19]), 
            .B(n6048), .C(n6435), .Z(n7576));   /* synthesis lineinfo="@7(42[19],42[44])"*/
    defparam i2_3_lut_adj_512.INIT = "0x4040";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i11 (.D(r_Sample1[11]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i11.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i12 (.D(r_Sample1[12]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i12.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i5 (.D(r_Sample2[5]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i5.REGSET = "RESET";
    defparam Sample2_Scaled_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i13 (.D(r_Sample1[13]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i13.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i6 (.D(r_Sample2[6]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i6.REGSET = "RESET";
    defparam Sample2_Scaled_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i14 (.D(r_Sample1[14]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i14.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i15 (.D(r_Sample1[15]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i15.REGSET = "SET";
    defparam Sample1_Scaled_rep_1_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_513 (.A(r_Sample2[6]), 
            .B(r_Sample2[3]), .Z(n11884));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_2_lut_adj_513.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut (.A(r_Sample2[0]), .B(r_Sample2[13]), 
            .C(r_Sample2[7]), .Z(n11876));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i7 (.D(r_Sample2[7]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i7.REGSET = "RESET";
    defparam Sample2_Scaled_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i8 (.D(r_Sample2[8]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i8.REGSET = "RESET";
    defparam Sample2_Scaled_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i9 (.D(r_Sample2[9]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i9.REGSET = "RESET";
    defparam Sample2_Scaled_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i10 (.D(r_Sample2[10]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i10.REGSET = "RESET";
    defparam Sample2_Scaled_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i11 (.D(r_Sample2[11]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i11.REGSET = "RESET";
    defparam Sample2_Scaled_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i12 (.D(r_Sample2[12]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i12.REGSET = "RESET";
    defparam Sample2_Scaled_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i13 (.D(r_Sample2[13]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i13.REGSET = "RESET";
    defparam Sample2_Scaled_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i14 (.D(r_Sample2[14]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i14.REGSET = "RESET";
    defparam Sample2_Scaled_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_514 (.A(r_Sample2[14]), 
            .B(r_Sample2[2]), .Z(n11878));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_2_lut_adj_514.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i15 (.D(r_Sample2[15]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i15.REGSET = "SET";
    defparam Sample2_Scaled_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i19 (.D(r_Sample_R[19]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i19.REGSET = "RESET";
    defparam r_Sample2_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i18 (.D(r_Sample_R[18]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i18.REGSET = "RESET";
    defparam r_Sample2_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i17 (.D(r_Sample_R[17]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i17.REGSET = "RESET";
    defparam r_Sample2_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i16 (.D(r_Sample_R[16]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i16.REGSET = "RESET";
    defparam r_Sample2_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i15 (.D(r_Sample_R[15]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i15.REGSET = "RESET";
    defparam r_Sample2_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i1 (.D(r_Sample_L[1]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i1.REGSET = "SET";
    defparam r_Sample1_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i2 (.D(r_Sample_L[2]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i2.REGSET = "SET";
    defparam r_Sample1_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i3 (.D(r_Sample_L[3]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i3.REGSET = "SET";
    defparam r_Sample1_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i14 (.D(r_Sample_R[14]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i14.REGSET = "SET";
    defparam r_Sample2_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C))+!A !(B (C)+!B !(C+(D))))" *) LUT4 i6555_4_lut (.A(SM_Ring_Mod[0]), 
            .B(SM_Ring_Mod[1]), .C(SM_Ring_Mod[2]), .D(Ring_Mod_Start), 
            .Z(n8844));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i6555_4_lut.INIT = "0x9594";
    (* lut_function="(!((B (C+(D)))+!A))" *) LUT4 i1_4_lut_adj_515 (.A(n11872), 
            .B(n11842), .C(n11868), .D(n11864), .Z(n7454));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_515.INIT = "0x222a";
    (* lut_function="(A (((D)+!C)+!B)+!A (B (C (D))+!B (C)))" *) LUT4 i4507_4_lut (.A(RM_Ready), 
            .B(Ring_Mod_Start), .C(n7142), .D(SM_Ring_Mod[2]), .Z(n6795));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i4507_4_lut.INIT = "0xfa3a";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i0 (.D(r_Sample1[0]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7454), .Q(Sample1_Scaled[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i0.REGSET = "SET";
    defparam Sample1_Scaled_rep_1_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i13 (.D(r_Sample_R[13]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i13.REGSET = "SET";
    defparam r_Sample2_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i12 (.D(r_Sample_R[12]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i12.REGSET = "SET";
    defparam r_Sample2_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i11 (.D(r_Sample_R[11]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i11.REGSET = "SET";
    defparam r_Sample2_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C)+!B !(C))))" *) LUT4 i1_3_lut_adj_516 (.A(SM_Ring_Mod[0]), 
            .B(SM_Ring_Mod[2]), .C(SM_Ring_Mod[1]), .Z(n7142));
    defparam i1_3_lut_adj_516.INIT = "0x4141";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i4 (.D(r_Sample_L[4]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i4.REGSET = "SET";
    defparam r_Sample1_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_517 (.A(r_Sample1[17]), 
            .B(r_Sample1[18]), .C(r_Sample1[15]), .D(r_Sample1[16]), .Z(n11842));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_517.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_518 (.A(r_Sample1[10]), 
            .B(r_Sample1[5]), .C(r_Sample1[12]), .Z(n11868));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_3_lut_adj_518.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i10 (.D(r_Sample_R[10]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i10.REGSET = "SET";
    defparam r_Sample2_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i9 (.D(r_Sample_R[9]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i9.REGSET = "SET";
    defparam r_Sample2_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i8 (.D(r_Sample_R[8]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i8.REGSET = "SET";
    defparam r_Sample2_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_519 (.A(r_Sample_R[16]), 
            .B(r_Sample_R[15]), .C(r_Sample_R[18]), .D(r_Sample_R[17]), 
            .Z(n6433));
    defparam i1_4_lut_adj_519.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_520 (.A(r_Sample1[11]), 
            .B(r_Sample1[9]), .C(n11860), .D(n11856), .Z(n11864));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_520.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_521 (.A(r_Sample1[8]), 
            .B(r_Sample1[1]), .Z(n11860));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_2_lut_adj_521.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_522 (.A(r_Sample1[4]), 
            .B(n11854), .C(n11846), .D(n11848), .Z(n11856));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_522.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i7 (.D(r_Sample_R[7]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i7.REGSET = "SET";
    defparam r_Sample2_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i6 (.D(r_Sample_R[6]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i6.REGSET = "SET";
    defparam r_Sample2_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_523 (.A(r_Sample1[6]), 
            .B(r_Sample1[3]), .Z(n11854));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_2_lut_adj_523.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i5 (.D(r_Sample_R[5]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i5.REGSET = "SET";
    defparam r_Sample2_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i4 (.D(r_Sample_R[4]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i4.REGSET = "SET";
    defparam r_Sample2_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i3 (.D(r_Sample_R[3]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i3.REGSET = "SET";
    defparam r_Sample2_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i2 (.D(r_Sample_R[2]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i2.REGSET = "SET";
    defparam r_Sample2_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i1 (.D(r_Sample_R[1]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i1.REGSET = "SET";
    defparam r_Sample2_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i19 (.D(r_Sample_L[19]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i19.REGSET = "RESET";
    defparam r_Sample1_i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_524 (.A(r_Sample1[0]), 
            .B(r_Sample1[13]), .C(r_Sample1[7]), .Z(n11846));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_3_lut_adj_524.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i18 (.D(r_Sample_L[18]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i18.REGSET = "RESET";
    defparam r_Sample1_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i17 (.D(r_Sample_L[17]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i17.REGSET = "RESET";
    defparam r_Sample1_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i16 (.D(r_Sample_L[16]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i16.REGSET = "RESET";
    defparam r_Sample1_i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_525 (.A(r_Sample1[14]), 
            .B(r_Sample1[2]), .Z(n11848));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_2_lut_adj_525.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i15 (.D(r_Sample_L[15]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i15.REGSET = "RESET";
    defparam r_Sample1_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i14 (.D(r_Sample_L[14]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i14.REGSET = "SET";
    defparam r_Sample1_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i13 (.D(r_Sample_L[13]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i13.REGSET = "SET";
    defparam r_Sample1_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i12 (.D(r_Sample_L[12]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i12.REGSET = "SET";
    defparam r_Sample1_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i11 (.D(r_Sample_L[11]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i11.REGSET = "SET";
    defparam r_Sample1_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i10 (.D(r_Sample_L[10]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i10.REGSET = "SET";
    defparam r_Sample1_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i9 (.D(r_Sample_L[9]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i9.REGSET = "SET";
    defparam r_Sample1_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i0 (.D(r_Sample_R[0]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7595), .Q(r_Sample2[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i0.REGSET = "SET";
    defparam r_Sample2_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i0 (.D(r_Sample_L[0]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i0.REGSET = "SET";
    defparam r_Sample1_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i0 (.D(r_Sample2[0]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i0.REGSET = "SET";
    defparam Sample2_Scaled_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i0 (.D(Calc[11]), 
            .SP(n7113), .CK(Main_Clock), .SR(n7543), .Q(Calc_Scaled[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i0.REGSET = "SET";
    defparam Calc_Scaled_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i0 (.D(Calc_Scaled[0]), 
            .SP(n14081), .CK(Main_Clock), .SR(n7528), .Q(Ring_Mod[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i0.REGSET = "SET";
    defparam o_Result_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C+(D)))+!A))" *) LUT4 i1_4_lut_adj_526 (.A(n11870), 
            .B(n11836), .C(n11898), .D(n11894), .Z(n7561));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_526.INIT = "0x222a";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i4 (.D(r_Sample2[4]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i4.REGSET = "RESET";
    defparam Sample2_Scaled_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_527 (.A(r_Sample2[17]), 
            .B(r_Sample2[18]), .C(r_Sample2[15]), .D(r_Sample2[16]), .Z(n11836));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_527.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_528 (.A(r_Sample2[10]), 
            .B(r_Sample2[5]), .C(r_Sample2[12]), .Z(n11898));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_3_lut_adj_528.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_529 (.A(r_Sample2[11]), 
            .B(r_Sample2[9]), .C(n11890), .D(n11886), .Z(n11894));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_529.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_530 (.A(r_Sample2[8]), 
            .B(r_Sample2[1]), .Z(n11890));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_2_lut_adj_530.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i8 (.D(r_Sample_L[8]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i8.REGSET = "SET";
    defparam r_Sample1_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i7 (.D(r_Sample_L[7]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i7.REGSET = "SET";
    defparam r_Sample1_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i6 (.D(r_Sample_L[6]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i6.REGSET = "SET";
    defparam r_Sample1_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i5 (.D(r_Sample_L[5]), 
            .SP(n6048), .CK(Main_Clock), .SR(n7576), .Q(r_Sample1[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i5.REGSET = "SET";
    defparam r_Sample1_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i3 (.D(r_Sample2[3]), 
            .SP(n14067), .CK(Main_Clock), .SR(n7561), .Q(Sample2_Scaled[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i3.REGSET = "RESET";
    defparam Sample2_Scaled_i3.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module DAC_I2S
//

module DAC_I2S (input Main_Clock, input n8439, output \Clock_Counter[3] , 
            output o_DAC_SCK_c, input n14085, input \Output_Even[19] , 
            input n1138, input GND_net, input \Output_Even[18] , input \Output_Even[17] , 
            output o_DAC_CS_c, output \Bit_Counter[0] , input \Output_Odd[31] , 
            input \Output_Odd[30] , input \Output_Odd[29] , input \Output_Odd[28] , 
            input \Output_Odd[27] , input \Output_Odd[26] , input \Output_Odd[25] , 
            input \Output_Odd[24] , input \Output_Odd[23] , input \Output_Odd[22] , 
            input \Output_Odd[21] , input \Output_Odd[20] , input \Output_Odd[19] , 
            input \Output_Odd[18] , input \Output_Odd[17] , output n8927, 
            input \Output_Odd[16] , input \Output_Even[31] , input \Output_Even[30] , 
            input \Output_Even[29] , input \Output_Even[28] , input \Output_Even[27] , 
            input \Output_Even[26] , input \Output_Even[25] , input \Output_Even[24] , 
            input \Output_Even[23] , input \Output_Even[22] , input \Output_Even[21] , 
            input \Output_Even[20] , input VCC_net, input reset_n_c, output o_DAC_MOSI_c, 
            output n14063, input \Output_Even[16] , output n14059);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [4:0]n25;
    wire [4:0]Clock_Counter;   /* synthesis lineinfo="@4(13[12],13[25])"*/
    
    wire n13270, n12262, n12261;
    wire [5:0]Bit_Counter;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n13273, n12252, n12253, n13276, n12241, n12240, n13279, 
        n12250, n14087, o_Bit_Clock_N_1582;
    wire [0:63]Send_Data;   /* synthesis lineinfo="@4(15[13],15[22])"*/
    
    wire n9696, n14663;
    wire [5:0]n37;
    
    wire o_LR_Clock_N_1576, n13309, n13297, n9694, n14660, n13282, 
        n13285, n13288, n13291, n13294, n9692, n14657, n14543, 
        n13300, n13303, o_Data_N_1588, n13306, n13312, n13315, VCC_net_c, 
        GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ o_Bit_Clock (.D(o_Bit_Clock_N_1582), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14085), .Q(o_DAC_SCK_c));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam o_Bit_Clock.REGSET = "RESET";
    defparam o_Bit_Clock.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13270_bdd_4_lut (.A(n13270), 
            .B(n12262), .C(n12261), .D(Bit_Counter[2]), .Z(n13273));
    defparam n13270_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[1]_bdd_4_lut  (.A(Bit_Counter[1]), 
            .B(n12252), .C(n12253), .D(Bit_Counter[2]), .Z(n13270));
    defparam \Bit_Counter[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13276_bdd_4_lut (.A(n13276), 
            .B(n12241), .C(n12240), .D(Bit_Counter[5]), .Z(n13279));
    defparam n13276_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[3]_bdd_4_lut  (.A(Bit_Counter[3]), 
            .B(n13273), .C(n12250), .D(Bit_Counter[5]), .Z(n13276));
    defparam \Bit_Counter[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i7237_3_lut_4_lut (.A(Clock_Counter[2]), 
            .B(n14087), .C(\Clock_Counter[3] ), .D(Clock_Counter[4]), 
            .Z(n25[4]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7237_3_lut_4_lut.INIT = "0x7f80";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i4 (.D(\Output_Even[19] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[44]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i4.REGSET = "RESET";
    defparam Send_Data__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i3 (.D(\Output_Even[18] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[45]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i3.REGSET = "RESET";
    defparam Send_Data__i3.SRMODE = "CE_OVER_LSR";
    FA2 add_45_add_5_7 (.A0(GND_net), .B0(Bit_Counter[5]), .C0(GND_net), 
        .D0(n9696), .CI0(n9696), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14663), .CI1(n14663), .CO0(n14663), .S0(n37[5]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_7.INIT0 = "0xc33c";
    defparam add_45_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i2 (.D(\Output_Even[17] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[46]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i2.REGSET = "RESET";
    defparam Send_Data__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ o_LR_Clock (.D(o_LR_Clock_N_1576), 
            .SP(n8439), .CK(Main_Clock), .SR(n14085), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam o_LR_Clock.REGSET = "RESET";
    defparam o_LR_Clock.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i0 (.D(n37[0]), 
            .SP(n8439), .CK(Main_Clock), .SR(n14085), .Q(\Bit_Counter[0] ));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i0.REGSET = "RESET";
    defparam Bit_Counter__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Clock_Counter_995__i4 (.D(n25[4]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8439), .Q(Clock_Counter[4]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_995__i4.REGSET = "RESET";
    defparam Clock_Counter_995__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9321_3_lut (.A(n13309), 
            .B(n13297), .C(Bit_Counter[2]), .Z(n12250));
    defparam i9321_3_lut.INIT = "0xcaca";
    FA2 add_45_add_5_5 (.A0(GND_net), .B0(Bit_Counter[3]), .C0(GND_net), 
        .D0(n9694), .CI0(n9694), .A1(GND_net), .B1(Bit_Counter[4]), 
        .C1(GND_net), .D1(n14660), .CI1(n14660), .CO0(n14660), .CO1(n9696), 
        .S0(n37[3]), .S1(n37[4]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_5.INIT0 = "0xc33c";
    defparam add_45_add_5_5.INIT1 = "0xc33c";
    FD1P3XZ Clock_Counter_995__i3 (.D(n25[3]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8439), .Q(\Clock_Counter[3] ));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_995__i3.REGSET = "RESET";
    defparam Clock_Counter_995__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Clock_Counter_995__i2 (.D(n25[2]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8439), .Q(Clock_Counter[2]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_995__i2.REGSET = "RESET";
    defparam Clock_Counter_995__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Clock_Counter_995__i1 (.D(n25[1]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8439), .Q(Clock_Counter[1]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_995__i1.REGSET = "RESET";
    defparam Clock_Counter_995__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i32 (.D(\Output_Odd[31] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[0]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i32.REGSET = "RESET";
    defparam Send_Data__i32.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13282_bdd_4_lut (.A(n13282), 
            .B(Send_Data[5]), .C(Send_Data[4]), .D(Bit_Counter[1]), .Z(n13285));
    defparam n13282_bdd_4_lut.INIT = "0xaad8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i31 (.D(\Output_Odd[30] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[1]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i31.REGSET = "RESET";
    defparam Send_Data__i31.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i30 (.D(\Output_Odd[29] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[2]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i30.REGSET = "RESET";
    defparam Send_Data__i30.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i29 (.D(\Output_Odd[28] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[3]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i29.REGSET = "RESET";
    defparam Send_Data__i29.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i28 (.D(\Output_Odd[27] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[4]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i28.REGSET = "RESET";
    defparam Send_Data__i28.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i27 (.D(\Output_Odd[26] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[5]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i27.REGSET = "RESET";
    defparam Send_Data__i27.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i26 (.D(\Output_Odd[25] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[6]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i26.REGSET = "RESET";
    defparam Send_Data__i26.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i25 (.D(\Output_Odd[24] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[7]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i25.REGSET = "RESET";
    defparam Send_Data__i25.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i24 (.D(\Output_Odd[23] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[8]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i24.REGSET = "RESET";
    defparam Send_Data__i24.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i23 (.D(\Output_Odd[22] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[9]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i23.REGSET = "RESET";
    defparam Send_Data__i23.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i22 (.D(\Output_Odd[21] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[10]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i22.REGSET = "RESET";
    defparam Send_Data__i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i21 (.D(\Output_Odd[20] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[11]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i21.REGSET = "RESET";
    defparam Send_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i20 (.D(\Output_Odd[19] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[12]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i20.REGSET = "RESET";
    defparam Send_Data__i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i19 (.D(\Output_Odd[18] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[13]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i19.REGSET = "RESET";
    defparam Send_Data__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i18 (.D(\Output_Odd[17] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[14]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i18.REGSET = "RESET";
    defparam Send_Data__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i17 (.D(\Output_Odd[16] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[15]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i17.REGSET = "RESET";
    defparam Send_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !(B+!(C)))" *) LUT4 i1_3_lut (.A(o_DAC_CS_c), 
            .B(\Bit_Counter[0] ), .C(n8927), .Z(o_LR_Clock_N_1576));
    defparam i1_3_lut.INIT = "0x9a9a";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i16 (.D(\Output_Even[31] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[32]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i16.REGSET = "RESET";
    defparam Send_Data__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_145  (.A(\Bit_Counter[0] ), 
            .B(Send_Data[6]), .C(Send_Data[7]), .D(Bit_Counter[1]), .Z(n13282));
    defparam \Bit_Counter[0]_bdd_4_lut_145 .INIT = "0xe4aa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i15 (.D(\Output_Even[30] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[33]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i15.REGSET = "RESET";
    defparam Send_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i14 (.D(\Output_Even[29] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[34]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i14.REGSET = "RESET";
    defparam Send_Data__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i13 (.D(\Output_Even[28] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[35]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i13.REGSET = "RESET";
    defparam Send_Data__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13288_bdd_4_lut (.A(n13288), 
            .B(Send_Data[1]), .C(Send_Data[0]), .D(Bit_Counter[1]), .Z(n13291));
    defparam n13288_bdd_4_lut.INIT = "0xaad8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i12 (.D(\Output_Even[27] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[36]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i12.REGSET = "RESET";
    defparam Send_Data__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i11 (.D(\Output_Even[26] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[37]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i11.REGSET = "RESET";
    defparam Send_Data__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i10 (.D(\Output_Even[25] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[38]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i10.REGSET = "RESET";
    defparam Send_Data__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_146  (.A(\Bit_Counter[0] ), 
            .B(Send_Data[2]), .C(Send_Data[3]), .D(Bit_Counter[1]), .Z(n13288));
    defparam \Bit_Counter[0]_bdd_4_lut_146 .INIT = "0xe4aa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i9 (.D(\Output_Even[24] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[39]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i9.REGSET = "RESET";
    defparam Send_Data__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i8 (.D(\Output_Even[23] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[40]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i8.REGSET = "RESET";
    defparam Send_Data__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i7 (.D(\Output_Even[22] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[41]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i7.REGSET = "RESET";
    defparam Send_Data__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i6 (.D(\Output_Even[21] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[42]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i6.REGSET = "RESET";
    defparam Send_Data__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i5 (.D(\Output_Even[20] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[43]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i5.REGSET = "RESET";
    defparam Send_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ o_Data (.D(o_Data_N_1588), 
            .SP(reset_n_c), .CK(Main_Clock), .SR(GND_net_c), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam o_Data.REGSET = "RESET";
    defparam o_Data.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13294_bdd_4_lut (.A(n13294), 
            .B(Send_Data[45]), .C(Send_Data[44]), .D(Bit_Counter[1]), 
            .Z(n13297));
    defparam n13294_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_147  (.A(\Bit_Counter[0] ), 
            .B(Send_Data[46]), .C(Send_Data[47]), .D(Bit_Counter[1]), 
            .Z(n13294));
    defparam \Bit_Counter[0]_bdd_4_lut_147 .INIT = "0xe4aa";
    FA2 add_45_add_5_3 (.A0(GND_net), .B0(Bit_Counter[1]), .C0(GND_net), 
        .D0(n9692), .CI0(n9692), .A1(GND_net), .B1(Bit_Counter[2]), 
        .C1(GND_net), .D1(n14657), .CI1(n14657), .CO0(n14657), .CO1(n9694), 
        .S0(n37[1]), .S1(n37[2]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_3.INIT0 = "0xc33c";
    defparam add_45_add_5_3.INIT1 = "0xc33c";
    FA2 add_45_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Bit_Counter[0] ), .C1(VCC_net), .D1(n14543), .CI1(n14543), 
        .CO0(n14543), .CO1(n9692), .S1(n37[0]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_1.INIT0 = "0xc33c";
    defparam add_45_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13300_bdd_4_lut (.A(n13300), 
            .B(Send_Data[13]), .C(Send_Data[12]), .D(Bit_Counter[1]), 
            .Z(n13303));
    defparam n13300_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_148  (.A(\Bit_Counter[0] ), 
            .B(Send_Data[14]), .C(Send_Data[15]), .D(Bit_Counter[1]), 
            .Z(n13300));
    defparam \Bit_Counter[0]_bdd_4_lut_148 .INIT = "0xe4aa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i1 (.D(\Output_Even[16] ), 
            .SP(n1138), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[47]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i1.REGSET = "RESET";
    defparam Send_Data__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13306_bdd_4_lut (.A(n13306), 
            .B(Send_Data[41]), .C(Send_Data[40]), .D(Bit_Counter[1]), 
            .Z(n13309));
    defparam n13306_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_149  (.A(\Bit_Counter[0] ), 
            .B(Send_Data[42]), .C(Send_Data[43]), .D(Bit_Counter[1]), 
            .Z(n13306));
    defparam \Bit_Counter[0]_bdd_4_lut_149 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13312_bdd_4_lut (.A(n13312), 
            .B(Send_Data[9]), .C(Send_Data[8]), .D(Bit_Counter[1]), .Z(n13315));
    defparam n13312_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut_rep_161 (.A(Clock_Counter[1]), 
            .B(Clock_Counter[0]), .Z(n14087));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i2_2_lut_rep_161.INIT = "0x8888";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i3_3_lut_rep_137_4_lut (.A(Clock_Counter[1]), 
            .B(Clock_Counter[0]), .C(Clock_Counter[2]), .D(Clock_Counter[4]), 
            .Z(n14063));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i3_3_lut_rep_137_4_lut.INIT = "0x0080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i7223_2_lut_3_lut (.A(Clock_Counter[1]), 
            .B(Clock_Counter[0]), .C(Clock_Counter[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7223_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut  (.A(\Bit_Counter[0] ), 
            .B(Send_Data[10]), .C(Send_Data[11]), .D(Bit_Counter[1]), 
            .Z(n13312));
    defparam \Bit_Counter[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i7230_2_lut_3_lut_4_lut (.A(Clock_Counter[1]), 
            .B(Clock_Counter[0]), .C(\Clock_Counter[3] ), .D(Clock_Counter[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7230_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i1 (.D(n37[1]), 
            .SP(n8439), .CK(Main_Clock), .SR(n14085), .Q(Bit_Counter[1]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i1.REGSET = "RESET";
    defparam Bit_Counter__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i2 (.D(n37[2]), 
            .SP(n8439), .CK(Main_Clock), .SR(n14085), .Q(Bit_Counter[2]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i2.REGSET = "RESET";
    defparam Bit_Counter__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i3 (.D(n37[3]), 
            .SP(n8439), .CK(Main_Clock), .SR(n14085), .Q(Bit_Counter[3]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i3.REGSET = "RESET";
    defparam Bit_Counter__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i4 (.D(n37[4]), 
            .SP(n8439), .CK(Main_Clock), .SR(n14085), .Q(Bit_Counter[4]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i4.REGSET = "RESET";
    defparam Bit_Counter__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i5 (.D(n37[5]), 
            .SP(n8439), .CK(Main_Clock), .SR(n14085), .Q(Bit_Counter[5]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i5.REGSET = "RESET";
    defparam Bit_Counter__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(Bit_Counter[1]), 
            .B(Bit_Counter[4]), .C(Bit_Counter[2]), .D(Bit_Counter[3]), 
            .Z(n8927));
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9312_3_lut (.A(n13315), 
            .B(n13303), .C(Bit_Counter[2]), .Z(n12241));
    defparam i9312_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9311_3_lut (.A(n13291), 
            .B(n13285), .C(Bit_Counter[2]), .Z(n12240));
    defparam i9311_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i7216_2_lut (.A(Clock_Counter[1]), 
            .B(Clock_Counter[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7216_2_lut.INIT = "0x6666";
    (* lut_function="(!(A))" *) LUT4 i7214_1_lut (.A(Clock_Counter[0]), .Z(n25[0]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7214_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9323_3_lut (.A(Send_Data[36]), 
            .B(Send_Data[37]), .C(\Bit_Counter[0] ), .Z(n12252));
    defparam i9323_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9324_3_lut (.A(Send_Data[38]), 
            .B(Send_Data[39]), .C(\Bit_Counter[0] ), .Z(n12253));
    defparam i9324_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9333_3_lut (.A(Send_Data[34]), 
            .B(Send_Data[35]), .C(\Bit_Counter[0] ), .Z(n12262));
    defparam i9333_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9332_3_lut (.A(Send_Data[32]), 
            .B(Send_Data[33]), .C(\Bit_Counter[0] ), .Z(n12261));
    defparam i9332_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6254_2_lut (.A(n13279), .B(Bit_Counter[4]), 
            .Z(o_Data_N_1588));   /* synthesis lineinfo="@4(54[24],54[35])"*/
    defparam i6254_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_rep_133_4_lut (.A(Clock_Counter[4]), 
            .B(n14087), .C(Clock_Counter[2]), .D(\Clock_Counter[3] ), 
            .Z(n14059));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i1_2_lut_rep_133_4_lut.INIT = "0x4000";
    (* lut_function="(A (D)+!A !(B (C (D)+!C !(D))+!B !(D)))" *) LUT4 i5_2_lut_4_lut (.A(Clock_Counter[4]), 
            .B(n14087), .C(Clock_Counter[2]), .D(o_DAC_SCK_c), .Z(o_Bit_Clock_N_1582));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i5_2_lut_4_lut.INIT = "0xbf40";
    FD1P3XZ Clock_Counter_995__i0 (.D(n25[0]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8439), .Q(Clock_Counter[0]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_995__i0.REGSET = "RESET";
    defparam Clock_Counter_995__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module Adder_U1
//

module Adder_U1 (input reset_n_c, input n7634, input Main_Clock, input Adder_Clear, 
            output \Adder_Total[0][21] , output SM_Adder, output \Adder_Total[0][20] , 
            output \Adder_Total[0][19] , input [15:0]Sample_Value, input [10:0]\Adder_Mult[0] , 
            input GND_net, output \Adder_Total[0][18] , output \Adder_Total[0][17] , 
            output \Adder_Total[0][16] , output \Adder_Total[0][15] , output \Adder_Total[0][14] , 
            input n6994, input \Adder_Start[0] , output \Adder_Total[0][13] , 
            output \Adder_Total[0][12] , output \Adder_Total[0][11] , output \Adder_Total[0][10] , 
            output \Adder_Total[0][9] , output \Adder_Total[0][8] , output \Adder_Total[0][7] , 
            output \Adder_Total[0][6] , output \Adder_Total[0][5] , output \Adder_Total[0][4] , 
            output \Adder_Total[0][3] , output \Adder_Total[0][2] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [31:0]n167;
    
    wire n7637, n7635, n7633, n7631, n7643, n7629, n7627, n7625, 
        n7655;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@14(76[21],76[32])"*/
    
    wire n7623, n7653, n7641, n11543, n7651, n7649;
    wire [27:0]n2;
    
    wire n7639, n7647, n7645, n9646, n14519;
    wire [31:0]n3773;
    
    wire n7621, n7619, n9644, n14516, n9642, n14513, n7617, n7615, 
        n7613, n9640, n14510, n9638, n14507, n7427, n9636, n14504, 
        n9634, n14501, n9632, n14498, n9630, n14495, n9628, n14492, 
        n9626, n14489, n14486, VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i6420_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7637));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6420_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6419_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7635));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6419_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6418_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7633));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6418_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6417_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7631));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6417_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6423_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7643));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6423_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6416_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7629));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6416_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6415_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7627));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6415_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6414_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7625));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6414_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i21 (.D(n7653), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][21] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6413_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7623));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6413_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ SM_Adder_c (.D(n11543), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam SM_Adder_c.REGSET = "RESET";
    defparam SM_Adder_c.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6422_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7641));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6422_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i20 (.D(n7651), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][20] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i19 (.D(n7649), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][19] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i18 (.D(n7647), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][18] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(Sample_Value[15]), .A14(Sample_Value[14]), .A13(Sample_Value[13]), 
          .A12(Sample_Value[12]), .A11(Sample_Value[11]), .A10(Sample_Value[10]), 
          .A9(Sample_Value[9]), .A8(Sample_Value[8]), .A7(Sample_Value[7]), 
          .A6(Sample_Value[6]), .A5(Sample_Value[5]), .A4(Sample_Value[4]), 
          .A3(Sample_Value[3]), .A2(Sample_Value[2]), .A1(Sample_Value[1]), 
          .A0(Sample_Value[0]), .B15(GND_net), .B14(GND_net), .B13(GND_net), 
          .B12(GND_net), .B11(GND_net), .B10(\Adder_Mult[0] [10]), .B9(\Adder_Mult[0] [9]), 
          .B8(\Adder_Mult[0] [8]), .B7(\Adder_Mult[0] [7]), .B6(\Adder_Mult[0] [6]), 
          .B5(\Adder_Mult[0] [5]), .B4(\Adder_Mult[0] [4]), .B3(\Adder_Mult[0] [3]), 
          .B2(\Adder_Mult[0] [2]), .B1(\Adder_Mult[0] [1]), .B0(\Adder_Mult[0] [0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n2[27]), .O26(n2[26]), .O25(n2[25]), 
          .O24(n2[24]), .O23(n2[23]), .O22(n2[22]), .O21(n2[21]), .O20(n2[20]), 
          .O19(n2[19]), .O18(n2[18]), .O17(n2[17]), .O16(n2[16]), .O15(n2[15]), 
          .O14(n2[14]), .O13(n2[13]), .O12(n2[12]), .O11(n2[11]));   /* synthesis lineinfo="@3(40[25],40[84])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(A (B))" *) LUT4 i6421_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7639));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6421_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i17 (.D(n7645), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i16 (.D(n7643), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i15 (.D(n7641), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i14 (.D(n7639), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res3__i1 (.D(n2[11]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[0]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i1.REGSET = "RESET";
    defparam Working_Total_res1_res3__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[0][21] ), .C0(n3773[31]), 
        .D0(n9646), .CI0(n9646), .A1(GND_net), .B1(\Adder_Total[0] [22]), 
        .C1(n3773[31]), .D1(n14519), .CI1(n14519), .CO0(n14519), .S0(n167[21]), 
        .S1(n167[22]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6428_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7653));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6428_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i13 (.D(n7637), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(SM_Adder), .B(reset_n_c), 
            .C(\Adder_Start[0] ), .Z(n11543));
    defparam i2_3_lut.INIT = "0x4040";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i12 (.D(n7635), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i11 (.D(n7633), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i10 (.D(n7631), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i9 (.D(n7629), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6427_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7651));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6427_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i8 (.D(n7627), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i7 (.D(n7625), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i6 (.D(n7623), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i5 (.D(n7621), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6412_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7621));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6412_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6411_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n7619));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6411_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[0][19] ), .C0(n3773[31]), 
        .D0(n9644), .CI0(n9644), .A1(GND_net), .B1(\Adder_Total[0][20] ), 
        .C1(n3773[31]), .D1(n14516), .CI1(n14516), .CO0(n14516), .CO1(n9646), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(n3773[31]), 
        .D0(n9642), .CI0(n9642), .A1(GND_net), .B1(\Adder_Total[0][18] ), 
        .C1(n3773[31]), .D1(n14513), .CI1(n14513), .CO0(n14513), .CO1(n9644), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6410_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n7617));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6410_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6409_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n7615));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6409_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6405_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n7613));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6405_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6426_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7649));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6426_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6429_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7655));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6429_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(n3773[15]), 
        .D0(n9640), .CI0(n9640), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(n3773[31]), .D1(n14510), .CI1(n14510), .CO0(n14510), .CO1(n9642), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(n3773[13]), 
        .D0(n9638), .CI0(n9638), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(n3773[14]), .D1(n14507), .CI1(n14507), .CO0(n14507), .CO1(n9640), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i4 (.D(n7619), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i3 (.D(n7617), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i2 (.D(n7615), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i1 (.D(n7613), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [1]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res3__i2 (.D(n2[12]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[1]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i2.REGSET = "RESET";
    defparam Working_Total_res1_res3__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6228_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n7427));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6228_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(n3773[11]), 
        .D0(n9636), .CI0(n9636), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(n3773[12]), .D1(n14504), .CI1(n14504), .CO0(n14504), .CO1(n9638), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6425_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7647));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6425_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(n3773[9]), 
        .D0(n9634), .CI0(n9634), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(n3773[10]), .D1(n14501), .CI1(n14501), .CO0(n14501), .CO1(n9636), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res1_res3__i3 (.D(n2[13]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[2]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i3.REGSET = "RESET";
    defparam Working_Total_res1_res3__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i4 (.D(n2[14]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[3]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i4.REGSET = "RESET";
    defparam Working_Total_res1_res3__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6424_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7645));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6424_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i5 (.D(n2[15]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[4]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i5.REGSET = "RESET";
    defparam Working_Total_res1_res3__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i6 (.D(n2[16]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[5]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i6.REGSET = "RESET";
    defparam Working_Total_res1_res3__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i7 (.D(n2[17]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[6]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i7.REGSET = "RESET";
    defparam Working_Total_res1_res3__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i8 (.D(n2[18]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[7]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i8.REGSET = "RESET";
    defparam Working_Total_res1_res3__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i9 (.D(n2[19]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[8]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i9.REGSET = "RESET";
    defparam Working_Total_res1_res3__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i10 (.D(n2[20]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[9]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i10.REGSET = "RESET";
    defparam Working_Total_res1_res3__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i11 (.D(n2[21]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[10]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i11.REGSET = "RESET";
    defparam Working_Total_res1_res3__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i12 (.D(n2[22]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[11]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i12.REGSET = "RESET";
    defparam Working_Total_res1_res3__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i13 (.D(n2[23]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[12]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i13.REGSET = "RESET";
    defparam Working_Total_res1_res3__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i14 (.D(n2[24]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[13]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i14.REGSET = "RESET";
    defparam Working_Total_res1_res3__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i15 (.D(n2[25]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[14]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i15.REGSET = "RESET";
    defparam Working_Total_res1_res3__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i16 (.D(n2[26]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[15]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i16.REGSET = "RESET";
    defparam Working_Total_res1_res3__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i17 (.D(n2[27]), .SP(n6994), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3773[31]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i17.REGSET = "RESET";
    defparam Working_Total_res1_res3__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i0 (.D(n7427), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [0]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(n3773[7]), 
        .D0(n9632), .CI0(n9632), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(n3773[8]), .D1(n14498), .CI1(n14498), .CO0(n14498), .CO1(n9634), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(n3773[5]), 
        .D0(n9630), .CI0(n9630), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(n3773[6]), .D1(n14495), .CI1(n14495), .CO0(n14495), .CO1(n9632), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(n3773[3]), 
        .D0(n9628), .CI0(n9628), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(n3773[4]), .D1(n14492), .CI1(n14492), .CO0(n14492), .CO1(n9630), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(n3773[1]), 
        .D0(n9626), .CI0(n9626), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(n3773[2]), .D1(n14489), .CI1(n14489), .CO0(n14489), .CO1(n9628), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(n3773[0]), .D1(n14486), .CI1(n14486), 
        .CO0(n14486), .CO1(n9626), .S1(n167[0]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i22 (.D(n7655), 
            .SP(n7634), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [22]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Adder
//

module Adder (input reset_n_c, output SM_Adder, input Main_Clock, input Adder_Clear, 
            input n6803, input n7490, output \Adder_Total[1][21] , input [15:0]Sample_Value, 
            input [10:0]\Adder_Mult[1] , input GND_net, output \Adder_Total[1][20] , 
            output \Adder_Total[1][19] , output \Adder_Total[1][18] , output \Adder_Total[1][17] , 
            output \Adder_Total[1][16] , output \Adder_Total[1][15] , output \Adder_Total[1][14] , 
            output \Adder_Total[1][13] , output \Adder_Total[1][12] , output \Adder_Total[1][11] , 
            input \Adder_Start[1] , output \Adder_Total[1][2] , output \Adder_Total[1][3] , 
            output \Adder_Total[1][4] , output \Adder_Total[1][5] , output \Adder_Total[1][6] , 
            output \Adder_Total[1][7] , output \Adder_Total[1][8] , output \Adder_Total[1][9] , 
            output \Adder_Total[1][10] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [31:0]n167;
    
    wire n7405, n11563;
    wire [27:0]n2;
    wire [31:0]n3776;
    
    wire n7503, n7507;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@14(76[21],76[32])"*/
    
    wire n7505, n7451, n7449, n7447, n7445, n7443, n7501, n7499, 
        n7497, n7495, n7493, n7441, n7491, n7489, n7487, n7485, 
        n7439, n7437, n9679, n14585, n9677, n14582, n9675, n14579, 
        n9673, n14576, n7435, n7433, n9671, n14573, n9669, n14570, 
        n9667, n14567, n9665, n14564, n9663, n14561, n9661, n14558, 
        n9659, n14555, n14552, VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i6213_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n7405));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6213_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i1 (.D(n2[11]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[0]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i1.REGSET = "RESET";
    defparam Working_Total_res2_res4__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i22 (.D(n7507), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [22]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6355_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7503));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6355_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i21 (.D(n7505), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][21] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i20 (.D(n7503), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][20] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(Sample_Value[15]), .A14(Sample_Value[14]), .A13(Sample_Value[13]), 
          .A12(Sample_Value[12]), .A11(Sample_Value[11]), .A10(Sample_Value[10]), 
          .A9(Sample_Value[9]), .A8(Sample_Value[8]), .A7(Sample_Value[7]), 
          .A6(Sample_Value[6]), .A5(Sample_Value[5]), .A4(Sample_Value[4]), 
          .A3(Sample_Value[3]), .A2(Sample_Value[2]), .A1(Sample_Value[1]), 
          .A0(Sample_Value[0]), .B15(GND_net), .B14(GND_net), .B13(GND_net), 
          .B12(GND_net), .B11(GND_net), .B10(\Adder_Mult[1] [10]), .B9(\Adder_Mult[1] [9]), 
          .B8(\Adder_Mult[1] [8]), .B7(\Adder_Mult[1] [7]), .B6(\Adder_Mult[1] [6]), 
          .B5(\Adder_Mult[1] [5]), .B4(\Adder_Mult[1] [4]), .B3(\Adder_Mult[1] [3]), 
          .B2(\Adder_Mult[1] [2]), .B1(\Adder_Mult[1] [1]), .B0(\Adder_Mult[1] [0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n2[27]), .O26(n2[26]), .O25(n2[25]), 
          .O24(n2[24]), .O23(n2[23]), .O22(n2[22]), .O21(n2[21]), .O20(n2[20]), 
          .O19(n2[19]), .O18(n2[18]), .O17(n2[17]), .O16(n2[16]), .O15(n2[15]), 
          .O14(n2[14]), .O13(n2[13]), .O12(n2[12]), .O11(n2[11]));   /* synthesis lineinfo="@3(40[25],40[84])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(A (B))" *) LUT4 i6251_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n7451));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6251_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i19 (.D(n7501), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][19] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6250_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n7449));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6250_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6249_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n7447));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6249_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6248_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n7445));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6248_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6247_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7443));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6247_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i18 (.D(n7499), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][18] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i17 (.D(n7497), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i16 (.D(n7495), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i15 (.D(n7493), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i14 (.D(n7491), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6246_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7441));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6246_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i13 (.D(n7489), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i12 (.D(n7487), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6354_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7501));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6354_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i11 (.D(n7485), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i0 (.D(n7405), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [0]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6353_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7499));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6353_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6352_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7497));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6352_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(SM_Adder), .B(reset_n_c), 
            .C(\Adder_Start[1] ), .Z(n11563));
    defparam i2_3_lut.INIT = "0x4040";
    FD1P3XZ Working_Total_res2_res4__i2 (.D(n2[12]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[1]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i2.REGSET = "RESET";
    defparam Working_Total_res2_res4__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6351_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7495));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6351_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6350_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7493));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6350_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6245_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7439));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6245_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6244_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7437));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6244_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i3 (.D(n2[13]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[2]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i3.REGSET = "RESET";
    defparam Working_Total_res2_res4__i3.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[1][21] ), .C0(n3776[31]), 
        .D0(n9679), .CI0(n9679), .A1(GND_net), .B1(\Adder_Total[1] [22]), 
        .C1(n3776[31]), .D1(n14585), .CI1(n14585), .CO0(n14585), .S0(n167[21]), 
        .S1(n167[22]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res2_res4__i4 (.D(n2[14]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[3]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i4.REGSET = "RESET";
    defparam Working_Total_res2_res4__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i5 (.D(n2[15]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[4]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i5.REGSET = "RESET";
    defparam Working_Total_res2_res4__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i6 (.D(n2[16]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[5]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i6.REGSET = "RESET";
    defparam Working_Total_res2_res4__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i7 (.D(n2[17]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[6]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i7.REGSET = "RESET";
    defparam Working_Total_res2_res4__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i8 (.D(n2[18]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[7]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i8.REGSET = "RESET";
    defparam Working_Total_res2_res4__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i9 (.D(n2[19]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[8]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i9.REGSET = "RESET";
    defparam Working_Total_res2_res4__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i10 (.D(n2[20]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[9]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i10.REGSET = "RESET";
    defparam Working_Total_res2_res4__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i11 (.D(n2[21]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[10]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i11.REGSET = "RESET";
    defparam Working_Total_res2_res4__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i12 (.D(n2[22]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[11]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i12.REGSET = "RESET";
    defparam Working_Total_res2_res4__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i13 (.D(n2[23]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[12]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i13.REGSET = "RESET";
    defparam Working_Total_res2_res4__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i14 (.D(n2[24]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[13]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i14.REGSET = "RESET";
    defparam Working_Total_res2_res4__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i15 (.D(n2[25]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[14]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i15.REGSET = "RESET";
    defparam Working_Total_res2_res4__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i16 (.D(n2[26]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[15]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i16.REGSET = "RESET";
    defparam Working_Total_res2_res4__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i17 (.D(n2[27]), .SP(n6803), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3776[31]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i17.REGSET = "RESET";
    defparam Working_Total_res2_res4__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i1 (.D(n7451), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [1]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i2 (.D(n7449), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6357_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7507));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6357_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i3 (.D(n7447), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i4 (.D(n7445), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i5 (.D(n7443), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i6 (.D(n7441), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i7 (.D(n7439), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[1][19] ), .C0(n3776[31]), 
        .D0(n9677), .CI0(n9677), .A1(GND_net), .B1(\Adder_Total[1][20] ), 
        .C1(n3776[31]), .D1(n14582), .CI1(n14582), .CO0(n14582), .CO1(n9679), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(n3776[31]), 
        .D0(n9675), .CI0(n9675), .A1(GND_net), .B1(\Adder_Total[1][18] ), 
        .C1(n3776[31]), .D1(n14579), .CI1(n14579), .CO0(n14579), .CO1(n9677), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(n3776[15]), 
        .D0(n9673), .CI0(n9673), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(n3776[31]), .D1(n14576), .CI1(n14576), .CO0(n14576), .CO1(n9675), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6242_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7435));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6242_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6241_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7433));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6241_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i8 (.D(n7437), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i9 (.D(n7435), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(n3776[13]), 
        .D0(n9671), .CI0(n9671), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(n3776[14]), .D1(n14573), .CI1(n14573), .CO0(n14573), .CO1(n9673), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(n3776[11]), 
        .D0(n9669), .CI0(n9669), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(n3776[12]), .D1(n14570), .CI1(n14570), .CO0(n14570), .CO1(n9671), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6349_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7491));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6349_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(n3776[9]), 
        .D0(n9667), .CI0(n9667), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(n3776[10]), .D1(n14567), .CI1(n14567), .CO0(n14567), .CO1(n9669), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(n3776[7]), 
        .D0(n9665), .CI0(n9665), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(n3776[8]), .D1(n14564), .CI1(n14564), .CO0(n14564), .CO1(n9667), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(n3776[5]), 
        .D0(n9663), .CI0(n9663), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(n3776[6]), .D1(n14561), .CI1(n14561), .CO0(n14561), .CO1(n9665), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(n3776[3]), 
        .D0(n9661), .CI0(n9661), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(n3776[4]), .D1(n14558), .CI1(n14558), .CO0(n14558), .CO1(n9663), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i10 (.D(n7433), 
            .SP(n7490), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6356_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7505));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6356_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1] [1]), .C0(n3776[1]), 
        .D0(n9659), .CI0(n9659), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(n3776[2]), .D1(n14555), .CI1(n14555), .CO0(n14555), .CO1(n9661), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6348_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7489));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6348_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1] [0]), .C1(n3776[0]), .D1(n14552), .CI1(n14552), 
        .CO0(n14552), .CO1(n9659), .S1(n167[0]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6347_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7487));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6347_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6346_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7485));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6346_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ SM_Adder_c (.D(n11563), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam SM_Adder_c.REGSET = "RESET";
    defparam SM_Adder_c.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@14(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=23, LSE_RLINE=23 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@14(23[22],23[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output [15:0]\ADC_Data[5] , input reset_n_c, input Main_Clock, 
            output CS_Stable, output ADC_Data_Received, output n8920, 
            output \ADC_Data[6][1] , output i_ADC_CS_c, input i_ADC_CS, 
            output \ADC_Data[4][10] , output \ADC_Data[4][9] , output \ADC_Data[4][8] , 
            output \ADC_Data[4][7] , output \ADC_Data[4][6] , output \ADC_Data[4][5] , 
            output \ADC_Data[6][0] , output \ADC_Data[4][4] , output \ADC_Data[4][3] , 
            output \ADC_Data[6][2] , output \ADC_Data[4][2] , output \ADC_Data[6][3] , 
            output \ADC_Data[4][1] , output \ADC_Data[6][4] , output \ADC_Data[4][0] , 
            output \ADC_Data[6][5] , output \ADC_Data[6][6] , output \ADC_Data[3][10] , 
            output \ADC_Data[3][9] , output \ADC_Data[3][8] , output \ADC_Data[3][7] , 
            output \ADC_Data[3][6] , output \ADC_Data[3][5] , output \ADC_Data[3][4] , 
            input i_ADC_Data_c, output \ADC_Data[3][3] , output \ADC_Data[3][2] , 
            output \ADC_Data[3][1] , output \ADC_Data[3][0] , output \ADC_Data[6][7] , 
            input i_ADC_Clock_c, output \ADC_Data[2][10] , output \ADC_Data[2][9] , 
            output \ADC_Data[2][8] , output \ADC_Data[2][7] , output \ADC_Data[2][6] , 
            output \ADC_Data[2][5] , output \ADC_Data[2][4] , output \ADC_Data[2][3] , 
            output \ADC_Data[2][2] , output \ADC_Data[2][1] , output \ADC_Data[2][0] , 
            output \ADC_Data[1][10] , output \ADC_Data[1][9] , output \ADC_Data[1][8] , 
            output \ADC_Data[1][7] , output \ADC_Data[1][6] , output \ADC_Data[1][5] , 
            output \ADC_Data[1][4] , output \ADC_Data[1][3] , output \ADC_Data[1][2] , 
            output \ADC_Data[1][1] , output \ADC_Data[1][0] , output [15:0]\ADC_Data[0] , 
            input n8577);
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(32[6],32[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@14(51[7],51[24])"*/
    wire [111:0]n226;
    wire [2:0]n17;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(36[12],36[24])"*/
    
    wire n7675;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(22[12],22[23])"*/
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n14092, n14066, n14094, n14098, n6609;
    wire [3:0]Receive_Bit_3__N_652;
    
    wire n3037, n14077, n3130, n8486, SM_ADC_In, n14101, n6623, 
        n8943, n11005;
    wire [3:0]n10;
    
    wire n14099, n11106, n14104, n6616, n14115, n6674, n14095, 
        Data_State, n9, n6667, n8894, n14073, n14062, n14061, 
        n7432, n14076, n4805, n12, n11101, Clock_State_N_671, CS_State_N_674, 
        n14072, n9_adj_1629, Clock_State, n6474, n14074, n9_adj_1630, 
        n9_adj_1631, n14078, n6597, CS_State, n14069, n12_adj_1632, 
        n14057, n14082, n14075, n12_adj_1633, n14071, n10859;
    wire [3:0]n434;
    
    wire n3878, n14105, n10965, n10967, n10969, n14080, n14083, 
        n12_adj_1634, n6640, n6660, n6650, n14090, n3197, n6630, 
        n14070, n4, VCC_net, GND_net;
    
    FD1P3XZ Count_Stable_993__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7675), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_993__i2.REGSET = "RESET";
    defparam Count_Stable_993__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_993__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7675), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_993__i1.REGSET = "RESET";
    defparam Count_Stable_993__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i85  (.D(n226[84]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i85 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i85 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6315_2_lut_rep_166 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .Z(n14092));
    defparam i6315_2_lut_rep_166.INIT = "0x8888";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 equal_930_i12_2_lut_rep_140_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14066));
    defparam equal_930_i12_2_lut_rep_140_3_lut_4_lut.INIT = "0xff7f";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i84  (.D(n226[83]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i84 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i84 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(n14094), .D(n14098), .Z(n6609));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfff7";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Bit_i0_i0 (.D(Receive_Bit_3__N_652[0]), 
            .SP(n3037), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "RESET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ o_Data_Received (.D(n3130), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(n8486), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 equal_932_i12_2_lut_rep_151_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14077));
    defparam equal_932_i12_2_lut_rep_151_3_lut_4_lut.INIT = "0xf7ff";
    (* lut_function="(!(A))" *) LUT4 i1025_1_lut (.A(CS_Stable), .Z(n3037));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1025_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n10[0]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_rep_168 (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n14094));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_rep_168.INIT = "0xbbbb";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_484 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14098), .D(n14101), .Z(n6623));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_484.INIT = "0xfffb";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i2_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[0]), .C(n8943), .D(n11005), .Z(n10[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i2_4_lut.INIT = "0xa6a0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i83  (.D(n226[82]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i83 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i83 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_485 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14099), .D(Receive_Bit[2]), .Z(n11106));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_485.INIT = "0xfbff";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_486 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14098), .D(n14104), .Z(n6616));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_486.INIT = "0xfffb";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_487 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14115), .D(n14101), .Z(n6674));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_487.INIT = "0xffbf";
    (* lut_function="(A+((C)+!B))" *) LUT4 i2_3_lut_rep_169 (.A(Count_Stable[0]), 
            .B(Count_Stable[1]), .C(Count_Stable[2]), .Z(n14095));   /* synthesis lineinfo="@2(64[9],64[26])"*/
    defparam i2_3_lut_rep_169.INIT = "0xfbfb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i82  (.D(n226[81]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i82 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i82 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i81  (.D(n226[80]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i81 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i81 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3660_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [11]), .C(n9), .D(n6667), .Z(n226[91]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3660_4_lut.INIT = "0xccca";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i6631_2_lut_4_lut (.A(Count_Stable[0]), 
            .B(Count_Stable[1]), .C(Count_Stable[2]), .D(n8894), .Z(n8920));   /* synthesis lineinfo="@2(64[9],64[26])"*/
    defparam i6631_2_lut_4_lut.INIT = "0xfffb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i90  (.D(n226[89]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i90 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i90 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3672_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][1] ), .C(n14073), .D(n6674), .Z(n226[97]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3672_4_lut.INIT = "0xccca";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (C (D))))" *) LUT4 i9997_3_lut_4_lut (.A(n14062), 
            .B(n14061), .C(SM_ADC_In), .D(Receive_Bit[0]), .Z(Receive_Bit_3__N_652[0]));
    defparam i9997_3_lut_4_lut.INIT = "0x0f7f";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (C+(D))))" *) LUT4 i10003_3_lut_4_lut (.A(n14062), 
            .B(n14061), .C(SM_ADC_In), .D(CS_Stable), .Z(n7432));
    defparam i10003_3_lut_4_lut.INIT = "0x008f";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i91  (.D(n226[90]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i91 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i91 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i2538_3_lut_4_lut (.A(n14104), 
            .B(n14098), .C(n14076), .D(SM_ADC_In), .Z(n4805));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i2538_3_lut_4_lut.INIT = "0xfe00";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@14(9[14],9[22])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i75  (.D(n226[74]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i75 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i75 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i92  (.D(n226[91]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i92 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i92 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i74  (.D(n226[73]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i74 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i74 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i93  (.D(n226[92]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i93 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i93 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i73  (.D(n226[72]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i73 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i73 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i94  (.D(n226[93]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i94 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i94 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(n226[71]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i95  (.D(n226[94]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i95 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i95 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(n226[70]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i96  (.D(n226[95]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i96 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i96 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(n226[69]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i97  (.D(n226[96]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i97 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i97 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(n226[68]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i98  (.D(n226[97]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i98 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i98 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(n226[67]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i99  (.D(n226[98]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i99 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i99 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(n226[66]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i100  (.D(n226[99]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i100 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i100 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(n226[65]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i101  (.D(n226[100]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i101 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i101 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(n226[64]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i102  (.D(n226[101]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i102 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i102 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i103  (.D(n226[102]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i103 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i103 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i89  (.D(n226[88]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i89 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i89 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(n226[58]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(n226[57]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i7259_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i7259_3_lut.INIT = "0x6a6a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n10[3]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n10[2]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n10[1]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(n226[56]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5381_2_lut (.A(reset_n_c), .B(n8894), 
            .Z(n7675));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5381_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(n226[55]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3631_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][9] ), .C(n12), .D(n11101), .Z(n226[73]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3631_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(n226[54]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(n226[53]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(n226[52]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(n226[51]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!(C (D)+!C !(D))))" *) LUT4 i2_4_lut (.A(Clock_State_N_671), 
            .B(CS_State_N_674), .C(i_ADC_Data_c), .D(Data_State), .Z(n8894));
    defparam i2_4_lut.INIT = "0xeffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(n226[50]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(n226[49]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(n226[48]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i104  (.D(n226[103]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i104 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i104 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 equal_885_i11_2_lut_rep_172 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n14098));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_885_i11_2_lut_rep_172.INIT = "0xeeee";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 equal_934_i12_2_lut_rep_146_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n14072));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_934_i12_2_lut_rep_146_3_lut_4_lut.INIT = "0xefff";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3662_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [12]), .C(n9_adj_1629), .D(n6667), .Z(n226[92]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3662_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i43  (.D(n226[42]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i43 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i43 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Clock_I_0_2_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .Z(Clock_State_N_671));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i_SPI_Clock_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3629_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][8] ), .C(n12), .D(n6474), .Z(n226[72]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3629_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i42  (.D(n226[41]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i42 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i42 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(n226[40]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(n226[39]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(n226[38]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_rep_173 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n14099));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_rep_173.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(n226[37]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(n226[36]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(n226[35]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B (C)))" *) LUT4 i1_2_lut_rep_148_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n14074));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_rep_148_3_lut.INIT = "0xbfbf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(n226[34]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(n226[33]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n9_adj_1630));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut.INIT = "0xfbfb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(n226[32]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i88  (.D(n226[87]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i88 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i88 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i27  (.D(n226[26]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i27 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i27 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i26  (.D(n226[25]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i26 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i26 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(n226[24]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(n226[23]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(n226[22]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(n226[21]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(n226[20]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(n226[19]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(n226[18]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(n226[17]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3664_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [13]), .C(n9_adj_1631), .D(n6667), .Z(n226[93]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3664_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(n226[16]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(n226[15]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(n226[14]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(n226[13]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(n226[12]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(n226[11]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(n226[10]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i87  (.D(n226[86]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i87 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i87 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(n226[9]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(n226[8]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3627_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][7] ), .C(n14078), .D(n6597), .Z(n226[71]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3627_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(n226[7]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(n226[6]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(n226[5]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(n226[4]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 equal_935_i10_2_lut_rep_175 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .Z(n14101));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_935_i10_2_lut_rep_175.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(n226[3]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(n226[2]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(n226[1]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ SM_ADC_In_c (.D(n10859), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_674));   /* synthesis lineinfo="@2(58[8],58[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 equal_935_i12_2_lut_rep_143_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14069));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_935_i12_2_lut_rep_143_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 equal_931_i12_2_lut_rep_152_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14078));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_931_i12_2_lut_rep_152_3_lut_4_lut.INIT = "0xffdf";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3607_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][8] ), .C(n12_adj_1632), .D(n6474), .Z(n226[56]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3607_4_lut.INIT = "0xccca";
    (* lut_function="(A (C)+!A (B (C (D))+!B (C)))" *) LUT4 i1_2_lut_rep_131_3_lut_4_lut (.A(Receive_Byte[3]), 
            .B(n14115), .C(SM_ADC_In), .D(Receive_Byte[0]), .Z(n14057));   /* synthesis lineinfo="@2(98[12],98[44])"*/
    defparam i1_2_lut_rep_131_3_lut_4_lut.INIT = "0xf0b0";
    (* lut_function="(A (B (C)))" *) LUT4 i1125_2_lut_rep_156_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n14082));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1125_2_lut_rep_156_3_lut.INIT = "0x8080";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 equal_933_i12_2_lut_rep_149_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14075));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_933_i12_2_lut_rep_149_3_lut_4_lut.INIT = "0xfdff";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6627_2_lut_rep_135_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(n14061));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i6627_2_lut_rep_135_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_488 (.A(Receive_Bit[3]), 
            .B(n14082), .C(n14062), .D(SM_ADC_In), .Z(n11005));
    defparam i1_2_lut_3_lut_4_lut_adj_488.INIT = "0x8000";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i1_2_lut_3_lut_adj_489 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n9_adj_1629));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1_2_lut_3_lut_adj_489.INIT = "0xf7f7";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3605_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][7] ), .C(n14077), .D(n6597), .Z(n226[55]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3605_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B))" *) LUT4 equal_936_i10_2_lut_rep_178 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .Z(n14104));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_936_i10_2_lut_rep_178.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 equal_989_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1633));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_989_i12_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_991_i12_2_lut_rep_145_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14071));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_991_i12_2_lut_rep_145_3_lut_4_lut.INIT = "0xfffe";
    FD1P3XZ Count_Stable_993__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7675), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_993__i0.REGSET = "RESET";
    defparam Count_Stable_993__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1123_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n434[2]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1123_2_lut_3_lut.INIT = "0x7878";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Clock_Stable_c (.D(n3878), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_490 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(n14094), .D(Receive_Bit[2]), .Z(n6474));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_490.INIT = "0xf7ff";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i1130_2_lut_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(n434[3]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1130_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ CS_Stable_c (.D(n8577), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(CS_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_Stable_c.REGSET = "RESET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 equal_987_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_987_i12_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(A+!(B))" *) LUT4 equal_983_i10_2_lut_rep_179 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .Z(n14105));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_983_i10_2_lut_rep_179.INIT = "0xbbbb";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Clock_State_c (.D(n10965), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Data_State_c (.D(n10967), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ CS_State_c (.D(n10969), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n434[3]), 
            .SP(n3037), .CK(Clock_Stable), .SR(n7432), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 equal_979_i12_2_lut_rep_154_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14080));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_979_i12_2_lut_rep_154_3_lut_4_lut.INIT = "0xffbf";
    (* lut_function="(A (C)+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i1_4_lut (.A(Receive_Byte[0]), 
            .B(n14083), .C(n8943), .D(SM_ADC_In), .Z(n10[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i1_4_lut.INIT = "0xa4a0";
    (* lut_function="(A (D)+!A (B ((D)+!C)+!B (D)))" *) LUT4 i6615_3_lut_4_lut (.A(n14062), 
            .B(n14061), .C(CS_Stable), .D(ADC_Data_Received), .Z(n3130));
    defparam i6615_3_lut_4_lut.INIT = "0xff04";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 equal_990_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1634));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_990_i12_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 equal_981_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1632));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_981_i12_2_lut_3_lut_4_lut.INIT = "0xfbff";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_491 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(n14094), .D(Receive_Bit[2]), .Z(n6597));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_491.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_rep_150_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n14076));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_rep_150_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+(B)))" *) LUT4 i9986_2_lut (.A(SM_ADC_In), .B(CS_Stable), 
            .Z(n8486));
    defparam i9986_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B+!(C)))" *) LUT4 i1_2_lut_3_lut_adj_492 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n9));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_adj_492.INIT = "0xefef";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3603_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][6] ), .C(n9_adj_1630), .D(n6640), .Z(n226[54]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3603_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3601_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][5] ), .C(n9_adj_1631), .D(n6640), .Z(n226[53]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3601_4_lut.INIT = "0xccca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i7252_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i7252_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3599_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][4] ), .C(n9_adj_1629), .D(n6640), .Z(n226[52]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3599_4_lut.INIT = "0xccca";
    (* lut_function="(A+!(B (C)))" *) LUT4 i1_2_lut_rep_147_3_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .Z(n14073));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_rep_147_3_lut.INIT = "0xbfbf";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_493 (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(n14094), .D(Receive_Bit[2]), .Z(n11101));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_493.INIT = "0xfbff";
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_2_lut_3_lut_adj_494 (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .Z(n9_adj_1631));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_adj_494.INIT = "0xfbfb";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_495 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14094), .D(n14092), .Z(n6660));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_495.INIT = "0xfbff";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_496 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14094), .D(n14101), .Z(n6650));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_496.INIT = "0xfffb";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3638_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [0]), .C(n14066), .D(n6474), .Z(n226[80]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3638_4_lut.INIT = "0xccca";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_497 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14094), .D(n14105), .Z(n6667));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_497.INIT = "0xfffb";
    (* lut_function="(A (B))" *) LUT4 i1147_2_lut_rep_164 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[0]), .Z(n14090));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1147_2_lut_rep_164.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i1154_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .Z(n3197));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1154_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3656_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [9]), .C(n14073), .D(n6667), .Z(n226[89]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3656_4_lut.INIT = "0xccca";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_498 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14094), .D(n14092), .Z(n6640));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_498.INIT = "0xfdff";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3666_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [14]), .C(n9_adj_1630), .D(n6667), .Z(n226[94]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3666_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3658_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [10]), .C(n14074), .D(n6667), .Z(n226[90]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3658_4_lut.INIT = "0xccca";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_499 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14094), .D(n14101), .Z(n6630));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_499.INIT = "0xfffd";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3633_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][10] ), .C(n12), .D(n11106), .Z(n226[74]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3633_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3597_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][3] ), .C(n9), .D(n6640), .Z(n226[51]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3597_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3595_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][2] ), .C(n14074), .D(n6640), .Z(n226[50]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3595_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3593_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][1] ), .C(n14073), .D(n6640), .Z(n226[49]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3593_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3591_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][0] ), .C(n14077), .D(n6474), .Z(n226[48]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3591_4_lut.INIT = "0xccca";
    (* lut_function="(A (B))" *) LUT4 i6594_2_lut_rep_189 (.A(Receive_Byte[2]), 
            .B(Receive_Byte[1]), .Z(n14115));
    defparam i6594_2_lut_rep_189.INIT = "0x8888";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3684_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][7] ), .C(n14070), .D(n6597), .Z(n226[103]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3684_4_lut.INIT = "0xccca";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i1_2_lut_rep_144_3_lut_4_lut (.A(Receive_Byte[2]), 
            .B(Receive_Byte[1]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n14070));
    defparam i1_2_lut_rep_144_3_lut_4_lut.INIT = "0xf7ff";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3587_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][10] ), .C(n12_adj_1633), .D(n11106), .Z(n226[42]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3587_4_lut.INIT = "0xccca";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i1_2_lut_rep_157_3_lut (.A(Receive_Byte[2]), 
            .B(Receive_Byte[1]), .C(Receive_Byte[3]), .Z(n14083));
    defparam i1_2_lut_rep_157_3_lut.INIT = "0xf7f7";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3585_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][9] ), .C(n12_adj_1633), .D(n11101), .Z(n226[41]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3585_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3583_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][8] ), .C(n12_adj_1633), .D(n6474), .Z(n226[40]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3583_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3625_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][6] ), .C(n9_adj_1630), .D(n6650), .Z(n226[70]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3625_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3581_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][7] ), .C(n14075), .D(n6597), .Z(n226[39]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3581_4_lut.INIT = "0xccca";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_2_lut_rep_136_3_lut_4_lut (.A(Receive_Byte[2]), 
            .B(Receive_Byte[1]), .C(Receive_Byte[0]), .D(Receive_Byte[3]), 
            .Z(n14062));
    defparam i1_2_lut_rep_136_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3579_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][6] ), .C(n9_adj_1630), .D(n6630), .Z(n226[38]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3579_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3642_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [2]), .C(n14074), .D(n6660), .Z(n226[82]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3642_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3577_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][5] ), .C(n9_adj_1631), .D(n6630), .Z(n226[37]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3577_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3668_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [15]), .C(n14080), .D(n6597), .Z(n226[95]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3668_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3575_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][4] ), .C(n9_adj_1629), .D(n6630), .Z(n226[36]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3575_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3573_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][3] ), .C(n9), .D(n6630), .Z(n226[35]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3573_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3571_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][2] ), .C(n14074), .D(n6630), .Z(n226[34]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3571_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3569_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][1] ), .C(n14073), .D(n6630), .Z(n226[33]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3569_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3567_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][0] ), .C(n14075), .D(n6474), .Z(n226[32]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3567_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3652_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [7]), .C(n14066), .D(n6597), .Z(n226[87]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3652_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3565_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][10] ), .C(n12_adj_1634), .D(n11106), .Z(n226[26]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3565_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3640_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [1]), .C(n14073), .D(n6660), .Z(n226[81]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3640_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3623_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][5] ), .C(n9_adj_1631), .D(n6650), .Z(n226[69]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3623_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3563_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][9] ), .C(n12_adj_1634), .D(n11101), .Z(n226[25]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3563_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3561_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][8] ), .C(n12_adj_1634), .D(n6474), .Z(n226[24]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3561_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3559_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][7] ), .C(n14072), .D(n6597), .Z(n226[23]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3559_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3557_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][6] ), .C(n9_adj_1630), .D(n6609), .Z(n226[22]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3557_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3670_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][0] ), .C(n14070), .D(n6474), .Z(n226[96]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3670_4_lut.INIT = "0xccca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1116_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n434[1]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1116_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3555_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][5] ), .C(n9_adj_1631), .D(n6609), .Z(n226[21]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3555_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3553_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][4] ), .C(n9_adj_1629), .D(n6609), .Z(n226[20]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3553_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3551_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][3] ), .C(n9), .D(n6609), .Z(n226[19]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3551_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3549_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][2] ), .C(n14074), .D(n6609), .Z(n226[18]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3549_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3547_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][1] ), .C(n14073), .D(n6609), .Z(n226[17]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3547_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3545_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][0] ), .C(n14072), .D(n6474), .Z(n226[16]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3545_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3543_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [15]), .C(n4805), .D(CS_Stable), .Z(n226[15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3543_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3541_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [14]), .C(n9_adj_1630), .D(n6616), .Z(n226[14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3541_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3539_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [13]), .C(n9_adj_1631), .D(n6616), .Z(n226[13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3539_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i2594_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [0]), .C(n14069), .D(n6474), .Z(n226[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i2594_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3537_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [12]), .C(n9_adj_1629), .D(n6616), .Z(n226[12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3537_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3535_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [11]), .C(n9), .D(n6616), .Z(n226[11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3535_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3533_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [10]), .C(n14074), .D(n6616), .Z(n226[10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3533_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3621_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][4] ), .C(n9_adj_1629), .D(n6650), .Z(n226[68]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3621_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3650_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [6]), .C(n9_adj_1630), .D(n6660), .Z(n226[86]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3650_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3531_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [9]), .C(n14073), .D(n6616), .Z(n226[9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3531_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3529_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [8]), .C(n14071), .D(n6474), .Z(n226[8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3529_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3527_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [7]), .C(n14069), .D(n6597), .Z(n226[7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3527_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3525_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [6]), .C(n9_adj_1630), .D(n6623), .Z(n226[6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3525_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3523_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [5]), .C(n9_adj_1631), .D(n6623), .Z(n226[5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3523_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3521_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [4]), .C(n9_adj_1629), .D(n6623), .Z(n226[4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3521_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3519_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [3]), .C(n9), .D(n6623), .Z(n226[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3519_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3517_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [2]), .C(n14074), .D(n6623), .Z(n226[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3517_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3515_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [1]), .C(n14073), .D(n6623), .Z(n226[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3515_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n434[2]), 
            .SP(n3037), .CK(Clock_Stable), .SR(n7432), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n434[1]), 
            .SP(n3037), .CK(Clock_Stable), .SR(n7432), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (C+(D)))" *) LUT4 i6654_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(n14082), .C(SM_ADC_In), .D(CS_Stable), .Z(n8943));
    defparam i6654_3_lut_4_lut.INIT = "0xff70";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(n226[0]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3619_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][3] ), .C(n9), .D(n6650), .Z(n226[67]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3619_4_lut.INIT = "0xccca";
    (* lut_function="(!(A))" *) LUT4 i7250_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i7250_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3674_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][2] ), .C(n14074), .D(n6674), .Z(n226[98]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3674_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))" *) LUT4 i2034_4_lut (.A(Clock_Stable), 
            .B(i_ADC_Clock_c), .C(n14095), .D(n4), .Z(n3878));
    defparam i2034_4_lut.INIT = "0xacaa";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(reset_n_c), .B(n8894), 
            .Z(n4));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3648_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [5]), .C(n9_adj_1631), .D(n6660), .Z(n226[85]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3648_4_lut.INIT = "0xccca";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i10033_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(n14082), .C(SM_ADC_In), .D(n14062), .Z(n10859));
    defparam i10033_2_lut_3_lut_4_lut.INIT = "0xff7f";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3644_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [3]), .C(n9), .D(n6660), .Z(n226[83]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3644_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3617_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][2] ), .C(n14074), .D(n6650), .Z(n226[66]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3617_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3676_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][3] ), .C(n9), .D(n6674), .Z(n226[99]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3676_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3615_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][1] ), .C(n14073), .D(n6650), .Z(n226[65]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3615_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut (.A(Clock_State), 
            .B(i_ADC_Clock_c), .C(reset_n_c), .Z(n10965));
    defparam i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3646_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [4]), .C(n9_adj_1629), .D(n6660), .Z(n226[84]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3646_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3678_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][4] ), .C(n9_adj_1629), .D(n6674), .Z(n226[100]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3678_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3613_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][0] ), .C(n14078), .D(n6474), .Z(n226[64]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3613_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3680_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][5] ), .C(n9_adj_1631), .D(n6674), .Z(n226[101]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3680_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut_adj_500 (.A(Data_State), 
            .B(i_ADC_Data_c), .C(reset_n_c), .Z(n10967));
    defparam i11_3_lut_adj_500.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut_adj_501 (.A(CS_State), 
            .B(i_ADC_CS_c), .C(reset_n_c), .Z(n10969));
    defparam i11_3_lut_adj_501.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3682_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][6] ), .C(n9_adj_1630), .D(n6674), .Z(n226[102]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3682_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3654_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [8]), .C(n14080), .D(n6474), .Z(n226[88]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3654_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3611_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][10] ), .C(n12_adj_1632), .D(n11106), .Z(n226[58]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3611_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3609_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][9] ), .C(n12_adj_1632), .D(n11101), .Z(n226[57]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3609_4_lut.INIT = "0xccca";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i4_4_lut (.A(Receive_Byte[3]), 
            .B(n3197), .C(n8943), .D(n14057), .Z(n10[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i4_4_lut.INIT = "0xa6a0";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i3_4_lut (.A(Receive_Byte[2]), 
            .B(n14090), .C(n8943), .D(n11005), .Z(n10[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i3_4_lut.INIT = "0xa6a0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i86  (.D(n226[85]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i86 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i86 .SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Scale_Mult_U0
//

module Scale_Mult_U0 (input [10:0]\Harmonic_Scale[0] , input VCC_net, input Main_Clock, 
            output [10:0]\Adder_Mult[0] , output \Scaler_Ready[0] , input GND_net, 
            input Scaler_Reset, input \Scaler_Start[0] , input [10:0]\Scale_Initial[0] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [10:0]n1;
    
    wire n11094, SM_Scale_Mult, n14088;
    wire [10:0]o_Mult_10__N_815;
    
    wire n7011, n11093, n9754, n14462;
    wire [11:0]n67;
    
    wire cout, n9752, n14459, n9750, n14456, n9748, n14453, n9746, 
        n14450, n14447, GND_net_c, VCC_net_c;
    
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_815[0]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_Ready (.D(n11093), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_815[1]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    FA2 add_1587_12 (.A0(GND_net), .B0(\Adder_Mult[0] [10]), .C0(n1[10]), 
        .D0(n9754), .CI0(n9754), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14462), .CI1(n14462), .CO0(n14462), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1587_12.INIT0 = "0xc33c";
    defparam add_1587_12.INIT1 = "0xc33c";
    FA2 add_1587_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n9752), .CI0(n9752), .A1(GND_net), .B1(\Adder_Mult[0] [9]), 
        .C1(n1[9]), .D1(n14459), .CI1(n14459), .CO0(n14459), .CO1(n9754), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1587_10.INIT0 = "0xc33c";
    defparam add_1587_10.INIT1 = "0xc33c";
    FA2 add_1587_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n9750), .CI0(n9750), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n14456), .CI1(n14456), .CO0(n14456), .CO1(n9752), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1587_8.INIT0 = "0xc33c";
    defparam add_1587_8.INIT1 = "0xc33c";
    FA2 add_1587_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n9748), .CI0(n9748), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n14453), .CI1(n14453), .CO0(n14453), .CO1(n9750), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1587_6.INIT0 = "0xc33c";
    defparam add_1587_6.INIT1 = "0xc33c";
    FA2 add_1587_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n9746), .CI0(n9746), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n14450), .CI1(n14450), .CO0(n14450), .CO1(n9748), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1587_4.INIT0 = "0xc33c";
    defparam add_1587_4.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_815[2]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_815[3]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_815[4]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_815[5]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_815[6]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_815[7]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_815[8]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_815[9]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [9]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_815[10]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [10]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_162 (.A(Scaler_Reset), 
            .B(SM_Scale_Mult), .Z(n14088));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_2_lut_rep_162.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(Scaler_Reset), 
            .B(SM_Scale_Mult), .C(\Scaler_Start[0] ), .Z(n11094));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+!((D)+!C)))" *) LUT4 i1_3_lut_4_lut (.A(Scaler_Reset), 
            .B(SM_Scale_Mult), .C(\Scaler_Ready[0] ), .D(\Scaler_Start[0] ), 
            .Z(n11093));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xeefe";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[0]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[0] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult), .Z(n7011));
    defparam i1_3_lut.INIT = "0xcece";
    FA2 add_1587_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n14447), .CI1(n14447), .CO0(n14447), .CO1(n9746), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1587_2.INIT0 = "0xc33c";
    defparam add_1587_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[0] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[0] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[1]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[2]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[3]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[4]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[5]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[6]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[7]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[8]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[0] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[9]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[0] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[10]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ SM_Scale_Mult_c (.D(VCC_net), 
            .SP(n11094), .CK(Main_Clock), .SR(n14088), .Q(SM_Scale_Mult));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam SM_Scale_Mult_c.REGSET = "RESET";
    defparam SM_Scale_Mult_c.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input n7775, input Main_Clock, input n14085, output [2:0]SM_Sample_Position, 
            input [15:0]Frequency, output Sample_Ready, output Freq_Too_High, 
            input reset_n_c, input n10883, input [7:0]Harmonic, input [15:0]Freq_Scale, 
            input Next_Sample, input GND_net, output n7, input VCC_net, 
            output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@11(23[13],23[28])"*/
    
    wire n8322;
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@11(24[13],24[20])"*/
    wire [17:0]n89;
    
    wire n14064;
    wire [17:0]Accumulated_Offset;   /* synthesis lineinfo="@11(49[20],49[38])"*/
    
    wire n7408;
    wire [2:0]SM_Sample_Position_2__N_333;
    
    wire n9491, Sample_Pos_WE_N_394, Sample_Pos_WE, n6763, n10699, 
        n14106;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@11(47[13],47[34])"*/
    
    wire n9484, n9492, n9496, n9486, n9498, n9494, n9482, n9488, 
        n9512, n9490, n9508, n9510, n9504, n9506, n9500, n9502;
    wire [15:0]n4849;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@11(48[13],48[36])"*/
    
    wire n14097;
    wire [15:0]n1953;
    
    wire n8695, n9481, n10, n11804, n12, n9619, n14636, n9621;
    wire [15:0]n87_adj_1628;
    wire [17:0]n1;
    
    wire n14068, n14060, n11800, n11477, n11812, n11808, n11625, 
        n9579, n14594;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@11(22[14],22[29])"*/
    
    wire n9581, n11796;
    wire [15:0]n69;
    
    wire n6993, n9575, n14588, n9577, n8, n9497, n9617, n14633, 
        n6_adj_1605, n9495, n9615, n14630, n9782, n14726, n9780, 
        n14723, n9485, n9501, n9499, n9613, n14624, n9611, n14618, 
        n9778, n14720, n9776, n14444, n9774, n14441, n9772, n14438, 
        n9505, n9770, n14435, n9503, n9509, n9507, n9489, n9487, 
        n9609, n14615, n9596, n14702, n9598, n9511, n9583, n14600, 
        n9585, n9587, n14606, n9589, n14597, n9493, n14591, n14426, 
        n14603, n9483, n9768, n14432, n14429, n9594, n14699, n9592, 
        n14696, n9602, n14711, n9604, n14627, n14612, n9600, n14708, 
        n4_adj_1625, n14609, n13_adj_1626, n14_adj_1627, n9623, n14642, 
        n9606, n14717, n14705, n14714, n14639, VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n89[10]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_333[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14085), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Pos_WE_c (.D(Sample_Pos_WE_N_394), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14085), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7521_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n9491));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7521_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ o_Sample_Ready (.D(n6763), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Ready));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ o_Freq_Too_High (.D(n10699), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Freq_Too_High));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n89[9]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_333[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14085), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7492_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[14]), .D(SM_Sample_Position[2]), 
            .Z(n9484));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7492_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7516_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[10]), .D(SM_Sample_Position[2]), 
            .Z(n9492));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7516_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7507_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[8]), .D(SM_Sample_Position[2]), 
            .Z(n9496));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7507_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7529_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[13]), .D(SM_Sample_Position[2]), 
            .Z(n9486));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7529_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7502_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[7]), .D(SM_Sample_Position[2]), 
            .Z(n9498));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7502_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7511_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[9]), .D(SM_Sample_Position[2]), 
            .Z(n9494));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7511_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7497_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[15]), .D(SM_Sample_Position[2]), 
            .Z(n9482));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7497_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7526_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[12]), .D(SM_Sample_Position[2]), 
            .Z(n9488));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7526_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7495_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[0]), .D(SM_Sample_Position[2]), 
            .Z(n9512));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7495_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ SM_Sample_Position__i2 (.D(n10883), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n89[8]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7522_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[11]), .D(SM_Sample_Position[2]), 
            .Z(n9490));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7522_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7517_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[2]), .D(SM_Sample_Position[2]), 
            .Z(n9508));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7517_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n89[7]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7508_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[1]), .D(SM_Sample_Position[2]), 
            .Z(n9510));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7508_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n89[6]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n89[5]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7534_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[4]), .D(SM_Sample_Position[2]), 
            .Z(n9504));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7534_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7525_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[3]), .D(SM_Sample_Position[2]), 
            .Z(n9506));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7525_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7496_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[6]), .D(SM_Sample_Position[2]), 
            .Z(n9500));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7496_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7489_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14106), .C(Accumulated_Frequency[5]), .D(SM_Sample_Position[2]), 
            .Z(n9502));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7489_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i1_3_lut (.A(n4849[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n89[0]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_171 (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[2]), .Z(n14097));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_2_lut_rep_171.INIT = "0x2222";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_rep_138_3_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[2]), .C(reset_n_c), .Z(n14064));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_2_lut_rep_138_3_lut.INIT = "0x2020";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n89[4]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n89[3]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i5132_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[2]), .C(SM_Sample_Position[0]), .D(reset_n_c), 
            .Z(n7408));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i5132_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n89[2]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n89[1]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (D)+!B (C (D)))+!A (D)))" *) LUT4 i1_3_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[2]), .C(SM_Sample_Position[0]), .D(reset_n_c), 
            .Z(n8322));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_3_lut_3_lut_4_lut.INIT = "0x02ff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n8322), .CK(Main_Clock), .SR(n14085), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[15]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_21_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_333[1]));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam mux_21_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i14_3_lut (.A(n4849[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n89[13]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6187_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n1953[15]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6187_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[14]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[13]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[12]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[11]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1628[1]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i6_3_lut (.A(n4849[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n89[5]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i20_4_lut (.A(SM_Sample_Position[1]), 
            .B(Sample_Pos_WE), .C(n8695), .D(SM_Sample_Position[0]), .Z(Sample_Pos_WE_N_394));   /* synthesis lineinfo="@14(18[7],18[12])"*/
    defparam i20_4_lut.INIT = "0xcdc0";
    (* lut_function="(A (B))" *) LUT4 i6406_2_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .Z(n8695));
    defparam i6406_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i5_3_lut (.A(n4849[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n89[4]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7491_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n9481));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7491_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i10_3_lut (.A(n4849[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n89[9]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut (.A(reset_n_c), .B(n10), 
            .C(n11804), .D(n12), .Z(n10699));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_4_lut.INIT = "0xa888";
    FA2 add_517_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n1953[11]), .D0(n9619), .CI0(n9619), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n1953[12]), .D1(n14636), .CI1(n14636), .CO0(n14636), .CO1(n9621), 
        .S0(n87_adj_1628[11]), .S1(n87_adj_1628[12]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_517_add_5_13.INIT0 = "0xc33c";
    defparam add_517_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6218_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n1953[7]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6218_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6205_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n1953[8]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6205_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(n11804));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_3_lut.INIT = "0x1010";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1628[2]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C)+!B (C (D))))" *) LUT4 i1_4_lut_adj_476 (.A(Accumulated_Frequency[15]), 
            .B(n11800), .C(Accumulated_Frequency[14]), .D(n11477), .Z(n12));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_4_lut_adj_476.INIT = "0xfaea";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1628[3]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[12]), .Z(n11800));   /* synthesis lineinfo="@11(47[13],47[34])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut_adj_477 (.A(n11812), 
            .B(n11808), .C(n11625), .D(Accumulated_Frequency[5]), .Z(n11477));
    defparam i1_4_lut_adj_477.INIT = "0xa888";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_478 (.A(Accumulated_Frequency[9]), 
            .B(Accumulated_Frequency[10]), .C(Accumulated_Frequency[11]), 
            .Z(n11812));
    defparam i1_3_lut_adj_478.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1628[4]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n9579), .CI0(n9579), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n14594), .CI1(n14594), .CO0(n14594), 
        .CO1(n9581), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1628[5]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_479 (.A(Accumulated_Frequency[6]), 
            .B(Accumulated_Frequency[7]), .C(Accumulated_Frequency[8]), 
            .Z(n11808));
    defparam i1_3_lut_adj_479.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_480 (.A(n11796), 
            .B(Accumulated_Frequency[0]), .C(Accumulated_Frequency[4]), 
            .D(Accumulated_Frequency[1]), .Z(n11625));
    defparam i1_4_lut_adj_480.INIT = "0xfffe";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i0 (.D(n69[0]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1628[6]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1628[7]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1628[8]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1628[9]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1628[10]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1628[11]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1628[12]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1628[13]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1628[14]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_481 (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[3]), .Z(n11796));
    defparam i1_2_lut_adj_481.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1628[15]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i1 (.D(n69[1]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n9575), .CI0(n9575), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n14588), .CI1(n14588), .CO0(n14588), 
        .CO1(n9577), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))" *) LUT4 i2819_2_lut_rep_180 (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n14106));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i2819_2_lut_rep_180.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i10021_2_lut_rep_134_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(reset_n_c), 
            .Z(n14060));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i10021_2_lut_rep_134_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i9_3_lut (.A(n4849[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n89[8]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i8_3_lut (.A(n4849[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n89[7]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B (C)+!B !((D)+!C)))" *) LUT4 i21_3_lut_4_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(Next_Sample), 
            .Z(n8));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i21_3_lut_4_lut_4_lut.INIT = "0xeafa";
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(Next_Sample), 
            .Z(n7));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7506_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n9497));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7506_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i9994_2_lut_rep_142_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(reset_n_c), .Z(n14068));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i9994_2_lut_rep_142_3_lut.INIT = "0x1010";
    FA2 add_517_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n1953[9]), .D0(n9617), .CI0(n9617), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n1953[10]), .D1(n14633), .CI1(n14633), .CO0(n14633), .CO1(n9619), 
        .S0(n87_adj_1628[9]), .S1(n87_adj_1628[10]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_517_add_5_11.INIT0 = "0xc33c";
    defparam add_517_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(Freq_Too_High), 
            .Z(n10));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i1_3_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i7_3_lut (.A(n4849[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n89[6]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i4_3_lut (.A(n4849[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n89[3]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6204_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n1953[9]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6204_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i3_3_lut (.A(n4849[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n89[2]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6203_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n1953[10]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6203_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i2_3_lut (.A(n4849[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n89[1]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6233_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n1953[5]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6233_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C (D)))+!A))" *) LUT4 i9991_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(n6_adj_1605), 
            .Z(n6993));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i9991_4_lut.INIT = "0x0222";
    (* lut_function="(A (B))" *) LUT4 i6224_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n1953[6]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6224_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6184_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n1953[3]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6184_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6239_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n1953[4]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6239_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i6202_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n1953[11]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6202_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7510_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n9495));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7510_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i7_1_lut.INIT = "0x5555";
    FA2 add_517_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n1953[7]), .D0(n9615), .CI0(n9615), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n1953[8]), .D1(n14630), .CI1(n14630), .CO0(n14630), .CO1(n9617), 
        .S0(n87_adj_1628[7]), .S1(n87_adj_1628[8]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_517_add_5_9.INIT0 = "0xc33c";
    defparam add_517_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i4_1_lut.INIT = "0x5555";
    FA2 add_2581_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), .D0(n9782), 
        .CI0(n9782), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n14726), 
        .CI1(n14726), .CO0(n14726), .S0(n4849[15]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2581_17.INIT0 = "0xc33c";
    defparam add_2581_17.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i5_1_lut.INIT = "0x5555";
    FA2 add_2581_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), .D0(n9780), 
        .CI0(n9780), .A1(GND_net), .B1(GND_net), .C1(n1[14]), .D1(n14723), 
        .CI1(n14723), .CO0(n14723), .CO1(n9782), .S0(n4849[13]), .S1(n4849[14]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2581_15.INIT0 = "0xc33c";
    defparam add_2581_15.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7533_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n9485));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7533_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6189_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n1953[1]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6189_2_lut.INIT = "0x8888";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_adj_482 (.A(Next_Sample), 
            .B(SM_Sample_Position[1]), .Z(n6_adj_1605));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i1_2_lut_adj_482.INIT = "0xdddd";
    (* lut_function="(A (B))" *) LUT4 i6188_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n1953[2]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6188_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7494_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n9501));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7494_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7499_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n9499));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7499_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6201_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n1953[12]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6201_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i11_3_lut (.A(n4849[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n89[10]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i1_1_lut.INIT = "0x5555";
    FA2 add_517_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n1953[5]), .D0(n9613), .CI0(n9613), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n1953[6]), .D1(n14624), .CI1(n14624), .CO0(n14624), .CO1(n9615), 
        .S0(n87_adj_1628[5]), .S1(n87_adj_1628[6]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_517_add_5_7.INIT0 = "0xc33c";
    defparam add_517_add_5_7.INIT1 = "0xc33c";
    FA2 add_517_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n1953[3]), .D0(n9611), .CI0(n9611), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n1953[4]), .D1(n14618), .CI1(n14618), .CO0(n14618), .CO1(n9613), 
        .S0(n87_adj_1628[3]), .S1(n87_adj_1628[4]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_517_add_5_5.INIT0 = "0xc33c";
    defparam add_517_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i16_3_lut (.A(n4849[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n89[15]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i16_3_lut.INIT = "0xcaca";
    FA2 add_2581_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), .D0(n9778), 
        .CI0(n9778), .A1(GND_net), .B1(GND_net), .C1(n1[12]), .D1(n14720), 
        .CI1(n14720), .CO0(n14720), .CO1(n9780), .S0(n4849[11]), .S1(n4849[12]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2581_13.INIT0 = "0xc33c";
    defparam add_2581_13.INIT1 = "0xc33c";
    FA2 add_2581_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), .D0(n9776), 
        .CI0(n9776), .A1(GND_net), .B1(GND_net), .C1(n1[10]), .D1(n14444), 
        .CI1(n14444), .CO0(n14444), .CO1(n9778), .S0(n4849[9]), .S1(n4849[10]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2581_11.INIT0 = "0xc33c";
    defparam add_2581_11.INIT1 = "0xc33c";
    FA2 add_2581_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), .D0(n9774), 
        .CI0(n9774), .A1(GND_net), .B1(GND_net), .C1(n1[8]), .D1(n14441), 
        .CI1(n14441), .CO0(n14441), .CO1(n9776), .S0(n4849[7]), .S1(n4849[8]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2581_9.INIT0 = "0xc33c";
    defparam add_2581_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i15_3_lut (.A(n4849[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n89[14]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i15_3_lut.INIT = "0xcaca";
    FA2 add_2581_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), .D0(n9772), 
        .CI0(n9772), .A1(GND_net), .B1(GND_net), .C1(n1[6]), .D1(n14438), 
        .CI1(n14438), .CO0(n14438), .CO1(n9774), .S0(n4849[5]), .S1(n4849[6]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2581_7.INIT0 = "0xc33c";
    defparam add_2581_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7531_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n9505));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7531_3_lut.INIT = "0xcaca";
    FA2 add_2581_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), .D0(n9770), 
        .CI0(n9770), .A1(GND_net), .B1(GND_net), .C1(n1[4]), .D1(n14435), 
        .CI1(n14435), .CO0(n14435), .CO1(n9772), .S0(n4849[3]), .S1(n4849[4]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2581_5.INIT0 = "0xc33c";
    defparam add_2581_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7536_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n9503));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7536_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7515_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n9509));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7515_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7519_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n9507));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7519_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7524_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n9489));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7524_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7528_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n9487));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7528_3_lut.INIT = "0xcaca";
    FA2 add_517_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n1953[1]), .D0(n9609), .CI0(n9609), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n1953[2]), .D1(n14615), .CI1(n14615), .CO0(n14615), .CO1(n9611), 
        .S0(n87_adj_1628[1]), .S1(n87_adj_1628[2]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_517_add_5_3.INIT0 = "0xc33c";
    defparam add_517_add_5_3.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_994_add_4_7 (.A0(GND_net), .B0(n9501), .C0(n9502), 
        .D0(n9596), .CI0(n9596), .A1(GND_net), .B1(n9499), .C1(n9500), 
        .D1(n14702), .CI1(n14702), .CO0(n14702), .CO1(n9598), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_994_add_4_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i2 (.D(n69[2]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i3 (.D(n69[3]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i4 (.D(n69[4]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i5 (.D(n69[5]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i6 (.D(n69[6]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i7 (.D(n69[7]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i8 (.D(n69[8]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i9 (.D(n69[9]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i10 (.D(n69[10]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i11 (.D(n69[11]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i12 (.D(n69[12]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i13 (.D(n69[13]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i14 (.D(n69[14]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_994__i15 (.D(n69[15]), 
            .SP(n6993), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_994__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n89[15]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7501_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n9511));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7501_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6196_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n1953[0]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6196_2_lut.INIT = "0x8888";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n9583), .CI0(n9583), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n14600), .CI1(n14600), .CO0(n14600), 
        .CO1(n9585), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n9587), .CI0(n9587), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n14606), .CI1(n14606), .CO0(n14606), 
        .CO1(n9589), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n9581), .CI0(n9581), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n14597), .CI1(n14597), .CO0(n14597), 
        .CO1(n9583), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7513_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n9493));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7513_3_lut.INIT = "0xcaca";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n9577), .CI0(n9577), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n14591), .CI1(n14591), .CO0(n14591), 
        .CO1(n9579), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n14426), 
        .CI1(n14426), .CO0(n14426), .CO1(n9575), .S1(n87[0]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n9585), .CI0(n9585), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n14603), .CI1(n14603), .CO0(n14603), 
        .CO1(n9587), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7504_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n9483));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7504_3_lut.INIT = "0xcaca";
    FA2 add_2581_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), .D0(n9768), 
        .CI0(n9768), .A1(GND_net), .B1(GND_net), .C1(n1[2]), .D1(n14432), 
        .CI1(n14432), .CO0(n14432), .CO1(n9770), .S0(n4849[1]), .S1(n4849[2]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2581_3.INIT0 = "0xc33c";
    defparam add_2581_3.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6200_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n1953[13]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6200_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6195_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n1953[14]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6195_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i13_3_lut (.A(n4849[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n89[12]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i12_3_lut (.A(n4849[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n89[11]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i12_3_lut.INIT = "0xcaca";
    FA2 add_2581_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(n1[0]), .D1(n14429), .CI1(n14429), .CO0(n14429), 
        .CO1(n9768), .S1(n4849[0]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2581_1.INIT0 = "0xc33c";
    defparam add_2581_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n89[14]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n89[0]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_994_add_4_5 (.A0(GND_net), .B0(n9505), .C0(n9506), 
        .D0(n9594), .CI0(n9594), .A1(GND_net), .B1(n9503), .C1(n9504), 
        .D1(n14699), .CI1(n14699), .CO0(n14699), .CO1(n9596), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_994_add_4_5.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_994_add_4_3 (.A0(GND_net), .B0(n9509), .C0(n9510), 
        .D0(n9592), .CI0(n9592), .A1(GND_net), .B1(n9507), .C1(n9508), 
        .D1(n14696), .CI1(n14696), .CO0(n14696), .CO1(n9594), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_994_add_4_3.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_994_add_4_13 (.A0(GND_net), .B0(n9489), .C0(n9490), 
        .D0(n9602), .CI0(n9602), .A1(GND_net), .B1(n9487), .C1(n9488), 
        .D1(n14711), .CI1(n14711), .CO0(n14711), .CO1(n9604), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_994_add_4_13.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_994_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n9511), .C1(n9512), .D1(n14627), .CI1(n14627), 
        .CO0(n14627), .CO1(n9592), .S1(n69[0]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_994_add_4_1.INIT1 = "0xc33c";
    FA2 add_517_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n1953[0]), .D1(n14612), .CI1(n14612), 
        .CO0(n14612), .CO1(n9609), .S1(n87_adj_1628[0]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_517_add_5_1.INIT0 = "0xc33c";
    defparam add_517_add_5_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_994_add_4_11 (.A0(GND_net), .B0(n9493), .C0(n9494), 
        .D0(n9600), .CI0(n9600), .A1(GND_net), .B1(n9491), .C1(n9492), 
        .D1(n14708), .CI1(n14708), .CO0(n14708), .CO1(n9602), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_994_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (C)+!A (B ((D)+!C)+!B !(C)))" *) LUT4 i6042_4_lut (.A(SM_Sample_Position[0]), 
            .B(Next_Sample), .C(SM_Sample_Position[2]), .D(n4_adj_1625), 
            .Z(SM_Sample_Position_2__N_333[0]));   /* synthesis lineinfo="@11(56[12],56[30])"*/
    defparam i6042_4_lut.INIT = "0xe5a5";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1628[0]), 
            .SP(n14068), .CK(Main_Clock), .SR(n14060), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n89[13]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n9589), .CI0(n9589), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14609), .CI1(n14609), .CO0(n14609), .S0(n87[15]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut_adj_483 (.A(n13_adj_1626), 
            .B(SM_Sample_Position[1]), .C(n14_adj_1627), .Z(n4_adj_1625));   /* synthesis lineinfo="@14(30[12],30[20])"*/
    defparam i1_3_lut_adj_483.INIT = "0x3232";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n89[12]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    FA2 add_517_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n1953[15]), .D0(n9623), .CI0(n9623), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n14642), .CI1(n14642), .CO0(n14642), .S0(n87_adj_1628[15]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_517_add_5_17.INIT0 = "0xc33c";
    defparam add_517_add_5_17.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_994_add_4_17 (.A0(GND_net), .B0(n9481), .C0(n9482), 
        .D0(n9606), .CI0(n9606), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14717), .CI1(n14717), .CO0(n14717), .S0(n69[15]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_994_add_4_17.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_994_add_4_9 (.A0(GND_net), .B0(n9497), .C0(n9498), 
        .D0(n9598), .CI0(n9598), .A1(GND_net), .B1(n9495), .C1(n9496), 
        .D1(n14705), .CI1(n14705), .CO0(n14705), .CO1(n9600), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_994_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(Harmonic[6]), .B(Harmonic[7]), 
            .C(Harmonic[1]), .D(Harmonic[3]), .Z(n13_adj_1626));   /* synthesis lineinfo="@14(30[12],30[20])"*/
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Harmonic[2]), .B(Harmonic[5]), 
            .C(Harmonic[4]), .D(Harmonic[0]), .Z(n14_adj_1627));   /* synthesis lineinfo="@14(30[12],30[20])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    FA2 Accumulated_Frequency_994_add_4_15 (.A0(GND_net), .B0(n9485), .C0(n9486), 
        .D0(n9604), .CI0(n9604), .A1(GND_net), .B1(n9483), .C1(n9484), 
        .D1(n14714), .CI1(n14714), .CO0(n14714), .CO1(n9606), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_994_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_994_add_4_15.INIT1 = "0xc33c";
    FA2 add_517_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n1953[13]), .D0(n9621), .CI0(n9621), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n1953[14]), .D1(n14639), .CI1(n14639), .CO0(n14639), .CO1(n9623), 
        .S0(n87_adj_1628[13]), .S1(n87_adj_1628[14]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_517_add_5_15.INIT0 = "0xc33c";
    defparam add_517_add_5_15.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n89[11]), 
            .SP(n14064), .CK(Main_Clock), .SR(n7408), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B ((D)+!C)+!B (C (D))))" *) LUT4 i4475_4_lut_4_lut (.A(reset_n_c), 
            .B(n14097), .C(n8), .D(Sample_Ready), .Z(n6763));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i4475_4_lut_4_lut.INIT = "0xa808";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@11(27[16],35[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(38[11],45[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n7775), .CK(Main_Clock), .SR(n14085), .Q(Sample_Position[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    wire wr_en_i_N_396;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_396));   /* synthesis lineinfo="@9(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=66, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_396), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@9(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule
