/*
 * Copyright (C) 2020 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

#ifndef __DT_BINDINGS_SPRD_QOGIRN6PRO_MASK_H
#define __DT_BINDINGS_SPRD_QOGIRN6PRO_MASK_H

#define MASK_AON_APB_DSI_CFG_EB                             0x80000000
#define MASK_AON_APB_CH_AHB_CLK_SOFT_EB                     0x40000000
#define MASK_AON_APB_AON_MATRIX_AXI_REGU_EB                 0x20000000
#define MASK_AON_APB_RTM_ATB_CLK_EB                         0x800000
#define MASK_AON_APB_RTM_APB_CLK_EB                         0x400000
#define MASK_AON_APB_DPU_VSP_EB                             0x200000
#define MASK_AON_APB_SERDES_DPHY_REF_EB                     0x100000
#define MASK_AON_APB_SERDES_DPHY_CFG_EB                     0x80000
#define MASK_AON_APB_LVDIS_PLL_DIV_EN                       0x40000
#define MASK_AON_APB_CSSYS_PUB_EB                           0x20000
#define MASK_AON_APB_CSSYS_APB_EB                           0x10000
#define MASK_AON_APB_CSSYS_EB                               0x8000
#define MASK_AON_APB_APCPU_DAP_EB                           0x4000
#define MASK_AON_APB_AI_EB                                  0x2000
#define MASK_AON_APB_MSPI_EB                                0x1000
#define MASK_AON_APB_GPU_EB                                 0x0800
#define MASK_AON_APB_SP_AHB_CLK_SOFT_EB                     0x0400
#define MASK_AON_APB_MM_EB                                  0x0200
#define MASK_AON_APB_PROBE_EB                               0x0080
#define MASK_AON_APB_AUX2_EB                                0x0040
#define MASK_AON_APB_AUX1_EB                                0x0020
#define MASK_AON_APB_AUX0_EB                                0x0010
#define MASK_AON_APB_DJTAG_EB                               0x0008
#define MASK_AON_APB_RFTI_EB                                0x0002
#define MASK_AON_APB_RC100M_CAL_EB                          0x0001
#define MASK_AON_APB_BISR_EB                                0x80000000
#define MASK_AON_APB_AUX3_EB                                0x40000000
#define MASK_AON_APB_AON_SW_RFFE_EB                         0x20000000
#define MASK_AON_APB_APCPU_DVFS_TOP_EB                      0x10000000
#define MASK_AON_APB_RC150M_CAL_EB                          0x8000000
#define MASK_AON_APB_RC6M_CAL_EB                            0x4000000
#define MASK_AON_APB_RC60M_CAL_EB                           0x2000000
#define MASK_AON_APB_BB_SW_RFSPI_MST_EB                     0x1000000
#define MASK_AON_APB_AON_SERDES_CTRL2_EB                    0x800000
#define MASK_AON_APB_AON_SERDES_CTRL1_EB                    0x400000
#define MASK_AON_APB_CS_CC_EB                               0x200000
#define MASK_AON_APB_AON_SCC_EB                             0x100000
#define MASK_AON_APB_AON_IIS_MST_EB                         0x80000
#define MASK_AON_APB_APB_BUSMON_EB                          0x40000
#define MASK_AON_APB_APCPU_TS_EB                            0x20000
#define MASK_AON_APB_ISE_APB_EB                             0x10000
#define MASK_AON_APB_UFS_AO_EB                              0x8000
#define MASK_AON_APB_APCPU_BUSMON_ENABLE                    0x4000
#define MASK_AON_APB_AON_CLK_TOP_EB                         0x2000
#define MASK_AON_APB_ANA_EB                                 0x1000
#define MASK_AON_APB_PIN_REG_EB                             0x0800
#define MASK_AON_APB_AON_SPINLOCK_EB                        0x0400
#define MASK_AON_APB_OTG_PHY_EB                             0x0200
#define MASK_AON_APB_AON_USB2_TOP_EB                        0x0100
#define MASK_AON_APB_AON_DVFS_TOP_EB                        0x0080
#define MASK_AON_APB_AON_TMR_EB                             0x0040
#define MASK_AON_APB_AP_SYST_EB                             0x0020
#define MASK_AON_APB_AON_SYST_EB                            0x0010
#define MASK_AON_APB_AON_KPD_EB                             0x0008
#define MASK_AON_APB_AON_MBOX_EB                            0x0004
#define MASK_AON_APB_AON_GPIO_EB                            0x0002
#define MASK_AON_APB_AON_EFUSE_EB                           0x0001
#define MASK_AON_APB_AON_SERDES_CTRL0_EB                    0x80000000
#define MASK_AON_APB_APCPU_WDG_EB                           0x40000000
#define MASK_AON_APB_AP_WDG_EB                              0x20000000
#define MASK_AON_APB_AON_PWM3_EB                            0x10000000
#define MASK_AON_APB_AON_PWM2_EB                            0x8000000
#define MASK_AON_APB_AON_PWM1_EB                            0x4000000
#define MASK_AON_APB_AON_PWM0_EB                            0x2000000
#define MASK_AON_APB_AP_TMR2_EB                             0x1000000
#define MASK_AON_APB_AP_TMR1_EB                             0x800000
#define MASK_AON_APB_AP_TMR0_EB                             0x400000
#define MASK_AON_APB_LP_ISE_INTC_EB                         0x200000
#define MASK_AON_APB_LP_PHYCP_INTC_EB                       0x100000
#define MASK_AON_APB_LP_PSCP_INTC_EB                        0x80000
#define MASK_AON_APB_LP_AP_INTC7_EB                         0x40000
#define MASK_AON_APB_LP_AP_INTC6_EB                         0x20000
#define MASK_AON_APB_LP_AP_INTC5_EB                         0x10000
#define MASK_AON_APB_LP_AP_INTC4_EB                         0x8000
#define MASK_AON_APB_LP_AP_INTC3_EB                         0x4000
#define MASK_AON_APB_LP_AP_INTC2_EB                         0x2000
#define MASK_AON_APB_LP_AP_INTC1_EB                         0x1000
#define MASK_AON_APB_LP_AP_INTC0_EB                         0x0800
#define MASK_AON_APB_AON_EIC_EB                             0x0400
#define MASK_AON_APB_AON_ADI_EB                             0x0200
#define MASK_AON_APB_PMU_TOP_EB                             0x0100
#define MASK_AON_APB_LP_AUDCP_INTC_EB                       0x0080
#define MASK_AON_APB_PSCP_SIM2_AON_TOP_EB                   0x0040
#define MASK_AON_APB_PSCP_SIM1_AON_TOP_EB                   0x0020
#define MASK_AON_APB_PSCP_SIM0_AON_TOP_EB                   0x0010
#define MASK_AON_APB_AON_THM3_EB                            0x0008
#define MASK_AON_APB_AON_THM2_EB                            0x0004
#define MASK_AON_APB_AON_THM1_EB                            0x0002
#define MASK_AON_APB_AON_THM0_EB                            0x0001
#define MASK_AON_APB_LVDS_PHY_SOFT_RST                      0x8000
#define MASK_AON_APB_AON_SW_RFFE_SOFT_RST                   0x4000
#define MASK_AON_APB_RC6M_CAL_SOFT_RST                      0x2000
#define MASK_AON_APB_RC60M_CAL_SOFT_RST                     0x1000
#define MASK_AON_APB_RC150M_CAL_SOFT_RST                    0x0800
#define MASK_AON_APB_BB_SW_RFSPI_MST_SOFT_RST               0x0400
#define MASK_AON_APB_SERDES_DPHY_APB_SOFT_RST               0x0200
#define MASK_AON_APB_SERDES_DPHY_SOFT_RST                   0x0100
#define MASK_AON_APB_LVDSDIS_SOFT_RST                       0x0080
#define MASK_AON_APB_DAP_MTX_SOFT_RST                       0x0040
#define MASK_AON_APB_MSPI1_SOFT_RST                         0x0020
#define MASK_AON_APB_MSPI0_SOFT_RST                         0x0010
#define MASK_AON_APB_BB_CAL_SOFT_RST                        0x0008
#define MASK_AON_APB_DCXO_LC_SOFT_RST                       0x0004
#define MASK_AON_APB_RFTI_SOFT_RST                          0x0002
#define MASK_AON_APB_RC100M_CAL_SOFT_RST                    0x0001
#define MASK_AON_APB_THM3_OVERHEAT_SOFT_RST                 0x4000000
#define MASK_AON_APB_THM2_OVERHEAT_SOFT_RST                 0x2000000
#define MASK_AON_APB_THM1_OVERHEAT_SOFT_RST                 0x1000000
#define MASK_AON_APB_THM0_OVERHEAT_SOFT_RST                 0x800000
#define MASK_AON_APB_SERDES0_SOFT_RST                       0x400000
#define MASK_AON_APB_SERDES1_SOFT_RST                       0x200000
#define MASK_AON_APB_SCC_SOFT_RST                           0x100000
#define MASK_AON_APB_AON_IIS_SOFT_RST                       0x80000
#define MASK_AON_APB_DEBUG_FILTER_SOFT_RST                  0x40000
#define MASK_AON_APB_APCPU_TS0_SOFT_RST                     0x20000
#define MASK_AON_APB_UFS_AO_SOFT_RST                        0x8000
#define MASK_AON_APB_CKG_SOFT_RST                           0x2000
#define MASK_AON_APB_ANA_SOFT_RST                           0x1000
#define MASK_AON_APB_PIN_SOFT_RST                           0x0800
#define MASK_AON_APB_SPLK_SOFT_RST                          0x0400
#define MASK_AON_APB_OTG_PHY_SOFT_RST                       0x0200
#define MASK_AON_APB_OTG_UTMI_SOFT_RST                      0x0100
#define MASK_AON_APB_DVFS_TOP_SOFT_RST                      0x0080
#define MASK_AON_APB_AP_SYST_SOFT_RST                       0x0020
#define MASK_AON_APB_AON_SYST_SOFT_RST                      0x0010
#define MASK_AON_APB_KPD_SOFT_RST                           0x0008
#define MASK_AON_APB_MBOX_SOFT_RST                          0x0004
#define MASK_AON_APB_GPIO_SOFT_RST                          0x0002
#define MASK_AON_APB_EFUSE_SOFT_RST                         0x0001
#define MASK_AON_APB_APCPU_WDG_SOFT_RST                     0x40000000
#define MASK_AON_APB_AP_WDG_SOFT_RST                        0x20000000
#define MASK_AON_APB_PWM3_SOFT_RST                          0x10000000
#define MASK_AON_APB_PWM2_SOFT_RST                          0x8000000
#define MASK_AON_APB_PWM1_SOFT_RST                          0x4000000
#define MASK_AON_APB_PWM0_SOFT_RST                          0x2000000
#define MASK_AON_APB_LP_ISE_INTC_SOFT_RST                   0x200000
#define MASK_AON_APB_LP_PHYCP_INTC_SOFT_RST                 0x100000
#define MASK_AON_APB_LP_PSCP_INTC_SOFT_RST                  0x80000
#define MASK_AON_APB_LP_AP_INTC7_SOFT_RST                   0x40000
#define MASK_AON_APB_LP_AP_INTC6_SOFT_RST                   0x20000
#define MASK_AON_APB_LP_AP_INTC5_SOFT_RST                   0x10000
#define MASK_AON_APB_LP_AP_INTC4_SOFT_RST                   0x8000
#define MASK_AON_APB_LP_AP_INTC3_SOFT_RST                   0x4000
#define MASK_AON_APB_LP_AP_INTC2_SOFT_RST                   0x2000
#define MASK_AON_APB_LP_AP_INTC1_SOFT_RST                   0x1000
#define MASK_AON_APB_LP_AP_INTC0_SOFT_RST                   0x0800
#define MASK_AON_APB_EIC_SOFT_RST                           0x0400
#define MASK_AON_APB_ADI_SOFT_RST                           0x0200
#define MASK_AON_APB_PMU_SOFT_RST                           0x0100
#define MASK_AON_APB_LP_AUDCP_INTC_SOFT_RST                 0x0080
#define MASK_AON_APB_PSCP_SIM2_AON_TOP_SOFT_RST             0x0040
#define MASK_AON_APB_PSCP_SIM1_AON_TOP_SOFT_RST             0x0020
#define MASK_AON_APB_PSCP_SIM0_AON_TOP_SOFT_RST             0x0010
#define MASK_AON_APB_THM3_SOFT_RST                          0x0008
#define MASK_AON_APB_THM2_SOFT_RST                          0x0004
#define MASK_AON_APB_THM1_SOFT_RST                          0x0002
#define MASK_AON_APB_THM0_SOFT_RST                          0x0001
#define MASK_AON_APB_BB_CAL_RTC_EB                          0x2000
#define MASK_AON_APB_DCXO_LC_RTC_EB                         0x1000
#define MASK_AON_APB_AP_TMR2_RTC_EB                         0x0800
#define MASK_AON_APB_AP_TMR1_RTC_EB                         0x0400
#define MASK_AON_APB_AP_TMR0_RTC_EB                         0x0200
#define MASK_AON_APB_APCPU_WDG_RTC_EB                       0x0100
#define MASK_AON_APB_AP_WDG_RTC_EB                          0x0080
#define MASK_AON_APB_EIC_RTCDV5_EB                          0x0040
#define MASK_AON_APB_EIC_RTC_EB                             0x0020
#define MASK_AON_APB_AON_TMR_RTC_EB                         0x0010
#define MASK_AON_APB_AP_SYST_RTC_EB                         0x0008
#define MASK_AON_APB_AON_SYST_RTC_EB                        0x0004
#define MASK_AON_APB_KPD_RTC_EB                             0x0002
#define MASK_AON_APB_ARCH_RTC_EB                            0x0001
#define MASK_AON_APB_EFUSE_PWON_RD_END_FLAG                 0x0004
#define MASK_AON_APB_DBG_TRACE_CTRL_EN                      0x10000
#define MASK_AON_APB_EVENTACK_RESTARTREQ_TS01               0x0010
#define MASK_AON_APB_EVENT_RESTARTREQ_TS01                  0x0002
#define MASK_AON_APB_EVENT_HALTREQ_TS01                     0x0001
#define MASK_AON_APB_USB_SW                                 0x0400
#define MASK_AON_APB_USB_INSERT                             0x0200
#define MASK_AON_APB_PTEST_FUNC_ATSPEED_SEL                 0x0100
#define MASK_AON_APB_PTEST_FUNC_MODE                        0x0080
#define MASK_AON_APB_FUNCTST_DMA_EB                         0x0040
#define MASK_AON_APB_PTEST_BIST_MODE                        0x0020
#define MASK_AON_APB_USB_DLOAD_EN                           0x0010
#define MASK_AON_APB_ARM_BOOT_MD3                           0x0008
#define MASK_AON_APB_ARM_BOOT_MD2                           0x0004
#define MASK_AON_APB_ARM_BOOT_MD1                           0x0002
#define MASK_AON_APB_ARM_BOOT_MD0                           0x0001
#define MASK_AON_APB_BB_BG_AUTO_PD_EN                       0x0008
#define MASK_AON_APB_BB_BG_SLP_PD_EN                        0x0004
#define MASK_AON_APB_BB_BG_FORCE_ON                         0x0002
#define MASK_AON_APB_BB_BG_FORCE_PD                         0x0001
#define MASK_AON_APB_AGCP_DSP_JTAG_MODE                     0x0008
#define MASK_AON_APB_CP_ARM_JTAG_PIN_SEL                    0x0007
#define MASK_AON_APB_DCXO_LC_FLAG                           0x0100
#define MASK_AON_APB_DCXO_LC_FLAG_CLR                       0x0002
#define MASK_AON_APB_DCXO_LC_CNT_CLR                        0x0001
#define MASK_AON_APB_DCXO_LC_CNT                            0xFFFFFFFF
#define MASK_AON_APB_AUDCP_BOOTCTRL_PROT                    0x80000000
#define MASK_AON_APB_AUDCP_REG_PROT_VAL                     0xFFFF
#define MASK_AON_APB_CGM_AON_APB_LP_SEL                     0x0007
#define MASK_AON_APB_DAP_DBGPWRUP_SOFT_EN                   0x0004
#define MASK_AON_APB_DAP_SYSPWRUP_SOFT_EN                   0x0002
#define MASK_AON_APB_DAP_DJTAG_EN                           0x0001
#define MASK_AON_APB_USER_RSV_FLAG1_B1                      0x0002
#define MASK_AON_APB_USER_RSV_FLAG1_B0                      0x0001
#define MASK_AON_APB_CH_SYS_SOFT_RST                        0x0010
#define MASK_AON_APB_CH_CORE_SOFT_RST                       0x0001
#define MASK_AON_APB_SP_SYS_SOFT_RST                        0x0010
#define MASK_AON_APB_SP_CORE_SOFT_RST                       0x0001
#define MASK_AON_APB_AON_APB_MASTER_BUSY                    0x7FE0
#define MASK_AON_APB_AON_APB_FREQ_CTRL_EN                   0x0010
#define MASK_AON_APB_AON_APB_IDLE_EN                        0x0008
#define MASK_AON_APB_CGM_AON_APB_DFS_OVERRIDE               0x0007
#define MASK_AON_APB_MDAR_SYS_HSDL_CFG                      0xFFFFFFFF
#define MASK_AON_APB_CGM_AP_MM_FORCE_EN                     0x40000000
#define MASK_AON_APB_CGM_AP_MM_AUTO_GATE_SEL                0x20000000
#define MASK_AON_APB_CGM_EMC_FORCE_EN                       0x10000000
#define MASK_AON_APB_CGM_EMC_AUTO_GATE_SEL                  0x8000000
#define MASK_AON_APB_CGM_MM_ISP_RAW_FORCE_EN                0x4000000
#define MASK_AON_APB_CGM_MM_ISP_RAW_AUTO_GATE_SEL           0x2000000
#define MASK_AON_APB_CGM_MM_ISP_YUV_FORCE_EN                0x1000000
#define MASK_AON_APB_CGM_MM_ISP_YUV_AUTO_GATE_SEL           0x800000
#define MASK_AON_APB_CGM_AON_APB_PUB_FORCE_EN               0x400000
#define MASK_AON_APB_CGM_AON_APB_PUB_AUTO_GATE_SEL          0x200000
#define MASK_AON_APB_CGM_AON_APB_AUDCP_FORCE_EN             0x100000
#define MASK_AON_APB_CGM_AON_APB_AUDCP_AUTO_GATE_SEL        0x80000
#define MASK_AON_APB_CGM_AON_APB_PSCP_FORCE_EN              0x40000
#define MASK_AON_APB_CGM_AON_APB_PSCP_AUTO_GATE_SEL         0x20000
#define MASK_AON_APB_CGM_AON_APB_PHYCP_FORCE_EN             0x10000
#define MASK_AON_APB_CGM_AON_APB_PHYCP_AUTO_GATE_SEL        0x8000
#define MASK_AON_APB_CGM_AON_APB_AP_FORCE_EN                0x4000
#define MASK_AON_APB_CGM_AON_APB_AP_AUTO_GATE_SEL           0x2000
#define MASK_AON_APB_CGM_AP_AXI_FORCE_EN                    0x1000
#define MASK_AON_APB_CGM_AP_AXI_AUTO_GATE_SEL               0x0800
#define MASK_AON_APB_CGM_ESE_SYS_FORCE_EN                   0x0400
#define MASK_AON_APB_CGM_ESE_SYS_AUTO_GATE_SEL              0x0200
#define MASK_AON_APB_CGM_AP_GPU_FORCE_EN                    0x0100
#define MASK_AON_APB_CGM_AP_GPU_AUTO_GATE_SEL               0x0080
#define MASK_AON_APB_CGM_AP_AI_FORCE_EN                     0x0040
#define MASK_AON_APB_CGM_AP_AI_AUTO_GATE_SEL                0x0020
#define MASK_AON_APB_CGM_GPU_MEM_FORCE_EN                   0x0010
#define MASK_AON_APB_CGM_GPU_MEM_AUTO_GATE_SEL              0x0008
#define MASK_AON_APB_CGM_APCPU_PMU_AUTO_GATE_SEL            0x0004
#define MASK_AON_APB_CGM_APCPU_PMU_FORCE_EN                 0x0002
#define MASK_AON_APB_MBOX_AUTO_GATE_SEL                     0x0001
#define MASK_AON_APB_CGM_DMC_REF_AUTO_GATE_SEL              0x0010
#define MASK_AON_APB_CGM_TOP_DVFS_ROOT_AUTO_GATE_SEL        0x0008
#define MASK_AON_APB_CGM_TOP_DVFS_ROOT_FORCE_EN             0x0004
#define MASK_AON_APB_CGM_AON_APB_ESE_AUTO_GATE_SEL          0x0002
#define MASK_AON_APB_CGM_AON_APB_ESE_FORCE_EN               0x0001
#define MASK_AON_APB_CGM_AP_AXI_AUTO_FREQ_DOWN_CTRL_SEL     0x0008
#define MASK_AON_APB_CGM_AP_AXI_AUTO_FREQ_DOWN_EN           0x0004
#define MASK_AON_APB_CGM_AP_AXI_SEL_IDLE                    0x0003
#define MASK_AON_APB_PLATFORM_ID_L                          0xFFFFFFFF
#define MASK_AON_APB_PLATFORM_ID_H                          0xFFFFFFFF
#define MASK_AON_APB_PROJECT_ID_L                           0xFFFFFFFF
#define MASK_AON_APB_PROJECT_ID_H                           0xFFFFFFFF
#define MASK_AON_APB_FULL_LAYER_ID                          0x00E0
#define MASK_AON_APB_METAL_FIX_ID                           0x001F
#define MASK_AON_APB_PROCESS_ID                             0xFF00
#define MASK_AON_APB_FOUNDRY_ID                             0x00FF
#define MASK_AON_APB_MEM_COMPILER                           0xFF00
#define MASK_AON_APB_STD_CELL                               0x00FF
#define MASK_AON_APB_ANALOG_PLL_RSV                         0xFFFF0000
#define MASK_AON_APB_ANALOG_TESTMUX                         0xFFFF
#define MASK_AON_APB_PLL_BG_RSV                             0x003F
#define MASK_AON_APB_LVDSDIS_LOG_SEL                        0x0006
#define MASK_AON_APB_LVDSDIS_DBG_SEL                        0x0001
#define MASK_AON_APB_CGM_PERIPH_AUTO_GATE_EN                0x2000
#define MASK_AON_APB_CGM_GIC_AUTO_GATE_EN                   0x1000
#define MASK_AON_APB_CGM_ACP_AUTO_GATE_EN                   0x0800
#define MASK_AON_APB_CGM_AXI_PERIPH_AUTO_GATE_EN            0x0400
#define MASK_AON_APB_CGM_ACE_AUTO_GATE_EN                   0x0200
#define MASK_AON_APB_CGM_SCU_AUTO_GATE_EN                   0x0100
#define MASK_AON_APB_CGM_CORE7_AUTO_GATE_EN                 0x0080
#define MASK_AON_APB_CGM_CORE6_AUTO_GATE_EN                 0x0040
#define MASK_AON_APB_CGM_CORE5_AUTO_GATE_EN                 0x0020
#define MASK_AON_APB_CGM_CORE4_AUTO_GATE_EN                 0x0010
#define MASK_AON_APB_CGM_CORE3_AUTO_GATE_EN                 0x0008
#define MASK_AON_APB_CGM_CORE2_AUTO_GATE_EN                 0x0004
#define MASK_AON_APB_CGM_CORE1_AUTO_GATE_EN                 0x0002
#define MASK_AON_APB_CGM_CORE0_AUTO_GATE_EN                 0x0001
#define MASK_AON_APB_APCPU_PERIPH_CO_SCLK                   0x0008
#define MASK_AON_APB_APCPU_DEEP_CO_QACTIVE                  0x0004
#define MASK_AON_APB_APCPU_CORE_WAKEUP_ACE_CLK_EN           0x0002
#define MASK_AON_APB_APCPU_CORE_WAKEUP_SCU_CLK_EN           0x0001
#define MASK_AON_APB_REG_ESE_AUTO_SWITCH_RCO_BYPASS         0x0004
#define MASK_AON_APB_CGM_ESE_SOURCE_SEL                     0x0003
#define MASK_AON_APB_MMTX_SLEEP_CH_PUB_WR                   0x0008
#define MASK_AON_APB_MMTX_SLEEP_CH_PUB_RD                   0x0004
#define MASK_AON_APB_INT_REQ_CH_CORE_SOFT                   0x0002
#define MASK_AON_APB_CH_CFG_BUS_SLEEP                       0x0001
#define MASK_AON_APB_INT_REQ_SP_CORE_SOFT                   0x0002
#define MASK_AON_APB_SP_CFG_BUS_SLEEP                       0x0001
#define MASK_AON_APB_MPHY_RSV1_SOFT_RST                     0x80000
#define MASK_AON_APB_MPHY_RSV0_SOFT_RST                     0x40000
#define MASK_AON_APB_MPHY_PHY_RESET_SOFT_RST                0x20000
#define MASK_AON_APB_DJTAG_UFSPHY_SOFT_RST                  0x10000
#define MASK_AON_APB_DJTAG_SOFT_RST                         0x8000
#define MASK_AON_APB_DJTAG_CDMA_SOFT_RST                    0x4000
#define MASK_AON_APB_DJTAG_ISE_SOFT_RST                     0x2000
#define MASK_AON_APB_DJTAG_DPU_SOFT_RST                     0x1000
#define MASK_AON_APB_DJTAG_MM_SOFT_RST                      0x0800
#define MASK_AON_APB_DJTAG_AI_SOFT_RST                      0x0400
#define MASK_AON_APB_DJTAG_G3PHY_SOFT_RST                   0x0200
#define MASK_AON_APB_DJTAG_IPA_SOFT_RST                     0x0100
#define MASK_AON_APB_DJTAG_AON_SOFT_RST                     0x0080
#define MASK_AON_APB_DJTAG_PUB0_SOFT_RST                    0x0040
#define MASK_AON_APB_DJTAG_AUDCP_SOFT_RST                   0x0020
#define MASK_AON_APB_DJTAG_GPU_SOFT_RST                     0x0010
#define MASK_AON_APB_DJTAG_PHYCP_SOFT_RST                   0x0008
#define MASK_AON_APB_DJTAG_PSCP_SOFT_RST                    0x0004
#define MASK_AON_APB_DJTAG_APCPU_SOFT_RST                   0x0002
#define MASK_AON_APB_DJTAG_AP_SOFT_RST                      0x0001
#define MASK_AON_APB_CAL100M_MODE_SEL                       0x40000000
#define MASK_AON_APB_RTC100M_CAL_CTL                        0x3FC00000
#define MASK_AON_APB_RTC100M_CAL_SEL                        0x200000
#define MASK_AON_APB_RTC100M_CAL_PRECISION                  0x1FE000
#define MASK_AON_APB_RC100M_DIV                             0x1F80
#define MASK_AON_APB_RC100M_CAL_DONE                        0x0040
#define MASK_AON_APB_RC100M_CAL_START                       0x0020
#define MASK_AON_APB_RC100M_ANA_SOFT_RST                    0x0010
#define MASK_AON_APB_RF100M_CLK_DISABLE_TIME                0x000C
#define MASK_AON_APB_RC100M_FORCE_EN                        0x0002
#define MASK_AON_APB_RC100M_AUTO_GATE_EN                    0x0001
#define MASK_AON_APB_LTE_PCCSCC_RFTI_CLK_SW_CFG             0xFF000000
#define MASK_AON_APB_CGM_UFS_AO_EN                          0x800000
#define MASK_AON_APB_CGM_USB_SUSPEND_EN                     0x400000
#define MASK_AON_APB_CGM_RC60M_FDK_EN                       0x100000
#define MASK_AON_APB_CGM_RC60M_REF_EN                       0x80000
#define MASK_AON_APB_DET_32K_EB                             0x40000
#define MASK_AON_APB_CGM_DEBOUNCE_EN                        0x20000
#define MASK_AON_APB_CGM_RC100M_FDK_EN                      0x10000
#define MASK_AON_APB_CGM_RC100M_REF_EN                      0x8000
#define MASK_AON_APB_CGM_TMR_EN                             0x4000
#define MASK_AON_APB_CGM_TSEN_EN                            0x2000
#define MASK_AON_APB_CGM_OTG_REF_EN                         0x1000
#define MASK_AON_APB_CGM_DMC_REF_EN                         0x0800
#define MASK_AON_APB_CGM_DPHY_REF_EN                        0x0400
#define MASK_AON_APB_CGM_DJTAG_TCK_EN                       0x0200
#define MASK_AON_APB_CGM_DSI_CSI_TEST_EB                    0x0100
#define MASK_AON_APB_CGM_MDAR_CHK_EN                        0x0080
#define MASK_AON_APB_CGM_26M_LVDSDIS_EN                     0x0040
#define MASK_AON_APB_CGM_LVDSRF_CALI_EN                     0x0020
#define MASK_AON_APB_CGM_RFTI2_LTH_EN                       0x0010
#define MASK_AON_APB_CGM_RFTI2_XO_EN                        0x0008
#define MASK_AON_APB_CGM_RFTI1_LTH_EN                       0x0004
#define MASK_AON_APB_CGM_RFTI1_XO_EN                        0x0002
#define MASK_AON_APB_CGM_RFTI_SBI_EN                        0x0001
#define MASK_AON_APB_SOFT_DDR0_CKG_1X_EN                    0x4000000
#define MASK_AON_APB_CGM_CH_TMR2_EN                         0x2000000
#define MASK_AON_APB_CGM_SP_TMR2_EN                         0x1000000
#define MASK_AON_APB_SOFT_DDR0_DATA_RET                     0x800000
#define MASK_AON_APB_LIGHT_SLEEP_DDR0_DATA_RET_EN           0x200000
#define MASK_AON_APB_EMC0_CKG_SEL_LOAD                      0x80000
#define MASK_AON_APB_CLK_DEBUG_TS_EB                        0x40000
#define MASK_AON_APB_ESE_EFUSE_CTRL_EB                      0x20000
#define MASK_AON_APB_AAPC_CLK_TEST_EB                       0x10000
#define MASK_AON_APB_CGM_CPHY_CFG_EN                        0x8000
#define MASK_AON_APB_ALL_PLL_TEST_EB                        0x4000
#define MASK_AON_APB_CGM_RC6M_FDK_EN                        0x0800
#define MASK_AON_APB_CGM_RC6M_REF_EN                        0x0400
#define MASK_AON_APB_CGM_EMMC_2X_EN                         0x0200
#define MASK_AON_APB_CGM_EMMC_1X_EN                         0x0100
#define MASK_AON_APB_CGM_SDIO2_1X_EN                        0x0080
#define MASK_AON_APB_CGM_SDIO2_2X_EN                        0x0040
#define MASK_AON_APB_CGM_SDIO1_1X_EN                        0x0020
#define MASK_AON_APB_CGM_SDIO1_2X_EN                        0x0010
#define MASK_AON_APB_CGM_SDIO0_1X_EN                        0x0008
#define MASK_AON_APB_CGM_SDIO0_2X_EN                        0x0004
#define MASK_AON_APB_CGM_AP_AXI_EN                          0x0002
#define MASK_AON_APB_CGM_CSSYS_EN                           0x0001
#define MASK_AON_APB_AUDCP_DSP_BOOT_VECTOR                  0xFFFFFFFF
#define MASK_AON_APB_AUDCP_STCK_DSP                         0x2000
#define MASK_AON_APB_AUDCP_STMS_DSP                         0x1000
#define MASK_AON_APB_AUDCP_STDO_DSP                         0x0800
#define MASK_AON_APB_AUDCP_STDI_DSP                         0x0400
#define MASK_AON_APB_AUDCP_STRTCK_DSP                       0x0200
#define MASK_AON_APB_AUDCP_SW_JTAG_ENA_DSP                  0x0100
#define MASK_AON_APB_AUDCP_DSP_EXTERNAL_WAIT                0x0002
#define MASK_AON_APB_AUDCP_DSP_BOOT                         0x0001
#define MASK_AON_APB_CH_2_AUD_ACCESS_EN                     0x0040
#define MASK_AON_APB_AP_2_AUD_ACCESS_EN                     0x0020
#define MASK_AON_APB_PSCP_2_AUD_ACCESS_EN                   0x0010
#define MASK_AON_APB_PHYCP_2_AUD_ACCESS_EN                  0x0008
#define MASK_AON_APB_AUDCP_FRC_CLK_DSP_EN                   0x0002
#define MASK_AON_APB_AON_2_AUD_ACCESS_EN                    0x0001
#define MASK_AON_APB_AHBNI_CLK_ENB_SOFT_CTL                 0x0008
#define MASK_AON_APB_CDMA2K_NI_ACTIVE_SOFT_CTL              0x0004
#define MASK_AON_APB_AHBNI_CLK_ENB_AUTO_SEL                 0x0002
#define MASK_AON_APB_CDMA2K_NI_ACTIVE_AUTO_SEL              0x0001
#define MASK_AON_APB_PSCP_WDG_RTC_EB                        0x2000
#define MASK_AON_APB_PSCP_SYST_RTC_EB                       0x1000
#define MASK_AON_APB_PSCP_TMR_RTC_EB                        0x0800
#define MASK_AON_APB_PSCP_TMR_EB                            0x0400
#define MASK_AON_APB_PSCP_SYST_EB                           0x0100
#define MASK_AON_APB_PSCP_WDG_EB                            0x0080
#define MASK_AON_APB_CPALL_EIC                              0x0010
#define MASK_AON_APB_CPALL_EIC_RTCDV5_EB                    0x0008
#define MASK_AON_APB_CPALL_EIC_RTC_EB                       0x0004
#define MASK_AON_APB_PSCP_CR8_BLK_SW_RST                    0x4000
#define MASK_AON_APB_PSCP_CR8_PS_CORE_SW_RST                0x3000
#define MASK_AON_APB_PSCP_CR8_BLK_DBG_SW_RST                0x0800
#define MASK_AON_APB_PSCP_CR8_PS_CORE_DBG_SW_RST            0x0600
#define MASK_AON_APB_PSCP_CR8_ETM_SOFT_RST                  0x0100
#define MASK_AON_APB_PSCP_CR8_MP_SOFT_RST                   0x0080
#define MASK_AON_APB_PSCP_CR8_CS_DBG_SOFT_RST               0x0040
#define MASK_AON_APB_PSCP_SYST_SOFT_RST                     0x0010
#define MASK_AON_APB_PSCP_WDG_SOFT_RST                      0x0008
#define MASK_AON_APB_CPALL_EIC_SOFT_RST                     0x0004
#define MASK_AON_APB_PSCP_CR8_FORCE_DIVN_ON                 0x0200
#define MASK_AON_APB_PSCP_CR8_MFILTEREN                     0x0100
#define MASK_AON_APB_PSCP_CR8_TEINIT                        0x00C0
#define MASK_AON_APB_PSCP_CR8_VINITHI                       0x0030
#define MASK_AON_APB_PSCP_CR8_NMFI                          0x000C
#define MASK_AON_APB_PSCP_CR8_CFG_ENDIAN                    0x0003
#define MASK_AON_APB_VECTOR_VDSP                            0xFFFFFFFF
#define MASK_AON_APB_USB20_ISO_SW_EN                        0x0010
#define MASK_AON_APB_USB20_CTRL_MUX_REG                     0x0008
#define MASK_AON_APB_USB_BUSCLK_SEL_SOC                     0x0004
#define MASK_AON_APB_USB_DIVN_MUX_SEL                       0x0002
#define MASK_AON_APB_AON_IIS_SEL                            0x0001
#define MASK_AON_APB_INT_REQ_ESE_TO_CP_SWITCH               0x0010
#define MASK_AON_APB_INT_REQ_ESE_TO_CP_MASK                 0x0008
#define MASK_AON_APB_INT_REQ_ESE_TO_CP_MASK_CM4             0x0004
#define MASK_AON_APB_INT_REQ_ESE_TO_APCPUREE_MASK           0x0002
#define MASK_AON_APB_INT_REQ_ESE_TO_APCPUTEE_MASK           0x0001
#define MASK_AON_APB_RFTI_RESETB_SOFT_RST                   0x0200
#define MASK_AON_APB_RFTI_APB_SOFT_RST                      0x0100
#define MASK_AON_APB_BSMTMR_SOFT_RST                        0x0080
#define MASK_AON_APB_RFTI2_LTH_SOFT_RST                     0x0040
#define MASK_AON_APB_RFTI1_LTH_SOFT_RST                     0x0020
#define MASK_AON_APB_CSSYS_SOFT_RST                         0x0010
#define MASK_AON_APB_DET_32K_SOFT_RST                       0x0008
#define MASK_AON_APB_ARCH_RTC_SOFT_RSTY                     0x0004
#define MASK_AON_APB_RFTI_SBI_SOFT_RST                      0x0002
#define MASK_AON_APB_LVDSRF_CALI_SOFT_RST                   0x0001
#define MASK_AON_APB_INT_REQ_DCAM2_ARM_STAT                 0x0200
#define MASK_AON_APB_INT_REQ_DCAM1_ARM_STAT                 0x0100
#define MASK_AON_APB_INT_REQ_DCAM0_ARM_STAT                 0x0080
#define MASK_AON_APB_INT_REQ_ISP_CH1_STAT                   0x0040
#define MASK_AON_APB_INT_REQ_ISP_CH0_STAT                   0x0020
#define MASK_AON_APB_INT_REQ_DCAM2_ARM_MASK                 0x0010
#define MASK_AON_APB_INT_REQ_DCAM1_ARM_MASK                 0x0008
#define MASK_AON_APB_INT_REQ_DCAM0_ARM_MASK                 0x0004
#define MASK_AON_APB_INT_REQ_ISP_CH1_MASK                   0x0002
#define MASK_AON_APB_INT_REQ_ISP_CH0_MASK                   0x0001
#define MASK_AON_APB_INT_REQ_ISE_WDG_RST                    0x0004
#define MASK_AON_APB_ISE_CORE_1_SOFT_RST                    0x0002
#define MASK_AON_APB_ISE_CORE_0_SOFT_RST                    0x0001
#define MASK_AON_APB_BUSMON_CSTMR_PUB2                      0x0010
#define MASK_AON_APB_BUSMON_CSTMR_IPA                       0x0008
#define MASK_AON_APB_BUSMON_CSTMR_PUB0                      0x0004
#define MASK_AON_APB_BUSMON_CSTMR_PUB1                      0x0002
#define MASK_AON_APB_DBGSYS_CSSYS_STM_NSGUAREN              0x10000
#define MASK_AON_APB_DJTAG_SRC_MUX_SEL                      0x0001
#define MASK_AON_APB_PAD_DBG_BUS_DATA_A                     0xFFFFFFFF
#define MASK_AON_APB_PAD_DBG_BUS_DATA_B                     0xFFFFFFFF
#define MASK_AON_APB_PAD_DBG_BUS_DATA_OUT                   0xFFFFFFFF
#define MASK_AON_APB_FUSEBOX_SEL_CTRL                       0x0002
#define MASK_AON_APB_FUSEBOX_SEL_BUF_SW                     0x0001
#define MASK_AON_APB_OTG_TXPREEMPPULSETUNE                  0x100000
#define MASK_AON_APB_OTG_TXRESTUNE                          0xC0000
#define MASK_AON_APB_OTG_TXHSXVTUNE                         0x30000
#define MASK_AON_APB_OTG_TXVREFTUNE                         0xF000
#define MASK_AON_APB_OTG_TXPREEMPAMPTUNE                    0x0C00
#define MASK_AON_APB_OTG_TXRISETUNE                         0x0300
#define MASK_AON_APB_OTG_TXFSLSTUNE                         0x00F0
#define MASK_AON_APB_OTG_SQRXTUNE                           0x0007
#define MASK_AON_APB_OTG_ATERESET                           0x80000000
#define MASK_AON_APB_USB30_POWER_PRESENT                    0x2000000
#define MASK_AON_APB_OTG_VBUS_VALID_PHYREG                  0x1000000
#define MASK_AON_APB_OTG_VBUS_VALID_PHYREG_SEL              0x800000
#define MASK_AON_APB_OTG_VBUS_VALID_EXT                     0x400000
#define MASK_AON_APB_OTG_TESTBURNIN                         0x200000
#define MASK_AON_APB_OTG_LOOPBACKENB                        0x100000
#define MASK_AON_APB_OTG_TESTDATAOUT                        0xF0000
#define MASK_AON_APB_OTG_VATESTENB                          0xC000
#define MASK_AON_APB_OTG_TESTCLK                            0x2000
#define MASK_AON_APB_OTG_TESTDATAOUTSEL                     0x1000
#define MASK_AON_APB_OTG_TESTADDR                           0x0F00
#define MASK_AON_APB_OTG_TESTDATAIN                         0x00FF
#define MASK_AON_APB_USB2_CON_TESTMODE                      0x80000000
#define MASK_AON_APB_UTMI_WIDTH_SEL                         0x40000000
#define MASK_AON_APB_USB2_DATABUS16_8                       0x20000000
#define MASK_AON_APB_OTG_SS_SCALEDOWNMODE                   0x6000000
#define MASK_AON_APB_OTG_TXBITSTUFFENH                      0x800000
#define MASK_AON_APB_OTG_TXBITSTUFFEN                       0x400000
#define MASK_AON_APB_OTG_DMPULLDOWN                         0x200000
#define MASK_AON_APB_OTG_DPPULLDOWN                         0x100000
#define MASK_AON_APB_OTG_DMPULLUP                           0x0200
#define MASK_AON_APB_OTG_COMMONONN                          0x0100
#define MASK_AON_APB_USB2_PHY_IDDIG                         0x0008
#define MASK_AON_APB_OTG_FSEL                               0x0007
#define MASK_AON_APB_USB20_TUNEHSAMP                        0xC0000000
#define MASK_AON_APB_USB20_TUNEPLLS                         0x30000000
#define MASK_AON_APB_USB20_TUNERISE                         0xC000000
#define MASK_AON_APB_USB20_TUNEDSC                          0x3000000
#define MASK_AON_APB_USB20_TUNEOTG                          0xE00000
#define MASK_AON_APB_USB20_TUNESQ                           0x1E0000
#define MASK_AON_APB_USB20_RESERVED                         0xFFFF
#define MASK_AON_APB_USB20_BIST_MODE                        0xF800000
#define MASK_AON_APB_USB20_BYPASS_DRV_DM                    0x400000
#define MASK_AON_APB_USB20_BYPASS_DRV_DP                    0x200000
#define MASK_AON_APB_USB20_SAMPLER_SEL                      0x100000
#define MASK_AON_APB_HSIC_PLLON                             0x10000
#define MASK_AON_APB_USB20_REXTENABLE                       0x8000
#define MASK_AON_APB_USB20_S_ID                             0x4000
#define MASK_AON_APB_USB20_TFREGRES                         0x3F00
#define MASK_AON_APB_USB20_TFHSRES                          0x00F8
#define MASK_AON_APB_USB20_TUNEEQ                           0x0007
#define MASK_AON_APB_USB_REF_CLK_MUX_SEL                    0x0001
#define MASK_AON_APB_LVDSRF_ISO_EN                          0x0004
#define MASK_AON_APB_LVDSRF_PD_PD_L                         0x0002
#define MASK_AON_APB_LVDSRF_PS_PD_S                         0x0001
#define MASK_AON_APB_THM0_CALI_RSVD                         0x00FF
#define MASK_AON_APB_THM1_CALI_RSVD                         0x00FF
#define MASK_AON_APB_THM2_CALI_RSVD                         0x00FF
#define MASK_AON_APB_THM3_CALI_RSVD                         0x00FF
#define MASK_AON_APB_THM3_INT_ADIE_EN                       0x0800
#define MASK_AON_APB_THM2_INT_ADIE_EN                       0x0400
#define MASK_AON_APB_THM1_INT_ADIE_EN                       0x0200
#define MASK_AON_APB_THM0_INT_ADIE_EN                       0x0100
#define MASK_AON_APB_THM3_OVERHEAT_ALARM_ADIE_EN            0x0080
#define MASK_AON_APB_THM2_OVERHEAT_ALARM_ADIE_EN            0x0040
#define MASK_AON_APB_THM1_OVERHEAT_ALARM_ADIE_EN            0x0020
#define MASK_AON_APB_THM0_OVERHEAT_ALARM_ADIE_EN            0x0010
#define MASK_AON_APB_THM3_OVERHEAT_RST_DDIE_EN              0x0008
#define MASK_AON_APB_THM2_OVERHEAT_RST_DDIE_EN              0x0004
#define MASK_AON_APB_THM1_OVERHEAT_RST_DDIE_EN              0x0002
#define MASK_AON_APB_THM0_OVERHEAT_RST_DDIE_EN              0x0001
#define MASK_AON_APB_CP_SIM1_CLK_PL                         0x0020
#define MASK_AON_APB_CP_SIM1_DETECT_EN                      0x0010
#define MASK_AON_APB_CP_BAT1_DETECT_EN                      0x0008
#define MASK_AON_APB_CP_SIM1_DETECT_POL                     0x0004
#define MASK_AON_APB_CP_BAT1_DETECT_POL                     0x0002
#define MASK_AON_APB_CP_SIM1_OFF_PD_EN                      0x0001
#define MASK_AON_APB_CP_SIM2_CLK_PL                         0x0020
#define MASK_AON_APB_CP_SIM2_DETECT_EN                      0x0010
#define MASK_AON_APB_CP_BAT2_DETECT_EN                      0x0008
#define MASK_AON_APB_CP_SIM2_DETECT_POL                     0x0004
#define MASK_AON_APB_CP_BAT2_DETECT_POL                     0x0002
#define MASK_AON_APB_CP_SIM2_OFF_PD_EN                      0x0001
#define MASK_AON_APB_CP_SIM3_CLK_PL                         0x0020
#define MASK_AON_APB_CP_SIM3_DETECT_EN                      0x0010
#define MASK_AON_APB_CP_BAT3_DETECT_EN                      0x0008
#define MASK_AON_APB_CP_SIM3_DETECT_POL                     0x0004
#define MASK_AON_APB_CP_BAT3_DETECT_POL                     0x0002
#define MASK_AON_APB_CP_SIM3_OFF_PD_EN                      0x0001
#define MASK_AON_APB_AP_SIM_CLK_PL                          0x0020
#define MASK_AON_APB_AP_SIM_DETECT_EN                       0x0010
#define MASK_AON_APB_AP_BAT_DETECT_EN                       0x0008
#define MASK_AON_APB_AP_SIM_DETECT_POL                      0x0004
#define MASK_AON_APB_AP_BAT_DETECT_POL                      0x0002
#define MASK_AON_APB_AP_SIM_OFF_PD_EN                       0x0001
#define MASK_AON_APB_AUX0_MUX                               0x0FC0
#define MASK_AON_APB_AUX0_DIVN                              0x003F
#define MASK_AON_APB_AUX1_MUX                               0x0FC0
#define MASK_AON_APB_AUX1_DIVN                              0x003F
#define MASK_AON_APB_AUX2_MUX                               0x0FC0
#define MASK_AON_APB_AUX2_DIVN                              0x003F
#define MASK_AON_APB_PROBE_MUX                              0x0FC0
#define MASK_AON_APB_PROBE_DIVN                             0x003F
#define MASK_AON_APB_ALL_PLL_TEST_EN                        0x0010
#define MASK_AON_APB_LVDSRF_RX_CLKDIG_TEST_SEL              0x000C
#define MASK_AON_APB_LVDSRF_TX_CLKDIG_TEST_SEL              0x0003
#define MASK_AON_APB_DEV_REF_CLOCK_EN_DELAY                 0x4000000
#define MASK_AON_APB_CNT_VALUE_1023US                       0x3FF0000
#define MASK_AON_APB_CNT_VALUE_1US                          0xF800
#define MASK_AON_APB_CNT_CLR                                0x0400
#define MASK_AON_APB_REFCLK_GATE_TIME                       0x03FF
#define MASK_AON_APB_MONITOR_GATE_AUTO_EN_STATUS            0x0FC0
#define MASK_AON_APB_MONITOR_WAIT_EN_STATUS                 0x003F
#define MASK_AON_APB_APCPU_CLUSTER_ATB_LP_NUM               0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_ATB_LP_EB                0x0001
#define MASK_AON_APB_APCPU_CLUSTER_APB_LP_NUM               0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_APB_LP_EB                0x0001
#define MASK_AON_APB_APCPU_CLUSTER_GIC_LP_NUM               0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_GIC_LP_EB                0x0001
#define MASK_AON_APB_APCPU_GIC600_GIC_LP_NUM                0x1FFFE
#define MASK_AON_APB_APCPU_GIC600_GIC_LP_EB                 0x0001
#define MASK_AON_APB_APCPU_DBG_BLK_LP_NUM                   0x1FFFE
#define MASK_AON_APB_APCPU_DBG_BLK_LP_EB                    0x0001
#define MASK_AON_APB_APCPU_MTX_MAIN_LP_NUM                  0xFFFF0000
#define MASK_AON_APB_APCPU_MTX_MAIN_LP_EB                   0x0400
#define MASK_AON_APB_APCPU_MTX_S3_LP_EB                     0x0200
#define MASK_AON_APB_APCPU_MTX_S2_LP_EB                     0x0100
#define MASK_AON_APB_APCPU_MTX_S1_LP_EB                     0x0080
#define MASK_AON_APB_APCPU_MTX_S0_LP_EB                     0x0040
#define MASK_AON_APB_APCPU_MTX_M4_LP_EB                     0x0010
#define MASK_AON_APB_APCPU_MTX_M3_LP_EB                     0x0008
#define MASK_AON_APB_APCPU_MTX_M2_LP_EB                     0x0004
#define MASK_AON_APB_APCPU_MTX_M1_LP_EB                     0x0002
#define MASK_AON_APB_APCPU_MTX_M0_LP_EB                     0x0001
#define MASK_AON_APB_APCPU_MTX_PU_NUM                       0xFF00
#define MASK_AON_APB_APCPU_ACE_PU_NUM                       0x00FF
#define MASK_AON_APB_APCPU_MTX_S1_LP_NUM                    0xFFFF0000
#define MASK_AON_APB_APCPU_MTX_S0_LP_NUM                    0xFFFF
#define MASK_AON_APB_APCPU_MTX_S3_LP_NUM                    0xFFFF0000
#define MASK_AON_APB_APCPU_MTX_S2_LP_NUM                    0xFFFF
#define MASK_AON_APB_APCPU_MTX_M2_LP_NUM                    0xFFFF0000
#define MASK_AON_APB_APCPU_MTX_M1_LP_NUM                    0xFFFF
#define MASK_AON_APB_APCPU_MTX_M4_LP_NUM                    0xFFFF0000
#define MASK_AON_APB_APCPU_MTX_M3_LP_NUM                    0xFFFF
#define MASK_AON_APB_APCPU_AON_AB_LP_NUM                    0x1FFFE
#define MASK_AON_APB_APCPU_AON_AB_LP_EB                     0x0001
#define MASK_AON_APB_APCPU_CLUSTER_SCU_LP_NUM               0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_SCU_LP_EB                0x0001
#define MASK_AON_APB_APCPU_DDR_AB_LP_NUM                    0x1FFFE
#define MASK_AON_APB_APCPU_DDR_AB_LP_EB                     0x0001
#define MASK_AON_APB_QOS_CPS_APCPU                          0xF000000
#define MASK_AON_APB_QOS_DAP_APCPU                          0xF00000
#define MASK_AON_APB_QOS_ETR_APCPU                          0xF0000
#define MASK_AON_APB_ARQOS_THRESHOLD_APCPU                  0xF000
#define MASK_AON_APB_AWQOS_THRESHOLD_APCPU                  0x0F00
#define MASK_AON_APB_ARQOS_APCPU                            0x00F0
#define MASK_AON_APB_AWQOS_APCPU                            0x000F
#define MASK_AON_APB_JITTER_MON_MPLL_LIT_SEL                0x60000
#define MASK_AON_APB_JITTER_MON_EN                          0x10000
#define MASK_AON_APB_CGM_MPLL_LIT_APCPU_FORCE_EN            0x0200
#define MASK_AON_APB_CGM_MPLL_LIT_APCPU_AUTO_GATE_SEL       0x0100
#define MASK_AON_APB_MPLL_LIT_WAIT_FORCE_EN                 0x0004
#define MASK_AON_APB_MPLL_LIT_WAIT_AUTO_GATE_SEL            0x0002
#define MASK_AON_APB_MPLL_LIT_SOFT_CNT_DONE                 0x0001
#define MASK_AON_APB_CGM_MPLL_MID_APCPU_FORCE_EN            0x0200
#define MASK_AON_APB_CGM_MPLL_MID_APCPU_AUTO_GATE_SEL       0x0100
#define MASK_AON_APB_MPLL_MID_WAIT_FORCE_EN                 0x0004
#define MASK_AON_APB_MPLL_MID_WAIT_AUTO_GATE_SEL            0x0002
#define MASK_AON_APB_MPLL_MID_SOFT_CNT_DONE                 0x0001
#define MASK_AON_APB_CGM_MPLL_BIG_APCPU_FORCE_EN            0x0200
#define MASK_AON_APB_CGM_MPLL_BIG_APCPU_AUTO_GATE_SEL       0x0100
#define MASK_AON_APB_MPLL_BIG_WAIT_FORCE_EN                 0x0004
#define MASK_AON_APB_MPLL_BIG_WAIT_AUTO_GATE_SEL            0x0002
#define MASK_AON_APB_MPLL_BIG_SOFT_CNT_DONE                 0x0001
#define MASK_AON_APB_CGM_MPLL_SCU_APCPU_FORCE_EN            0x0200
#define MASK_AON_APB_CGM_MPLL_SCU_APCPU_AUTO_GATE_SEL       0x0100
#define MASK_AON_APB_MPLL_SCU_WAIT_FORCE_EN                 0x0004
#define MASK_AON_APB_MPLL_SCU_WAIT_AUTO_GATE_SEL            0x0002
#define MASK_AON_APB_MPLL_SCU_SOFT_CNT_DONE                 0x0001
#define MASK_AON_APB_ARURGENCY_M4                           0xC0000
#define MASK_AON_APB_AWURGENCY_M4                           0x30000
#define MASK_AON_APB_ARURGENCY_M3                           0xC000
#define MASK_AON_APB_AWURGENCY_M3                           0x3000
#define MASK_AON_APB_ARURGENCY_M2                           0x0C00
#define MASK_AON_APB_AWURGENCY_M2                           0x0300
#define MASK_AON_APB_ARURGENCY_M1                           0x00C0
#define MASK_AON_APB_AWURGENCY_M1                           0x0030
#define MASK_AON_APB_ARURGENCY_M0                           0x000C
#define MASK_AON_APB_AWURGENCY_M0                           0x0003
#define MASK_AON_APB_DPLL2_WAIT_AUTO_GATE_SEL               0x40000
#define MASK_AON_APB_DPLL2_SOFT_CNT_DONE                    0x20000
#define MASK_AON_APB_DPLL2_WAIT_FORCE_EN                    0x10000
#define MASK_AON_APB_CGM_DPLL0_PUB_AUTO_GATE_SEL            0x8000
#define MASK_AON_APB_CGM_DPLL1_PUB_AUTO_GATE_SEL            0x4000
#define MASK_AON_APB_CGM_DPLL2_PUB_AUTO_GATE_SEL            0x2000
#define MASK_AON_APB_CGM_DPLL0_PUB_FORCE_EN                 0x1000
#define MASK_AON_APB_CGM_DPLL1_PUB_FORCE_EN                 0x0800
#define MASK_AON_APB_CGM_DPLL2_PUB_FORCE_EN                 0x0400
#define MASK_AON_APB_CGM_DPLL1_1600M_PUB_FORCE_EN           0x0200
#define MASK_AON_APB_CGM_DPLL0_2666M_PUB_FORCE_EN           0x0100
#define MASK_AON_APB_CGM_DPLL1_1600M_PUB_AUTO_GATE_SEL      0x0080
#define MASK_AON_APB_CGM_DPLL0_2666M_PUB_AUTO_GATE_SEL      0x0040
#define MASK_AON_APB_DPLL1_WAIT_FORCE_EN                    0x0020
#define MASK_AON_APB_DPLL0_WAIT_FORCE_EN                    0x0010
#define MASK_AON_APB_DPLL1_WAIT_AUTO_GATE_SEL               0x0008
#define MASK_AON_APB_DPLL0_WAIT_AUTO_GATE_SEL               0x0004
#define MASK_AON_APB_DPLL1_SOFT_CNT_DONE                    0x0002
#define MASK_AON_APB_DPLL0_SOFT_CNT_DONE                    0x0001
#define MASK_AON_APB_PUB_APB_FW_EB                          0x20000
#define MASK_AON_APB_PUB_REG_EB                             0x10000
#define MASK_AON_APB_DMC_EB                                 0x8000
#define MASK_AON_APB_ANALOG_BB_TOP_SINDRV_LVDSPHY_ENA_AUTO_EN 0x80000
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_LVDSPHY_ENA_ADC 0x40000
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_LVDSPHY_ENA_DVFS 0x20000
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_LVDSPHY_ENA_CAL 0x10000
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_LVDSPHY_ENA   0x8000
#define MASK_AON_APB_ANALOG_BB_TOP_SINDRV_PCIE_ENA_AUTO_EN  0x4000
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_PCIE_ENA_ADC  0x2000
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_PCIE_ENA_DVFS 0x1000
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_PCIE_ENA_CAL  0x0800
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_PCIE_ENA      0x0400
#define MASK_AON_APB_ANALOG_BB_TOP_SINDRV_ENA_AUTO_EN       0x0200
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_ADC       0x0100
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_DVFS      0x0080
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_CAL       0x0040
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA           0x0020
#define MASK_AON_APB_M2G_ANALOG_BB_TOP_SINDRV_ENA           0x0010
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_SQUARE    0x0008
#define MASK_AON_APB_C2G_ANALOG_BB_TOP_CLK26MHZ_AUD_EN      0x0004
#define MASK_AON_APB_C2G_ANALOG_USB20_USB20_PS_PD_S         0x0002
#define MASK_AON_APB_C2G_ANALOG_USB20_USB20_PS_PD_L         0x0001
#define MASK_AON_APB_AON_MTX_MAIN_LP_SYNC_SEL               0x80000000
#define MASK_AON_APB_AON_MTX_MAIN_LP_NUM                    0x1FFFE
#define MASK_AON_APB_AON_MTX_MAIN_LP_EB                     0x0001
#define MASK_AON_APB_AON_MTX_M0_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_M0_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M0_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M1_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_M1_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M1_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M2_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_M2_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M2_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M3_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_M3_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M3_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M4_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_M4_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M4_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M5_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_M5_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M5_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M6_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_M6_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M6_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M7_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_M7_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M7_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M8_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_M8_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M8_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M9_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_M9_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M9_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M11_LP_SYNC_SEL                0x80000000
#define MASK_AON_APB_AON_MTX_M11_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AON_MTX_M11_LP_EB                      0x0001
#define MASK_AON_APB_AON_MTX_S0_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_S0_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S0_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S1_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_S1_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S1_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S2_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_S2_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S2_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S3_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_S3_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S3_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S4_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_S4_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S4_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S5_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_S5_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S5_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S6_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_S6_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S6_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S7_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_S7_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S7_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S8_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_S8_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S8_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S9_LP_SYNC_SEL                 0x80000000
#define MASK_AON_APB_AON_MTX_S9_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S9_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S10_LP_SYNC_SEL                0x80000000
#define MASK_AON_APB_AON_MTX_S10_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AON_MTX_S10_LP_EB                      0x0001
#define MASK_AON_APB_AON_MTX_S11_LP_SYNC_SEL                0x80000000
#define MASK_AON_APB_AON_MTX_S11_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AON_MTX_S11_LP_EB                      0x0001
#define MASK_AON_APB_AON_MTX_S12_LP_SYNC_SEL                0x80000000
#define MASK_AON_APB_AON_MTX_S12_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AON_MTX_S12_LP_EB                      0x0001
#define MASK_AON_APB_AON_MTX_S13_LP_SYNC_SEL                0x80000000
#define MASK_AON_APB_AON_MTX_S13_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AON_MTX_S13_LP_EB                      0x0001
#define MASK_AON_APB_AON_MTX_S14_LP_SYNC_SEL                0x80000000
#define MASK_AON_APB_AON_MTX_S14_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AON_MTX_S14_LP_EB                      0x0001
#define MASK_AON_APB_AON_MTX_S15_LP_SYNC_SEL                0x80000000
#define MASK_AON_APB_AON_MTX_S15_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AON_MTX_S15_LP_EB                      0x0001
#define MASK_AON_APB_AON_MTX_S16_LP_SYNC_SEL                0x80000000
#define MASK_AON_APB_AON_MTX_S16_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AON_MTX_S16_LP_EB                      0x0001
#define MASK_AON_APB_AON_MTX_S17_LP_SYNC_SEL                0x80000000
#define MASK_AON_APB_AON_MTX_S17_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AON_MTX_S17_LP_EB                      0x0001
#define MASK_AON_APB_SYNC_SEL_AUDCP2EMC_ASYNC_BRIDGE_W      0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AUDCP2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AUDCP2EMC_ASYNC_BRIDGE_W    0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AUDCP2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AUDCP2EMC_ASYNC_BRIDGE_W        0x1FFFE
#define MASK_AON_APB_LP_EB_AUDCP2EMC_ASYNC_BRIDGE_W         0x0001
#define MASK_AON_APB_SYNC_SEL_AI2EMC_ASYNC_BRIDGE_W         0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AI2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AI2EMC_ASYNC_BRIDGE_W       0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AI2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AI2EMC_ASYNC_BRIDGE_W           0x1FFFE
#define MASK_AON_APB_LP_EB_AI2EMC_ASYNC_BRIDGE_W            0x0001
#define MASK_AON_APB_SYNC_SEL_AP2EMC_ASYNC_BRIDGE_W         0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AP2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AP2EMC_ASYNC_BRIDGE_W       0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AP2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AP2EMC_ASYNC_BRIDGE_W           0x1FFFE
#define MASK_AON_APB_LP_EB_AP2EMC_ASYNC_BRIDGE_W            0x0001
#define MASK_AON_APB_SYNC_SEL_APCPU2EMC_ASYNC_BRIDGE_W      0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_APCPU2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_APCPU2EMC_ASYNC_BRIDGE_W    0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_APCPU2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_APCPU2EMC_ASYNC_BRIDGE_W        0x1FFFE
#define MASK_AON_APB_LP_EB_APCPU2EMC_ASYNC_BRIDGE_W         0x0001
#define MASK_AON_APB_SYNC_SEL_MMLL2EMC_ASYNC_BRIDGE_W       0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_MMLL2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_MMLL2EMC_ASYNC_BRIDGE_W     0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_MMLL2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_MMLL2EMC_ASYNC_BRIDGE_W         0x1FFFE
#define MASK_AON_APB_LP_EB_MMLL2EMC_ASYNC_BRIDGE_W          0x0001
#define MASK_AON_APB_SYNC_SEL_DPU2EMC_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_DPU2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_DPU2EMC_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_DPU2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_DPU2EMC_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_DPU2EMC_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_DPU12EMC_ASYNC_BRIDGE_W       0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_DPU12EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_DPU12EMC_ASYNC_BRIDGE_W     0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_DPU12EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_DPU12EMC_ASYNC_BRIDGE_W         0x1FFFE
#define MASK_AON_APB_LP_EB_DPU12EMC_ASYNC_BRIDGE_W          0x0001
#define MASK_AON_APB_SYNC_SEL_GPU2EMC_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_GPU2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_GPU2EMC_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_GPU2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_GPU2EMC_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_GPU2EMC_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_IPA2EMC_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_IPA2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_IPA2EMC_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_IPA2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_IPA2EMC_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_IPA2EMC_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_ISE2EMC_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_ISE2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_ISE2EMC_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_ISE2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_ISE2EMC_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_ISE2EMC_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_MMHB2EMC_ASYNC_BRIDGE_W       0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_MMHB2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_MMHB2EMC_ASYNC_BRIDGE_W     0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_MMHB2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_MMHB2EMC_ASYNC_BRIDGE_W         0x1FFFE
#define MASK_AON_APB_LP_EB_MMHB2EMC_ASYNC_BRIDGE_W          0x0001
#define MASK_AON_APB_SYNC_SEL_PCIE2EMC_ASYNC_BRIDGE_W       0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PCIE2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_PCIE2EMC_ASYNC_BRIDGE_W     0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PCIE2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_PCIE2EMC_ASYNC_BRIDGE_W         0x1FFFE
#define MASK_AON_APB_LP_EB_PCIE2EMC_ASYNC_BRIDGE_W          0x0001
#define MASK_AON_APB_SYNC_SEL_PHYCP2EMC_ASYNC_BRIDGE_W      0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PHYCP2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_PHYCP2EMC_ASYNC_BRIDGE_W    0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PHYCP2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_PHYCP2EMC_ASYNC_BRIDGE_W        0x1FFFE
#define MASK_AON_APB_LP_EB_PHYCP2EMC_ASYNC_BRIDGE_W         0x0001
#define MASK_AON_APB_SYNC_SEL_PHYCP_ACC2EMC_ASYNC_BRIDGE_W  0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PHYCP_ACC2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_PHYCP_ACC2EMC_ASYNC_BRIDGE_W 0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PHYCP_ACC2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_PHYCP_ACC2EMC_ASYNC_BRIDGE_W    0x1FFFE
#define MASK_AON_APB_LP_EB_PHYCP_ACC2EMC_ASYNC_BRIDGE_W     0x0001
#define MASK_AON_APB_SYNC_SEL_PSCP2EMC_ASYNC_BRIDGE_W       0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PSCP2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_PSCP2EMC_ASYNC_BRIDGE_W     0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PSCP2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_PSCP2EMC_ASYNC_BRIDGE_W         0x1FFFE
#define MASK_AON_APB_LP_EB_PSCP2EMC_ASYNC_BRIDGE_W          0x0001
#define MASK_AON_APB_SYNC_SEL_PSCP_ACC2EMC_ASYNC_BRIDGE_W   0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PSCP_ACC2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_PSCP_ACC2EMC_ASYNC_BRIDGE_W 0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PSCP_ACC2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_PSCP_ACC2EMC_ASYNC_BRIDGE_W     0x1FFFE
#define MASK_AON_APB_LP_EB_PSCP_ACC2EMC_ASYNC_BRIDGE_W      0x0001
#define MASK_AON_APB_SYNC_SEL_VPU2EMC_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_VPU2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_VPU2EMC_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_VPU2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_VPU2EMC_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_VPU2EMC_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_AON2EMC_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2EMC_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2EMC_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2EMC_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AON2EMC_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_AON2EMC_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_AON2AP_ASYNC_BRIDGE_W         0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2AP_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2AP_ASYNC_BRIDGE_W       0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2AP_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AON2AP_ASYNC_BRIDGE_W           0x1FFFE
#define MASK_AON_APB_LP_EB_AON2AP_ASYNC_BRIDGE_W            0x0001
#define MASK_AON_APB_SYNC_SEL_AON2DPU_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2DPU_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2DPU_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2DPU_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AON2DPU_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_AON2DPU_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_AON2IPA_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2IPA_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2IPA_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2IPA_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AON2IPA_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_AON2IPA_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_AON2MM_ASYNC_BRIDGE_W         0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2MM_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2MM_ASYNC_BRIDGE_W       0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2MM_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AON2MM_ASYNC_BRIDGE_W           0x1FFFE
#define MASK_AON_APB_LP_EB_AON2MM_ASYNC_BRIDGE_W            0x0001
#define MASK_AON_APB_SYNC_SEL_AON2PCIE_ASYNC_BRIDGE_W       0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2PCIE_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2PCIE_ASYNC_BRIDGE_W     0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2PCIE_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AON2PCIE_ASYNC_BRIDGE_W         0x1FFFE
#define MASK_AON_APB_LP_EB_AON2PCIE_ASYNC_BRIDGE_W          0x0001
#define MASK_AON_APB_SYNC_SEL_AON2AI_ASYNC_BRIDGE_W         0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2AI_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2AI_ASYNC_BRIDGE_W       0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2AI_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AON2AI_ASYNC_BRIDGE_W           0x1FFFE
#define MASK_AON_APB_LP_EB_AON2AI_ASYNC_BRIDGE_W            0x0001
#define MASK_AON_APB_SYNC_SEL_AON2AUD_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2AUD_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2AUD_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2AUD_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AON2AUD_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_AON2AUD_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_AON2GPU_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2GPU_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2GPU_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2GPU_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AON2GPU_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_AON2GPU_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_AON2PUB_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2PUB_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2PUB_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2PUB_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_AON2PUB_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_AON2PUB_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_SYNC_SEL_IPA2PCIE_ASYNC_BRIDGE_W       0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_IPA2PCIE_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_IPA2PCIE_ASYNC_BRIDGE_W     0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_IPA2PCIE_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_IPA2PCIE_ASYNC_BRIDGE_W         0x1FFFE
#define MASK_AON_APB_LP_EB_IPA2PCIE_ASYNC_BRIDGE_W          0x0001
#define MASK_AON_APB_SYNC_SEL_IPA2PSCP_ASYNC_BRIDGE_W       0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_IPA2PSCP_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_IPA2PSCP_ASYNC_BRIDGE_W     0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_IPA2PSCP_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_IPA2PSCP_ASYNC_BRIDGE_W         0x1FFFE
#define MASK_AON_APB_LP_EB_IPA2PSCP_ASYNC_BRIDGE_W          0x0001
#define MASK_AON_APB_SYNC_SEL_PCIE2IPA_ASYNC_BRIDGE_W       0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PCIE2IPA_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_PCIE2IPA_ASYNC_BRIDGE_W     0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PCIE2IPA_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_PCIE2IPA_ASYNC_BRIDGE_W         0x1FFFE
#define MASK_AON_APB_LP_EB_PCIE2IPA_ASYNC_BRIDGE_W          0x0001
#define MASK_AON_APB_SYNC_SEL_PHYCP2IPA_ASYNC_BRIDGE_W      0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PHYCP2IPA_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_PHYCP2IPA_ASYNC_BRIDGE_W    0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PHYCP2IPA_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_PHYCP2IPA_ASYNC_BRIDGE_W        0x1FFFE
#define MASK_AON_APB_LP_EB_PHYCP2IPA_ASYNC_BRIDGE_W         0x0001
#define MASK_AON_APB_SYNC_SEL_PSCP2IPA_ASYNC_BRIDGE_W       0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PSCP2IPA_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_PSCP2IPA_ASYNC_BRIDGE_W     0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PSCP2IPA_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_PSCP2IPA_ASYNC_BRIDGE_W         0x1FFFE
#define MASK_AON_APB_LP_EB_PSCP2IPA_ASYNC_BRIDGE_W          0x0001
#define MASK_AON_APB_SYNC_SEL_USB2AON_ASYNC_BRIDGE_W        0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_USB2AON_ASYNC_BRIDGE_W 0x400000
#define MASK_AON_APB_RST_SUBSYS_USB2AON_ASYNC_BRIDGE_W      0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_USB2AON_ASYNC_BRIDGE_W 0x100000
#define MASK_AON_APB_LP_NUM_USB2AON_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_USB2AON_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL0                 0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL1                 0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL2                 0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL3                 0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL4                 0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL5                 0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL6                 0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL7                 0xFFFFFFFF
#define MASK_AON_APB_SDIO0_EMMC_PROT_CLK_32K                0x400000
#define MASK_AON_APB_SDIO0_EMMC_CARD_PRESENT_32K            0x200000
#define MASK_AON_APB_SDIO0_EMMC_CARD_PROTECT_32K            0x100000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_PRESENT_32K         0x80000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DEB_EN_32K          0x40000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DBNC_THD_32K        0x3FC00
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DBNC_EN_32K         0x0200
#define MASK_AON_APB_SDIO0_EMMC_CARDDET_DBNC_THD_32K        0x01FE
#define MASK_AON_APB_SDIO0_EMMC_CARDDET_DBNC_EN_32K         0x0001
#define MASK_AON_APB_SDIO1_EMMC_PROT_CLK_32K                0x400000
#define MASK_AON_APB_SDIO1_EMMC_CARD_PRESENT_32K            0x200000
#define MASK_AON_APB_SDIO1_EMMC_CARD_PROTECT_32K            0x100000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_PRESENT_32K         0x80000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DEB_EN_32K          0x40000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DBNC_THD_32K        0x3FC00
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DBNC_EN_32K         0x0200
#define MASK_AON_APB_SDIO1_EMMC_CARDDET_DBNC_THD_32K        0x01FE
#define MASK_AON_APB_SDIO1_EMMC_CARDDET_DBNC_EN_32K         0x0001
#define MASK_AON_APB_SDIO2_EMMC_PROT_CLK_32K                0x400000
#define MASK_AON_APB_SDIO2_EMMC_CARD_PRESENT_32K            0x200000
#define MASK_AON_APB_SDIO2_EMMC_CARD_PROTECT_32K            0x100000
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_PRESENT_32K         0x80000
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_DEB_EN_32K          0x40000
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_DBNC_THD_32K        0x3FC00
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_DBNC_EN_32K         0x0200
#define MASK_AON_APB_SDIO2_EMMC_CARDDET_DBNC_THD_32K        0x01FE
#define MASK_AON_APB_SDIO2_EMMC_CARDDET_DBNC_EN_32K         0x0001
#define MASK_AON_APB_EMMC_EMMC_PROT_CLR_32K                 0x400000
#define MASK_AON_APB_EMMC_EMMC_CARD_PRESENT_32K             0x200000
#define MASK_AON_APB_EMMC_EMMC_CARD_PROTECT_32K             0x100000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_PRESENT_32K          0x80000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DEB_EN_32K           0x40000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DBNC_THD_32K         0x3FC00
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DBNC_EN_32K          0x0200
#define MASK_AON_APB_EMMC_EMMC_CARDDET_DBNC_THD_32K         0x01FE
#define MASK_AON_APB_EMMC_EMMC_CARDDET_DBNC_EN_32K          0x0001
#define MASK_AON_APB_ISE_WDG_RST_FLAG                       0x0080
#define MASK_AON_APB_AP_WDG_RST_FLAG                        0x0040
#define MASK_AON_APB_PSCP_WDG_RST_FLAG                      0x0020
#define MASK_AON_APB_PHYCP_LTE_WDG_RST_FLAG                 0x0010
#define MASK_AON_APB_CH_WDG_RST_FLAG                        0x0008
#define MASK_AON_APB_AUDCP_WDG_RST_FLAG                     0x0004
#define MASK_AON_APB_APCPU_WDG_RST_FLAG                     0x0002
#define MASK_AON_APB_SEC_WDG_RST_FLAG                       0x0001
#define MASK_AON_APB_BOND_OPTION0                           0xFFFFFFFF
#define MASK_AON_APB_BOND_OPTION1                           0xFFFFFFFF
#define MASK_AON_APB_RES_REG0                               0xFFFFFFFF
#define MASK_AON_APB_RES_REG1                               0xFFFFFFFF
#define MASK_AON_APB_ANA_INT_POL_SEL2                       0x0004
#define MASK_AON_APB_ANA_INT_POL_SEL1                       0x0002
#define MASK_AON_APB_ANA_INT_POL_SEL0                       0x0001
#define MASK_AON_APB_HPROT_DMAW                             0x00F0
#define MASK_AON_APB_HPROT_DMAR                             0x000F
#define MASK_AON_APB_REC_26MHZ_0_BUF_PD                     0x0100
#define MASK_AON_APB_SLEEP_PLLLOCK_SEL                      0x0080
#define MASK_AON_APB_PLL_LOCK_SEL                           0x0070
#define MASK_AON_APB_SLEEP_DBG_SEL                          0x000F
#define MASK_AON_APB_LEAKAGE_MAGIC_WORD                     0xFFFFFFFF
#define MASK_AON_APB_LEAKAGE_SWITCH                         0x0001
#define MASK_AON_APB_FUNC_TEST_BOOT_ADDR                    0xFFFFFFFF
#define MASK_AON_APB_CGM_RESCUE                             0xFFFFFFFF
#define MASK_AON_APB_SDIO2_SLICE_EN                         0x0008
#define MASK_AON_APB_CP_SDIO_ENABLE                         0x0004
#define MASK_AON_APB_AP_SDIO_ENABLE                         0x0002
#define MASK_AON_APB_SDIO_MODULE_SEL                        0x0001
#define MASK_AON_APB_ANALOG_PD_STATUS0                      0xFFFFFFFF
#define MASK_AON_APB_ANALOG_PD_STATUS1                      0xFFFFFFFF
#define MASK_AON_APB_ANALOG_PD_STATUS2                      0xFFFFFFFF
#define MASK_AON_APB_CH_INT_REQ_WAKEUP_EN_LOW32B            0xFFFFFFFF
#define MASK_AON_APB_CH_INT_REQ_WAKEUP_EN_HIGH32B           0xFFFFFFFF
#define MASK_AON_APB_SP_INT_REQ_WAKEUP_EN_31_0B             0xFFFFFFFF
#define MASK_AON_APB_SP_INT_REQ_WAKEUP_EN_63_32B            0xFFFFFFFF
#define MASK_AON_APB_SP_INT_REQ_WAKEUP_EN_NMI               0x80000000
#define MASK_AON_APB_SP_INT_REQ_WAKEUP_EN_94_64B            0x7FFFFFFF
#define MASK_AON_APB_EMMC_LDO_POWER_OFF_DELAY               0x0800
#define MASK_AON_APB_SDIO2_LDO_POWER_OFF_DELAY              0x0400
#define MASK_AON_APB_SDIO1_LDO_POWER_OFF_DELAY              0x0200
#define MASK_AON_APB_SDIO0_LDO_POWER_OFF_DELAY              0x0100
#define MASK_AON_APB_EMMC_LDO_POWER_OFF                     0x0080
#define MASK_AON_APB_SDIO2_LDO_POWER_OFF                    0x0040
#define MASK_AON_APB_SDIO1_LDO_POWER_OFF                    0x0020
#define MASK_AON_APB_SDIO0_LDO_POWER_OFF                    0x0010
#define MASK_AON_APB_EMMC_IO_POWER_OFF                      0x0008
#define MASK_AON_APB_SDIO2_IO_POWER_OFF                     0x0004
#define MASK_AON_APB_SDIO1_IO_POWER_OFF                     0x0002
#define MASK_AON_APB_SDIO0_IO_POWER_OFF                     0x0001
#define MASK_AON_APB_EMMC_BATTERY_RMLDO_EN                  0x0080
#define MASK_AON_APB_EMMC_CARD_RMLDO_EN                     0x0040
#define MASK_AON_APB_SDIO2_BATTERY_RMLDO_EN                 0x0020
#define MASK_AON_APB_SDIO2_CARD_RMLDO_EN                    0x0010
#define MASK_AON_APB_SDIO1_BATTERY_RMLDO_EN                 0x0008
#define MASK_AON_APB_SDIO1_CARD_RMLDO_EN                    0x0004
#define MASK_AON_APB_SDIO0_BATTERY_RMLDO_EN                 0x0002
#define MASK_AON_APB_SDIO0_CARD_RMLDO_EN                    0x0001
#define MASK_AON_APB_SCC_DBG_BUS                            0xFFFFFFFF
#define MASK_AON_APB_AON_FUNC_CTRL_0                        0xFFFFFFFF
#define MASK_AON_APB_AON_FUNC_CTRL_1                        0xFFFFFFFF
#define MASK_AON_APB_DP_HPD                                 0x0001
#define MASK_AON_APB_RFSPI_SEL_AON_RFSPI                    0x0001
#define MASK_AON_APB_UFSHC_HCLK_EN                          0x0080
#define MASK_AON_APB_UFSHC_PCLK_EN                          0x0040
#define MASK_AON_APB_TX_SYMBOCLK_SEL                        0x0020
#define MASK_AON_APB_RX_SYMBOCLK_1_SEL                      0x0010
#define MASK_AON_APB_RX_SYMBOCLK_0_SEL                      0x0008
#define MASK_AON_APB_LP_CG_CLK_TREQ_SW                      0x0004
#define MASK_AON_APB_CG_CLK_TREQ_SW                         0x0002
#define MASK_AON_APB_PHYCP_FUNC_CTRL                        0xFFFFFFFF
#define MASK_AON_APB_MIPI_DSI_8LANE_DSI_AOD_EN_M            0x2000
#define MASK_AON_APB_MIPI_DSI_8LANE_DSI_AOD_PD_M            0x1000
#define MASK_AON_APB_MIPI_DSI_8LANE_DSI_AOD_MOD_M           0x0E00
#define MASK_AON_APB_MIPI_DSI_8LANE_DSI_HL_P_M              0x0100
#define MASK_AON_APB_MIPI_DSI_8LANE_DSI_HL_N_M              0x0080
#define MASK_AON_APB_MIPI_DSI_8LANE_DSI_AOD_EN_S            0x0040
#define MASK_AON_APB_MIPI_DSI_8LANE_DSI_AOD_PD_S            0x0020
#define MASK_AON_APB_MIPI_DSI_8LANE_DSI_AOD_MOD_S           0x001C
#define MASK_AON_APB_MIPI_DSI_8LANE_DSI_HL_P_S              0x0002
#define MASK_AON_APB_MIPI_DSI_8LANE_DSI_HL_N_S              0x0001
#define MASK_AON_APB_RPLL_CP_OFFSET_REG                     0xE0000000
#define MASK_AON_APB_RPLL_LDO_TRIM_REG                      0x1E000000
#define MASK_AON_APB_RPLL_ICP_REG                           0x1E00000
#define MASK_AON_APB_RPLL_REF_SEL_REG                       0x180000
#define MASK_AON_APB_RPLL_LPF_REG                           0x70000
#define MASK_AON_APB_RPLL_RESERVED_REG                      0xFFFF
#define MASK_AON_APB_RPLL_SSC_CTRL                          0x00FF
#define MASK_AON_APB_RPLL_POSTDIV_REG                       0x600000
#define MASK_AON_APB_RPLL_26M_DIV_REG                       0x1FC000
#define MASK_AON_APB_RPLL_N_REG                             0x3FF8
#define MASK_AON_APB_RPLL_DIV_S_REG                         0x0004
#define MASK_AON_APB_RPLL_MOD_EN_REG                        0x0002
#define MASK_AON_APB_RPLL_SDM_EN_REG                        0x0001
#define MASK_AON_APB_RPLL_KINT_REG                          0x7FFFFF00
#define MASK_AON_APB_RPLL_NINT_REG                          0x00FF
#define MASK_AON_APB_RPLL_CTRL_ARRARY_SEL_BB_SW             0x10000
#define MASK_AON_APB_RPLL_CTRL_ARRARY_SEL_AON_APB           0x0001
#define MASK_AON_APB_PSCP_CP_TW_CTL                         0x0002
#define MASK_AON_APB_PSCP_CP_TW_BUS_CTRL                    0x0001
#define MASK_AON_APB_PSCP_BOOT_VECTOR_16_10                 0x1FC00
#define MASK_AON_APB_AON_APB_CGM_GATE_AUTO_SEL0             0xFFFFFFFF
#define MASK_AON_APB_AON_APB_CGM_GATE_AUTO_SEL1             0xFFFFFFFF
#define MASK_AON_APB_AON_APB_CGM_GATE_AUTO_SEL2             0xFFFFFFFF
#define MASK_AON_APB_AON_APB_CGM_GATE_AUTO_SEL3             0xFFFFFFFF
#define MASK_AON_APB_AON_APB_CGM_GATE_FORCE_EN0             0xFFFFFFFF
#define MASK_AON_APB_AON_APB_CGM_GATE_FORCE_EN1             0xFFFFFFFF
#define MASK_AON_APB_AON_APB_CGM_GATE_FORCE_EN2             0xFFFFFFFF
#define MASK_AON_APB_AON_APB_CGM_GATE_FORCE_EN3             0xFFFFFFFF
#define MASK_AON_APB_GLB_BUS_CGM_GATE_AUTO_SEL              0xFFFFFFFF
#define MASK_AON_APB_GLB_BUS_CGM_GATE_FORCE_EN              0xFFFFFFFF
#define MASK_AON_APB_CAL6M_MODE_SEL                         0x40000000
#define MASK_AON_APB_RTC6M_CAL_CTL                          0x3FC00000
#define MASK_AON_APB_RTC6M_CAL_SEL                          0x200000
#define MASK_AON_APB_RTC6M_CAL_PRECISION                    0x1FE000
#define MASK_AON_APB_RC6M_DIV                               0x1F80
#define MASK_AON_APB_RC6M_CAL_DONE                          0x0040
#define MASK_AON_APB_RC6M_CAL_START                         0x0020
#define MASK_AON_APB_RC6M_ANA_SOFT_RST                      0x0010
#define MASK_AON_APB_RF6M_CLK_DISABLE_TIME                  0x000C
#define MASK_AON_APB_RC6M_FORCE_EN                          0x0002
#define MASK_AON_APB_RC6M_AUTO_GATE_EN                      0x0001
#define MASK_AON_APB_CAL_RCO6M_AUTO_GATE_EN                 0x80000
#define MASK_AON_APB_RF6M_AUTO_CAL_INTERVAL                 0x7FFFF
#define MASK_AON_APB_CAL60M_MODE_SEL                        0x40000000
#define MASK_AON_APB_RTC60M_CAL_CTL                         0x3FC00000
#define MASK_AON_APB_RTC60M_CAL_SEL                         0x200000
#define MASK_AON_APB_RTC60M_CAL_PRECISION                   0x1FE000
#define MASK_AON_APB_RC60M_DIV                              0x1F80
#define MASK_AON_APB_RC60M_CAL_DONE                         0x0040
#define MASK_AON_APB_RC60M_CAL_START                        0x0020
#define MASK_AON_APB_RC60M_ANA_SOFT_RST                     0x0010
#define MASK_AON_APB_RF60M_CLK_DISABLE_TIME                 0x000C
#define MASK_AON_APB_RC60M_FORCE_EN                         0x0002
#define MASK_AON_APB_RC60M_AUTO_GATE_EN                     0x0001
#define MASK_AON_APB_RF60M_AUTO_CAL_INTERVAL                0x7FFFF
#define MASK_AON_APB_DDCPLL_CLKOUT_EN                       0x0002
#define MASK_AON_APB_DDCPLL_DIV32_EN                        0x0001
#define MASK_AON_APB_M9_ARURGENCY1                          0x0800
#define MASK_AON_APB_M9_AWURGENCY1                          0x0400
#define MASK_AON_APB_M9_ARURGENCY0                          0x0200
#define MASK_AON_APB_M9_AWURGENCY0                          0x0100
#define MASK_AON_APB_M7_ARURGENCY1                          0x0080
#define MASK_AON_APB_M7_AWURGENCY1                          0x0040
#define MASK_AON_APB_M7_ARURGENCY0                          0x0020
#define MASK_AON_APB_M7_AWURGENCY0                          0x0010
#define MASK_AON_APB_M5_ARURGENCY1                          0x0008
#define MASK_AON_APB_M5_AWURGENCY1                          0x0004
#define MASK_AON_APB_M5_ARURGENCY0                          0x0002
#define MASK_AON_APB_M5_AWURGENCY0                          0x0001
#define MASK_AON_APB_M9_AWQOS3                              0x800000
#define MASK_AON_APB_M9_ARQOS3                              0x400000
#define MASK_AON_APB_M9_AWQOS2                              0x200000
#define MASK_AON_APB_M9_ARQOS2                              0x100000
#define MASK_AON_APB_M9_AWQOS1                              0x80000
#define MASK_AON_APB_M9_ARQOS1                              0x40000
#define MASK_AON_APB_M9_AWQOS0                              0x20000
#define MASK_AON_APB_M9_ARQOS0                              0x10000
#define MASK_AON_APB_M7_AWQOS3                              0x8000
#define MASK_AON_APB_M7_ARQOS3                              0x4000
#define MASK_AON_APB_M7_AWQOS2                              0x2000
#define MASK_AON_APB_M7_ARQOS2                              0x1000
#define MASK_AON_APB_M7_AWQOS1                              0x0800
#define MASK_AON_APB_M7_ARQOS1                              0x0400
#define MASK_AON_APB_M7_AWQOS0                              0x0200
#define MASK_AON_APB_M7_ARQOS0                              0x0100
#define MASK_AON_APB_M5_AWQOS3                              0x0080
#define MASK_AON_APB_M5_ARQOS3                              0x0040
#define MASK_AON_APB_M5_AWQOS2                              0x0020
#define MASK_AON_APB_M5_ARQOS2                              0x0010
#define MASK_AON_APB_M5_AWQOS1                              0x0008
#define MASK_AON_APB_M5_ARQOS1                              0x0004
#define MASK_AON_APB_M5_AWQOS0                              0x0002
#define MASK_AON_APB_M5_ARQOS0                              0x0001
#define MASK_AON_APB_RC150M_CAL_DONE                        0x0020
#define MASK_AON_APB_RC150M_CAL_START                       0x0010
#define MASK_AON_APB_RF100M_AUTO_CAL_INTERVAL               0x7FFFF
#define MASK_AON_APB_PHY_CR8_MFILTEREN                      0x4000
#define MASK_AON_APB_PHY_CR8_CORE_SW_RST                    0x3000
#define MASK_AON_APB_PHY_CR8_BLK_SW_RST                     0x0800
#define MASK_AON_APB_PHY_CR8_CORE_DBG_SW_RST                0x0600
#define MASK_AON_APB_PHY_CR8_BLK_DBG_SW_RST                 0x0100
#define MASK_AON_APB_PHY_CR8_CFG_ENDIAN                     0x00C0
#define MASK_AON_APB_PHY_CR8_CFG_NMFI                       0x0030
#define MASK_AON_APB_PHY_CR8_VINITHI                        0x000C
#define MASK_AON_APB_PHY_CR8_TEINIT                         0x0003
#define MASK_AON_APB_FORCE_DIVN_ON                          0x0001
#define MASK_AON_APB_PHY_CP_TW_BUS_CTL                      0x0002
#define MASK_AON_APB_PHY_CP_TW_CTL                          0x0001
#define MASK_AON_APB_PHY_CP_ROBU_CLK_PLUS_EB                0x20000
#define MASK_AON_APB_PHY_CP_ROBU_CLK_SET_EB                 0x10000
#define MASK_AON_APB_PHY_CP_ROBU_CLK_CTRL_WIDTH             0xFFFF
#define MASK_AON_APB_PS_CP_ROBU_CLK_PLUS_EB                 0x20000
#define MASK_AON_APB_PS_CP_ROBU_CLK_SET_EB                  0x10000
#define MASK_AON_APB_PS_CP_ROBU_CLK_CTRL_WIDTH              0xFFFF
#define MASK_AON_APB_PHYCP_CGM_XO_EB                        0x0001
#define MASK_AON_APB_DDC_CTRL_EB                            0x0002
#define MASK_AON_APB_DDC_ANALOG_EB                          0x0001
#define MASK_AON_APB_AON_ACCESS_PCIE_EN                     0x0002
#define MASK_AON_APB_AON_TO_IPA_ACCESS_EN                   0x0001
#define MASK_AON_APB_AP_TMR22_SOFT_RST                      0x4000
#define MASK_AON_APB_AP_TMR21_SOFT_RST                      0x2000
#define MASK_AON_APB_AP_TMR20_SOFT_RST                      0x1000
#define MASK_AON_APB_AP_TMR12_SOFT_RST                      0x0800
#define MASK_AON_APB_AP_TMR11_SOFT_RST                      0x0400
#define MASK_AON_APB_AP_TMR10_SOFT_RST                      0x0200
#define MASK_AON_APB_AP_TMR02_SOFT_RST                      0x0100
#define MASK_AON_APB_AP_TMR01_SOFT_RST                      0x0080
#define MASK_AON_APB_AP_TMR00_SOFT_RST                      0x0040
#define MASK_AON_APB_PSCP_TMR2_SOFT_RST                     0x0020
#define MASK_AON_APB_PSCP_TMR1_SOFT_RST                     0x0010
#define MASK_AON_APB_PSCP_TMR0_SOFT_RST                     0x0008
#define MASK_AON_APB_AON_TMR2_SOFT_RST                      0x0004
#define MASK_AON_APB_AON_TMR1_SOFT_RST                      0x0002
#define MASK_AON_APB_AON_TMR0_SOFT_RST                      0x0001
#define MASK_AON_APB_RCO150M_TEST_FR_EN                     0x0001
#define MASK_AON_APB_UFSDEV_REFCLK_EN_SEL_SW                0x0004
#define MASK_AON_APB_UFSDEV_REFCLK_EN                       0x0002
#define MASK_AON_APB_UFSDEV_SOFT_RST                        0x0001
#define MASK_AON_APB_RST_ASYNCB_APB_SOFT                    0x0001
#define MASK_AON_APB_BUSMON_EB_AON_MAIN_MTX                 0x0001
#define MASK_AON_APB_PSCP_CR8_LOW_POWER_DEBUG               0xFFFFFFFF
#define MASK_AON_APB_PHYCP_CR8_LOW_POWER_DEBUG              0xFFFFFFFF
#define MASK_AON_APB_REG_ANALOG_USB31PLLV_REF2USB20_EN      0x0008
#define MASK_AON_APB_REG_ANALOG_USB31PLLV_REF2USB3_EN       0x0004
#define MASK_AON_APB_REG_ANALOG_USB31PLLV_REF2UFS_DEVICE_EN 0x0002
#define MASK_AON_APB_REG_ANALOG_USB31PLLV_REF2MPHY_EN       0x0001
#define MASK_AON_APB_SEL_RFFE_SDA_OUT                       0xFF000000
#define MASK_AON_APB_SEL_RFFE_SDA_OE                        0xFF0000
#define MASK_AON_APB_SEL_RFFE_SDA_IE                        0xFF00
#define MASK_AON_APB_SEL_RFFE_SDA_IN                        0x00FF
#define MASK_AON_APB_SEL_RFFE_SCK_OUT                       0x00FF
#define MASK_AON_APB_DBG_APB_FRC_ON                         0x0002
#define MASK_AON_APB_DBG_ATB_FRC_ON                         0x0001
#define MASK_AON_APB_LVDS_PHY_EN                            0x0001
#define MASK_AON_APB_USB31_CONNECT_STATE_U3PMU              0x0080
#define MASK_AON_APB_USB31_CONNECT_STATE_U2PMU              0x0040
#define MASK_AON_APB_U3PMU_DISABLE                          0x0020
#define MASK_AON_APB_U2PMU_DISABLE                          0x0010
#define MASK_AON_APB_HOST_U3_PORT_DISABLE                   0x0008
#define MASK_AON_APB_POWERPRESET_VALID                      0x0004
#define MASK_AON_APB_VBUSVALID_VALID                        0x0002
#define MASK_AON_APB_HOST_U2_PORT_DISABLE                   0x0001
#define MASK_AON_APB_SYS_VBUSVALID                          0x0004
#define MASK_AON_APB_PHY_TEST_POWERDOWN                     0x0002
#define MASK_AON_APB_PG_MODE_EN                             0x0001
#define MASK_AON_APB_AUD_ADDX_SEL                           0x0001
#define MASK_AON_APB_AXI_LP_CTRL_DISABLE                    0x0001
#define MASK_AON_APB_AUX3_MUX                               0x0FC0
#define MASK_AON_APB_AUX3_DIVN                              0x003F
#define MASK_AON_APB_LCM1_RSTN                              0x0002
#define MASK_AON_APB_LCM0_RSTN                              0x0001
#define MASK_AON_APB_APCPU_AP_ACCESS_EN                     0x0002
#define MASK_AON_APB_CH_AP_ACCESS_EN                        0x0001
#define MASK_AON_APB_ATE_TEST_SEL                           0x0002
#define MASK_AON_APB_CR_PARA_SEL                            0x0001
#define MASK_AON_APB_INT_REQ_DO_SLP_EB                      0x0002
#define MASK_AON_APB_INT_REQ_1X_SLP_EB                      0x0001
#define MASK_AON_APB_PSCP_SIM2_CTRL                         0x0002
#define MASK_AON_APB_PSCP_SIM1_CTRL                         0x0001
#define MASK_AON_APB_DPU1_BW_VOTE_CTRL                      0x0002
#define MASK_AON_APB_DPU0_BW_VOTE_CTRL                      0x0001
#define MASK_AON_APB_AON2PUB_TRANS_IDLE                     0x0002
#define MASK_AON_APB_PUB_CFG_EARLY_RESP_EN                  0x0001
#define MASK_AON_APB_RESERVE_H                              0xFFFFFFFF
#define MASK_AON_APB_RESERVE_L                              0xFFFFFFFF
#define MASK_GPU_CLK_CORE_GPU_EB                            0x0004
#define MASK_GPU_PDC_CUR_ST_ST0                             0x00F0
#define MASK_GPU_PDC_CUR_ST_ST1                             0x00F0
#define MASK_GPU_PDC_CUR_ST_ST2                             0x00F0
#define MASK_GPU_PDC_CUR_ST_ST3                             0x00F0
#define MASK_PMU_APB_CH_ACCESS_SP_MEM_EN                    0x0040
#define MASK_PMU_APB_AUDIO_ACCESS_AON_MEM_EN                0x0020
#define MASK_PMU_APB_IPA_ACCESS_AON_MEM_EN                  0x0010
#define MASK_PMU_APB_CH_ACCESS_AON_MEM_EN                   0x0008
#define MASK_PMU_APB_SP_ACCESS_AON_MEM_EN                   0x0004
#define MASK_PMU_APB_CH_SYS_MEM_ALL_SEL                     0x0002
#define MASK_PMU_APB_SP_SYS_MEM_ALL_SEL                     0x0001
#define MASK_PMU_APB_MEM_AUTO_SD_EN                         0xFFFFFFFF
#define MASK_PMU_APB_MEM_AUTO_SLP_EN                        0xFFFFFFFF
#define MASK_PMU_APB_MEM_SD_CFG                             0xFFFFFFFF
#define MASK_PMU_APB_MEM_SLP_CFG                            0xFFFFFFFF
#define MASK_PMU_APB_CDMA_PROC1_RAM_PD_EN                   0x80000
#define MASK_PMU_APB_UFS_PHY_RAM_RAM_PD_EN                  0x40000
#define MASK_PMU_APB_RFTI_RAM_PD_EN                         0x20000
#define MASK_PMU_APB_ISE_AON_RAM_PD_EN                      0x10000
#define MASK_PMU_APB_PCIE3_PHY_RAM_WITH_DS_RAM_PD_EN        0x8000
#define MASK_PMU_APB_USB_PHY_RAM_WITH_DS_RAM_PD_EN          0x4000
#define MASK_PMU_APB_AUD_CEVA_RETENTION_RAM_PD_EN           0x2000
#define MASK_PMU_APB_AUDIO_RETENTION_RAM_PD_EN              0x1000
#define MASK_PMU_APB_CR8_PS_TOP_LLRAM_RAM_PD_EN             0x0800
#define MASK_PMU_APB_CDMA_PROC0_DSPM_RAM_PD_EN              0x0400
#define MASK_PMU_APB_NR_CST_CSM_RAM_PD_EN                   0x0200
#define MASK_PMU_APB_NR_SPP_PARA_PDC_RAM_PD_EN              0x0100
#define MASK_PMU_APB_NR_PDS_BRP_PS_DEMOD_RAM_PD_EN          0x0080
#define MASK_PMU_APB_NR_DL_TOP_CSI_RAM_PD_EN                0x0040
#define MASK_PMU_APB_CR8_PHY_TOP_LLRAM_3_RAM_PD_EN          0x0020
#define MASK_PMU_APB_CR8_PHY_TOP_LLRAM_2_RAM_PD_EN          0x0010
#define MASK_PMU_APB_CR8_PHY_TOP_LLRAM_1_RAM_PD_EN          0x0008
#define MASK_PMU_APB_CR8_PHY_TOP_LLRAM_0_RAM_PD_EN          0x0004
#define MASK_PMU_APB_PHY_CP_UNI_RFT_RAM_PD_EN               0x0002
#define MASK_PMU_APB_APCPU_TOP_RAM_PD_EN                    0x0001
#define MASK_PMU_APB_APCPU_CORE6_RAM_DSLP_EN                0x0800
#define MASK_PMU_APB_APCPU_CORE5_RAM_DSLP_EN                0x0400
#define MASK_PMU_APB_APCPU_CORE4_RAM_DSLP_EN                0x0200
#define MASK_PMU_APB_APCPU_CORE3_RAM_DSLP_EN                0x0100
#define MASK_PMU_APB_APCPU_CORE2_RAM_DSLP_EN                0x0080
#define MASK_PMU_APB_APCPU_CORE1_RAM_DSLP_EN                0x0040
#define MASK_PMU_APB_APCPU_CORE0_RAM_DSLP_EN                0x0020
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_DSLP_EN         0x0010
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_DSLP_EN       0x0008
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_DSLP_EN       0x0004
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_DSLP_EN       0x0002
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_DSLP_EN       0x0001
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_2_FRC         0x80000000
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_1_FRC         0x40000000
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_0_FRC         0x20000000
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_FRC                 0x10000000
#define MASK_PMU_APB_RAM_PD_PHY_CP_UNI_RFT_FRC              0x8000000
#define MASK_PMU_APB_RAM_PD_PHY_CP_FRC                      0x4000000
#define MASK_PMU_APB_RAM_PD_GPU_FRC                         0x2000000
#define MASK_PMU_APB_RAM_PD_VDEC_FRC                        0x1000000
#define MASK_PMU_APB_RAM_PD_VENC1_FRC                       0x800000
#define MASK_PMU_APB_RAM_PD_VENC0_FRC                       0x400000
#define MASK_PMU_APB_RAM_PD_DPU_VSP_FRC                     0x200000
#define MASK_PMU_APB_RAM_PD_DCAM_BLK_FRC                    0x100000
#define MASK_PMU_APB_RAM_PD_ISP_BLK_FRC                     0x80000
#define MASK_PMU_APB_RAM_PD_VDSP_BLK_FRC                    0x40000
#define MASK_PMU_APB_RAM_PD_CAMERA_FRC                      0x20000
#define MASK_PMU_APB_RAM_PD_AI_OCM_FRC                      0x10000
#define MASK_PMU_APB_RAM_PD_AI_FRC                          0x8000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE7_FRC                 0x4000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE6_FRC                 0x2000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE5_FRC                 0x1000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE4_FRC                 0x0800
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_FRC                 0x0400
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_FRC                 0x0200
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_FRC                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_FRC                 0x0080
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_FRC          0x0040
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_FRC        0x0020
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_FRC        0x0010
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_FRC        0x0008
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_FRC        0x0004
#define MASK_PMU_APB_RAM_PD_APCPU_TOP_FRC                   0x0002
#define MASK_PMU_APB_RAM_PD_AP_FRC                          0x0001
#define MASK_PMU_APB_RAM_PD_RFTI_FRC                        0x80000000
#define MASK_PMU_APB_RAM_PD_ISE_AON_FRC                     0x40000000
#define MASK_PMU_APB_RAM_PD_ISE_FRC                         0x20000000
#define MASK_PMU_APB_RAM_PD_PUB_FRC                         0x10000000
#define MASK_PMU_APB_RAM_PD_PCIE3_PHY_RAM_WITH_DS_FRC       0x8000000
#define MASK_PMU_APB_RAM_PD_PCIE_FRC                        0x4000000
#define MASK_PMU_APB_RAM_PD_DPU_DP_FRC                      0x2000000
#define MASK_PMU_APB_RAM_PD_USB_PHY_RAM_WITH_DS_FRC         0x1000000
#define MASK_PMU_APB_RAM_PD_IPA_FRC                         0x800000
#define MASK_PMU_APB_RAM_PD_AUD_CEVA_RETENTION_FRC          0x400000
#define MASK_PMU_APB_RAM_PD_AUD_CEVA_FRC                    0x200000
#define MASK_PMU_APB_RAM_PD_AUDIO_RETENTION_FRC             0x100000
#define MASK_PMU_APB_RAM_PD_AUDIO_FRC                       0x80000
#define MASK_PMU_APB_RAM_PD_CR8_PS_TOP_LLRAM_FRC            0x40000
#define MASK_PMU_APB_RAM_PD_PS_CP_FRC                       0x20000
#define MASK_PMU_APB_RAM_PD_CDMA_PROC0_DSPM_FRC             0x10000
#define MASK_PMU_APB_RAM_PD_CDMA_PROC0_FRC                  0x8000
#define MASK_PMU_APB_RAM_PD_WCE_FRC                         0x4000
#define MASK_PMU_APB_RAM_PD_DPFEC_FRC                       0x2000
#define MASK_PMU_APB_RAM_PD_LCE_FRC                         0x1000
#define MASK_PMU_APB_RAM_PD_LW_PROC_FRC                     0x0800
#define MASK_PMU_APB_RAM_PD_UNI_TOP_FRC                     0x0400
#define MASK_PMU_APB_RAM_PD_NR_CST_CSM_FRC                  0x0200
#define MASK_PMU_APB_RAM_PD_NR_CST_FRC                      0x0100
#define MASK_PMU_APB_RAM_PD_NR_SPP_PARA_PDC_FRC             0x0080
#define MASK_PMU_APB_RAM_PD_NR_SPP_FRC                      0x0040
#define MASK_PMU_APB_RAM_PD_NR_PDS_BRP_PS_DEMOD_FRC         0x0020
#define MASK_PMU_APB_RAM_PD_NR_PDS_FRC                      0x0010
#define MASK_PMU_APB_RAM_PD_NR_DL_TOP_CSI_FRC               0x0008
#define MASK_PMU_APB_RAM_PD_NR_DL_TOP_FRC                   0x0004
#define MASK_PMU_APB_RAM_PD_TD_FRC                          0x0002
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_3_FRC         0x0001
#define MASK_PMU_APB_RAM_PD_UFS_PHY_RAM_FRC                 0x0001
#define MASK_PMU_APB_RAM_RET_AUD_CEVA_RETENTION_FRC         0x1000000
#define MASK_PMU_APB_RAM_RET_AUDIO_RETENTION_FRC            0x800000
#define MASK_PMU_APB_RAM_RET_CR8_PS_TOP_LLRAM_FRC           0x400000
#define MASK_PMU_APB_RAM_RET_NR_CST_CSM_FRC                 0x200000
#define MASK_PMU_APB_RAM_RET_NR_SPP_PARA_PDC_FRC            0x100000
#define MASK_PMU_APB_RAM_RET_NR_PDS_BRP_PS_DEMOD_FRC        0x80000
#define MASK_PMU_APB_RAM_RET_NR_DL_TOP_CSI_FRC              0x40000
#define MASK_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_3_FRC        0x20000
#define MASK_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_2_FRC        0x10000
#define MASK_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_1_FRC        0x8000
#define MASK_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_0_FRC        0x4000
#define MASK_PMU_APB_RAM_RET_APCPU_CORE6_FRC                0x1000
#define MASK_PMU_APB_RAM_RET_APCPU_CORE5_FRC                0x0800
#define MASK_PMU_APB_RAM_RET_APCPU_CORE4_FRC                0x0400
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_FRC                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_FRC                0x0100
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_FRC                0x0080
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_FRC                0x0040
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_FRC         0x0020
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_FRC       0x0010
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_FRC       0x0008
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_FRC       0x0004
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_FRC       0x0002
#define MASK_PMU_APB_RAM_RET_APCPU_TOP_FRC                  0x0001
#define MASK_PMU_APB_APCPU_CORE6_RAM_FRC_ON                 0x0800
#define MASK_PMU_APB_APCPU_CORE5_RAM_FRC_ON                 0x0400
#define MASK_PMU_APB_APCPU_CORE4_RAM_FRC_ON                 0x0200
#define MASK_PMU_APB_APCPU_CORE3_RAM_FRC_ON                 0x0100
#define MASK_PMU_APB_APCPU_CORE2_RAM_FRC_ON                 0x0080
#define MASK_PMU_APB_APCPU_CORE1_RAM_FRC_ON                 0x0040
#define MASK_PMU_APB_APCPU_CORE0_RAM_FRC_ON                 0x0020
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_FRC_ON          0x0010
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_FRC_ON        0x0008
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_FRC_ON        0x0004
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_FRC_ON        0x0002
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_FRC_ON        0x0001
#define MASK_PMU_APB_CH_SRAM_XTLBUF0_SYS_SEL                0x0020
#define MASK_PMU_APB_CH_SRAM_RCO100M_SYS_SEL                0x0010
#define MASK_PMU_APB_SP_SRAM_XTLBUF0_SYS_SEL                0x0008
#define MASK_PMU_APB_SP_SRAM_RCO100M_SYS_SEL                0x0004
#define MASK_PMU_APB_AON_SRAM_XTLBUF0_SYS_SEL               0x0002
#define MASK_PMU_APB_AON_SRAM_RCO100M_SYS_SEL               0x0001
#define MASK_PMU_APB_PD_CDMA_PROC0_RAM_RET_EN               0x0004
#define MASK_PMU_APB_PD_CDMA_PROC0_RAM_RET_REG              0x0002
#define MASK_PMU_APB_PD_CDMA_PROC0_RAM_RET_SEL              0x0001
#define MASK_PMU_APB_REG_RAM_PD_PHY_CP_UNI_RFT              0x0004
#define MASK_PMU_APB_REG_RAM_RET_PHY_CP_UNI_RFT             0x0002
#define MASK_PMU_APB_PHY_CP_UNI_RFT_RAM_AUTO_CTRL_EN        0x0001
#define MASK_PMU_APB_REG_RAM_PD_USB_PHY_RAM_WITH_DS         0x0004
#define MASK_PMU_APB_REG_RAM_RET_USB_PHY_RAM_WITH_DS        0x0002
#define MASK_PMU_APB_USB_PHY_RAM_WITH_DS_RAM_AUTO_CTRL_EN   0x0001
#define MASK_PMU_APB_REG_RAM_PD_PCIE3_PHY_RAM_WITH_DS       0x0004
#define MASK_PMU_APB_REG_RAM_RET_PCIE3_PHY_RAM_WITH_DS      0x0002
#define MASK_PMU_APB_PCIE3_PHY_RAM_WITH_DS_RAM_AUTO_CTRL_EN 0x0001
#define MASK_PMU_APB_REG_RAM_PD_ISE_AON                     0x0004
#define MASK_PMU_APB_REG_RAM_RET_ISE_AON                    0x0002
#define MASK_PMU_APB_ISE_AON_RAM_AUTO_CTRL_EN               0x0001
#define MASK_PMU_APB_REG_RAM_PD_RFTI                        0x0004
#define MASK_PMU_APB_REG_RAM_RET_RFTI                       0x0002
#define MASK_PMU_APB_RFTI_RAM_AUTO_CTRL_EN                  0x0001
#define MASK_PMU_APB_REG_RAM_PD_UFS_PHY_RAM                 0x0004
#define MASK_PMU_APB_REG_RAM_RET_UFS_PHY_RAM                0x0002
#define MASK_PMU_APB_UFS_PHY_RAM_RAM_AUTO_CTRL_EN           0x0001
#define MASK_PMU_APB_APCPU_CORE7_WAKEUP_EN                  0x0080
#define MASK_PMU_APB_APCPU_CORE6_WAKEUP_EN                  0x0040
#define MASK_PMU_APB_APCPU_CORE5_WAKEUP_EN                  0x0020
#define MASK_PMU_APB_APCPU_CORE4_WAKEUP_EN                  0x0010
#define MASK_PMU_APB_APCPU_CORE3_WAKEUP_EN                  0x0008
#define MASK_PMU_APB_APCPU_CORE2_WAKEUP_EN                  0x0004
#define MASK_PMU_APB_APCPU_CORE1_WAKEUP_EN                  0x0002
#define MASK_PMU_APB_APCPU_CORE0_WAKEUP_EN                  0x0001
#define MASK_PMU_APB_APCPU_CORE7_SOFT_INT                   0x0080
#define MASK_PMU_APB_APCPU_CORE6_SOFT_INT                   0x0040
#define MASK_PMU_APB_APCPU_CORE5_SOFT_INT                   0x0020
#define MASK_PMU_APB_APCPU_CORE4_SOFT_INT                   0x0010
#define MASK_PMU_APB_APCPU_CORE3_SOFT_INT                   0x0008
#define MASK_PMU_APB_APCPU_CORE2_SOFT_INT                   0x0004
#define MASK_PMU_APB_APCPU_CORE1_SOFT_INT                   0x0002
#define MASK_PMU_APB_APCPU_CORE0_SOFT_INT                   0x0001
#define MASK_PMU_APB_APCPU_TOP_FORCE_DEEP_STOP              0x10000
#define MASK_PMU_APB_APCPU_CORE7_FORCE_STOP                 0x0080
#define MASK_PMU_APB_APCPU_CORE6_FORCE_STOP                 0x0040
#define MASK_PMU_APB_APCPU_CORE5_FORCE_STOP                 0x0020
#define MASK_PMU_APB_APCPU_CORE4_FORCE_STOP                 0x0010
#define MASK_PMU_APB_APCPU_CORE3_FORCE_STOP                 0x0008
#define MASK_PMU_APB_APCPU_CORE2_FORCE_STOP                 0x0004
#define MASK_PMU_APB_APCPU_CORE1_FORCE_STOP                 0x0002
#define MASK_PMU_APB_APCPU_CORE0_FORCE_STOP                 0x0001
#define MASK_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN              0x00FF
#define MASK_PMU_APB_DSI_4LANE_0_PWR_PD_REG                 0x0040
#define MASK_PMU_APB_DSI_4LANE_1_PWR_PD_REG                 0x0020
#define MASK_PMU_APB_CSI_COMBO_1_PWR_PD_REG                 0x0010
#define MASK_PMU_APB_CSI_2P2LANE_1_PWR_PD_REG               0x0008
#define MASK_PMU_APB_CSI_COMBO_0_PWR_PD_REG                 0x0004
#define MASK_PMU_APB_CSI_2P2LANE_0_PWR_PD_REG               0x0002
#define MASK_PMU_APB_MPHY_PWR_PD_REG                        0x0001
#define MASK_PMU_APB_DSI_4LANE_0_PWR_ON_REG                 0x0040
#define MASK_PMU_APB_DSI_4LANE_1_PWR_ON_REG                 0x0020
#define MASK_PMU_APB_CSI_COMBO_1_PWR_ON_REG                 0x0010
#define MASK_PMU_APB_CSI_2P2LANE_1_PWR_ON_REG               0x0008
#define MASK_PMU_APB_CSI_COMBO_0_PWR_ON_REG                 0x0004
#define MASK_PMU_APB_CSI_2P2LANE_0_PWR_ON_REG               0x0002
#define MASK_PMU_APB_MPHY_PWR_ON_REG                        0x0001
#define MASK_PMU_APB_PHY_PWR_DLY                            0x00FF
#define MASK_PMU_APB_CURRENT_POWER_STATE_U2PMU              0xC0000000
#define MASK_PMU_APB_CURRENT_POWER_STATE_U3PMU              0x30000000
#define MASK_PMU_APB_SNPS_USBC_HIBER_STAT                   0x8000000
#define MASK_PMU_APB_SNPS_USBC_HIBER_STAT_BYP               0x0010
#define MASK_PMU_APB_SNPS_USBC_HIBER_REQ                    0x0001
#define MASK_PMU_APB_PCIE_CLK_REQ_PLL_GATE_MASK             0x80000000
#define MASK_PMU_APB_PCIE_L2_DSLP_MASK                      0x40000000
#define MASK_PMU_APB_PCIEPLLV_PCIE_CLKREQ_SEL               0x20000000
#define MASK_PMU_APB_IPA_PCIE_L2_DSLP_MASK                  0x10000000
#define MASK_PMU_APB_REG_PERST_N_ASSERT                     0x0002
#define MASK_PMU_APB_PERST_N_AUTO_EN                        0x0001
#define MASK_PMU_APB_DDC_LP_STAT                            0xF0000000
#define MASK_PMU_APB_DDCPLL_PD_ENA                          0x80000
#define MASK_PMU_APB_DDCPLL_STABLE_BYP                      0x40000
#define MASK_PMU_APB_DDC_PWR_ON_REG                         0x20000
#define MASK_PMU_APB_DDC_PWR_PD_REG                         0x10000
#define MASK_PMU_APB_ADC_OFF_DLY                            0x0F00
#define MASK_PMU_APB_DDC_EN_DLY                             0x00F0
#define MASK_PMU_APB_ADC_ON_DLY                             0x000F
#define MASK_PMU_APB_REG_PCIE_PHY_UPCS_PWR_STABLE           0x0020
#define MASK_PMU_APB_REG_PCIE_PHY_PCS_PWR_STABLE            0x0010
#define MASK_PMU_APB_REG_USB31_PHY_UPCS_PWR_STABLE          0x0008
#define MASK_PMU_APB_REG_USB31_PHY_PCS_PWR_STABLE           0x0004
#define MASK_PMU_APB_REG_MPHY_PCS_PWR_STABLE                0x0001
#define MASK_PMU_APB_PD_ISP_BLK_BISR_FORCE_SEL              0x80000000
#define MASK_PMU_APB_PD_DCAM_BLK_BISR_FORCE_SEL             0x20000000
#define MASK_PMU_APB_PD_CAMERA_BISR_FORCE_SEL               0x10000000
#define MASK_PMU_APB_PD_GPU_CORE3_BISR_FORCE_SEL            0x800000
#define MASK_PMU_APB_PD_GPU_CORE2_BISR_FORCE_SEL            0x400000
#define MASK_PMU_APB_PD_GPU_CORE1_BISR_FORCE_SEL            0x200000
#define MASK_PMU_APB_PD_GPU_CORE0_BISR_FORCE_SEL            0x100000
#define MASK_PMU_APB_PD_GPU_BISR_FORCE_SEL                  0x80000
#define MASK_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_SEL          0x0400
#define MASK_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_SEL          0x0200
#define MASK_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_SEL          0x0100
#define MASK_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_SEL          0x0080
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_SEL          0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_SEL          0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_SEL          0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_SEL          0x0008
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_SEL            0x0004
#define MASK_PMU_APB_PD_AP_BISR_FORCE_SEL                   0x0002
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_SEL              0x0001
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_SEL            0x80000000
#define MASK_PMU_APB_PD_WCE_BISR_FORCE_SEL                  0x8000000
#define MASK_PMU_APB_PD_DPFEC_BISR_FORCE_SEL                0x4000000
#define MASK_PMU_APB_PD_LCE_BISR_FORCE_SEL                  0x2000000
#define MASK_PMU_APB_PD_LW_PROC_BISR_FORCE_SEL              0x1000000
#define MASK_PMU_APB_PD_TD_BISR_FORCE_SEL                   0x800000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_SEL          0x100000
#define MASK_PMU_APB_PD_PHY_CP_BISR_FORCE_SEL               0x80000
#define MASK_PMU_APB_PD_PS_CP_BISR_FORCE_SEL                0x4000
#define MASK_PMU_APB_PD_AI_BISR_FORCE_SEL                   0x0400
#define MASK_PMU_APB_PD_VDEC_BISR_FORCE_SEL                 0x0080
#define MASK_PMU_APB_PD_VENC1_BISR_FORCE_SEL                0x0040
#define MASK_PMU_APB_PD_VENC0_BISR_FORCE_SEL                0x0020
#define MASK_PMU_APB_PD_DPU_VSP_BISR_FORCE_SEL              0x0010
#define MASK_PMU_APB_PD_VDSP_BLK_BISR_FORCE_SEL             0x0002
#define MASK_PMU_APB_PD_ISE_BISR_FORCE_SEL                  0x40000000
#define MASK_PMU_APB_PD_PCIE_BISR_FORCE_SEL                 0x10000000
#define MASK_PMU_APB_PD_DPU_DP_BISR_FORCE_SEL               0x8000000
#define MASK_PMU_APB_PD_IPA_BISR_FORCE_SEL                  0x4000000
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_FORCE_SEL             0x800000
#define MASK_PMU_APB_PD_AUDIO_BISR_FORCE_SEL                0x400000
#define MASK_PMU_APB_PD_CDMA_PROC0_BISR_FORCE_SEL           0x0400
#define MASK_PMU_APB_PD_UNI_TOP_BISR_FORCE_SEL              0x0020
#define MASK_PMU_APB_PD_NR_CST_BISR_FORCE_SEL               0x0004
#define MASK_PMU_APB_PD_NR_SPP_BISR_FORCE_SEL               0x0002
#define MASK_PMU_APB_PD_NR_PDS_BISR_FORCE_SEL               0x0001
#define MASK_PMU_APB_PD_ISP_BLK_BISR_FORCE_BYP              0x80000000
#define MASK_PMU_APB_PD_DCAM_BLK_BISR_FORCE_BYP             0x20000000
#define MASK_PMU_APB_PD_CAMERA_BISR_FORCE_BYP               0x10000000
#define MASK_PMU_APB_PD_GPU_CORE3_BISR_FORCE_BYP            0x800000
#define MASK_PMU_APB_PD_GPU_CORE2_BISR_FORCE_BYP            0x400000
#define MASK_PMU_APB_PD_GPU_CORE1_BISR_FORCE_BYP            0x200000
#define MASK_PMU_APB_PD_GPU_CORE0_BISR_FORCE_BYP            0x100000
#define MASK_PMU_APB_PD_GPU_BISR_FORCE_BYP                  0x80000
#define MASK_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_BYP          0x0400
#define MASK_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_BYP          0x0200
#define MASK_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_BYP          0x0100
#define MASK_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_BYP          0x0080
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_BYP          0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_BYP          0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_BYP          0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_BYP          0x0008
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_BYP            0x0004
#define MASK_PMU_APB_PD_AP_BISR_FORCE_BYP                   0x0002
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_BYP              0x0001
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_BYP            0x80000000
#define MASK_PMU_APB_PD_WCE_BISR_FORCE_BYP                  0x8000000
#define MASK_PMU_APB_PD_DPFEC_BISR_FORCE_BYP                0x4000000
#define MASK_PMU_APB_PD_LCE_BISR_FORCE_BYP                  0x2000000
#define MASK_PMU_APB_PD_LW_PROC_BISR_FORCE_BYP              0x1000000
#define MASK_PMU_APB_PD_TD_BISR_FORCE_BYP                   0x800000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_BYP          0x100000
#define MASK_PMU_APB_PD_PHY_CP_BISR_FORCE_BYP               0x80000
#define MASK_PMU_APB_PD_PS_CP_BISR_FORCE_BYP                0x4000
#define MASK_PMU_APB_PD_AI_BISR_FORCE_BYP                   0x0400
#define MASK_PMU_APB_PD_VDEC_BISR_FORCE_BYP                 0x0080
#define MASK_PMU_APB_PD_VENC1_BISR_FORCE_BYP                0x0040
#define MASK_PMU_APB_PD_VENC0_BISR_FORCE_BYP                0x0020
#define MASK_PMU_APB_PD_DPU_VSP_BISR_FORCE_BYP              0x0010
#define MASK_PMU_APB_PD_VDSP_BLK_BISR_FORCE_BYP             0x0002
#define MASK_PMU_APB_PD_ISE_BISR_FORCE_BYP                  0x40000000
#define MASK_PMU_APB_PD_PCIE_BISR_FORCE_BYP                 0x10000000
#define MASK_PMU_APB_PD_DPU_DP_BISR_FORCE_BYP               0x8000000
#define MASK_PMU_APB_PD_IPA_BISR_FORCE_BYP                  0x4000000
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_FORCE_BYP             0x800000
#define MASK_PMU_APB_PD_AUDIO_BISR_FORCE_BYP                0x400000
#define MASK_PMU_APB_PD_CDMA_PROC0_BISR_FORCE_BYP           0x0400
#define MASK_PMU_APB_PD_UNI_TOP_BISR_FORCE_BYP              0x0020
#define MASK_PMU_APB_PD_NR_CST_BISR_FORCE_BYP               0x0004
#define MASK_PMU_APB_PD_NR_SPP_BISR_FORCE_BYP               0x0002
#define MASK_PMU_APB_PD_NR_PDS_BISR_FORCE_BYP               0x0001
#define MASK_PMU_APB_PD_ISP_BLK_BISR_FORCE_EN               0x80000000
#define MASK_PMU_APB_PD_DCAM_BLK_BISR_FORCE_EN              0x20000000
#define MASK_PMU_APB_PD_CAMERA_BISR_FORCE_EN                0x10000000
#define MASK_PMU_APB_PD_GPU_CORE3_BISR_FORCE_EN             0x800000
#define MASK_PMU_APB_PD_GPU_CORE2_BISR_FORCE_EN             0x400000
#define MASK_PMU_APB_PD_GPU_CORE1_BISR_FORCE_EN             0x200000
#define MASK_PMU_APB_PD_GPU_CORE0_BISR_FORCE_EN             0x100000
#define MASK_PMU_APB_PD_GPU_BISR_FORCE_EN                   0x80000
#define MASK_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_EN           0x0400
#define MASK_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_EN           0x0200
#define MASK_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_EN           0x0100
#define MASK_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_EN           0x0080
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_EN           0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_EN           0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_EN           0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_EN           0x0008
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_EN             0x0004
#define MASK_PMU_APB_PD_AP_BISR_FORCE_EN                    0x0002
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_EN               0x0001
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_EN             0x80000000
#define MASK_PMU_APB_PD_WCE_BISR_FORCE_EN                   0x8000000
#define MASK_PMU_APB_PD_DPFEC_BISR_FORCE_EN                 0x4000000
#define MASK_PMU_APB_PD_LCE_BISR_FORCE_EN                   0x2000000
#define MASK_PMU_APB_PD_LW_PROC_BISR_FORCE_EN               0x1000000
#define MASK_PMU_APB_PD_TD_BISR_FORCE_EN                    0x800000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_EN           0x100000
#define MASK_PMU_APB_PD_PHY_CP_BISR_FORCE_EN                0x80000
#define MASK_PMU_APB_PD_PS_CP_BISR_FORCE_EN                 0x4000
#define MASK_PMU_APB_PD_AI_BISR_FORCE_EN                    0x0400
#define MASK_PMU_APB_PD_VDEC_BISR_FORCE_EN                  0x0080
#define MASK_PMU_APB_PD_VENC1_BISR_FORCE_EN                 0x0040
#define MASK_PMU_APB_PD_VENC0_BISR_FORCE_EN                 0x0020
#define MASK_PMU_APB_PD_DPU_VSP_BISR_FORCE_EN               0x0010
#define MASK_PMU_APB_PD_VDSP_BLK_BISR_FORCE_EN              0x0002
#define MASK_PMU_APB_PD_ISE_BISR_FORCE_EN                   0x40000000
#define MASK_PMU_APB_PD_PCIE_BISR_FORCE_EN                  0x10000000
#define MASK_PMU_APB_PD_DPU_DP_BISR_FORCE_EN                0x8000000
#define MASK_PMU_APB_PD_IPA_BISR_FORCE_EN                   0x4000000
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_FORCE_EN              0x800000
#define MASK_PMU_APB_PD_AUDIO_BISR_FORCE_EN                 0x400000
#define MASK_PMU_APB_PD_CDMA_PROC0_BISR_FORCE_EN            0x0400
#define MASK_PMU_APB_PD_UNI_TOP_BISR_FORCE_EN               0x0020
#define MASK_PMU_APB_PD_NR_CST_BISR_FORCE_EN                0x0004
#define MASK_PMU_APB_PD_NR_SPP_BISR_FORCE_EN                0x0002
#define MASK_PMU_APB_PD_NR_PDS_BISR_FORCE_EN                0x0001
#define MASK_PMU_APB_PD_ISP_BLK_BISR_DONE                   0x80000000
#define MASK_PMU_APB_PD_DCAM_BLK_BISR_DONE                  0x20000000
#define MASK_PMU_APB_PD_CAMERA_BISR_DONE                    0x10000000
#define MASK_PMU_APB_PD_GPU_CORE3_BISR_DONE                 0x800000
#define MASK_PMU_APB_PD_GPU_CORE2_BISR_DONE                 0x400000
#define MASK_PMU_APB_PD_GPU_CORE1_BISR_DONE                 0x200000
#define MASK_PMU_APB_PD_GPU_CORE0_BISR_DONE                 0x100000
#define MASK_PMU_APB_PD_GPU_BISR_DONE                       0x80000
#define MASK_PMU_APB_PD_APCPU_CORE7_BISR_DONE               0x0400
#define MASK_PMU_APB_PD_APCPU_CORE6_BISR_DONE               0x0200
#define MASK_PMU_APB_PD_APCPU_CORE5_BISR_DONE               0x0100
#define MASK_PMU_APB_PD_APCPU_CORE4_BISR_DONE               0x0080
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_DONE               0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_DONE               0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_DONE               0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_DONE               0x0008
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_DONE                 0x0004
#define MASK_PMU_APB_PD_AP_BISR_DONE                        0x0002
#define MASK_PMU_APB_PD_AON_MEM_BISR_DONE                   0x0001
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_DONE                 0x80000000
#define MASK_PMU_APB_PD_WCE_BISR_DONE                       0x8000000
#define MASK_PMU_APB_PD_DPFEC_BISR_DONE                     0x4000000
#define MASK_PMU_APB_PD_LCE_BISR_DONE                       0x2000000
#define MASK_PMU_APB_PD_LW_PROC_BISR_DONE                   0x1000000
#define MASK_PMU_APB_PD_TD_BISR_DONE                        0x800000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_DONE               0x100000
#define MASK_PMU_APB_PD_PHY_CP_BISR_DONE                    0x80000
#define MASK_PMU_APB_PD_PS_CP_BISR_DONE                     0x4000
#define MASK_PMU_APB_PD_AI_BISR_DONE                        0x0400
#define MASK_PMU_APB_PD_VDEC_BISR_DONE                      0x0080
#define MASK_PMU_APB_PD_VENC1_BISR_DONE                     0x0040
#define MASK_PMU_APB_PD_VENC0_BISR_DONE                     0x0020
#define MASK_PMU_APB_PD_DPU_VSP_BISR_DONE                   0x0010
#define MASK_PMU_APB_PD_VDSP_BLK_BISR_DONE                  0x0002
#define MASK_PMU_APB_PD_ISE_BISR_DONE                       0x40000000
#define MASK_PMU_APB_PD_PCIE_BISR_DONE                      0x10000000
#define MASK_PMU_APB_PD_DPU_DP_BISR_DONE                    0x8000000
#define MASK_PMU_APB_PD_IPA_BISR_DONE                       0x4000000
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_DONE                  0x800000
#define MASK_PMU_APB_PD_AUDIO_BISR_DONE                     0x400000
#define MASK_PMU_APB_PD_CDMA_PROC0_BISR_DONE                0x0400
#define MASK_PMU_APB_PD_UNI_TOP_BISR_DONE                   0x0020
#define MASK_PMU_APB_PD_NR_CST_BISR_DONE                    0x0004
#define MASK_PMU_APB_PD_NR_SPP_BISR_DONE                    0x0002
#define MASK_PMU_APB_PD_NR_PDS_BISR_DONE                    0x0001
#define MASK_PMU_APB_PD_ISP_BLK_BISR_BUSY                   0x80000000
#define MASK_PMU_APB_PD_DCAM_BLK_BISR_BUSY                  0x20000000
#define MASK_PMU_APB_PD_CAMERA_BISR_BUSY                    0x10000000
#define MASK_PMU_APB_PD_GPU_CORE3_BISR_BUSY                 0x800000
#define MASK_PMU_APB_PD_GPU_CORE2_BISR_BUSY                 0x400000
#define MASK_PMU_APB_PD_GPU_CORE1_BISR_BUSY                 0x200000
#define MASK_PMU_APB_PD_GPU_CORE0_BISR_BUSY                 0x100000
#define MASK_PMU_APB_PD_GPU_BISR_BUSY                       0x80000
#define MASK_PMU_APB_PD_APCPU_CORE7_BISR_BUSY               0x0400
#define MASK_PMU_APB_PD_APCPU_CORE6_BISR_BUSY               0x0200
#define MASK_PMU_APB_PD_APCPU_CORE5_BISR_BUSY               0x0100
#define MASK_PMU_APB_PD_APCPU_CORE4_BISR_BUSY               0x0080
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_BUSY               0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_BUSY               0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_BUSY               0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_BUSY               0x0008
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_BUSY                 0x0004
#define MASK_PMU_APB_PD_AP_BISR_BUSY                        0x0002
#define MASK_PMU_APB_PD_AON_MEM_BISR_BUSY                   0x0001
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_BUSY                 0x80000000
#define MASK_PMU_APB_PD_WCE_BISR_BUSY                       0x8000000
#define MASK_PMU_APB_PD_DPFEC_BISR_BUSY                     0x4000000
#define MASK_PMU_APB_PD_LCE_BISR_BUSY                       0x2000000
#define MASK_PMU_APB_PD_LW_PROC_BISR_BUSY                   0x1000000
#define MASK_PMU_APB_PD_TD_BISR_BUSY                        0x800000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_BUSY               0x100000
#define MASK_PMU_APB_PD_PHY_CP_BISR_BUSY                    0x80000
#define MASK_PMU_APB_PD_PS_CP_BISR_BUSY                     0x4000
#define MASK_PMU_APB_PD_AI_BISR_BUSY                        0x0400
#define MASK_PMU_APB_PD_VDEC_BISR_BUSY                      0x0080
#define MASK_PMU_APB_PD_VENC1_BISR_BUSY                     0x0040
#define MASK_PMU_APB_PD_VENC0_BISR_BUSY                     0x0020
#define MASK_PMU_APB_PD_DPU_VSP_BISR_BUSY                   0x0010
#define MASK_PMU_APB_PD_VDSP_BLK_BISR_BUSY                  0x0002
#define MASK_PMU_APB_PD_ISE_BISR_BUSY                       0x40000000
#define MASK_PMU_APB_PD_PCIE_BISR_BUSY                      0x10000000
#define MASK_PMU_APB_PD_DPU_DP_BISR_BUSY                    0x8000000
#define MASK_PMU_APB_PD_IPA_BISR_BUSY                       0x4000000
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_BUSY                  0x800000
#define MASK_PMU_APB_PD_AUDIO_BISR_BUSY                     0x400000
#define MASK_PMU_APB_PD_CDMA_PROC0_BISR_BUSY                0x0400
#define MASK_PMU_APB_PD_UNI_TOP_BISR_BUSY                   0x0020
#define MASK_PMU_APB_PD_NR_CST_BISR_BUSY                    0x0004
#define MASK_PMU_APB_PD_NR_SPP_BISR_BUSY                    0x0002
#define MASK_PMU_APB_PD_NR_PDS_BISR_BUSY                    0x0001
#define MASK_PMU_APB_AP_PWR_PD_FORCE_APCPU_CORE_PD_EN       0x0004
#define MASK_PMU_APB_AP_PWR_PD_FORCE_APCPU_TOP_PD_EN        0x0002
#define MASK_PMU_APB_AP_APCPU_COUPLE_EN                     0x0001
#define MASK_PMU_APB_DCDC_CPU2_DVFS_BLOCK_SHUTDOWN_EN       0x0004
#define MASK_PMU_APB_DCDC_CPU1_DVFS_BLOCK_SHUTDOWN_EN       0x0002
#define MASK_PMU_APB_DCDC_CPU0_DVFS_BLOCK_SHUTDOWN_EN       0x0001
#define MASK_PMU_APB_PD_DCDC_CPU0_PWR_ON_DLY                0xFF00
#define MASK_PMU_APB_PD_DCDC_CPU0_PWR_OFF_DLY               0x00FF
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_SEQ_DLY               0xFF000000
#define MASK_PMU_APB_PD_DCDC_CPU1_SHUTDOWN_WINDOW           0xFF0000
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_ON_DLY                0xFF00
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_OFF_DLY               0x00FF
#define MASK_PMU_APB_PD_DCDC_CPU2_PWR_ON_DLY                0xFF00
#define MASK_PMU_APB_PD_DCDC_CPU2_PWR_OFF_DLY               0x00FF
#define MASK_PMU_APB_DCDC_CPU1_FRC_ON                       0x0007
#define MASK_PMU_APB_APCPU_CORE0_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE1_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE2_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE3_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE4_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE5_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE6_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE7_DSLP_ENA                   0x0001
#define MASK_PMU_APB_AUD_CEVA_DSLP_ENA                      0x0001
#define MASK_PMU_APB_VDSP_BLK_DSLP_ENA                      0x0001
#define MASK_PMU_APB_CR8_PHY_TOP_DSLP_ENA                   0x0001
#define MASK_PMU_APB_PCIE_DSLP_ENA_7                        0x0080
#define MASK_PMU_APB_PCIE_DSLP_ENA_6                        0x0040
#define MASK_PMU_APB_PCIE_DSLP_ENA_5                        0x0020
#define MASK_PMU_APB_PCIE_DSLP_ENA_4                        0x0010
#define MASK_PMU_APB_PCIE_DSLP_ENA_3                        0x0008
#define MASK_PMU_APB_PCIE_DSLP_ENA_2                        0x0004
#define MASK_PMU_APB_PCIE_DSLP_ENA_1                        0x0002
#define MASK_PMU_APB_PCIE_DSLP_ENA                          0x0001
#define MASK_PMU_APB_APCPU_CORE0_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE1_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE2_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE3_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE4_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE5_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE6_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE7_INT_DISABLE                0x0001
#define MASK_PMU_APB_AUD_CEVA_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_VDSP_BLK_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_CR8_PHY_TOP_CORE_INT_DISABLE           0x0001
#define MASK_PMU_APB_GICDISABLE                             0x0001
#define MASK_PMU_APB_PD_AP_DBG_SHUTDOWN_EN                  0x10000000
#define MASK_PMU_APB_PD_AP_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_AP_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_AP_PWR_ON_DLY                       0xFF0000
#define MASK_PMU_APB_PD_AP_PWR_ON_SEQ_DLY                   0xFF00
#define MASK_PMU_APB_PD_AP_ISO_ON_DLY                       0x00FF
#define MASK_PMU_APB_PD_APCPU_TOP_DBG_SHUTDOWN_EN           0x10000000
#define MASK_PMU_APB_PD_APCPU_TOP_PD_SEL                    0x8000000
#define MASK_PMU_APB_PD_APCPU_TOP_FORCE_SHUTDOWN            0x2000000
#define MASK_PMU_APB_PD_APCPU_TOP_AUTO_SHUTDOWN_EN          0x1000000
#define MASK_PMU_APB_PD_APCPU_TOP_PWR_ON_SEQ_DLY            0xFF00
#define MASK_PMU_APB_PD_APCPU_TOP_ISO_ON_DLY                0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE0_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE0_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE0_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE0_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE0_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE0_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE0_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE1_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE1_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE1_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE1_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE1_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE1_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE1_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE2_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE2_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE2_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE2_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE2_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE2_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE2_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE3_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE3_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE3_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE3_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE3_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE3_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE3_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE4_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE4_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE4_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE4_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE4_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE4_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE4_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE5_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE5_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE5_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE5_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE5_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE5_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE5_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE6_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE6_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE6_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE6_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE6_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE6_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE6_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE7_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE7_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE7_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE7_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE7_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE7_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_GPU_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_GPU_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_GPU_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_GPU_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_GPU_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_GPU_CORE0_PWR_CTRL_SEL              0x4000000
#define MASK_PMU_APB_PD_GPU_CORE0_MEM_PD_REG                0x0008
#define MASK_PMU_APB_PD_GPU_CORE0_ISO_REG                   0x0004
#define MASK_PMU_APB_PD_GPU_CORE0_PDCA_D_B_REG              0x0002
#define MASK_PMU_APB_PD_GPU_CORE0_PDCA_M_B_REG              0x0001
#define MASK_PMU_APB_PD_GPU_CORE1_PWR_CTRL_SEL              0x4000000
#define MASK_PMU_APB_PD_GPU_CORE1_MEM_PD_REG                0x0008
#define MASK_PMU_APB_PD_GPU_CORE1_ISO_REG                   0x0004
#define MASK_PMU_APB_PD_GPU_CORE1_PDCA_D_B_REG              0x0002
#define MASK_PMU_APB_PD_GPU_CORE1_PDCA_M_B_REG              0x0001
#define MASK_PMU_APB_PD_GPU_CORE2_PWR_CTRL_SEL              0x4000000
#define MASK_PMU_APB_PD_GPU_CORE2_MEM_PD_REG                0x0008
#define MASK_PMU_APB_PD_GPU_CORE2_ISO_REG                   0x0004
#define MASK_PMU_APB_PD_GPU_CORE2_PDCA_D_B_REG              0x0002
#define MASK_PMU_APB_PD_GPU_CORE2_PDCA_M_B_REG              0x0001
#define MASK_PMU_APB_PD_GPU_CORE3_PWR_CTRL_SEL              0x4000000
#define MASK_PMU_APB_PD_GPU_CORE3_MEM_PD_REG                0x0008
#define MASK_PMU_APB_PD_GPU_CORE3_ISO_REG                   0x0004
#define MASK_PMU_APB_PD_GPU_CORE3_PDCA_D_B_REG              0x0002
#define MASK_PMU_APB_PD_GPU_CORE3_PDCA_M_B_REG              0x0001
#define MASK_PMU_APB_PD_CAMERA_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_CAMERA_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_CAMERA_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_CAMERA_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_CAMERA_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_DCAM_BLK_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_DCAM_BLK_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_DCAM_BLK_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_DCAM_BLK_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_DCAM_BLK_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_ISP_BLK_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_ISP_BLK_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_ISP_BLK_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_ISP_BLK_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_ISP_BLK_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_PD_VDSP_BLK_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_VDSP_BLK_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_VDSP_BLK_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_VDSP_BLK_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_VDSP_BLK_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_VDSP_BLK_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_VDSP_BLK_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_DPU_VSP_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_DPU_VSP_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_DPU_VSP_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_DPU_VSP_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_DPU_VSP_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_PD_VENC0_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_VENC0_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_VENC0_PWR_ON_DLY                    0xFF0000
#define MASK_PMU_APB_PD_VENC0_PWR_ON_SEQ_DLY                0xFF00
#define MASK_PMU_APB_PD_VENC0_ISO_ON_DLY                    0x00FF
#define MASK_PMU_APB_PD_VENC1_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_VENC1_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_VENC1_PWR_ON_DLY                    0xFF0000
#define MASK_PMU_APB_PD_VENC1_PWR_ON_SEQ_DLY                0xFF00
#define MASK_PMU_APB_PD_VENC1_ISO_ON_DLY                    0x00FF
#define MASK_PMU_APB_PD_VDEC_FORCE_SHUTDOWN                 0x2000000
#define MASK_PMU_APB_PD_VDEC_AUTO_SHUTDOWN_EN               0x1000000
#define MASK_PMU_APB_PD_VDEC_PWR_ON_DLY                     0xFF0000
#define MASK_PMU_APB_PD_VDEC_PWR_ON_SEQ_DLY                 0xFF00
#define MASK_PMU_APB_PD_VDEC_ISO_ON_DLY                     0x00FF
#define MASK_PMU_APB_PD_AI_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_AI_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_AI_PWR_ON_DLY                       0xFF0000
#define MASK_PMU_APB_PD_AI_PWR_ON_SEQ_DLY                   0xFF00
#define MASK_PMU_APB_PD_AI_ISO_ON_DLY                       0x00FF
#define MASK_PMU_APB_PD_PS_CP_DBG_SHUTDOWN_EN               0x10000000
#define MASK_PMU_APB_PD_PS_CP_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_PS_CP_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_PS_CP_PWR_ON_DLY                    0xFF0000
#define MASK_PMU_APB_PD_PS_CP_PWR_ON_SEQ_DLY                0xFF00
#define MASK_PMU_APB_PD_PS_CP_ISO_ON_DLY                    0x00FF
#define MASK_PMU_APB_PD_PHY_CP_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_PHY_CP_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_PHY_CP_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_PHY_CP_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_PHY_CP_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_CR8_PHY_TOP_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_CR8_PHY_TOP_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_TD_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_TD_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_TD_PWR_ON_DLY                       0xFF0000
#define MASK_PMU_APB_PD_TD_PWR_ON_SEQ_DLY                   0xFF00
#define MASK_PMU_APB_PD_TD_ISO_ON_DLY                       0x00FF
#define MASK_PMU_APB_PD_LW_PROC_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_LW_PROC_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_LW_PROC_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_LW_PROC_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_LW_PROC_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_PD_LCE_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_LCE_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_LCE_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_LCE_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_LCE_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_DPFEC_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_DPFEC_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_DPFEC_PWR_ON_DLY                    0xFF0000
#define MASK_PMU_APB_PD_DPFEC_PWR_ON_SEQ_DLY                0xFF00
#define MASK_PMU_APB_PD_DPFEC_ISO_ON_DLY                    0x00FF
#define MASK_PMU_APB_PD_WCE_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_WCE_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_WCE_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_WCE_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_WCE_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_NR_DL_TOP_FORCE_SHUTDOWN            0x2000000
#define MASK_PMU_APB_PD_NR_DL_TOP_AUTO_SHUTDOWN_EN          0x1000000
#define MASK_PMU_APB_PD_NR_DL_TOP_PWR_ON_DLY                0xFF0000
#define MASK_PMU_APB_PD_NR_DL_TOP_PWR_ON_SEQ_DLY            0xFF00
#define MASK_PMU_APB_PD_NR_DL_TOP_ISO_ON_DLY                0x00FF
#define MASK_PMU_APB_PD_NR_PDS_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_NR_PDS_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_NR_PDS_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_NR_PDS_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_NR_PDS_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_NR_SPP_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_NR_SPP_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_NR_SPP_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_NR_SPP_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_NR_SPP_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_NR_CST_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_NR_CST_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_NR_CST_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_NR_CST_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_NR_CST_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_UNI_TOP_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_UNI_TOP_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_UNI_TOP_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_UNI_TOP_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_UNI_TOP_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_PD_CDMA_PROC0_FORCE_SHUTDOWN           0x2000000
#define MASK_PMU_APB_PD_CDMA_PROC0_AUTO_SHUTDOWN_EN         0x1000000
#define MASK_PMU_APB_PD_CDMA_PROC0_PWR_ON_DLY               0xFF0000
#define MASK_PMU_APB_PD_CDMA_PROC0_PWR_ON_SEQ_DLY           0xFF00
#define MASK_PMU_APB_PD_CDMA_PROC0_ISO_ON_DLY               0x00FF
#define MASK_PMU_APB_PD_CDMA_PROC1_RAM_CTRL_SEL             0x8000000
#define MASK_PMU_APB_PD_CDMA_PROC1_PWR_CTRL_SEL             0x4000000
#define MASK_PMU_APB_PD_CDMA_PROC1_MEM_PD_ONLY_REG          0x0020
#define MASK_PMU_APB_PD_CDMA_PROC1_MEM_RET_REG              0x0010
#define MASK_PMU_APB_PD_CDMA_PROC1_MEM_PD_REG               0x0008
#define MASK_PMU_APB_PD_CDMA_PROC1_ISO_REG                  0x0004
#define MASK_PMU_APB_PD_CDMA_PROC1_PDCA_D_B_REG             0x0002
#define MASK_PMU_APB_PD_CDMA_PROC1_PDCA_M_B_REG             0x0001
#define MASK_PMU_APB_PD_AUDIO_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_AUDIO_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_AUDIO_PWR_ON_DLY                    0xFF0000
#define MASK_PMU_APB_PD_AUDIO_PWR_ON_SEQ_DLY                0xFF00
#define MASK_PMU_APB_PD_AUDIO_ISO_ON_DLY                    0x00FF
#define MASK_PMU_APB_PD_AUD_CEVA_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_AUD_CEVA_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_AUD_CEVA_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_AUD_CEVA_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_AUD_CEVA_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_AUD_CEVA_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_AUD_CEVA_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_IPA_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_IPA_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_IPA_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_IPA_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_IPA_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_DPU_DP_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_DPU_DP_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_DPU_DP_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_DPU_DP_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_DPU_DP_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_PCIE_PD_SEL                         0x8000000
#define MASK_PMU_APB_PD_PCIE_FORCE_SHUTDOWN                 0x2000000
#define MASK_PMU_APB_PD_PCIE_AUTO_SHUTDOWN_EN               0x1000000
#define MASK_PMU_APB_PD_PCIE_PWR_ON_DLY                     0xFF0000
#define MASK_PMU_APB_PD_PCIE_PWR_ON_SEQ_DLY                 0xFF00
#define MASK_PMU_APB_PD_PCIE_ISO_ON_DLY                     0x00FF
#define MASK_PMU_APB_PD_ISE_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_ISE_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_ISE_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_ISE_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_ISE_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_PUB_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_PUB_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_PUB_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_PUB_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_PUB_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE1_RAM_PWR_DLY             0xFF000000
#define MASK_PMU_APB_PD_APCPU_CORE0_RAM_PWR_DLY             0xFF0000
#define MASK_PMU_APB_PD_APCPU_TOP_RAM_PWR_DLY               0xFF00
#define MASK_PMU_APB_PD_AP_RAM_PWR_DLY                      0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE5_RAM_PWR_DLY             0xFF000000
#define MASK_PMU_APB_PD_APCPU_CORE4_RAM_PWR_DLY             0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE3_RAM_PWR_DLY             0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE2_RAM_PWR_DLY             0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE7_RAM_PWR_DLY             0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE6_RAM_PWR_DLY             0x00FF
#define MASK_PMU_APB_PD_GPU_CORE0_RAM_PWR_DLY               0xFF000000
#define MASK_PMU_APB_PD_GPU_RAM_PWR_DLY                     0xFF0000
#define MASK_PMU_APB_PD_GPU_CORE3_RAM_PWR_DLY               0xFF0000
#define MASK_PMU_APB_PD_GPU_CORE2_RAM_PWR_DLY               0xFF00
#define MASK_PMU_APB_PD_GPU_CORE1_RAM_PWR_DLY               0x00FF
#define MASK_PMU_APB_PD_CAMERA_RAM_PWR_DLY                  0xFF000000
#define MASK_PMU_APB_PD_ISP_BLK_RAM_PWR_DLY                 0xFF0000
#define MASK_PMU_APB_PD_DCAM_BLK_RAM_PWR_DLY                0x00FF
#define MASK_PMU_APB_PD_DPU_VSP_RAM_PWR_DLY                 0xFF000000
#define MASK_PMU_APB_PD_VDSP_BLK_RAM_PWR_DLY                0x00FF
#define MASK_PMU_APB_PD_VDEC_RAM_PWR_DLY                    0xFF0000
#define MASK_PMU_APB_PD_VENC1_RAM_PWR_DLY                   0xFF00
#define MASK_PMU_APB_PD_VENC0_RAM_PWR_DLY                   0x00FF
#define MASK_PMU_APB_PD_AI_RAM_PWR_DLY                      0xFF00
#define MASK_PMU_APB_PD_PS_CP_RAM_PWR_DLY                   0xFF00
#define MASK_PMU_APB_PD_CR8_PHY_TOP_RAM_PWR_DLY             0xFF000000
#define MASK_PMU_APB_PD_PHY_CP_RAM_PWR_DLY                  0xFF0000
#define MASK_PMU_APB_PD_LW_PROC_RAM_PWR_DLY                 0xFF000000
#define MASK_PMU_APB_PD_TD_RAM_PWR_DLY                      0xFF0000
#define MASK_PMU_APB_PD_WCE_RAM_PWR_DLY                     0xFF0000
#define MASK_PMU_APB_PD_DPFEC_RAM_PWR_DLY                   0xFF00
#define MASK_PMU_APB_PD_LCE_RAM_PWR_DLY                     0x00FF
#define MASK_PMU_APB_PD_NR_PDS_RAM_PWR_DLY                  0xFF000000
#define MASK_PMU_APB_PD_NR_DL_TOP_RAM_PWR_DLY               0xFF0000
#define MASK_PMU_APB_PD_NR_CST_RAM_PWR_DLY                  0xFF00
#define MASK_PMU_APB_PD_NR_SPP_RAM_PWR_DLY                  0x00FF
#define MASK_PMU_APB_PD_UNI_TOP_RAM_PWR_DLY                 0x00FF
#define MASK_PMU_APB_PD_CDMA_PROC1_RAM_PWR_DLY              0xFF0000
#define MASK_PMU_APB_PD_CDMA_PROC0_RAM_PWR_DLY              0xFF00
#define MASK_PMU_APB_PD_AUD_CEVA_RAM_PWR_DLY                0xFF0000
#define MASK_PMU_APB_PD_AUDIO_RAM_PWR_DLY                   0xFF00
#define MASK_PMU_APB_PD_PCIE_RAM_PWR_DLY                    0xFF000000
#define MASK_PMU_APB_PD_DPU_DP_RAM_PWR_DLY                  0xFF0000
#define MASK_PMU_APB_PD_IPA_RAM_PWR_DLY                     0xFF00
#define MASK_PMU_APB_PD_PUB_RAM_PWR_DLY                     0xFF000000
#define MASK_PMU_APB_PD_ISE_RAM_PWR_DLY                     0xFF00
#define MASK_PMU_APB_ISO_OFF_DLY                            0xFF0000
#define MASK_PMU_APB_CGM_ON_DLY                             0xFF00
#define MASK_PMU_APB_RST_ASSERT_DLY                         0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE1_STATE                   0x1F000000
#define MASK_PMU_APB_PD_APCPU_CORE0_STATE                   0x1F0000
#define MASK_PMU_APB_PD_APCPU_TOP_STATE                     0x1F00
#define MASK_PMU_APB_PD_AP_STATE                            0x001F
#define MASK_PMU_APB_PD_APCPU_CORE5_STATE                   0x1F000000
#define MASK_PMU_APB_PD_APCPU_CORE4_STATE                   0x1F0000
#define MASK_PMU_APB_PD_APCPU_CORE3_STATE                   0x1F00
#define MASK_PMU_APB_PD_APCPU_CORE2_STATE                   0x001F
#define MASK_PMU_APB_PD_APCPU_CORE7_STATE                   0x1F00
#define MASK_PMU_APB_PD_APCPU_CORE6_STATE                   0x001F
#define MASK_PMU_APB_PD_GPU_CORE0_STATE                     0x1F000000
#define MASK_PMU_APB_PD_GPU_STATE                           0x1F0000
#define MASK_PMU_APB_PD_GPU_CORE3_STATE                     0x1F0000
#define MASK_PMU_APB_PD_GPU_CORE2_STATE                     0x1F00
#define MASK_PMU_APB_PD_GPU_CORE1_STATE                     0x001F
#define MASK_PMU_APB_PD_CAMERA_STATE                        0x1F000000
#define MASK_PMU_APB_PD_ISP_BLK_STATE                       0x1F0000
#define MASK_PMU_APB_PD_DCAM_BLK_STATE                      0x001F
#define MASK_PMU_APB_PD_DPU_VSP_STATE                       0x1F000000
#define MASK_PMU_APB_PD_VDSP_BLK_STATE                      0x001F
#define MASK_PMU_APB_PD_VDEC_STATE                          0x1F0000
#define MASK_PMU_APB_PD_VENC1_STATE                         0x1F00
#define MASK_PMU_APB_PD_VENC0_STATE                         0x001F
#define MASK_PMU_APB_PD_AI_STATE                            0x1F00
#define MASK_PMU_APB_PD_PS_CP_STATE                         0x1F00
#define MASK_PMU_APB_PD_CR8_PHY_TOP_STATE                   0x1F000000
#define MASK_PMU_APB_PD_PHY_CP_STATE                        0x1F0000
#define MASK_PMU_APB_PD_LW_PROC_STATE                       0x1F000000
#define MASK_PMU_APB_PD_TD_STATE                            0x1F0000
#define MASK_PMU_APB_PD_WCE_STATE                           0x1F0000
#define MASK_PMU_APB_PD_DPFEC_STATE                         0x1F00
#define MASK_PMU_APB_PD_LCE_STATE                           0x001F
#define MASK_PMU_APB_PD_NR_PDS_STATE                        0x1F000000
#define MASK_PMU_APB_PD_NR_DL_TOP_STATE                     0x1F0000
#define MASK_PMU_APB_PD_NR_CST_STATE                        0x1F00
#define MASK_PMU_APB_PD_NR_SPP_STATE                        0x001F
#define MASK_PMU_APB_PD_UNI_TOP_STATE                       0x001F
#define MASK_PMU_APB_PD_CDMA_PROC0_STATE                    0x1F00
#define MASK_PMU_APB_PD_AUD_CEVA_STATE                      0x1F0000
#define MASK_PMU_APB_PD_AUDIO_STATE                         0x1F00
#define MASK_PMU_APB_PD_PCIE_STATE                          0x1F000000
#define MASK_PMU_APB_PD_DPU_DP_STATE                        0x1F0000
#define MASK_PMU_APB_PD_IPA_STATE                           0x1F00
#define MASK_PMU_APB_PD_PUB_STATE                           0x1F000000
#define MASK_PMU_APB_PD_ISE_STATE                           0x1F00
#define MASK_PMU_APB_RST_PD_DPU_VSP_ANALOG_WRAP_POR_N_REG   0x0004
#define MASK_PMU_APB_PD_DPU_VSP_ANALOG_WRAP_ISO_REG         0x0002
#define MASK_PMU_APB_DPU_VSP_ANALOG_WRAP_ISO_RST_SEL        0x0001
#define MASK_PMU_APB_RST_PD_CAMERA_ANALOG_WRAP_POR_N_REG    0x0004
#define MASK_PMU_APB_PD_CAMERA_ANALOG_WRAP_ISO_REG          0x0002
#define MASK_PMU_APB_CAMERA_ANALOG_WRAP_ISO_RST_SEL         0x0001
#define MASK_PMU_APB_APCPU_CORE0_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE1_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE2_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE3_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE4_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE5_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE6_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE7_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_PACTIVE_CORE0_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE1_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE2_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE3_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE4_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE5_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE6_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE7_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CLUSTER_SW                     0x007F
#define MASK_PMU_APB_APCPU_CORE0_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE0_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE0_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE0_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE0_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE0_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE0_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE0_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE1_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE1_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE1_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE1_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE1_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE1_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE1_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE1_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE2_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE2_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE2_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE2_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE2_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE2_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE2_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE2_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE3_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE3_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE3_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE3_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE3_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE3_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE3_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE3_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE4_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE4_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE4_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE4_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE4_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE4_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE4_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE4_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE4_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE4_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE5_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE5_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE5_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE5_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE5_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE5_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE5_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE5_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE5_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE5_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE6_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE6_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE6_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE6_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE6_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE6_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE6_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE6_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE6_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE6_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE7_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE7_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE7_PACCEPT                    0x0400
#define MASK_PMU_APB_RST_APCPU_CORE7_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE7_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE7_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE7_PREQ_SW                    0x0001
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_SW          0x10000000
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_SW           0x8000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_SW        0x4000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_SW         0x2000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_SW        0x1000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_SW         0x800000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_SW        0x400000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_SW         0x200000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_SW        0x100000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_SW         0x80000
#define MASK_PMU_APB_APCPU_CLUSTER_PACTIVE                  0x7F000
#define MASK_PMU_APB_APCPU_CLUSTER_PDENY                    0x0800
#define MASK_PMU_APB_APCPU_CLUSTER_PACCEPT                  0x0400
#define MASK_PMU_APB_RST_APCPU_CLUSTER_WARM_SW_N            0x0200
#define MASK_PMU_APB_RST_APCPU_CLUSTER_COLD_SW_N            0x0100
#define MASK_PMU_APB_APCPU_CLUSTER_PSTATE_SW                0x00FE
#define MASK_PMU_APB_APCPU_CLUSTER_PREQ_SW                  0x0001
#define MASK_PMU_APB_APCPU_CORE0_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE0_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE1_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE1_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE2_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE2_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE3_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE3_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE4_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE4_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE5_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE5_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE6_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE6_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE7_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE7_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TAR_STATE           0x3F00
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_PRE_STATE           0x003F
#define MASK_PMU_APB_APCPU_CORINTH_RAM_PWR_DLY              0xFF000000
#define MASK_PMU_APB_APCPU_CORE_RAM_PWR_DLY                 0xFF0000
#define MASK_PMU_APB_APCPU_CORE_INITIAL_DLY                 0xFF00
#define MASK_PMU_APB_APCPU_CORINTH_INITIAL_DLY              0x00FF
#define MASK_PMU_APB_APCPU_CORE_RST_DEASSERT_DLY            0xFF000000
#define MASK_PMU_APB_APCPU_CORE_RST_ASSERT_DLY              0xFF0000
#define MASK_PMU_APB_APCPU_CORINTH_RST_DEASSERT_DLY         0xFF00
#define MASK_PMU_APB_APCPU_CORINTH_RST_ASSERT_DLY           0x00FF
#define MASK_PMU_APB_APCPU_CORE_CGM_OFF_DLY                 0xFF00
#define MASK_PMU_APB_APCPU_CORE_CGM_ON_DLY                  0x00FF
#define MASK_PMU_APB_APCPU_CLUSTER_INITIAL_STATE            0x0001
#define MASK_PMU_APB_APCPU_CORINTH_FUNC_RET_GATE_CLK_EN     0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TIME_THRESHOLD      0x0FC0
#define MASK_PMU_APB_APCPU_CORE_DENY_TIME_THRESHOLD         0x003F
#define MASK_PMU_APB_APCPU_CORE6_MODE_ST_CGM_EN_DISABLE     0x0040
#define MASK_PMU_APB_APCPU_CORE5_MODE_ST_CGM_EN_DISABLE     0x0020
#define MASK_PMU_APB_APCPU_CORE4_MODE_ST_CGM_EN_DISABLE     0x0010
#define MASK_PMU_APB_APCPU_CORE3_MODE_ST_CGM_EN_DISABLE     0x0008
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_CGM_EN_DISABLE     0x0004
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_CGM_EN_DISABLE     0x0002
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_CGM_EN_DISABLE     0x0001
#define MASK_PMU_APB_PD_APCPU_CORE7_FRC_ON_EN               0x0080
#define MASK_PMU_APB_PD_APCPU_CORE6_FRC_ON_EN               0x0040
#define MASK_PMU_APB_PD_APCPU_CORE5_FRC_ON_EN               0x0020
#define MASK_PMU_APB_PD_APCPU_CORE4_FRC_ON_EN               0x0010
#define MASK_PMU_APB_PD_APCPU_CORE3_FRC_ON_EN               0x0008
#define MASK_PMU_APB_PD_APCPU_CORE2_FRC_ON_EN               0x0004
#define MASK_PMU_APB_PD_APCPU_CORE1_FRC_ON_EN               0x0002
#define MASK_PMU_APB_PD_APCPU_CORE0_FRC_ON_EN               0x0001
#define MASK_PMU_APB_APCPU_CORE_SOFT_RST_BYPASS             0x0020
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_BYPASS          0x0010
#define MASK_PMU_APB_APCPU_SRST_RST_BYPASS                  0x0008
#define MASK_PMU_APB_CLUSTER_DBGRSTREQ_EN                   0x0004
#define MASK_PMU_APB_APCPU_SOFT_RST_TYPE_SEL                0x0002
#define MASK_PMU_APB_DBGRSTREQ_RST_TYPE_SEL                 0x0001
#define MASK_PMU_APB_DBG_RECOV_WAIT_BUS_IDLE_EN             0x0080
#define MASK_PMU_APB_DBGRSTREQ_TRIG_DBG_RECOV_EN            0x0040
#define MASK_PMU_APB_APCPU_TOP_SOFT_RST_TRIG_DBG_RECOV_EN   0x0020
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_TRIG_DBG_RECOV_EN 0x0010
#define MASK_PMU_APB_DEBUG_RECOV_FORCE_TRIG                 0x0004
#define MASK_PMU_APB_DEBUG_RECOV_AUTO_TRIG_EN               0x0002
#define MASK_PMU_APB_DBG_RECOV_RST_TYPE_SEL                 0x0001
#define MASK_PMU_APB_APCPU_CORE7_OFF_EMU_CLR_INT_DISABLE_EN 0x0080
#define MASK_PMU_APB_APCPU_CORE6_OFF_EMU_CLR_INT_DISABLE_EN 0x0040
#define MASK_PMU_APB_APCPU_CORE5_OFF_EMU_CLR_INT_DISABLE_EN 0x0020
#define MASK_PMU_APB_APCPU_CORE4_OFF_EMU_CLR_INT_DISABLE_EN 0x0010
#define MASK_PMU_APB_APCPU_CORE3_OFF_EMU_CLR_INT_DISABLE_EN 0x0008
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_CLR_INT_DISABLE_EN 0x0004
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_CLR_INT_DISABLE_EN 0x0002
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_CLR_INT_DISABLE_EN 0x0001
#define MASK_PMU_APB_APCPU_CORE7_OFF_EMU_TO_OFF             0x0080
#define MASK_PMU_APB_APCPU_CORE6_OFF_EMU_TO_OFF             0x0040
#define MASK_PMU_APB_APCPU_CORE5_OFF_EMU_TO_OFF             0x0020
#define MASK_PMU_APB_APCPU_CORE4_OFF_EMU_TO_OFF             0x0010
#define MASK_PMU_APB_APCPU_CORE3_OFF_EMU_TO_OFF             0x0008
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_TO_OFF             0x0004
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_TO_OFF             0x0002
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_TO_OFF             0x0001
#define MASK_PMU_APB_WDG_RST_TRIG_DBG_RECOV_EN              0x0001
#define MASK_PMU_APB_CORE7_ON_DISABLE                       0x0080
#define MASK_PMU_APB_CORE6_ON_DISABLE                       0x0040
#define MASK_PMU_APB_CORE5_ON_DISABLE                       0x0020
#define MASK_PMU_APB_CORE4_ON_DISABLE                       0x0010
#define MASK_PMU_APB_CORE3_ON_DISABLE                       0x0008
#define MASK_PMU_APB_CORE2_ON_DISABLE                       0x0004
#define MASK_PMU_APB_CORE1_ON_DISABLE                       0x0002
#define MASK_PMU_APB_CORE0_ON_DISABLE                       0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PACTIVE_EN            0x0100
#define MASK_PMU_APB_APCPU_CORE7_SW_PACTIVE_EN              0x0080
#define MASK_PMU_APB_APCPU_CORE6_SW_PACTIVE_EN              0x0040
#define MASK_PMU_APB_APCPU_CORE5_SW_PACTIVE_EN              0x0020
#define MASK_PMU_APB_APCPU_CORE4_SW_PACTIVE_EN              0x0010
#define MASK_PMU_APB_APCPU_CORE3_SW_PACTIVE_EN              0x0008
#define MASK_PMU_APB_APCPU_CORE2_SW_PACTIVE_EN              0x0004
#define MASK_PMU_APB_APCPU_CORE1_SW_PACTIVE_EN              0x0002
#define MASK_PMU_APB_APCPU_CORE0_SW_PACTIVE_EN              0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_EN           0x0100
#define MASK_PMU_APB_APCPU_CORE7_SW_PCHANNEL_EN             0x0080
#define MASK_PMU_APB_APCPU_CORE6_SW_PCHANNEL_EN             0x0040
#define MASK_PMU_APB_APCPU_CORE5_SW_PCHANNEL_EN             0x0020
#define MASK_PMU_APB_APCPU_CORE4_SW_PCHANNEL_EN             0x0010
#define MASK_PMU_APB_APCPU_CORE3_SW_PCHANNEL_EN             0x0008
#define MASK_PMU_APB_APCPU_CORE2_SW_PCHANNEL_EN             0x0004
#define MASK_PMU_APB_APCPU_CORE1_SW_PCHANNEL_EN             0x0002
#define MASK_PMU_APB_APCPU_CORE0_SW_PCHANNEL_EN             0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_EN       0x0100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_EN         0x0080
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_EN         0x0040
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_EN         0x0020
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_EN         0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_EN         0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_EN         0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_EN         0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_EN         0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_CLR      0x0100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_CLR        0x0080
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_CLR        0x0040
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_CLR        0x0020
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_CLR        0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_CLR        0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_CLR        0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_CLR        0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_CLR        0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER          0x0100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7            0x0080
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6            0x0040
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5            0x0020
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4            0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3            0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2            0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1            0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0            0x0001
#define MASK_PMU_APB_CORE_WFI_MARK_CLR                      0xFF0000
#define MASK_PMU_APB_CORE_WFI_MARK                          0x00FF
#define MASK_PMU_APB_APCPU_CORE_DEBUG_RECOV_STATE_CLR       0xFF000000
#define MASK_PMU_APB_APCPU_CORE7_WAKEUP_FROM_DEBUG_RECOV    0x0080
#define MASK_PMU_APB_APCPU_CORE6_WAKEUP_FROM_DEBUG_RECOV    0x0040
#define MASK_PMU_APB_APCPU_CORE5_WAKEUP_FROM_DEBUG_RECOV    0x0020
#define MASK_PMU_APB_APCPU_CORE4_WAKEUP_FROM_DEBUG_RECOV    0x0010
#define MASK_PMU_APB_APCPU_CORE3_WAKEUP_FROM_DEBUG_RECOV    0x0008
#define MASK_PMU_APB_APCPU_CORE2_WAKEUP_FROM_DEBUG_RECOV    0x0004
#define MASK_PMU_APB_APCPU_CORE1_WAKEUP_FROM_DEBUG_RECOV    0x0002
#define MASK_PMU_APB_APCPU_CORE0_WAKEUP_FROM_DEBUG_RECOV    0x0001
#define MASK_PMU_APB_APCPU_CORE3_POWER_MODE_STATE           0xFF000000
#define MASK_PMU_APB_APCPU_CORE2_POWER_MODE_STATE           0xFF0000
#define MASK_PMU_APB_APCPU_CORE1_POWER_MODE_STATE           0xFF00
#define MASK_PMU_APB_APCPU_CORE0_POWER_MODE_STATE           0x00FF
#define MASK_PMU_APB_APCPU_CORE7_POWER_MODE_STATE           0xFF000000
#define MASK_PMU_APB_APCPU_CORE6_POWER_MODE_STATE           0xFF0000
#define MASK_PMU_APB_APCPU_CORE5_POWER_MODE_STATE           0xFF00
#define MASK_PMU_APB_APCPU_CORE4_POWER_MODE_STATE           0x00FF
#define MASK_PMU_APB_APCPU_CORINTH_POWER_MODE_STATE         0x00FF
#define MASK_PMU_APB_APCPU_CORE7_PCHANNEL_STATE             0xF0000000
#define MASK_PMU_APB_APCPU_CORE6_PCHANNEL_STATE             0xF000000
#define MASK_PMU_APB_APCPU_CORE5_PCHANNEL_STATE             0xF00000
#define MASK_PMU_APB_APCPU_CORE4_PCHANNEL_STATE             0xF0000
#define MASK_PMU_APB_APCPU_CORE3_PCHANNEL_STATE             0xF000
#define MASK_PMU_APB_APCPU_CORE2_PCHANNEL_STATE             0x0F00
#define MASK_PMU_APB_APCPU_CORE1_PCHANNEL_STATE             0x00F0
#define MASK_PMU_APB_APCPU_CORE0_PCHANNEL_STATE             0x000F
#define MASK_PMU_APB_APCPU_CORINTH_PCHANNEL_STATE           0x000F
#define MASK_PMU_APB_CDMA_PROC0_SLEEP_XTL_ON                0x10000
#define MASK_PMU_APB_CH_SLEEP_XTL_ON                        0x0200
#define MASK_PMU_APB_SP_SLEEP_XTL_ON                        0x0100
#define MASK_PMU_APB_ISE_SLEEP_XTL_ON                       0x0020
#define MASK_PMU_APB_IPA_SLEEP_XTL_ON                       0x0010
#define MASK_PMU_APB_AUDIO_SLEEP_XTL_ON                     0x0008
#define MASK_PMU_APB_PHY_CP_SLEEP_XTL_ON                    0x0004
#define MASK_PMU_APB_PS_CP_SLEEP_XTL_ON                     0x0002
#define MASK_PMU_APB_AP_SLEEP_XTL_ON                        0x0001
#define MASK_PMU_APB_AUDIO_PWR_WAIT_CNT                     0xFF000000
#define MASK_PMU_APB_PHY_CP_PWR_WAIT_CNT                    0xFF0000
#define MASK_PMU_APB_PS_CP_PWR_WAIT_CNT                     0xFF00
#define MASK_PMU_APB_AP_PWR_WAIT_CNT                        0x00FF
#define MASK_PMU_APB_ISE_PWR_WAIT_CNT                       0xFF00
#define MASK_PMU_APB_IPA_PWR_WAIT_CNT                       0x00FF
#define MASK_PMU_APB_CH_PWR_WAIT_CNT                        0xFF00
#define MASK_PMU_APB_SP_PWR_WAIT_CNT                        0x00FF
#define MASK_PMU_APB_CDMA_PROC0_PWR_WAIT_CNT                0x00FF
#define MASK_PMU_APB_SP_PWR_PD_SP_MEM_BYP                   0x0002
#define MASK_PMU_APB_SP_PWR_PD_AON_MEM_BYP                  0x0001
#define MASK_PMU_APB_CH_PWR_PD_CH_MEM_BYP                   0x0002
#define MASK_PMU_APB_CH_PWR_PD_AON_MEM_BYP                  0x0001
#define MASK_PMU_APB_AP_DSLP_ENA                            0x0001
#define MASK_PMU_APB_PS_CP_DSLP_ENA                         0x0001
#define MASK_PMU_APB_PHY_CP_DSLP_ENA                        0x0001
#define MASK_PMU_APB_AUDIO_DSLP_ENA                         0x0001
#define MASK_PMU_APB_IPA_DSLP_ENA_7                         0x0080
#define MASK_PMU_APB_IPA_DSLP_ENA_6                         0x0040
#define MASK_PMU_APB_IPA_DSLP_ENA_5                         0x0020
#define MASK_PMU_APB_IPA_DSLP_ENA_4                         0x0010
#define MASK_PMU_APB_IPA_DSLP_ENA_3                         0x0008
#define MASK_PMU_APB_IPA_DSLP_ENA_2                         0x0004
#define MASK_PMU_APB_IPA_DSLP_ENA_1                         0x0002
#define MASK_PMU_APB_IPA_DSLP_ENA                           0x0001
#define MASK_PMU_APB_ISE_DSLP_ENA                           0x0001
#define MASK_PMU_APB_SP_DSLP_ENA                            0x0001
#define MASK_PMU_APB_CH_DSLP_ENA                            0x0001
#define MASK_PMU_APB_CDMA_PROC0_DSLP_ENA                    0x0001
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA                     0x0001
#define MASK_PMU_APB_PS_CP_CORE_INT_DISABLE                 0x0001
#define MASK_PMU_APB_AON_LSLP_ENA                           0x0100
#define MASK_PMU_APB_ISE_LSLP_ENA                           0x0020
#define MASK_PMU_APB_IPA_LSLP_ENA                           0x0010
#define MASK_PMU_APB_AUDIO_LSLP_ENA                         0x0008
#define MASK_PMU_APB_PHY_CP_LSLP_ENA                        0x0004
#define MASK_PMU_APB_PS_CP_LSLP_ENA                         0x0002
#define MASK_PMU_APB_AP_LSLP_ENA                            0x0001
#define MASK_PMU_APB_AUDIO_PUB_DSLP_ENA                     0x0001
#define MASK_PMU_APB_AON_LSLP_WAKEUP_EN                     0x0100
#define MASK_PMU_APB_ISE_LSLP_WAKEUP_EN                     0x0020
#define MASK_PMU_APB_IPA_LSLP_WAKEUP_EN                     0x0010
#define MASK_PMU_APB_AUDIO_LSLP_WAKEUP_EN                   0x0008
#define MASK_PMU_APB_PHY_CP_LSLP_WAKEUP_EN                  0x0004
#define MASK_PMU_APB_PS_CP_LSLP_WAKEUP_EN                   0x0002
#define MASK_PMU_APB_AP_LSLP_WAKEUP_EN                      0x0001
#define MASK_PMU_APB_AUDIO_PUB_DSLP_WAKEUP_EN               0x0001
#define MASK_PMU_APB_PCIE_FORCE_DEEP_SLEEP_REG              0x1000000
#define MASK_PMU_APB_CDMA_PROC0_FORCE_DEEP_SLEEP_REG        0x10000
#define MASK_PMU_APB_CH_FORCE_DEEP_SLEEP_REG                0x0200
#define MASK_PMU_APB_SP_FORCE_DEEP_SLEEP_REG                0x0100
#define MASK_PMU_APB_ISE_FORCE_DEEP_SLEEP_REG               0x0020
#define MASK_PMU_APB_IPA_FORCE_DEEP_SLEEP_REG               0x0010
#define MASK_PMU_APB_AUDIO_FORCE_DEEP_SLEEP_REG             0x0008
#define MASK_PMU_APB_PHY_CP_FORCE_DEEP_SLEEP_REG            0x0004
#define MASK_PMU_APB_PS_CP_FORCE_DEEP_SLEEP_REG             0x0002
#define MASK_PMU_APB_AP_FORCE_DEEP_SLEEP_REG                0x0001
#define MASK_PMU_APB_PUB_FORCE_DEEP_SLEEP_REG               0x0001
#define MASK_PMU_APB_AUDIO_FORCE_PUB_DEEP_SLEEP             0x0001
#define MASK_PMU_APB_PCIE_FORCE_SYSTEM_SLEEP                0x1000000
#define MASK_PMU_APB_APCPU_TOP_FORCE_SYSTEM_SLEEP           0x80000
#define MASK_PMU_APB_CDMA_PROC0_FORCE_SYSTEM_SLEEP          0x10000
#define MASK_PMU_APB_CH_FORCE_SYSTEM_SLEEP                  0x0200
#define MASK_PMU_APB_SP_FORCE_SYSTEM_SLEEP                  0x0100
#define MASK_PMU_APB_ISE_FORCE_SYSTEM_SLEEP                 0x0020
#define MASK_PMU_APB_IPA_FORCE_SYSTEM_SLEEP                 0x0010
#define MASK_PMU_APB_AUDIO_FORCE_SYSTEM_SLEEP               0x0008
#define MASK_PMU_APB_PHY_CP_FORCE_SYSTEM_SLEEP              0x0004
#define MASK_PMU_APB_PS_CP_FORCE_SYSTEM_SLEEP               0x0002
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP                  0x0001
#define MASK_PMU_APB_PUB_FORCE_SYSTEM_SLEEP                 0x0001
#define MASK_PMU_APB_IPA_ALL_FORCE_SYSTEM_SLEEP             0x0010
#define MASK_PMU_APB_AP_ALL_FORCE_SYSTEM_SLEEP              0x0001
#define MASK_PMU_APB_AON_FORCE_LIGHT_SLEEP                  0x0100
#define MASK_PMU_APB_ISE_FORCE_LIGHT_SLEEP                  0x0020
#define MASK_PMU_APB_IPA_FORCE_LIGHT_SLEEP                  0x0010
#define MASK_PMU_APB_AUDIO_FORCE_LIGHT_SLEEP                0x0008
#define MASK_PMU_APB_PHY_CP_FORCE_LIGHT_SLEEP               0x0004
#define MASK_PMU_APB_PS_CP_FORCE_LIGHT_SLEEP                0x0002
#define MASK_PMU_APB_AP_FORCE_LIGHT_SLEEP                   0x0001
#define MASK_PMU_APB_PUB_FORCE_LIGHT_SLEEP                  0x0001
#define MASK_PMU_APB_REG_PCIE_TOP_AB_DDR_PWR_HS_ACK         0x80000000
#define MASK_PMU_APB_REG_PCIE_DDR_PWR_HS_ACK                0x40000000
#define MASK_PMU_APB_REG_IPA_1_TOP_AB_DDR_PWR_HS_ACK        0x20000000
#define MASK_PMU_APB_REG_IPA_1_DDR_PWR_HS_ACK               0x10000000
#define MASK_PMU_APB_REG_IPA_0_TOP_AB_DDR_PWR_HS_ACK        0x8000000
#define MASK_PMU_APB_REG_IPA_0_DDR_PWR_HS_ACK               0x4000000
#define MASK_PMU_APB_REG_AUDIO_TOP_AB_DDR_PWR_HS_ACK        0x2000000
#define MASK_PMU_APB_REG_AUDIO_DDR_PWR_HS_ACK               0x1000000
#define MASK_PMU_APB_REG_PS_CP_1_TOP_AB_DDR_PWR_HS_ACK      0x800000
#define MASK_PMU_APB_REG_PS_CP_1_DDR_PWR_HS_ACK             0x400000
#define MASK_PMU_APB_REG_PS_CP_0_TOP_AB_DDR_PWR_HS_ACK      0x200000
#define MASK_PMU_APB_REG_PS_CP_0_DDR_PWR_HS_ACK             0x100000
#define MASK_PMU_APB_REG_PHY_CP_1_TOP_AB_DDR_PWR_HS_ACK     0x80000
#define MASK_PMU_APB_REG_PHY_CP_1_DDR_PWR_HS_ACK            0x40000
#define MASK_PMU_APB_REG_PHY_CP_0_TOP_AB_DDR_PWR_HS_ACK     0x20000
#define MASK_PMU_APB_REG_PHY_CP_0_DDR_PWR_HS_ACK            0x10000
#define MASK_PMU_APB_REG_GPU_TOP_AB_DDR_PWR_HS_ACK          0x8000
#define MASK_PMU_APB_REG_GPU_DDR_PWR_HS_ACK                 0x4000
#define MASK_PMU_APB_REG_DPU_VSP_1_TOP_AB_DDR_PWR_HS_ACK    0x2000
#define MASK_PMU_APB_REG_DPU_VSP_1_DDR_PWR_HS_ACK           0x1000
#define MASK_PMU_APB_REG_DPU_VSP_0_TOP_AB_DDR_PWR_HS_ACK    0x0800
#define MASK_PMU_APB_REG_DPU_VSP_0_DDR_PWR_HS_ACK           0x0400
#define MASK_PMU_APB_REG_CAMERA_1_TOP_AB_DDR_PWR_HS_ACK     0x0200
#define MASK_PMU_APB_REG_CAMERA_1_DDR_PWR_HS_ACK            0x0100
#define MASK_PMU_APB_REG_CAMERA_0_TOP_AB_DDR_PWR_HS_ACK     0x0080
#define MASK_PMU_APB_REG_CAMERA_0_DDR_PWR_HS_ACK            0x0040
#define MASK_PMU_APB_REG_AI_TOP_AB_DDR_PWR_HS_ACK           0x0020
#define MASK_PMU_APB_REG_AI_DDR_PWR_HS_ACK                  0x0010
#define MASK_PMU_APB_REG_APCPU_TOP_TOP_AB_DDR_PWR_HS_ACK    0x0008
#define MASK_PMU_APB_REG_APCPU_TOP_DDR_PWR_HS_ACK           0x0004
#define MASK_PMU_APB_REG_AP_TOP_AB_DDR_PWR_HS_ACK           0x0002
#define MASK_PMU_APB_REG_AP_DDR_PWR_HS_ACK                  0x0001
#define MASK_PMU_APB_REG_AON_TOP_AB_DDRCFG_PWR_HS_ACK       0x40000
#define MASK_PMU_APB_REG_AON_TOP_AB_DDR_PWR_HS_ACK          0x20000
#define MASK_PMU_APB_REG_AON_PCIE_PWR_HS_ACK                0x10000
#define MASK_PMU_APB_REG_AON_IPA_PWR_HS_ACK                 0x8000
#define MASK_PMU_APB_REG_IPA_AON_PWR_HS_ACK                 0x4000
#define MASK_PMU_APB_REG_AON_AUDIO_PWR_HS_ACK               0x2000
#define MASK_PMU_APB_REG_AUDIO_AON_PWR_HS_ACK               0x1000
#define MASK_PMU_APB_REG_PS_CP_AON_PWR_HS_ACK               0x0800
#define MASK_PMU_APB_REG_PHY_CP_AON_PWR_HS_ACK              0x0400
#define MASK_PMU_APB_REG_AON_GPU_PWR_HS_ACK                 0x0200
#define MASK_PMU_APB_REG_AON_DPU_VSP_PWR_HS_ACK             0x0100
#define MASK_PMU_APB_REG_AON_CAMERA_PWR_HS_ACK              0x0080
#define MASK_PMU_APB_REG_AON_AI_PWR_HS_ACK                  0x0040
#define MASK_PMU_APB_REG_DBG_APCPU_TOP_PWR_HS_ACK           0x0020
#define MASK_PMU_APB_REG_APCPU_TOP_AON_PWR_HS_ACK           0x0010
#define MASK_PMU_APB_REG_AP_AON_PWR_HS_ACK                  0x0008
#define MASK_PMU_APB_REG_AON_AP_PWR_HS_ACK                  0x0004
#define MASK_PMU_APB_REG_ISE_TOP_AB_DDR_PWR_HS_ACK          0x0002
#define MASK_PMU_APB_REG_ISE_DDR_PWR_HS_ACK                 0x0001
#define MASK_PMU_APB_REG_PCIE_IPA_TOP_AB_PWR_HS_ACK_BYP     0x2000
#define MASK_PMU_APB_REG_PCIE_IPA_PWR_HS_ACK                0x1000
#define MASK_PMU_APB_REG_IPA_PCIE_TOP_AB_PWR_HS_ACK_BYP     0x0800
#define MASK_PMU_APB_REG_IPA_PCIE_PWR_HS_ACK                0x0400
#define MASK_PMU_APB_REG_IPA_PS_CP_TOP_AB_PWR_HS_ACK_BYP    0x0200
#define MASK_PMU_APB_REG_IPA_PS_CP_PWR_HS_ACK               0x0100
#define MASK_PMU_APB_REG_IPA_PHY_CP_TOP_AB_PWR_HS_ACK_BYP   0x0080
#define MASK_PMU_APB_REG_IPA_PHY_CP_PWR_HS_ACK              0x0040
#define MASK_PMU_APB_REG_PS_CP_PHY_CP_PWR_HS_ACK            0x0020
#define MASK_PMU_APB_REG_PS_CP_IPA_TOP_AB_PWR_HS_ACK_BYP    0x0010
#define MASK_PMU_APB_REG_PS_CP_IPA_PWR_HS_ACK               0x0008
#define MASK_PMU_APB_REG_PHY_CP_PS_CP_PWR_HS_ACK            0x0004
#define MASK_PMU_APB_REG_PHY_CP_IPA_TOP_AB_PWR_HS_ACK_BYP   0x0002
#define MASK_PMU_APB_REG_PHY_CP_IPA_PWR_HS_ACK              0x0001
#define MASK_PMU_APB_CDMA_PROC0_DEEP_SLEEP                  0x10000
#define MASK_PMU_APB_CH_DEEP_SLEEP                          0x0200
#define MASK_PMU_APB_SP_DEEP_SLEEP                          0x0100
#define MASK_PMU_APB_ISE_DEEP_SLEEP                         0x0020
#define MASK_PMU_APB_IPA_DEEP_SLEEP                         0x0010
#define MASK_PMU_APB_AUDIO_DEEP_SLEEP                       0x0008
#define MASK_PMU_APB_PHY_CP_DEEP_SLEEP                      0x0004
#define MASK_PMU_APB_PS_CP_DEEP_SLEEP                       0x0002
#define MASK_PMU_APB_AP_DEEP_SLEEP                          0x0001
#define MASK_PMU_APB_PUB_DEEP_SLEEP                         0x0001
#define MASK_PMU_APB_AON_LIGHT_SLEEP                        0x0100
#define MASK_PMU_APB_ISE_LIGHT_SLEEP                        0x0020
#define MASK_PMU_APB_IPA_LIGHT_SLEEP                        0x0010
#define MASK_PMU_APB_AUDIO_LIGHT_SLEEP                      0x0008
#define MASK_PMU_APB_PHY_CP_LIGHT_SLEEP                     0x0004
#define MASK_PMU_APB_PS_CP_LIGHT_SLEEP                      0x0002
#define MASK_PMU_APB_AP_LIGHT_SLEEP                         0x0001
#define MASK_PMU_APB_PUB_LIGHT_SLEEP                        0x0001
#define MASK_PMU_APB_ISE_SLP_STATUS                         0xF00000
#define MASK_PMU_APB_IPA_SLP_STATUS                         0xF0000
#define MASK_PMU_APB_AUDIO_SLP_STATUS                       0xF000
#define MASK_PMU_APB_PHY_CP_SLP_STATUS                      0x0F00
#define MASK_PMU_APB_PS_CP_SLP_STATUS                       0x00F0
#define MASK_PMU_APB_AP_SLP_STATUS                          0x000F
#define MASK_PMU_APB_CH_SLP_STATUS                          0x00F0
#define MASK_PMU_APB_SP_SLP_STATUS                          0x000F
#define MASK_PMU_APB_CDMA_PROC0_SLP_STATUS                  0x000F
#define MASK_PMU_APB_UFS_PWR_GATE_BYP                       0x0001
#define MASK_PMU_APB_BAT_LOST_MAGIC_WORD                    0xFFFFFFFF
#define MASK_PMU_APB_NORMAL_VOLTAGE_FLAG_CFG                0x2000
#define MASK_PMU_APB_NORMAL_VOLTAGE_FLAG_AUTO_SEL           0x1000
#define MASK_PMU_APB_NORMAL_VOLTAGE_WAIT_CNT                0x0FF0
#define MASK_PMU_APB_XTL_EN2_VOL_FLAG_ENABLE                0x0008
#define MASK_PMU_APB_XTL_EN1_VOL_FLAG_ENABLE                0x0004
#define MASK_PMU_APB_XTL_EN0_VOL_FLAG_ENABLE                0x0002
#define MASK_PMU_APB_CHIP_SLEEP_VOL_FLAG_ENABLE             0x0001
#define MASK_PMU_APB_EXT_RST_B_DEB_ENABLE                   0x0004
#define MASK_PMU_APB_BATTERY_LOST_DEB_ENABLE                0x0002
#define MASK_PMU_APB_GPIO_SAMPLE_ENABLE                     0x0001
#define MASK_PMU_APB_AON_AUDIO_PWR_HS_ACK                   0x0002
#define MASK_PMU_APB_AON_AUDIO_PWR_HS_REQ_FORCE             0x0001
#define MASK_PMU_APB_PUB_DEEP_SLEEP_WAIT_CNT                0xFFFF0000
#define MASK_PMU_APB_PUB_SLEEP_WAIT_CNT                     0xFFFF
#define MASK_PMU_APB_PUB_PD_VOL_DOWN_ENA                    0x0010
#define MASK_PMU_APB_PUB_VOL_ADJ_ENA                        0x0008
#define MASK_PMU_APB_PUB_SELF_REFRESH_FLAG_BYPASS           0x0004
#define MASK_PMU_APB_PUB_PWR_PD_ACK_BYPASS                  0x0002
#define MASK_PMU_APB_PUB_DEEP_SLEEP_LOCK_ACK_BYPASS         0x0001
#define MASK_PMU_APB_DDR_PHY_ISO_RST_EN                     0x0002
#define MASK_PMU_APB_DDR_PHY_AUTO_RET_EN                    0x0001
#define MASK_PMU_APB_DDR_UMCTL_SOFT_RST                     0x0002
#define MASK_PMU_APB_DDR_PHY_CKE_RET_EN                     0x0001
#define MASK_PMU_APB_PUB_ACC_RDY                            0x0001
#define MASK_PMU_APB_PUB_AUTO_DEEP_SLEEP_ENABLE             0x0008
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK                  0x0004
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP              0x0002
#define MASK_PMU_APB_DDR_SLEEP_DISABLE                      0x0001
#define MASK_PMU_APB_DDR_SLP_STATUS                         0x000F
#define MASK_PMU_APB_PUB_VOL_UP_CNT                         0xFFFF0000
#define MASK_PMU_APB_PUB_VOL_DOWN_CNT                       0xFFFF
#define MASK_PMU_APB_PUB_SMART_LSLP_ENA                     0x10000000
#define MASK_PMU_APB_PCIE_SMART_LSLP_ENA                    0x1000000
#define MASK_PMU_APB_GPU_SMART_LSLP_ENA                     0x800000
#define MASK_PMU_APB_DPU_VSP_SMART_LSLP_ENA                 0x400000
#define MASK_PMU_APB_CAMERA_SMART_LSLP_ENA                  0x200000
#define MASK_PMU_APB_AI_SMART_LSLP_ENA                      0x100000
#define MASK_PMU_APB_APCPU_TOP_SMART_LSLP_ENA               0x80000
#define MASK_PMU_APB_AON_SMART_LSLP_ENA                     0x0100
#define MASK_PMU_APB_ISE_SMART_LSLP_ENA                     0x0020
#define MASK_PMU_APB_IPA_SMART_LSLP_ENA                     0x0010
#define MASK_PMU_APB_AUDIO_SMART_LSLP_ENA                   0x0008
#define MASK_PMU_APB_PHY_CP_SMART_LSLP_ENA                  0x0004
#define MASK_PMU_APB_PS_CP_SMART_LSLP_ENA                   0x0002
#define MASK_PMU_APB_AP_SMART_LSLP_ENA                      0x0001
#define MASK_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE            0xFFFFFFFF
#define MASK_PMU_APB_CAMERA_PUB_DEEP_SLEEP_POLL             0xFF000000
#define MASK_PMU_APB_GPU_PUB_DEEP_SLEEP_POLL                0xFF0000
#define MASK_PMU_APB_APCPU_TOP_PUB_DEEP_SLEEP_POLL          0xFF00
#define MASK_PMU_APB_AP_PUB_DEEP_SLEEP_POLL                 0x00FF
#define MASK_PMU_APB_DPU_VSP_PUB_DEEP_SLEEP_POLL            0x00FF
#define MASK_PMU_APB_PS_CP_PUB_DEEP_SLEEP_POLL              0xFF000000
#define MASK_PMU_APB_AI_PUB_DEEP_SLEEP_POLL                 0x00FF
#define MASK_PMU_APB_PHY_CP_PUB_DEEP_SLEEP_POLL             0xFF0000
#define MASK_PMU_APB_AUDIO_PUB_DEEP_SLEEP_POLL              0xFF0000
#define MASK_PMU_APB_ISE_PUB_DEEP_SLEEP_POLL                0xFF000000
#define MASK_PMU_APB_PCIE_PUB_DEEP_SLEEP_POLL               0xFF00
#define MASK_PMU_APB_IPA_PUB_DEEP_SLEEP_POLL                0x00FF
#define MASK_PMU_APB_AON_PUB_DEEP_SLEEP_POLL                0xFF0000
#define MASK_PMU_APB_CH_PUB_DEEP_SLEEP_POLL                 0xFF00
#define MASK_PMU_APB_SP_PUB_DEEP_SLEEP_POLL                 0x00FF
#define MASK_PMU_APB_PUB_DFS_FSP_OP_DATA                    0x0100
#define MASK_PMU_APB_PUB_DFS_FSP_OP                         0x0080
#define MASK_PMU_APB_PUB_DFS_FRQ_SET_DATA                   0x0070
#define MASK_PMU_APB_PUB_DFS_FRQ_SEL_SET                    0x0008
#define MASK_PMU_APB_PUB_DFS_FRQ_SEL_LOCK                   0x0007
#define MASK_PMU_APB_PUB_DEEP_SLEEP_SEL                     0x0001
#define MASK_PMU_APB_SP_ACCESS_DDR_EIC_EN                   0x0002
#define MASK_PMU_APB_SP_ACCESS_DDR_EN                       0x0001
#define MASK_PMU_APB_CH_ACCESS_DDR_EN                       0x0001
#define MASK_PMU_APB_FW_WAKEUP_DDR_EN                       0x0001
#define MASK_PMU_APB_LPDDR3_DPLL0_CNT_DONE_BYP              0x0001
#define MASK_PMU_APB_LPDDR3_DPLL1_CNT_DONE_BYP              0x0001
#define MASK_PMU_APB_LPDDR3_DPLL2_CNT_DONE_BYP              0x0001
#define MASK_PMU_APB_XTL0_TOP_DVFS_SEL                      0x2000000
#define MASK_PMU_APB_XTL0_PUB_SEL                           0x200000
#define MASK_PMU_APB_XTL0_CDMA_AUTO_SEL                     0x80000
#define MASK_PMU_APB_XTL0_CDMA_PROC0_SEL                    0x40000
#define MASK_PMU_APB_XTL0_CH_SEL                            0x0800
#define MASK_PMU_APB_XTL0_SP_SEL                            0x0400
#define MASK_PMU_APB_XTL0_ISE_SEL                           0x0080
#define MASK_PMU_APB_XTL0_IPA_SEL                           0x0040
#define MASK_PMU_APB_XTL0_AUDIO_SEL                         0x0020
#define MASK_PMU_APB_XTL0_PHY_CP_SEL                        0x0010
#define MASK_PMU_APB_XTL0_PS_CP_SEL                         0x0008
#define MASK_PMU_APB_XTL0_AP_SEL                            0x0004
#define MASK_PMU_APB_XTL0_FRC_OFF                           0x0002
#define MASK_PMU_APB_XTL0_FRC_ON                            0x0001
#define MASK_PMU_APB_XTLBUF0_TOP_DVFS_SEL                   0x2000000
#define MASK_PMU_APB_XTLBUF0_PUB_SEL                        0x200000
#define MASK_PMU_APB_XTLBUF0_CDMA_AUTO_SEL                  0x80000
#define MASK_PMU_APB_XTLBUF0_CDMA_PROC0_SEL                 0x40000
#define MASK_PMU_APB_XTLBUF0_CH_SEL                         0x0800
#define MASK_PMU_APB_XTLBUF0_SP_SEL                         0x0400
#define MASK_PMU_APB_XTLBUF0_ISE_SEL                        0x0080
#define MASK_PMU_APB_XTLBUF0_IPA_SEL                        0x0040
#define MASK_PMU_APB_XTLBUF0_AUDIO_SEL                      0x0020
#define MASK_PMU_APB_XTLBUF0_PHY_CP_SEL                     0x0010
#define MASK_PMU_APB_XTLBUF0_PS_CP_SEL                      0x0008
#define MASK_PMU_APB_XTLBUF0_AP_SEL                         0x0004
#define MASK_PMU_APB_XTLBUF0_FRC_OFF                        0x0002
#define MASK_PMU_APB_XTLBUF0_FRC_ON                         0x0001
#define MASK_PMU_APB_XTLBUF1_TOP_DVFS_SEL                   0x2000000
#define MASK_PMU_APB_XTLBUF1_PUB_SEL                        0x200000
#define MASK_PMU_APB_XTLBUF1_CDMA_AUTO_SEL                  0x80000
#define MASK_PMU_APB_XTLBUF1_CDMA_PROC0_SEL                 0x40000
#define MASK_PMU_APB_XTLBUF1_CH_SEL                         0x0800
#define MASK_PMU_APB_XTLBUF1_SP_SEL                         0x0400
#define MASK_PMU_APB_XTLBUF1_ISE_SEL                        0x0080
#define MASK_PMU_APB_XTLBUF1_IPA_SEL                        0x0040
#define MASK_PMU_APB_XTLBUF1_AUDIO_SEL                      0x0020
#define MASK_PMU_APB_XTLBUF1_PHY_CP_SEL                     0x0010
#define MASK_PMU_APB_XTLBUF1_PS_CP_SEL                      0x0008
#define MASK_PMU_APB_XTLBUF1_AP_SEL                         0x0004
#define MASK_PMU_APB_XTLBUF1_FRC_OFF                        0x0002
#define MASK_PMU_APB_XTLBUF1_FRC_ON                         0x0001
#define MASK_PMU_APB_RCO100M_PCIE3_L2_SEL                   0x8000000
#define MASK_PMU_APB_RCO100M_CSYSPWRUPREQ_SEL               0x4000000
#define MASK_PMU_APB_RCO100M_TOP_DVFS_SEL                   0x2000000
#define MASK_PMU_APB_RCO100M_PUB_SEL                        0x200000
#define MASK_PMU_APB_RCO100M_CDMA_AUTO_SEL                  0x80000
#define MASK_PMU_APB_RCO100M_CDMA_PROC0_SEL                 0x40000
#define MASK_PMU_APB_RCO100M_CH_SEL                         0x0800
#define MASK_PMU_APB_RCO100M_SP_SEL                         0x0400
#define MASK_PMU_APB_RCO100M_ISE_SEL                        0x0080
#define MASK_PMU_APB_RCO100M_IPA_SEL                        0x0040
#define MASK_PMU_APB_RCO100M_AUDIO_SEL                      0x0020
#define MASK_PMU_APB_RCO100M_PHY_CP_SEL                     0x0010
#define MASK_PMU_APB_RCO100M_PS_CP_SEL                      0x0008
#define MASK_PMU_APB_RCO100M_AP_SEL                         0x0004
#define MASK_PMU_APB_RCO100M_FRC_OFF                        0x0002
#define MASK_PMU_APB_RCO100M_FRC_ON                         0x0001
#define MASK_PMU_APB_RCO60M_TOP_DVFS_SEL                    0x2000000
#define MASK_PMU_APB_RCO60M_PUB_SEL                         0x200000
#define MASK_PMU_APB_RCO60M_CDMA_AUTO_SEL                   0x80000
#define MASK_PMU_APB_RCO60M_CDMA_PROC0_SEL                  0x40000
#define MASK_PMU_APB_RCO60M_CH_SEL                          0x0800
#define MASK_PMU_APB_RCO60M_SP_SEL                          0x0400
#define MASK_PMU_APB_RCO60M_ISE_SEL                         0x0080
#define MASK_PMU_APB_RCO60M_IPA_SEL                         0x0040
#define MASK_PMU_APB_RCO60M_AUDIO_SEL                       0x0020
#define MASK_PMU_APB_RCO60M_PHY_CP_SEL                      0x0010
#define MASK_PMU_APB_RCO60M_PS_CP_SEL                       0x0008
#define MASK_PMU_APB_RCO60M_AP_SEL                          0x0004
#define MASK_PMU_APB_RCO60M_FRC_OFF                         0x0002
#define MASK_PMU_APB_RCO60M_FRC_ON                          0x0001
#define MASK_PMU_APB_RCO6M_TOP_DVFS_SEL                     0x2000000
#define MASK_PMU_APB_RCO6M_PUB_SEL                          0x200000
#define MASK_PMU_APB_RCO6M_CDMA_AUTO_SEL                    0x80000
#define MASK_PMU_APB_RCO6M_CDMA_PROC0_SEL                   0x40000
#define MASK_PMU_APB_RCO6M_CH_SEL                           0x0800
#define MASK_PMU_APB_RCO6M_SP_SEL                           0x0400
#define MASK_PMU_APB_RCO6M_ISE_SEL                          0x0080
#define MASK_PMU_APB_RCO6M_IPA_SEL                          0x0040
#define MASK_PMU_APB_RCO6M_AUDIO_SEL                        0x0020
#define MASK_PMU_APB_RCO6M_PHY_CP_SEL                       0x0010
#define MASK_PMU_APB_RCO6M_PS_CP_SEL                        0x0008
#define MASK_PMU_APB_RCO6M_AP_SEL                           0x0004
#define MASK_PMU_APB_RCO6M_FRC_OFF                          0x0002
#define MASK_PMU_APB_RCO6M_FRC_ON                           0x0001
#define MASK_PMU_APB_RCO150M_TOP_DVFS_SEL                   0x2000000
#define MASK_PMU_APB_RCO150M_PUB_SEL                        0x200000
#define MASK_PMU_APB_RCO150M_CDMA_AUTO_SEL                  0x80000
#define MASK_PMU_APB_RCO150M_CDMA_PROC0_SEL                 0x40000
#define MASK_PMU_APB_RCO150M_CH_SEL                         0x0800
#define MASK_PMU_APB_RCO150M_SP_SEL                         0x0400
#define MASK_PMU_APB_RCO150M_ISE_SEL                        0x0080
#define MASK_PMU_APB_RCO150M_IPA_SEL                        0x0040
#define MASK_PMU_APB_RCO150M_AUDIO_SEL                      0x0020
#define MASK_PMU_APB_RCO150M_PHY_CP_SEL                     0x0010
#define MASK_PMU_APB_RCO150M_PS_CP_SEL                      0x0008
#define MASK_PMU_APB_RCO150M_AP_SEL                         0x0004
#define MASK_PMU_APB_RCO150M_FRC_OFF                        0x0002
#define MASK_PMU_APB_RCO150M_FRC_ON                         0x0001
#define MASK_PMU_APB_MPLLSCU_REF_SEL                        0x38000000
#define MASK_PMU_APB_MPLLSCU_TOP_DVFS_SEL                   0x2000000
#define MASK_PMU_APB_MPLLSCU_PUB_SEL                        0x200000
#define MASK_PMU_APB_MPLLSCU_CDMA2PMU_AUTO_SEL              0x100000
#define MASK_PMU_APB_MPLLSCU_CDMA_AUTO_SEL                  0x80000
#define MASK_PMU_APB_MPLLSCU_CDMA_PROC0_SEL                 0x40000
#define MASK_PMU_APB_MPLLSCU_CH_SEL                         0x0800
#define MASK_PMU_APB_MPLLSCU_SP_SEL                         0x0400
#define MASK_PMU_APB_MPLLSCU_ISE_SEL                        0x0080
#define MASK_PMU_APB_MPLLSCU_IPA_SEL                        0x0040
#define MASK_PMU_APB_MPLLSCU_AUDIO_SEL                      0x0020
#define MASK_PMU_APB_MPLLSCU_PHY_CP_SEL                     0x0010
#define MASK_PMU_APB_MPLLSCU_PS_CP_SEL                      0x0008
#define MASK_PMU_APB_MPLLSCU_AP_SEL                         0x0004
#define MASK_PMU_APB_MPLLSCU_FRC_OFF                        0x0002
#define MASK_PMU_APB_MPLLSCU_FRC_ON                         0x0001
#define MASK_PMU_APB_MPLLLIT_REF_SEL                        0x38000000
#define MASK_PMU_APB_MPLLLIT_TOP_DVFS_SEL                   0x2000000
#define MASK_PMU_APB_MPLLLIT_PUB_SEL                        0x200000
#define MASK_PMU_APB_MPLLLIT_CDMA2PMU_AUTO_SEL              0x100000
#define MASK_PMU_APB_MPLLLIT_CDMA_AUTO_SEL                  0x80000
#define MASK_PMU_APB_MPLLLIT_CDMA_PROC0_SEL                 0x40000
#define MASK_PMU_APB_MPLLLIT_CH_SEL                         0x0800
#define MASK_PMU_APB_MPLLLIT_SP_SEL                         0x0400
#define MASK_PMU_APB_MPLLLIT_ISE_SEL                        0x0080
#define MASK_PMU_APB_MPLLLIT_IPA_SEL                        0x0040
#define MASK_PMU_APB_MPLLLIT_AUDIO_SEL                      0x0020
#define MASK_PMU_APB_MPLLLIT_PHY_CP_SEL                     0x0010
#define MASK_PMU_APB_MPLLLIT_PS_CP_SEL                      0x0008
#define MASK_PMU_APB_MPLLLIT_AP_SEL                         0x0004
#define MASK_PMU_APB_MPLLLIT_FRC_OFF                        0x0002
#define MASK_PMU_APB_MPLLLIT_FRC_ON                         0x0001
#define MASK_PMU_APB_MPLLMID_REF_SEL                        0x38000000
#define MASK_PMU_APB_MPLLMID_TOP_DVFS_SEL                   0x2000000
#define MASK_PMU_APB_MPLLMID_PUB_SEL                        0x200000
#define MASK_PMU_APB_MPLLMID_CDMA2PMU_AUTO_SEL              0x100000
#define MASK_PMU_APB_MPLLMID_CDMA_AUTO_SEL                  0x80000
#define MASK_PMU_APB_MPLLMID_CDMA_PROC0_SEL                 0x40000
#define MASK_PMU_APB_MPLLMID_CH_SEL                         0x0800
#define MASK_PMU_APB_MPLLMID_SP_SEL                         0x0400
#define MASK_PMU_APB_MPLLMID_ISE_SEL                        0x0080
#define MASK_PMU_APB_MPLLMID_IPA_SEL                        0x0040
#define MASK_PMU_APB_MPLLMID_AUDIO_SEL                      0x0020
#define MASK_PMU_APB_MPLLMID_PHY_CP_SEL                     0x0010
#define MASK_PMU_APB_MPLLMID_PS_CP_SEL                      0x0008
#define MASK_PMU_APB_MPLLMID_AP_SEL                         0x0004
#define MASK_PMU_APB_MPLLMID_FRC_OFF                        0x0002
#define MASK_PMU_APB_MPLLMID_FRC_ON                         0x0001
#define MASK_PMU_APB_MPLLBIG_REF_SEL                        0x38000000
#define MASK_PMU_APB_MPLLBIG_TOP_DVFS_SEL                   0x2000000
#define MASK_PMU_APB_MPLLBIG_PUB_SEL                        0x200000
#define MASK_PMU_APB_MPLLBIG_CDMA2PMU_AUTO_SEL              0x100000
#define MASK_PMU_APB_MPLLBIG_CDMA_AUTO_SEL                  0x80000
#define MASK_PMU_APB_MPLLBIG_CDMA_PROC0_SEL                 0x40000
#define MASK_PMU_APB_MPLLBIG_CH_SEL                         0x0800
#define MASK_PMU_APB_MPLLBIG_SP_SEL                         0x0400
#define MASK_PMU_APB_MPLLBIG_ISE_SEL                        0x0080
#define MASK_PMU_APB_MPLLBIG_IPA_SEL                        0x0040
#define MASK_PMU_APB_MPLLBIG_AUDIO_SEL                      0x0020
#define MASK_PMU_APB_MPLLBIG_PHY_CP_SEL                     0x0010
#define MASK_PMU_APB_MPLLBIG_PS_CP_SEL                      0x0008
#define MASK_PMU_APB_MPLLBIG_AP_SEL                         0x0004
#define MASK_PMU_APB_MPLLBIG_FRC_OFF                        0x0002
#define MASK_PMU_APB_MPLLBIG_FRC_ON                         0x0001
#define MASK_PMU_APB_RPLL_REF_SEL                           0x18000000
#define MASK_PMU_APB_RPLL_TOP_DVFS_SEL                      0x2000000
#define MASK_PMU_APB_RPLL_PUB_SEL                           0x200000
#define MASK_PMU_APB_RPLL_CDMA2PMU_AUTO_SEL                 0x100000
#define MASK_PMU_APB_RPLL_CDMA_AUTO_SEL                     0x80000
#define MASK_PMU_APB_RPLL_CDMA_PROC0_SEL                    0x40000
#define MASK_PMU_APB_RPLL_CH_SEL                            0x0800
#define MASK_PMU_APB_RPLL_SP_SEL                            0x0400
#define MASK_PMU_APB_RPLL_ISE_SEL                           0x0080
#define MASK_PMU_APB_RPLL_IPA_SEL                           0x0040
#define MASK_PMU_APB_RPLL_AUDIO_SEL                         0x0020
#define MASK_PMU_APB_RPLL_PHY_CP_SEL                        0x0010
#define MASK_PMU_APB_RPLL_PS_CP_SEL                         0x0008
#define MASK_PMU_APB_RPLL_AP_SEL                            0x0004
#define MASK_PMU_APB_RPLL_FRC_OFF                           0x0002
#define MASK_PMU_APB_RPLL_FRC_ON                            0x0001
#define MASK_PMU_APB_DPLL0_REF_SEL                          0x38000000
#define MASK_PMU_APB_DPLL0_TOP_DVFS_SEL                     0x2000000
#define MASK_PMU_APB_DPLL0_PUB_SEL                          0x200000
#define MASK_PMU_APB_DPLL0_CDMA2PMU_AUTO_SEL                0x100000
#define MASK_PMU_APB_DPLL0_CDMA_AUTO_SEL                    0x80000
#define MASK_PMU_APB_DPLL0_CDMA_PROC0_SEL                   0x40000
#define MASK_PMU_APB_DPLL0_CH_SEL                           0x0800
#define MASK_PMU_APB_DPLL0_SP_SEL                           0x0400
#define MASK_PMU_APB_DPLL0_ISE_SEL                          0x0080
#define MASK_PMU_APB_DPLL0_IPA_SEL                          0x0040
#define MASK_PMU_APB_DPLL0_AUDIO_SEL                        0x0020
#define MASK_PMU_APB_DPLL0_PHY_CP_SEL                       0x0010
#define MASK_PMU_APB_DPLL0_PS_CP_SEL                        0x0008
#define MASK_PMU_APB_DPLL0_AP_SEL                           0x0004
#define MASK_PMU_APB_DPLL0_FRC_OFF                          0x0002
#define MASK_PMU_APB_DPLL0_FRC_ON                           0x0001
#define MASK_PMU_APB_DPLL1_REF_SEL                          0x38000000
#define MASK_PMU_APB_DPLL1_TOP_DVFS_SEL                     0x2000000
#define MASK_PMU_APB_DPLL1_PUB_SEL                          0x200000
#define MASK_PMU_APB_DPLL1_CDMA2PMU_AUTO_SEL                0x100000
#define MASK_PMU_APB_DPLL1_CDMA_AUTO_SEL                    0x80000
#define MASK_PMU_APB_DPLL1_CDMA_PROC0_SEL                   0x40000
#define MASK_PMU_APB_DPLL1_CH_SEL                           0x0800
#define MASK_PMU_APB_DPLL1_SP_SEL                           0x0400
#define MASK_PMU_APB_DPLL1_ISE_SEL                          0x0080
#define MASK_PMU_APB_DPLL1_IPA_SEL                          0x0040
#define MASK_PMU_APB_DPLL1_AUDIO_SEL                        0x0020
#define MASK_PMU_APB_DPLL1_PHY_CP_SEL                       0x0010
#define MASK_PMU_APB_DPLL1_PS_CP_SEL                        0x0008
#define MASK_PMU_APB_DPLL1_AP_SEL                           0x0004
#define MASK_PMU_APB_DPLL1_FRC_OFF                          0x0002
#define MASK_PMU_APB_DPLL1_FRC_ON                           0x0001
#define MASK_PMU_APB_DPLL2_REF_SEL                          0x38000000
#define MASK_PMU_APB_DPLL2_TOP_DVFS_SEL                     0x2000000
#define MASK_PMU_APB_DPLL2_PUB_SEL                          0x200000
#define MASK_PMU_APB_DPLL2_CDMA2PMU_AUTO_SEL                0x100000
#define MASK_PMU_APB_DPLL2_CDMA_AUTO_SEL                    0x80000
#define MASK_PMU_APB_DPLL2_CDMA_PROC0_SEL                   0x40000
#define MASK_PMU_APB_DPLL2_CH_SEL                           0x0800
#define MASK_PMU_APB_DPLL2_SP_SEL                           0x0400
#define MASK_PMU_APB_DPLL2_ISE_SEL                          0x0080
#define MASK_PMU_APB_DPLL2_IPA_SEL                          0x0040
#define MASK_PMU_APB_DPLL2_AUDIO_SEL                        0x0020
#define MASK_PMU_APB_DPLL2_PHY_CP_SEL                       0x0010
#define MASK_PMU_APB_DPLL2_PS_CP_SEL                        0x0008
#define MASK_PMU_APB_DPLL2_AP_SEL                           0x0004
#define MASK_PMU_APB_DPLL2_FRC_OFF                          0x0002
#define MASK_PMU_APB_DPLL2_FRC_ON                           0x0001
#define MASK_PMU_APB_GPLL_REF_SEL                           0x18000000
#define MASK_PMU_APB_GPLL_TOP_DVFS_SEL                      0x2000000
#define MASK_PMU_APB_GPLL_PUB_SEL                           0x200000
#define MASK_PMU_APB_GPLL_CDMA2PMU_AUTO_SEL                 0x100000
#define MASK_PMU_APB_GPLL_CDMA_AUTO_SEL                     0x80000
#define MASK_PMU_APB_GPLL_CDMA_PROC0_SEL                    0x40000
#define MASK_PMU_APB_GPLL_CH_SEL                            0x0800
#define MASK_PMU_APB_GPLL_SP_SEL                            0x0400
#define MASK_PMU_APB_GPLL_ISE_SEL                           0x0080
#define MASK_PMU_APB_GPLL_IPA_SEL                           0x0040
#define MASK_PMU_APB_GPLL_AUDIO_SEL                         0x0020
#define MASK_PMU_APB_GPLL_PHY_CP_SEL                        0x0010
#define MASK_PMU_APB_GPLL_PS_CP_SEL                         0x0008
#define MASK_PMU_APB_GPLL_AP_SEL                            0x0004
#define MASK_PMU_APB_GPLL_FRC_OFF                           0x0002
#define MASK_PMU_APB_GPLL_FRC_ON                            0x0001
#define MASK_PMU_APB_AIPLL_REF_SEL                          0x18000000
#define MASK_PMU_APB_AIPLL_TOP_DVFS_SEL                     0x2000000
#define MASK_PMU_APB_AIPLL_PUB_SEL                          0x200000
#define MASK_PMU_APB_AIPLL_CDMA2PMU_AUTO_SEL                0x100000
#define MASK_PMU_APB_AIPLL_CDMA_AUTO_SEL                    0x80000
#define MASK_PMU_APB_AIPLL_CDMA_PROC0_SEL                   0x40000
#define MASK_PMU_APB_AIPLL_CH_SEL                           0x0800
#define MASK_PMU_APB_AIPLL_SP_SEL                           0x0400
#define MASK_PMU_APB_AIPLL_ISE_SEL                          0x0080
#define MASK_PMU_APB_AIPLL_IPA_SEL                          0x0040
#define MASK_PMU_APB_AIPLL_AUDIO_SEL                        0x0020
#define MASK_PMU_APB_AIPLL_PHY_CP_SEL                       0x0010
#define MASK_PMU_APB_AIPLL_PS_CP_SEL                        0x0008
#define MASK_PMU_APB_AIPLL_AP_SEL                           0x0004
#define MASK_PMU_APB_AIPLL_FRC_OFF                          0x0002
#define MASK_PMU_APB_AIPLL_FRC_ON                           0x0001
#define MASK_PMU_APB_VDSPPLL_REF_SEL                        0x18000000
#define MASK_PMU_APB_VDSPPLL_TOP_DVFS_SEL                   0x2000000
#define MASK_PMU_APB_VDSPPLL_PUB_SEL                        0x200000
#define MASK_PMU_APB_VDSPPLL_CDMA2PMU_AUTO_SEL              0x100000
#define MASK_PMU_APB_VDSPPLL_CDMA_AUTO_SEL                  0x80000
#define MASK_PMU_APB_VDSPPLL_CDMA_PROC0_SEL                 0x40000
#define MASK_PMU_APB_VDSPPLL_CH_SEL                         0x0800
#define MASK_PMU_APB_VDSPPLL_SP_SEL                         0x0400
#define MASK_PMU_APB_VDSPPLL_ISE_SEL                        0x0080
#define MASK_PMU_APB_VDSPPLL_IPA_SEL                        0x0040
#define MASK_PMU_APB_VDSPPLL_AUDIO_SEL                      0x0020
#define MASK_PMU_APB_VDSPPLL_PHY_CP_SEL                     0x0010
#define MASK_PMU_APB_VDSPPLL_PS_CP_SEL                      0x0008
#define MASK_PMU_APB_VDSPPLL_AP_SEL                         0x0004
#define MASK_PMU_APB_VDSPPLL_FRC_OFF                        0x0002
#define MASK_PMU_APB_VDSPPLL_FRC_ON                         0x0001
#define MASK_PMU_APB_PHYCPR8PLL_REF_SEL                     0x18000000
#define MASK_PMU_APB_PHYCPR8PLL_TOP_DVFS_SEL                0x2000000
#define MASK_PMU_APB_PHYCPR8PLL_PUB_SEL                     0x200000
#define MASK_PMU_APB_PHYCPR8PLL_CDMA2PMU_AUTO_SEL           0x100000
#define MASK_PMU_APB_PHYCPR8PLL_CDMA_AUTO_SEL               0x80000
#define MASK_PMU_APB_PHYCPR8PLL_CDMA_PROC0_SEL              0x40000
#define MASK_PMU_APB_PHYCPR8PLL_CH_SEL                      0x0800
#define MASK_PMU_APB_PHYCPR8PLL_SP_SEL                      0x0400
#define MASK_PMU_APB_PHYCPR8PLL_ISE_SEL                     0x0080
#define MASK_PMU_APB_PHYCPR8PLL_IPA_SEL                     0x0040
#define MASK_PMU_APB_PHYCPR8PLL_AUDIO_SEL                   0x0020
#define MASK_PMU_APB_PHYCPR8PLL_PHY_CP_SEL                  0x0010
#define MASK_PMU_APB_PHYCPR8PLL_PS_CP_SEL                   0x0008
#define MASK_PMU_APB_PHYCPR8PLL_AP_SEL                      0x0004
#define MASK_PMU_APB_PHYCPR8PLL_FRC_OFF                     0x0002
#define MASK_PMU_APB_PHYCPR8PLL_FRC_ON                      0x0001
#define MASK_PMU_APB_PSCPR8PLL_REF_SEL                      0x18000000
#define MASK_PMU_APB_PSCPR8PLL_TOP_DVFS_SEL                 0x2000000
#define MASK_PMU_APB_PSCPR8PLL_PUB_SEL                      0x200000
#define MASK_PMU_APB_PSCPR8PLL_CDMA2PMU_AUTO_SEL            0x100000
#define MASK_PMU_APB_PSCPR8PLL_CDMA_AUTO_SEL                0x80000
#define MASK_PMU_APB_PSCPR8PLL_CDMA_PROC0_SEL               0x40000
#define MASK_PMU_APB_PSCPR8PLL_CH_SEL                       0x0800
#define MASK_PMU_APB_PSCPR8PLL_SP_SEL                       0x0400
#define MASK_PMU_APB_PSCPR8PLL_ISE_SEL                      0x0080
#define MASK_PMU_APB_PSCPR8PLL_IPA_SEL                      0x0040
#define MASK_PMU_APB_PSCPR8PLL_AUDIO_SEL                    0x0020
#define MASK_PMU_APB_PSCPR8PLL_PHY_CP_SEL                   0x0010
#define MASK_PMU_APB_PSCPR8PLL_PS_CP_SEL                    0x0008
#define MASK_PMU_APB_PSCPR8PLL_AP_SEL                       0x0004
#define MASK_PMU_APB_PSCPR8PLL_FRC_OFF                      0x0002
#define MASK_PMU_APB_PSCPR8PLL_FRC_ON                       0x0001
#define MASK_PMU_APB_TGPLL_REF_SEL                          0x18000000
#define MASK_PMU_APB_TGPLL_TOP_DVFS_SEL                     0x2000000
#define MASK_PMU_APB_TGPLL_PUB_SEL                          0x200000
#define MASK_PMU_APB_TGPLL_CDMA2PMU_AUTO_SEL                0x100000
#define MASK_PMU_APB_TGPLL_CDMA_AUTO_SEL                    0x80000
#define MASK_PMU_APB_TGPLL_CDMA_PROC0_SEL                   0x40000
#define MASK_PMU_APB_TGPLL_CH_SEL                           0x0800
#define MASK_PMU_APB_TGPLL_SP_SEL                           0x0400
#define MASK_PMU_APB_TGPLL_ISE_SEL                          0x0080
#define MASK_PMU_APB_TGPLL_IPA_SEL                          0x0040
#define MASK_PMU_APB_TGPLL_AUDIO_SEL                        0x0020
#define MASK_PMU_APB_TGPLL_PHY_CP_SEL                       0x0010
#define MASK_PMU_APB_TGPLL_PS_CP_SEL                        0x0008
#define MASK_PMU_APB_TGPLL_AP_SEL                           0x0004
#define MASK_PMU_APB_TGPLL_FRC_OFF                          0x0002
#define MASK_PMU_APB_TGPLL_FRC_ON                           0x0001
#define MASK_PMU_APB_V4NRPLL_REF_SEL                        0x18000000
#define MASK_PMU_APB_V4NRPLL_TOP_DVFS_SEL                   0x2000000
#define MASK_PMU_APB_V4NRPLL_PUB_SEL                        0x200000
#define MASK_PMU_APB_V4NRPLL_CDMA2PMU_AUTO_SEL              0x100000
#define MASK_PMU_APB_V4NRPLL_CDMA_AUTO_SEL                  0x80000
#define MASK_PMU_APB_V4NRPLL_CDMA_PROC0_SEL                 0x40000
#define MASK_PMU_APB_V4NRPLL_CH_SEL                         0x0800
#define MASK_PMU_APB_V4NRPLL_SP_SEL                         0x0400
#define MASK_PMU_APB_V4NRPLL_ISE_SEL                        0x0080
#define MASK_PMU_APB_V4NRPLL_IPA_SEL                        0x0040
#define MASK_PMU_APB_V4NRPLL_AUDIO_SEL                      0x0020
#define MASK_PMU_APB_V4NRPLL_PHY_CP_SEL                     0x0010
#define MASK_PMU_APB_V4NRPLL_PS_CP_SEL                      0x0008
#define MASK_PMU_APB_V4NRPLL_AP_SEL                         0x0004
#define MASK_PMU_APB_V4NRPLL_FRC_OFF                        0x0002
#define MASK_PMU_APB_V4NRPLL_FRC_ON                         0x0001
#define MASK_PMU_APB_AUDPLL_REF_SEL                         0x18000000
#define MASK_PMU_APB_AUDPLL_TOP_DVFS_SEL                    0x2000000
#define MASK_PMU_APB_AUDPLL_PUB_SEL                         0x200000
#define MASK_PMU_APB_AUDPLL_CDMA2PMU_AUTO_SEL               0x100000
#define MASK_PMU_APB_AUDPLL_CDMA_AUTO_SEL                   0x80000
#define MASK_PMU_APB_AUDPLL_CDMA_PROC0_SEL                  0x40000
#define MASK_PMU_APB_AUDPLL_CH_SEL                          0x0800
#define MASK_PMU_APB_AUDPLL_SP_SEL                          0x0400
#define MASK_PMU_APB_AUDPLL_ISE_SEL                         0x0080
#define MASK_PMU_APB_AUDPLL_IPA_SEL                         0x0040
#define MASK_PMU_APB_AUDPLL_AUDIO_SEL                       0x0020
#define MASK_PMU_APB_AUDPLL_PHY_CP_SEL                      0x0010
#define MASK_PMU_APB_AUDPLL_PS_CP_SEL                       0x0008
#define MASK_PMU_APB_AUDPLL_AP_SEL                          0x0004
#define MASK_PMU_APB_AUDPLL_FRC_OFF                         0x0002
#define MASK_PMU_APB_AUDPLL_FRC_ON                          0x0001
#define MASK_PMU_APB_PCIEPLLV_REF_SEL                       0xF0000000
#define MASK_PMU_APB_PCIEPLLV_PCIE3_L2_SEL                  0x8000000
#define MASK_PMU_APB_PCIEPLLV_TOP_DVFS_SEL                  0x2000000
#define MASK_PMU_APB_PCIEPLLV_PUB_SEL                       0x200000
#define MASK_PMU_APB_PCIEPLLV_CDMA2PMU_AUTO_SEL             0x100000
#define MASK_PMU_APB_PCIEPLLV_CDMA_AUTO_SEL                 0x80000
#define MASK_PMU_APB_PCIEPLLV_CDMA_PROC0_SEL                0x40000
#define MASK_PMU_APB_PCIEPLLV_CH_SEL                        0x0800
#define MASK_PMU_APB_PCIEPLLV_SP_SEL                        0x0400
#define MASK_PMU_APB_PCIEPLLV_ISE_SEL                       0x0080
#define MASK_PMU_APB_PCIEPLLV_IPA_SEL                       0x0040
#define MASK_PMU_APB_PCIEPLLV_AUDIO_SEL                     0x0020
#define MASK_PMU_APB_PCIEPLLV_PHY_CP_SEL                    0x0010
#define MASK_PMU_APB_PCIEPLLV_PS_CP_SEL                     0x0008
#define MASK_PMU_APB_PCIEPLLV_AP_SEL                        0x0004
#define MASK_PMU_APB_PCIEPLLV_FRC_OFF                       0x0002
#define MASK_PMU_APB_PCIEPLLV_FRC_ON                        0x0001
#define MASK_PMU_APB_USB31PLLV_REF_SEL                      0x70000000
#define MASK_PMU_APB_USB31PLLV_USBPHY_SEL                   0x8000000
#define MASK_PMU_APB_USB31PLLV_TOP_DVFS_SEL                 0x2000000
#define MASK_PMU_APB_USB31PLLV_PUB_SEL                      0x200000
#define MASK_PMU_APB_USB31PLLV_CDMA2PMU_AUTO_SEL            0x100000
#define MASK_PMU_APB_USB31PLLV_CDMA_AUTO_SEL                0x80000
#define MASK_PMU_APB_USB31PLLV_CDMA_PROC0_SEL               0x40000
#define MASK_PMU_APB_USB31PLLV_CH_SEL                       0x0800
#define MASK_PMU_APB_USB31PLLV_SP_SEL                       0x0400
#define MASK_PMU_APB_USB31PLLV_ISE_SEL                      0x0080
#define MASK_PMU_APB_USB31PLLV_IPA_SEL                      0x0040
#define MASK_PMU_APB_USB31PLLV_AUDIO_SEL                    0x0020
#define MASK_PMU_APB_USB31PLLV_PHY_CP_SEL                   0x0010
#define MASK_PMU_APB_USB31PLLV_PS_CP_SEL                    0x0008
#define MASK_PMU_APB_USB31PLLV_AP_SEL                       0x0004
#define MASK_PMU_APB_USB31PLLV_FRC_OFF                      0x0002
#define MASK_PMU_APB_USB31PLLV_FRC_ON                       0x0001
#define MASK_PMU_APB_PIXELPLL_REF_SEL                       0x18000000
#define MASK_PMU_APB_PIXELPLL_TOP_DVFS_SEL                  0x2000000
#define MASK_PMU_APB_PIXELPLL_PUB_SEL                       0x200000
#define MASK_PMU_APB_PIXELPLL_CDMA2PMU_AUTO_SEL             0x100000
#define MASK_PMU_APB_PIXELPLL_CDMA_AUTO_SEL                 0x80000
#define MASK_PMU_APB_PIXELPLL_CDMA_PROC0_SEL                0x40000
#define MASK_PMU_APB_PIXELPLL_CH_SEL                        0x0800
#define MASK_PMU_APB_PIXELPLL_SP_SEL                        0x0400
#define MASK_PMU_APB_PIXELPLL_ISE_SEL                       0x0080
#define MASK_PMU_APB_PIXELPLL_IPA_SEL                       0x0040
#define MASK_PMU_APB_PIXELPLL_AUDIO_SEL                     0x0020
#define MASK_PMU_APB_PIXELPLL_PHY_CP_SEL                    0x0010
#define MASK_PMU_APB_PIXELPLL_PS_CP_SEL                     0x0008
#define MASK_PMU_APB_PIXELPLL_AP_SEL                        0x0004
#define MASK_PMU_APB_PIXELPLL_FRC_OFF                       0x0002
#define MASK_PMU_APB_PIXELPLL_FRC_ON                        0x0001
#define MASK_PMU_APB_DDCPLL_REF_SEL                         0x18000000
#define MASK_PMU_APB_DDCPLL_TOP_DVFS_SEL                    0x2000000
#define MASK_PMU_APB_DDCPLL_PUB_SEL                         0x200000
#define MASK_PMU_APB_DDCPLL_CDMA2PMU_AUTO_SEL               0x100000
#define MASK_PMU_APB_DDCPLL_CDMA_AUTO_SEL                   0x80000
#define MASK_PMU_APB_DDCPLL_CDMA_PROC0_SEL                  0x40000
#define MASK_PMU_APB_DDCPLL_CH_SEL                          0x0800
#define MASK_PMU_APB_DDCPLL_SP_SEL                          0x0400
#define MASK_PMU_APB_DDCPLL_ISE_SEL                         0x0080
#define MASK_PMU_APB_DDCPLL_IPA_SEL                         0x0040
#define MASK_PMU_APB_DDCPLL_AUDIO_SEL                       0x0020
#define MASK_PMU_APB_DDCPLL_PHY_CP_SEL                      0x0010
#define MASK_PMU_APB_DDCPLL_PS_CP_SEL                       0x0008
#define MASK_PMU_APB_DDCPLL_AP_SEL                          0x0004
#define MASK_PMU_APB_DDCPLL_FRC_OFF                         0x0002
#define MASK_PMU_APB_DDCPLL_FRC_ON                          0x0001
#define MASK_PMU_APB_CPLL_REF_SEL                           0x18000000
#define MASK_PMU_APB_CPLL_TOP_DVFS_SEL                      0x2000000
#define MASK_PMU_APB_CPLL_PUB_SEL                           0x200000
#define MASK_PMU_APB_CPLL_CDMA2PMU_AUTO_SEL                 0x100000
#define MASK_PMU_APB_CPLL_CDMA_AUTO_SEL                     0x80000
#define MASK_PMU_APB_CPLL_CDMA_PROC0_SEL                    0x40000
#define MASK_PMU_APB_CPLL_CH_SEL                            0x0800
#define MASK_PMU_APB_CPLL_SP_SEL                            0x0400
#define MASK_PMU_APB_CPLL_ISE_SEL                           0x0080
#define MASK_PMU_APB_CPLL_IPA_SEL                           0x0040
#define MASK_PMU_APB_CPLL_AUDIO_SEL                         0x0020
#define MASK_PMU_APB_CPLL_PHY_CP_SEL                        0x0010
#define MASK_PMU_APB_CPLL_PS_CP_SEL                         0x0008
#define MASK_PMU_APB_CPLL_AP_SEL                            0x0004
#define MASK_PMU_APB_CPLL_FRC_OFF                           0x0002
#define MASK_PMU_APB_CPLL_FRC_ON                            0x0001
#define MASK_PMU_APB_XTL0_WAIT_CNT                          0x00FF
#define MASK_PMU_APB_XTLBUF1_WAIT_CNT                       0xFF00
#define MASK_PMU_APB_XTLBUF0_WAIT_CNT                       0x00FF
#define MASK_PMU_APB_RCO150M_WAIT_CNT                       0xFF000000
#define MASK_PMU_APB_RCO6M_WAIT_CNT                         0xFF0000
#define MASK_PMU_APB_RCO60M_WAIT_CNT                        0xFF00
#define MASK_PMU_APB_RCO100M_WAIT_CNT                       0x00FF
#define MASK_PMU_APB_MPLLBIG_WAIT_CNT                       0xFF000000
#define MASK_PMU_APB_MPLLMID_WAIT_CNT                       0xFF0000
#define MASK_PMU_APB_MPLLLIT_WAIT_CNT                       0xFF00
#define MASK_PMU_APB_MPLLSCU_WAIT_CNT                       0x00FF
#define MASK_PMU_APB_RPLL_WAIT_CNT                          0xFF0000
#define MASK_PMU_APB_GPLL_WAIT_CNT                          0xFF000000
#define MASK_PMU_APB_DPLL2_WAIT_CNT                         0xFF0000
#define MASK_PMU_APB_DPLL1_WAIT_CNT                         0xFF00
#define MASK_PMU_APB_DPLL0_WAIT_CNT                         0x00FF
#define MASK_PMU_APB_PHYCPR8PLL_WAIT_CNT                    0xFF000000
#define MASK_PMU_APB_VDSPPLL_WAIT_CNT                       0xFF0000
#define MASK_PMU_APB_AIPLL_WAIT_CNT                         0x00FF
#define MASK_PMU_APB_TGPLL_WAIT_CNT                         0xFF000000
#define MASK_PMU_APB_PSCPR8PLL_WAIT_CNT                     0x00FF
#define MASK_PMU_APB_AUDPLL_WAIT_CNT                        0xFF00
#define MASK_PMU_APB_V4NRPLL_WAIT_CNT                       0x00FF
#define MASK_PMU_APB_DDCPLL_WAIT_CNT                        0xFF000000
#define MASK_PMU_APB_PIXELPLL_WAIT_CNT                      0xFF0000
#define MASK_PMU_APB_USB31PLLV_WAIT_CNT                     0xFF00
#define MASK_PMU_APB_PCIEPLLV_WAIT_CNT                      0x00FF
#define MASK_PMU_APB_CPLL_WAIT_CNT                          0xFF000000
#define MASK_PMU_APB_MPLLSCU_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_MPLLSCU_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_MPLLSCU_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_MPLLSCU_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_MPLLLIT_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_MPLLLIT_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_MPLLLIT_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_MPLLLIT_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_MPLLMID_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_MPLLMID_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_MPLLMID_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_MPLLMID_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_MPLLBIG_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_MPLLBIG_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_MPLLBIG_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_MPLLBIG_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_RPLL_RST_CTRL_BYPASS                   0x1000000
#define MASK_PMU_APB_RPLL_DELAY_PWR_ON                      0xFF0000
#define MASK_PMU_APB_RPLL_DELAY_EN_OFF                      0xFF00
#define MASK_PMU_APB_RPLL_DELAY_RST_ASSERT                  0x00FF
#define MASK_PMU_APB_DPLL0_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_DPLL0_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_DPLL0_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_DPLL0_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_DPLL1_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_DPLL1_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_DPLL1_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_DPLL1_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_DPLL2_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_DPLL2_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_DPLL2_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_DPLL2_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_GPLL_RST_CTRL_BYPASS                   0x1000000
#define MASK_PMU_APB_GPLL_DELAY_PWR_ON                      0xFF0000
#define MASK_PMU_APB_GPLL_DELAY_EN_OFF                      0xFF00
#define MASK_PMU_APB_GPLL_DELAY_RST_ASSERT                  0x00FF
#define MASK_PMU_APB_AIPLL_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_AIPLL_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_AIPLL_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_AIPLL_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_VDSPPLL_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_VDSPPLL_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_VDSPPLL_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_VDSPPLL_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_PHYCPR8PLL_RST_CTRL_BYPASS             0x1000000
#define MASK_PMU_APB_PHYCPR8PLL_DELAY_PWR_ON                0xFF0000
#define MASK_PMU_APB_PHYCPR8PLL_DELAY_EN_OFF                0xFF00
#define MASK_PMU_APB_PHYCPR8PLL_DELAY_RST_ASSERT            0x00FF
#define MASK_PMU_APB_PSCPR8PLL_RST_CTRL_BYPASS              0x1000000
#define MASK_PMU_APB_PSCPR8PLL_DELAY_PWR_ON                 0xFF0000
#define MASK_PMU_APB_PSCPR8PLL_DELAY_EN_OFF                 0xFF00
#define MASK_PMU_APB_PSCPR8PLL_DELAY_RST_ASSERT             0x00FF
#define MASK_PMU_APB_TGPLL_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_TGPLL_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_TGPLL_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_TGPLL_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_V4NRPLL_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_V4NRPLL_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_V4NRPLL_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_V4NRPLL_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_AUDPLL_RST_CTRL_BYPASS                 0x1000000
#define MASK_PMU_APB_AUDPLL_DELAY_PWR_ON                    0xFF0000
#define MASK_PMU_APB_AUDPLL_DELAY_EN_OFF                    0xFF00
#define MASK_PMU_APB_AUDPLL_DELAY_RST_ASSERT                0x00FF
#define MASK_PMU_APB_PCIEPLLV_RST_CTRL_BYPASS               0x1000000
#define MASK_PMU_APB_PCIEPLLV_DELAY_PWR_ON                  0xFF0000
#define MASK_PMU_APB_PCIEPLLV_DELAY_EN_OFF                  0xFF00
#define MASK_PMU_APB_PCIEPLLV_DELAY_RST_ASSERT              0x00FF
#define MASK_PMU_APB_USB31PLLV_RST_CTRL_BYPASS              0x1000000
#define MASK_PMU_APB_USB31PLLV_DELAY_PWR_ON                 0xFF0000
#define MASK_PMU_APB_USB31PLLV_DELAY_EN_OFF                 0xFF00
#define MASK_PMU_APB_USB31PLLV_DELAY_RST_ASSERT             0x00FF
#define MASK_PMU_APB_PIXELPLL_RST_CTRL_BYPASS               0x1000000
#define MASK_PMU_APB_PIXELPLL_DELAY_PWR_ON                  0xFF0000
#define MASK_PMU_APB_PIXELPLL_DELAY_EN_OFF                  0xFF00
#define MASK_PMU_APB_PIXELPLL_DELAY_RST_ASSERT              0x00FF
#define MASK_PMU_APB_DDCPLL_RST_CTRL_BYPASS                 0x1000000
#define MASK_PMU_APB_DDCPLL_DELAY_PWR_ON                    0xFF0000
#define MASK_PMU_APB_DDCPLL_DELAY_EN_OFF                    0xFF00
#define MASK_PMU_APB_DDCPLL_DELAY_RST_ASSERT                0x00FF
#define MASK_PMU_APB_CPLL_RST_CTRL_BYPASS                   0x1000000
#define MASK_PMU_APB_CPLL_DELAY_PWR_ON                      0xFF0000
#define MASK_PMU_APB_CPLL_DELAY_EN_OFF                      0xFF00
#define MASK_PMU_APB_CPLL_DELAY_RST_ASSERT                  0x00FF
#define MASK_PMU_APB_ST_RPLL_STATE                          0xF000000
#define MASK_PMU_APB_ST_MPLLBIG_STATE                       0xF000
#define MASK_PMU_APB_ST_MPLLMID_STATE                       0x0F00
#define MASK_PMU_APB_ST_MPLLLIT_STATE                       0x00F0
#define MASK_PMU_APB_ST_MPLLSCU_STATE                       0x000F
#define MASK_PMU_APB_ST_PHYCPR8PLL_STATE                    0xF0000000
#define MASK_PMU_APB_ST_VDSPPLL_STATE                       0xF000000
#define MASK_PMU_APB_ST_AIPLL_STATE                         0xF0000
#define MASK_PMU_APB_ST_GPLL_STATE                          0xF000
#define MASK_PMU_APB_ST_DPLL2_STATE                         0x0F00
#define MASK_PMU_APB_ST_DPLL1_STATE                         0x00F0
#define MASK_PMU_APB_ST_DPLL0_STATE                         0x000F
#define MASK_PMU_APB_ST_AUDPLL_STATE                        0xF00000
#define MASK_PMU_APB_ST_V4NRPLL_STATE                       0xF0000
#define MASK_PMU_APB_ST_TGPLL_STATE                         0xF000
#define MASK_PMU_APB_ST_PSCPR8PLL_STATE                     0x000F
#define MASK_PMU_APB_ST_DDCPLL_STATE                        0xF000
#define MASK_PMU_APB_ST_PIXELPLL_STATE                      0x0F00
#define MASK_PMU_APB_ST_USB31PLLV_STATE                     0x00F0
#define MASK_PMU_APB_ST_PCIEPLLV_STATE                      0x000F
#define MASK_PMU_APB_ST_CPLL_STATE                          0xF000
#define MASK_PMU_APB_XTL0_USB31PLLV_PD_MASK                 0x0002
#define MASK_PMU_APB_XTL0_PCIEPLLV_PD_MASK                  0x0001
#define MASK_PMU_APB_XTL1_PCIEPLLV_PD_MASK                  0x0001
#define MASK_PMU_APB_PUB_CLK_PB_PLL_NEST_EN                 0x0008
#define MASK_PMU_APB_PUB_CLK_PB_XTLBUF_NEST_EN              0x0004
#define MASK_PMU_APB_TOP_DVFS_DEEP_SLEEP_PLL_NEST_EN        0x0002
#define MASK_PMU_APB_TOP_DVFS_DEEP_SLEEP_XTLBUF_NEST_EN     0x0001
#define MASK_PMU_APB_XTLBUF1_CNT_DONE                       0x10000
#define MASK_PMU_APB_XTLBUF0_CNT_DONE                       0x8000
#define MASK_PMU_APB_RCO150M_CNT_DONE                       0x0100
#define MASK_PMU_APB_RCO100M_CNT_DONE                       0x0080
#define MASK_PMU_APB_RCO60M_CNT_DONE                        0x0040
#define MASK_PMU_APB_RCO6M_CNT_DONE                         0x0020
#define MASK_PMU_APB_XTL0_CNT_DONE                          0x0001
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA_SOFT_RST_MASK       0x10000
#define MASK_PMU_APB_APCPU_CORE7_DSLP_ENA_SOFT_RST_MASK     0x0080
#define MASK_PMU_APB_APCPU_CORE6_DSLP_ENA_SOFT_RST_MASK     0x0040
#define MASK_PMU_APB_APCPU_CORE5_DSLP_ENA_SOFT_RST_MASK     0x0020
#define MASK_PMU_APB_APCPU_CORE4_DSLP_ENA_SOFT_RST_MASK     0x0010
#define MASK_PMU_APB_APCPU_CORE3_DSLP_ENA_SOFT_RST_MASK     0x0008
#define MASK_PMU_APB_APCPU_CORE2_DSLP_ENA_SOFT_RST_MASK     0x0004
#define MASK_PMU_APB_APCPU_CORE1_DSLP_ENA_SOFT_RST_MASK     0x0002
#define MASK_PMU_APB_APCPU_CORE0_DSLP_ENA_SOFT_RST_MASK     0x0001
#define MASK_PMU_APB_APCPU_TOP_GIC_RST_EN                   0x10000
#define MASK_PMU_APB_APCPU_CORE7_GIC_RST_EN                 0x0080
#define MASK_PMU_APB_APCPU_CORE6_GIC_RST_EN                 0x0040
#define MASK_PMU_APB_APCPU_CORE5_GIC_RST_EN                 0x0020
#define MASK_PMU_APB_APCPU_CORE4_GIC_RST_EN                 0x0010
#define MASK_PMU_APB_APCPU_CORE3_GIC_RST_EN                 0x0008
#define MASK_PMU_APB_APCPU_CORE2_GIC_RST_EN                 0x0004
#define MASK_PMU_APB_APCPU_CORE1_GIC_RST_EN                 0x0002
#define MASK_PMU_APB_APCPU_CORE0_GIC_RST_EN                 0x0001
#define MASK_PMU_APB_APCPU_TOP_CLUSTER_MODE_ST_SOFT_RST     0x10000
#define MASK_PMU_APB_APCPU_CORE7_MODE_ST_SOFT_RST           0x0080
#define MASK_PMU_APB_APCPU_CORE6_MODE_ST_SOFT_RST           0x0040
#define MASK_PMU_APB_APCPU_CORE5_MODE_ST_SOFT_RST           0x0020
#define MASK_PMU_APB_APCPU_CORE4_MODE_ST_SOFT_RST           0x0010
#define MASK_PMU_APB_APCPU_CORE3_MODE_ST_SOFT_RST           0x0008
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_SOFT_RST           0x0004
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_SOFT_RST           0x0002
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_SOFT_RST           0x0001
#define MASK_PMU_APB_CR8_PHY_TOP_SOFT_RST                   0x0008
#define MASK_PMU_APB_VDSP_BLK_SOFT_RST                      0x0002
#define MASK_PMU_APB_AUD_CEVA_SOFT_RST                      0x0001
#define MASK_PMU_APB_RFTI_SOFT_RST                          0x0080
#define MASK_PMU_APB_USB31_VAUX_AON_SOFT_RST                0x0040
#define MASK_PMU_APB_ISE_AON_SOFT_RST                       0x0020
#define MASK_PMU_APB_PCIE_AON_SOFT_RST                      0x0010
#define MASK_PMU_APB_IPA_AON_SOFT_RST                       0x0008
#define MASK_PMU_APB_AUDIO_AON_SOFT_RST                     0x0004
#define MASK_PMU_APB_PHY_CP_AON_SOFT_RST                    0x0002
#define MASK_PMU_APB_AP_AON_SOFT_RST                        0x0001
#define MASK_PMU_APB_REG_ISE_SRST_FRC_LP_ACK                0x8000000
#define MASK_PMU_APB_REG_PCIE_SRST_FRC_LP_ACK               0x2000000
#define MASK_PMU_APB_REG_IPA_SRST_FRC_LP_ACK                0x1000000
#define MASK_PMU_APB_REG_AUDIO_SRST_FRC_LP_ACK              0x400000
#define MASK_PMU_APB_REG_CDMA_PROC0_SRST_FRC_LP_ACK         0x40000
#define MASK_PMU_APB_REG_PHY_CP_SRST_FRC_LP_ACK             0x4000
#define MASK_PMU_APB_REG_PS_CP_SRST_FRC_LP_ACK              0x0800
#define MASK_PMU_APB_REG_AI_SRST_FRC_LP_ACK                 0x0100
#define MASK_PMU_APB_REG_DPU_VSP_SRST_FRC_LP_ACK            0x0010
#define MASK_PMU_APB_REG_CAMERA_SRST_FRC_LP_ACK             0x0008
#define MASK_PMU_APB_REG_GPU_SRST_FRC_LP_ACK                0x0004
#define MASK_PMU_APB_REG_APCPU_TOP_SRST_FRC_LP_ACK          0x0002
#define MASK_PMU_APB_REG_AP_SRST_FRC_LP_ACK                 0x0001
#define MASK_PMU_APB_AON_SOFT_RST                           0x40000000
#define MASK_PMU_APB_CS_SOFT_RST                            0x20000000
#define MASK_PMU_APB_ISE_SOFT_RST                           0x8000000
#define MASK_PMU_APB_PCIE_SOFT_RST                          0x2000000
#define MASK_PMU_APB_IPA_SOFT_RST                           0x1000000
#define MASK_PMU_APB_AUDIO_SOFT_RST                         0x400000
#define MASK_PMU_APB_CDMA_PROC0_SOFT_RST                    0x40000
#define MASK_PMU_APB_PHY_CP_SOFT_RST                        0x4000
#define MASK_PMU_APB_PS_CP_SOFT_RST                         0x0800
#define MASK_PMU_APB_AI_SOFT_RST                            0x0100
#define MASK_PMU_APB_DPU_VSP_SOFT_RST                       0x0010
#define MASK_PMU_APB_CAMERA_SOFT_RST                        0x0008
#define MASK_PMU_APB_GPU_SOFT_RST                           0x0004
#define MASK_PMU_APB_APCPU_TOP_SOFT_RST                     0x0002
#define MASK_PMU_APB_AP_SOFT_RST                            0x0001
#define MASK_PMU_APB_PUB_SOFT_RST                           0x0010
#define MASK_PMU_APB_CH_SOFT_RST                            0x0002
#define MASK_PMU_APB_SP_SOFT_RST                            0x0001
#define MASK_PMU_APB_ISE_SRST_BUSY                          0x8000000
#define MASK_PMU_APB_PCIE_SRST_BUSY                         0x2000000
#define MASK_PMU_APB_IPA_SRST_BUSY                          0x1000000
#define MASK_PMU_APB_AUDIO_SRST_BUSY                        0x400000
#define MASK_PMU_APB_CDMA_PROC0_SRST_BUSY                   0x40000
#define MASK_PMU_APB_PHY_CP_SRST_BUSY                       0x4000
#define MASK_PMU_APB_PS_CP_SRST_BUSY                        0x0800
#define MASK_PMU_APB_AI_SRST_BUSY                           0x0100
#define MASK_PMU_APB_DPU_VSP_SRST_BUSY                      0x0010
#define MASK_PMU_APB_CAMERA_SRST_BUSY                       0x0008
#define MASK_PMU_APB_GPU_SRST_BUSY                          0x0004
#define MASK_PMU_APB_APCPU_TOP_SRST_BUSY                    0x0002
#define MASK_PMU_APB_AP_SRST_BUSY                           0x0001
#define MASK_PMU_APB_SOFT_RST_SEL                           0xFFFFFFFF
#define MASK_PMU_APB_PD_AP_SHUTDOWN_MARK                    0x000F
#define MASK_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK             0x000F
#define MASK_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE4_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE5_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE6_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE7_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_GPU_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_PD_CAMERA_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_DCAM_BLK_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_ISP_BLK_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_VDSP_BLK_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_DPU_VSP_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_VENC0_SHUTDOWN_MARK                 0x000F
#define MASK_PMU_APB_PD_VENC1_SHUTDOWN_MARK                 0x000F
#define MASK_PMU_APB_PD_VDEC_SHUTDOWN_MARK                  0x000F
#define MASK_PMU_APB_PD_AI_SHUTDOWN_MARK                    0x000F
#define MASK_PMU_APB_PD_PS_CP_SHUTDOWN_MARK                 0x000F
#define MASK_PMU_APB_PD_PHY_CP_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_CR8_PHY_TOP_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_TD_SHUTDOWN_MARK                    0x000F
#define MASK_PMU_APB_PD_LW_PROC_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_LCE_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_PD_DPFEC_SHUTDOWN_MARK                 0x000F
#define MASK_PMU_APB_PD_WCE_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_PD_NR_DL_TOP_SHUTDOWN_MARK             0x000F
#define MASK_PMU_APB_PD_NR_PDS_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_NR_SPP_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_NR_CST_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_UNI_TOP_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_CDMA_PROC0_SHUTDOWN_MARK            0x000F
#define MASK_PMU_APB_PD_AUDIO_SHUTDOWN_MARK                 0x000F
#define MASK_PMU_APB_PD_AUD_CEVA_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_IPA_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_PD_DPU_DP_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_PCIE_SHUTDOWN_MARK                  0x000F
#define MASK_PMU_APB_PD_ISE_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_PD_PUB_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_ALL_PLL_PD_XTLBUF1_BYP                 0x0004
#define MASK_PMU_APB_ALL_PLL_PD_XTLBUF0_BYP                 0x0002
#define MASK_PMU_APB_ALL_PLL_PD_XTL0_BYP                    0x0001
#define MASK_PMU_APB_ALL_PLL_PD_RCO150M_BYP                 0x0008
#define MASK_PMU_APB_ALL_PLL_PD_RCO6M_BYP                   0x0004
#define MASK_PMU_APB_ALL_PLL_PD_RCO60M_BYP                  0x0002
#define MASK_PMU_APB_ALL_PLL_PD_RCO100M_BYP                 0x0001
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL             0x80000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK 0x40000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU2_PD_MASK   0x8000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU1_PD_MASK   0x4000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU0_PD_MASK   0x2000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK         0x1000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUB_DEEP_SLEEP_MASK 0x100000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CDMA_AUTO_DEEP_SLEEP_MASK 0x20000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CDMA_PROC0_DEEP_SLEEP_MASK 0x10000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CH_DEEP_SLEEP_MASK  0x0200
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_SP_DEEP_SLEEP_MASK  0x0100
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_ISE_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_IPA_DEEP_SLEEP_MASK 0x0010
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AUDIO_DEEP_SLEEP_MASK 0x0008
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PHY_CP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PS_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK  0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_POL_SEL                0x80000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_TOP_DVFS_DEEP_SLEEP_MASK 0x40000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU2_PD_MASK      0x8000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU1_PD_MASK      0x4000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU0_PD_MASK      0x2000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PLL_PD_MASK            0x1000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PUB_DEEP_SLEEP_MASK    0x100000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_CDMA_AUTO_DEEP_SLEEP_MASK 0x20000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_CDMA_PROC0_DEEP_SLEEP_MASK 0x10000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_CH_DEEP_SLEEP_MASK     0x0200
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_SP_DEEP_SLEEP_MASK     0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_ISE_DEEP_SLEEP_MASK    0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_IPA_DEEP_SLEEP_MASK    0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AUDIO_DEEP_SLEEP_MASK  0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PHY_CP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PS_CP_DEEP_SLEEP_MASK  0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AP_DEEP_SLEEP_MASK     0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_POL_SEL                0x80000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_TOP_DVFS_DEEP_SLEEP_MASK 0x40000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU2_PD_MASK      0x8000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU1_PD_MASK      0x4000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU0_PD_MASK      0x2000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PLL_PD_MASK            0x1000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PUB_DEEP_SLEEP_MASK    0x100000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_CDMA_AUTO_DEEP_SLEEP_MASK 0x20000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_CDMA_PROC0_DEEP_SLEEP_MASK 0x10000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_CH_DEEP_SLEEP_MASK     0x0200
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_SP_DEEP_SLEEP_MASK     0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_ISE_DEEP_SLEEP_MASK    0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_IPA_DEEP_SLEEP_MASK    0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AUDIO_DEEP_SLEEP_MASK  0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PHY_CP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PS_CP_DEEP_SLEEP_MASK  0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AP_DEEP_SLEEP_MASK     0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_POL_SEL                0x80000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_TOP_DVFS_DEEP_SLEEP_MASK 0x40000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU2_PD_MASK      0x8000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU1_PD_MASK      0x4000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU0_PD_MASK      0x2000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PLL_PD_MASK            0x1000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PUB_DEEP_SLEEP_MASK    0x100000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_CDMA_AUTO_DEEP_SLEEP_MASK 0x20000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_CDMA_PROC0_DEEP_SLEEP_MASK 0x10000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_CH_DEEP_SLEEP_MASK     0x0200
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_SP_DEEP_SLEEP_MASK     0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_ISE_DEEP_SLEEP_MASK    0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_IPA_DEEP_SLEEP_MASK    0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_AUDIO_DEEP_SLEEP_MASK  0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PHY_CP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PS_CP_DEEP_SLEEP_MASK  0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_AP_DEEP_SLEEP_MASK     0x0001
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_POL_SEL         0x80000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_TOP_DVFS_DEEP_SLEEP_MASK 0x40000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_DCDC_CPU2_PD_MASK 0x8000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_DCDC_CPU1_PD_MASK 0x4000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_DCDC_CPU0_PD_MASK 0x2000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PLL_PD_MASK     0x1000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PUB_DEEP_SLEEP_MASK 0x100000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CDMA_AUTO_DEEP_SLEEP_MASK 0x20000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CDMA_PROC0_DEEP_SLEEP_MASK 0x10000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CH_DEEP_SLEEP_MASK 0x0200
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_SP_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_ISE_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_IPA_DEEP_SLEEP_MASK 0x0010
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_AUDIO_DEEP_SLEEP_MASK 0x0008
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PHY_CP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PS_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_AP_DEEP_SLEEP_MASK 0x0001
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_POL_SEL         0x80000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_TOP_DVFS_DEEP_SLEEP_MASK 0x40000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_DCDC_CPU2_PD_MASK 0x8000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_DCDC_CPU1_PD_MASK 0x4000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_DCDC_CPU0_PD_MASK 0x2000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PLL_PD_MASK     0x1000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PUB_DEEP_SLEEP_MASK 0x100000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CDMA_AUTO_DEEP_SLEEP_MASK 0x20000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CDMA_PROC0_DEEP_SLEEP_MASK 0x10000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CH_DEEP_SLEEP_MASK 0x0200
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_SP_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_ISE_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_IPA_DEEP_SLEEP_MASK 0x0010
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_AUDIO_DEEP_SLEEP_MASK 0x0008
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PHY_CP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PS_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_AP_DEEP_SLEEP_MASK 0x0001
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_POL_SEL         0x80000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_TOP_DVFS_DEEP_SLEEP_MASK 0x40000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_DCDC_CPU2_PD_MASK 0x8000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_DCDC_CPU1_PD_MASK 0x4000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_DCDC_CPU0_PD_MASK 0x2000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PLL_PD_MASK     0x1000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PUB_DEEP_SLEEP_MASK 0x100000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CDMA_AUTO_DEEP_SLEEP_MASK 0x20000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CDMA_PROC0_DEEP_SLEEP_MASK 0x10000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CH_DEEP_SLEEP_MASK 0x0200
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_SP_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_ISE_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_IPA_DEEP_SLEEP_MASK 0x0010
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_AUDIO_DEEP_SLEEP_MASK 0x0008
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PHY_CP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PS_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_AP_DEEP_SLEEP_MASK 0x0001
#define MASK_PMU_APB_RCO60M_SEL_32K_PD_DEBOUNCE_EN          0x0008
#define MASK_PMU_APB_RCO100M_SEL_32K_PD_DEBOUNCE_EN         0x0004
#define MASK_PMU_APB_XTLBUF_SEL_32K_PD_DEBOUNCE_EN          0x0002
#define MASK_PMU_APB_XTL_SEL_32K_PD_DEBOUNCE_EN             0x0001
#define MASK_PMU_APB_RCO60M_SEL_RCO_PD_DEBOUNCE_EN          0x0002
#define MASK_PMU_APB_RCO100M_SEL_RCO_PD_DEBOUNCE_EN         0x0001
#define MASK_PMU_APB_XTLBUF_BISR_SEL_RCO_PD_DEBOUNCE_EN     0x0002
#define MASK_PMU_APB_XTL_BISR_SEL_RCO_PD_DEBOUNCE_EN        0x0001
#define MASK_PMU_APB_AP_DEEP_SLEEP_EDG_CNT                  0x00FF
#define MASK_PMU_APB_PS_CP_DEEP_SLEEP_EDG_CNT               0x00FF
#define MASK_PMU_APB_PHY_CP_DEEP_SLEEP_EDG_CNT              0x00FF
#define MASK_PMU_APB_AUDIO_DEEP_SLEEP_EDG_CNT               0x00FF
#define MASK_PMU_APB_IPA_DEEP_SLEEP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_ISE_DEEP_SLEEP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_SP_DEEP_SLEEP_EDG_CNT                  0x00FF
#define MASK_PMU_APB_CH_DEEP_SLEEP_EDG_CNT                  0x00FF
#define MASK_PMU_APB_CDMA_PROC0_DEEP_SLEEP_EDG_CNT          0x00FF
#define MASK_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_EDG_CNT      0x00FF
#define MASK_PMU_APB_PUB_DEEP_SLEEP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_PUB_DEEP_SLEEP_EDG_CNT_CLR             0x2000000
#define MASK_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_EDG_CNT_CLR  0x80000
#define MASK_PMU_APB_CDMA_PROC0_DEEP_SLEEP_EDG_CNT_CLR      0x10000
#define MASK_PMU_APB_CH_DEEP_SLEEP_EDG_CNT_CLR              0x0200
#define MASK_PMU_APB_SP_DEEP_SLEEP_EDG_CNT_CLR              0x0100
#define MASK_PMU_APB_ISE_DEEP_SLEEP_EDG_CNT_CLR             0x0020
#define MASK_PMU_APB_IPA_DEEP_SLEEP_EDG_CNT_CLR             0x0010
#define MASK_PMU_APB_AUDIO_DEEP_SLEEP_EDG_CNT_CLR           0x0008
#define MASK_PMU_APB_PHY_CP_DEEP_SLEEP_EDG_CNT_CLR          0x0004
#define MASK_PMU_APB_PS_CP_DEEP_SLEEP_EDG_CNT_CLR           0x0002
#define MASK_PMU_APB_AP_DEEP_SLEEP_EDG_CNT_CLR              0x0001
#define MASK_PMU_APB_AP_LIGHT_SLEEP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_PS_CP_LIGHT_SLEEP_EDG_CNT              0x00FF
#define MASK_PMU_APB_PHY_CP_LIGHT_SLEEP_EDG_CNT             0x00FF
#define MASK_PMU_APB_AUDIO_LIGHT_SLEEP_EDG_CNT              0x00FF
#define MASK_PMU_APB_IPA_LIGHT_SLEEP_EDG_CNT                0x00FF
#define MASK_PMU_APB_ISE_LIGHT_SLEEP_EDG_CNT                0x00FF
#define MASK_PMU_APB_AON_LIGHT_SLEEP_EDG_CNT                0x00FF
#define MASK_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_EDG_CNT     0x00FF
#define MASK_PMU_APB_PUB_LIGHT_SLEEP_EDG_CNT                0x00FF
#define MASK_PMU_APB_PUB_LIGHT_SLEEP_EDG_CNT_CLR            0x2000000
#define MASK_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_EDG_CNT_CLR 0x80000
#define MASK_PMU_APB_AON_LIGHT_SLEEP_EDG_CNT_CLR            0x0100
#define MASK_PMU_APB_ISE_LIGHT_SLEEP_EDG_CNT_CLR            0x0020
#define MASK_PMU_APB_IPA_LIGHT_SLEEP_EDG_CNT_CLR            0x0010
#define MASK_PMU_APB_AUDIO_LIGHT_SLEEP_EDG_CNT_CLR          0x0008
#define MASK_PMU_APB_PHY_CP_LIGHT_SLEEP_EDG_CNT_CLR         0x0004
#define MASK_PMU_APB_PS_CP_LIGHT_SLEEP_EDG_CNT_CLR          0x0002
#define MASK_PMU_APB_AP_LIGHT_SLEEP_EDG_CNT_CLR             0x0001
#define MASK_PMU_APB_AP_SYS_STOP_EDG_CNT                    0x00FF
#define MASK_PMU_APB_PS_CP_SYS_STOP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_PHY_CP_SYS_STOP_EDG_CNT                0x00FF
#define MASK_PMU_APB_AUDIO_SYS_STOP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_IPA_SYS_STOP_EDG_CNT                   0x00FF
#define MASK_PMU_APB_ISE_SYS_STOP_EDG_CNT                   0x00FF
#define MASK_PMU_APB_CDMA_PROC0_SYS_STOP_EDG_CNT            0x00FF
#define MASK_PMU_APB_APCPU_TOP_SYS_STOP_EDG_CNT             0x00FF
#define MASK_PMU_APB_PCIE_SYS_STOP_EDG_CNT                  0x00FF
#define MASK_PMU_APB_PCIE_SYS_STOP_EDG_CNT_CLR              0x1000000
#define MASK_PMU_APB_APCPU_TOP_SYS_STOP_EDG_CNT_CLR         0x80000
#define MASK_PMU_APB_CDMA_PROC0_SYS_STOP_EDG_CNT_CLR        0x10000
#define MASK_PMU_APB_ISE_SYS_STOP_EDG_CNT_CLR               0x0020
#define MASK_PMU_APB_IPA_SYS_STOP_EDG_CNT_CLR               0x0010
#define MASK_PMU_APB_AUDIO_SYS_STOP_EDG_CNT_CLR             0x0008
#define MASK_PMU_APB_PHY_CP_SYS_STOP_EDG_CNT_CLR            0x0004
#define MASK_PMU_APB_PS_CP_SYS_STOP_EDG_CNT_CLR             0x0002
#define MASK_PMU_APB_AP_SYS_STOP_EDG_CNT_CLR                0x0001
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT             0x00FF
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT             0x00FF
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT_CLR         0x0002
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT_CLR         0x0001
#define MASK_PMU_APB_PWR_ST_CLK_DIV_CFG                     0xFFFF
#define MASK_PMU_APB_SLP_CTRL_CLK_DIV_CFG                   0xFFFF
#define MASK_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                  0xFFFF
#define MASK_PMU_APB_INT_REQ_PUB_PWR_DOWN_CLR               0x10000000
#define MASK_PMU_APB_INT_REQ_PCIE_PWR_DOWN_CLR              0x1000000
#define MASK_PMU_APB_INT_REQ_GPU_PWR_DOWN_CLR               0x800000
#define MASK_PMU_APB_INT_REQ_DPU_VSP_PWR_DOWN_CLR           0x400000
#define MASK_PMU_APB_INT_REQ_CAMERA_PWR_DOWN_CLR            0x200000
#define MASK_PMU_APB_INT_REQ_AI_PWR_DOWN_CLR                0x100000
#define MASK_PMU_APB_INT_REQ_APCPU_TOP_PWR_DOWN_CLR         0x80000
#define MASK_PMU_APB_INT_REQ_CDMA_PROC0_PWR_DOWN_CLR        0x10000
#define MASK_PMU_APB_INT_REQ_ISE_PWR_DOWN_CLR               0x0020
#define MASK_PMU_APB_INT_REQ_IPA_PWR_DOWN_CLR               0x0010
#define MASK_PMU_APB_INT_REQ_AUDIO_PWR_DOWN_CLR             0x0008
#define MASK_PMU_APB_INT_REQ_PHY_CP_PWR_DOWN_CLR            0x0004
#define MASK_PMU_APB_INT_REQ_PS_CP_PWR_DOWN_CLR             0x0002
#define MASK_PMU_APB_INT_REQ_AP_PWR_DOWN_CLR                0x0001
#define MASK_PMU_APB_INT_REQ_PUB_PWR_UP_CLR                 0x10000000
#define MASK_PMU_APB_INT_REQ_PCIE_PWR_UP_CLR                0x1000000
#define MASK_PMU_APB_INT_REQ_GPU_PWR_UP_CLR                 0x800000
#define MASK_PMU_APB_INT_REQ_DPU_VSP_PWR_UP_CLR             0x400000
#define MASK_PMU_APB_INT_REQ_CAMERA_PWR_UP_CLR              0x200000
#define MASK_PMU_APB_INT_REQ_AI_PWR_UP_CLR                  0x100000
#define MASK_PMU_APB_INT_REQ_APCPU_TOP_PWR_UP_CLR           0x80000
#define MASK_PMU_APB_INT_REQ_CDMA_PROC0_PWR_UP_CLR          0x10000
#define MASK_PMU_APB_INT_REQ_ISE_PWR_UP_CLR                 0x0020
#define MASK_PMU_APB_INT_REQ_IPA_PWR_UP_CLR                 0x0010
#define MASK_PMU_APB_INT_REQ_AUDIO_PWR_UP_CLR               0x0008
#define MASK_PMU_APB_INT_REQ_PHY_CP_PWR_UP_CLR              0x0004
#define MASK_PMU_APB_INT_REQ_PS_CP_PWR_UP_CLR               0x0002
#define MASK_PMU_APB_INT_REQ_AP_PWR_UP_CLR                  0x0001
#define MASK_PMU_APB_PMU_AUTO_SEL_RCO_EN                    0x0004
#define MASK_PMU_APB_CGM_PMU_SEL_REG                        0x0003
#define MASK_PMU_APB_EFUSE_SEL_BUF                          0x0001
#define MASK_PMU_APB_EIC_LIGHT_SLP_SYS_SEL                  0x001C
#define MASK_PMU_APB_EIC_LIGHT_SLEEP_SEL                    0x0002
#define MASK_PMU_APB_EIC_DEEP_SLEEP_SEL                     0x0001
#define MASK_PMU_APB_ISE_FAST_WAKEUP_PMU_CLK_SEL            0x0002
#define MASK_PMU_APB_ISE_FAST_WAKEUP_EN                     0x0001
#define MASK_PMU_APB_BISR_RCO_CLK_SEL                       0x0002
#define MASK_PMU_APB_BISR_AUTO_SEL_RCO_EN                   0x0001
#define MASK_PMU_APB_DUMMY_REG_0                            0xFFFFFFFF
#define MASK_PMU_APB_DUMMY_REG_1                            0xFFFFFFFF
#define MASK_PMU_APB_CPSUB_SLP_CLK_STOP                     0x0004
#define MASK_PMU_APB_CDMA_DO_WAKE_REQ                       0x0002
#define MASK_PMU_APB_CDMA_1X_WAKE_REQ                       0x0001
#define MASK_AP_AHB_I2C9_EB_SEC                             0x20000000
#define MASK_AP_AHB_I2C8_EB_SEC                             0x10000000
#define MASK_AP_AHB_I2C7_EB_SEC                             0x8000000
#define MASK_AP_AHB_I2C6_EB_SEC                             0x4000000
#define MASK_AP_AHB_I2C5_EB_SEC                             0x2000000
#define MASK_AP_AHB_I2C4_EB_SEC                             0x1000000
#define MASK_AP_AHB_I2C3_EB_SEC                             0x800000
#define MASK_AP_AHB_I2C2_EB_SEC                             0x400000
#define MASK_AP_AHB_I2C1_EB_SEC                             0x200000
#define MASK_AP_AHB_I2C0_EB_SEC                             0x100000
#define MASK_AP_AHB_I2C9_EB                                 0x80000
#define MASK_AP_AHB_I2C8_EB                                 0x40000
#define MASK_AP_AHB_I2C7_EB                                 0x20000
#define MASK_AP_AHB_I2C6_EB                                 0x10000
#define MASK_AP_AHB_I2C5_EB                                 0x8000
#define MASK_AP_AHB_I2C4_EB                                 0x4000
#define MASK_AP_AHB_I2C3_EB                                 0x2000
#define MASK_AP_AHB_I2C2_EB                                 0x1000
#define MASK_AP_AHB_I2C1_EB                                 0x0800
#define MASK_AP_AHB_I2C0_EB                                 0x0400
#define MASK_AP_AHB_AP2EMC_EB                               0x0200
#define MASK_AP_AHB_BUSMON_CLOCK_EB                         0x0100
#define MASK_AP_AHB_CKG_EB                                  0x0080
#define MASK_AP_AHB_UFS_EB                                  0x0040
#define MASK_AP_AHB_DMA_EB                                  0x0020
#define MASK_AP_AHB_DMA_ENABLE                              0x0010
#define MASK_AP_AHB_EMMC_EB                                 0x0008
#define MASK_AP_AHB_SDIO2_EB                                0x0004
#define MASK_AP_AHB_SDIO1_EB                                0x0002
#define MASK_AP_AHB_SDIO0_EB                                0x0001
#define MASK_AP_AHB_I2C9_SOFT_RST                           0x2000000
#define MASK_AP_AHB_I2C8_SOFT_RST                           0x1000000
#define MASK_AP_AHB_I2C7_SOFT_RST                           0x800000
#define MASK_AP_AHB_I2C6_SOFT_RST                           0x400000
#define MASK_AP_AHB_I2C5_SOFT_RST                           0x200000
#define MASK_AP_AHB_I2C4_SOFT_RST                           0x100000
#define MASK_AP_AHB_I2C3_SOFT_RST                           0x80000
#define MASK_AP_AHB_I2C2_SOFT_RST                           0x40000
#define MASK_AP_AHB_I2C1_SOFT_RST                           0x20000
#define MASK_AP_AHB_I2C0_SOFT_RST                           0x10000
#define MASK_AP_AHB_DMA_SOFT_RST                            0x0100
#define MASK_AP_AHB_UFS_SOFT_RST                            0x0040
#define MASK_AP_AHB_EMMC_SOFT_RST                           0x0008
#define MASK_AP_AHB_SDIO2_SOFT_RST                          0x0004
#define MASK_AP_AHB_SDIO1_SOFT_RST                          0x0002
#define MASK_AP_AHB_SDIO0_SOFT_RST                          0x0001
#define MASK_AP_AHB_AXI_LP_CTRL_DISABLE                     0x0008
#define MASK_AP_AHB_PERI_FORCE_ON                           0x0004
#define MASK_AP_AHB_PERI_FORCE_OFF                          0x0002
#define MASK_AP_AHB_CGM_CLK_AP_AXI_AUTO_GATE_EN             0x0001
#define MASK_AP_AHB_CACTIVE_SLV3_WAKEUP_EN                  0x0400
#define MASK_AP_AHB_LP_AUTO_CTRL_EN                         0x0080
#define MASK_AP_AHB_AP_MAINMTX_LP_DISABLE                   0x0040
#define MASK_AP_AHB_AP_AHB_AUTO_GATE_EN                     0x0020
#define MASK_AP_AHB_AP_EMC_AUTO_GATE_EN                     0x0010
#define MASK_AP_AHB_HOLDING_PEN                             0xFFFFFFFF
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_UFS              0x0400
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO2            0x0200
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO1            0x0100
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO0            0x0080
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_EMMC             0x0040
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_APCPU            0x0020
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_DMA              0x0010
#define MASK_AP_AHB_AP_APB_AUTO_CONTROL_SEL                 0x0008
#define MASK_AP_AHB_AP_APB_AUTO_MUX_SEL                     0x0006
#define MASK_AP_AHB_AP_APB_AUTO_MUX_EN                      0x0001
#define MASK_AP_AHB_UFS_CFG_EB                              0x0008
#define MASK_AP_AHB_UFX_RX_1_EB                             0x0004
#define MASK_AP_AHB_UFX_RX_0_EB                             0x0002
#define MASK_AP_AHB_UFS_TX_EB                               0x0001
#define MASK_AP_AHB_UFS_TX_FRC_OFF                          0x40000000
#define MASK_AP_AHB_UFS_RX_1_FRC_OFF                        0x20000000
#define MASK_AP_AHB_UFS_RX_0_FRC_OFF                        0x10000000
#define MASK_AP_AHB_UFS_CFG_FRC_OFF                         0x8000000
#define MASK_AP_AHB_CE_FRC_OFF                              0x4000000
#define MASK_AP_AHB_IIS2_FRC_OFF                            0x2000000
#define MASK_AP_AHB_IIS1_FRC_OFF                            0x1000000
#define MASK_AP_AHB_IIS0_FRC_OFF                            0x800000
#define MASK_AP_AHB_SPI2_FRC_OFF                            0x400000
#define MASK_AP_AHB_SPI1_FRC_OFF                            0x200000
#define MASK_AP_AHB_SPI0_FRC_OFF                            0x100000
#define MASK_AP_AHB_I2C9_FRC_OFF                            0x80000
#define MASK_AP_AHB_I2C8_FRC_OFF                            0x40000
#define MASK_AP_AHB_I2C7_FRC_OFF                            0x20000
#define MASK_AP_AHB_I2C6_FRC_OFF                            0x10000
#define MASK_AP_AHB_I2C5_FRC_OFF                            0x8000
#define MASK_AP_AHB_I2C4_FRC_OFF                            0x4000
#define MASK_AP_AHB_I2C3_FRC_OFF                            0x2000
#define MASK_AP_AHB_I2C2_FRC_OFF                            0x1000
#define MASK_AP_AHB_I2C1_FRC_OFF                            0x0800
#define MASK_AP_AHB_I2C0_FRC_OFF                            0x0400
#define MASK_AP_AHB_UART2_FRC_OFF                           0x0200
#define MASK_AP_AHB_UART1_FRC_OFF                           0x0100
#define MASK_AP_AHB_UART0_FRC_OFF                           0x0080
#define MASK_AP_AHB_AP_APB_FRC_OFF                          0x0040
#define MASK_AP_AHB_EMMC_1X_FRC_OFF                         0x0020
#define MASK_AP_AHB_EMMC_2X_FRC_OFF                         0x0010
#define MASK_AP_AHB_SDIO1_1X_FRC_OFF                        0x0008
#define MASK_AP_AHB_SDIO1_2X_FRC_OFF                        0x0004
#define MASK_AP_AHB_SDIO0_1X_FRC_OFF                        0x0002
#define MASK_AP_AHB_SDIO0_2X_FRC_OFF                        0x0001
#define MASK_AP_AHB_UFS_ACLK_FRC_OFF                        0x0040
#define MASK_AP_AHB_UART3_FRC_OFF                           0x0001
#define MASK_AP_AHB_UFS_TX_FRC_ON                           0x40000000
#define MASK_AP_AHB_UFS_RX_1_FRC_ON                         0x20000000
#define MASK_AP_AHB_UFS_RX_0_FRC_ON                         0x10000000
#define MASK_AP_AHB_UFS_CFG_FRC_ON                          0x8000000
#define MASK_AP_AHB_CE_FRC_ON                               0x4000000
#define MASK_AP_AHB_IIS2_FRC_ON                             0x2000000
#define MASK_AP_AHB_IIS1_FRC_ON                             0x1000000
#define MASK_AP_AHB_IIS0_FRC_ON                             0x800000
#define MASK_AP_AHB_SPI2_FRC_ON                             0x400000
#define MASK_AP_AHB_SPI1_FRC_ON                             0x200000
#define MASK_AP_AHB_SPI0_FRC_ON                             0x100000
#define MASK_AP_AHB_I2C9_FRC_ON                             0x80000
#define MASK_AP_AHB_I2C8_FRC_ON                             0x40000
#define MASK_AP_AHB_I2C7_FRC_ON                             0x20000
#define MASK_AP_AHB_I2C6_FRC_ON                             0x10000
#define MASK_AP_AHB_I2C5_FRC_ON                             0x8000
#define MASK_AP_AHB_I2C4_FRC_ON                             0x4000
#define MASK_AP_AHB_I2C3_FRC_ON                             0x2000
#define MASK_AP_AHB_I2C2_FRC_ON                             0x1000
#define MASK_AP_AHB_I2C1_FRC_ON                             0x0800
#define MASK_AP_AHB_I2C0_FRC_ON                             0x0400
#define MASK_AP_AHB_UART2_FRC_ON                            0x0200
#define MASK_AP_AHB_UART1_FRC_ON                            0x0100
#define MASK_AP_AHB_UART0_FRC_ON                            0x0080
#define MASK_AP_AHB_AP_APB_FRC_ON                           0x0040
#define MASK_AP_AHB_EMMC_1X_FRC_ON                          0x0020
#define MASK_AP_AHB_EMMC_2X_FRC_ON                          0x0010
#define MASK_AP_AHB_SDIO1_1X_FRC_ON                         0x0008
#define MASK_AP_AHB_SDIO1_2X_FRC_ON                         0x0004
#define MASK_AP_AHB_SDIO0_1X_FRC_ON                         0x0002
#define MASK_AP_AHB_SDIO0_2X_FRC_ON                         0x0001
#define MASK_AP_AHB_UFS_ACLK_FRC_ON                         0x0040
#define MASK_AP_AHB_UART3_FRC_ON                            0x0001
#define MASK_AP_AHB_CG_CLK_TREQ_SW                          0x0080
#define MASK_AP_AHB_LP_CG_CLK_TREQ_SW                       0x0040
#define MASK_AP_AHB_HCLK_SW                                 0x0020
#define MASK_AP_AHB_CG_SYSCLK_SW                            0x0010
#define MASK_AP_AHB_TX_SYMBOLCLKREQ_SW                      0x0002
#define MASK_AP_AHB_CG_PCLKREQ_SW                           0x0001
#define MASK_AP_AHB_AP_ASYNC_BRG_AON_PU_NUM                 0xFF000000
#define MASK_AP_AHB_CGM_ASYNC_BRG_AON_AUTO_GATE_EN          0x20000
#define MASK_AP_AHB_AP_ASYNC_BRG_AON_LP_NUM                 0x1FFFE
#define MASK_AP_AHB_AP_ASYNC_BRG_AON_LP_EB                  0x0001
#define MASK_AP_AHB_AP_ASYNC_BRG_DDR_PU_NUM                 0xFF000000
#define MASK_AP_AHB_CGM_ASYNC_BRG_DDR_AUTO_GATE_EN          0x20000
#define MASK_AP_AHB_AP_ASYNC_BRG_DDR_LP_NUM                 0x1FFFE
#define MASK_AP_AHB_AP_ASYNC_BRG_DDR_LP_EB                  0x0001
#define MASK_AP_AHB_AP_ASYNC_BRG_APCPU_PU_NUM               0xFF000000
#define MASK_AP_AHB_AP_ASYNC_BRG_APCPU_LP_NUM               0x1FFFE
#define MASK_AP_AHB_AP_ASYNC_BRG_APCPU_LP_EB                0x0001
#define MASK_AP_AHB_MAIN_M0_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M0_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M0_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M1_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M1_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M1_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M2_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M2_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M2_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M3_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M3_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M3_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M4_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M4_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M4_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M5_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M5_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M5_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M6_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M6_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M6_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M7_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M7_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M7_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_PU_NUM                             0xFF000000
#define MASK_AP_AHB_CGM_MATRIX_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_LP_EB                              0x10000
#define MASK_AP_AHB_MAIN_LP_NUM                             0xFFFF
#define MASK_AP_AHB_MAIN_S0_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S0_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S0_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S0_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S1_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S1_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S1_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S1_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S2_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S2_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S2_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S2_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S3_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S3_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S3_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S3_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S4_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S4_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S4_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S4_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S5_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S5_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S5_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S5_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S6_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S6_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S6_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S6_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S7_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S7_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S7_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S7_LP_NUM                          0xFFFF
#define MASK_AP_AHB_ARURGENCY_UFS                           0xC000000
#define MASK_AP_AHB_AWURGENCY_UFS                           0x3000000
#define MASK_AP_AHB_ARURGENCY_CE                            0xC00000
#define MASK_AP_AHB_AWURGENCY_CE                            0x300000
#define MASK_AP_AHB_ARURGENCY_EMMC                          0xC0000
#define MASK_AP_AHB_AWURGENCY_EMMC                          0x30000
#define MASK_AP_AHB_ARURGENCY_SDIO2                         0xC000
#define MASK_AP_AHB_AWURGENCY_SDIO2                         0x3000
#define MASK_AP_AHB_ARURGENCY_SDIO1                         0x0C00
#define MASK_AP_AHB_AWURGENCY_SDIO1                         0x0300
#define MASK_AP_AHB_ARURGENCY_SDIO0                         0x00C0
#define MASK_AP_AHB_AWURGENCY_SDIO0                         0x0030
#define MASK_AP_AHB_ARURGENCY_DMA                           0x000C
#define MASK_AP_AHB_AWURGENCY_DMA                           0x0003
#define MASK_AP_AHB_ARQOS_APCPU                             0xF0000000
#define MASK_AP_AHB_AWQOS_APCPU                             0xF000000
#define MASK_AP_AHB_ARQOS_CE                                0xF00000
#define MASK_AP_AHB_AWQOS_CE                                0xF0000
#define MASK_AP_AHB_ARQOS_DMA                               0xF000
#define MASK_AP_AHB_AWQOS_DMA                               0x0F00
#define MASK_AP_AHB_ARQOS_UFS                               0x00F0
#define MASK_AP_AHB_AWQOS_UFS                               0x000F
#define MASK_AP_AHB_ARQOS_SDIO0                             0xF0000000
#define MASK_AP_AHB_AWQOS_SDIO0                             0xF000000
#define MASK_AP_AHB_ARQOS_SDIO1                             0xF00000
#define MASK_AP_AHB_AWQOS_SDIO1                             0xF0000
#define MASK_AP_AHB_ARQOS_SDIO2                             0xF000
#define MASK_AP_AHB_AWQOS_SDIO2                             0x0F00
#define MASK_AP_AHB_ARQOS_EMMC                              0x00F0
#define MASK_AP_AHB_AWQOS_EMMC                              0x000F
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_APCPU             0x0020
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_AON               0x0010
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_DDR               0x0008
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_APCPU                 0x0004
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_AON                   0x0002
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_DDR                   0x0001
#define MASK_AP_AHB_APCPU_BRIDGE_DEBUG_SIGNAL_W             0xFFFFFFFF
#define MASK_AP_AHB_AON_BRIDGE_DEBUG_SIGNAL_W               0xFFFFFFFF
#define MASK_AP_AHB_DDR_BRIDGE_DEBUG_SIGNAL_W               0xFFFFFFFF
#define MASK_AP_AHB_ARCACHE_SDIO2                           0xF0000000
#define MASK_AP_AHB_AWCACHE_SDIO2                           0xF000000
#define MASK_AP_AHB_ARCACHE_SDIO1                           0xF00000
#define MASK_AP_AHB_AWCACHE_SDIO1                           0xF0000
#define MASK_AP_AHB_ARCACHE_SDIO0                           0xF000
#define MASK_AP_AHB_AWCACHE_SDIO0                           0x0F00
#define MASK_AP_AHB_ARCACHE_EMMC                            0x00F0
#define MASK_AP_AHB_AWCACHE_EMMC                            0x000F
#define MASK_AP_AHB_ARCACHE_UFS_SEL                         0x0200
#define MASK_AP_AHB_AWCACHE_UFS_SEL                         0x0100
#define MASK_AP_AHB_ARCACHE_UFS                             0x00F0
#define MASK_AP_AHB_AWCACHE_UFS                             0x000F
#define MASK_AP_AHB_RX_PWRENBL                              0x0060
#define MASK_AP_AHB_TX_PWRENBL                              0x0018
#define MASK_AP_AHB_LP_RESETCOMPLETE                        0x0004
#define MASK_AP_AHB_RX_MK2DEEPEXIT                          0x0002
#define MASK_AP_AHB_TX_MK2EXTENSIONEN                       0x0001
#define MASK_AP_AHB_CHIP_ID                                 0xFFFFFFFF
#define MASK_AP_APB_CE_PUB_EB                               0x80000000
#define MASK_AP_APB_CE_SEC_EB                               0x40000000
#define MASK_AP_APB_SPI3_LCD_FMARK_IN_EB                    0x200000
#define MASK_AP_APB_SPI2_LCD_FMARK_IN_EB                    0x100000
#define MASK_AP_APB_SPI1_LCD_FMARK_IN_EB                    0x80000
#define MASK_AP_APB_SPI0_LCD_FMARK_IN_EB                    0x40000
#define MASK_AP_APB_UART2_EB                                0x10000
#define MASK_AP_APB_UART1_EB                                0x8000
#define MASK_AP_APB_UART0_EB                                0x4000
#define MASK_AP_APB_UART3_EB                                0x0100
#define MASK_AP_APB_SPI2_EB                                 0x0080
#define MASK_AP_APB_SPI1_EB                                 0x0040
#define MASK_AP_APB_SPI0_EB                                 0x0020
#define MASK_AP_APB_APB_REG_EB                              0x0010
#define MASK_AP_APB_IIS2_EB                                 0x0008
#define MASK_AP_APB_IIS1_EB                                 0x0004
#define MASK_AP_APB_IIS0_EB                                 0x0002
#define MASK_AP_APB_AP_DVFS_SOFT_RST                        0x400000
#define MASK_AP_APB_CE_PUB_SOFT_RST                         0x200000
#define MASK_AP_APB_CE_SEC_SOFT_RST                         0x100000
#define MASK_AP_APB_UART2_SOFT_RST                          0x8000
#define MASK_AP_APB_UART1_SOFT_RST                          0x4000
#define MASK_AP_APB_UART0_SOFT_RST                          0x2000
#define MASK_AP_APB_UART3_SOFT_RST                          0x0080
#define MASK_AP_APB_SPI2_SOFT_RST                           0x0040
#define MASK_AP_APB_SPI1_SOFT_RST                           0x0020
#define MASK_AP_APB_SPI0_SOFT_RST                           0x0010
#define MASK_AP_APB_IIS2_SOFT_RST                           0x0008
#define MASK_AP_APB_IIS1_SOFT_RST                           0x0004
#define MASK_AP_APB_IIS0_SOFT_RST                           0x0002
#define MASK_AP_APB_SPI3_FMARK_POLARITY_INV                 0x0020
#define MASK_AP_APB_SPI2_FMARK_POLARITY_INV                 0x0010
#define MASK_AP_APB_SPI1_FMARK_POLARITY_INV                 0x0008
#define MASK_AP_APB_SPI0_FMARK_POLARITY_INV                 0x0004
#define MASK_AP_APB_DUMMY_REG                               0xFFFFC000
#define MASK_AP_APB_SPI2_EB_SEC                             0x2000
#define MASK_AP_APB_SPI1_EB_SEC                             0x1000
#define MASK_AP_APB_SPI0_EB_SEC                             0x0800
#define MASK_AP_APB_DUMMY_REG_EB_1                          0xFFFFFC00
#define MASK_AP_APB_NIC400_EB                               0x0200
#define MASK_IPA_APB_BUSMON_PERF_IPA_M0_SOFT_RST            0x0200
#define MASK_IPA_APB_BUSMON_PERF_IPA_WIFI_SOFT_RST          0x0100
#define MASK_IPA_APB_BUSMON_PERF_PAM_U3_SOFT_RST            0x0080
#define MASK_IPA_APB_PAM_WIFI_SOFT_RST                      0x0008
#define MASK_IPA_APB_NIC400_CFG_SOFT_RST                    0x0004
#define MASK_IPA_APB_PAM_U3_SOFT_RST                        0x0002
#define MASK_IPA_APB_USB_SOFT_RST                           0x0001
#define MASK_IPA_APB_BUSMON_BRIDGE_DEBUG_EB                 0x2000
#define MASK_IPA_APB_BUSMON_PERF_IPA_M0_EB                  0x0800
#define MASK_IPA_APB_BUSMON_PERF_IPA_WIFI_EB                0x0400
#define MASK_IPA_APB_BUSMON_PERF_PAM_U3_EB                  0x0200
#define MASK_IPA_APB_PAM_WIFI_EB                            0x0040
#define MASK_IPA_APB_PAM_USB_EB                             0x0010
#define MASK_IPA_APB_USB_REF_EB                             0x0004
#define MASK_IPA_APB_USB_SUSPEND_EB                         0x0002
#define MASK_IPA_APB_USB_EB                                 0x0001
#define MASK_IPA_APB_USB31_SYSBUS_BLOCK_WATERMARK_TIME      0xFFFF0000
#define MASK_IPA_APB_UTMISRP_BVALID_REG                     0x8000
#define MASK_IPA_APB_OTG_VBUS_VALID_PHYREG                  0x4000
#define MASK_IPA_APB_OTG_VBUS_VALID_PHYREG_SEL              0x2000
#define MASK_IPA_APB_XHC_BME                                0x1000
#define MASK_IPA_APB_BUS_FILTER_BYPASS                      0x0F00
#define MASK_IPA_APB_PME_EN                                 0x0080
#define MASK_IPA_APB_USB_FLADJ_30MHZ_REG                    0x007E
#define MASK_IPA_APB_USB_HOST_PORT_POWER_CONTROL_PRESENT    0x0001
#define MASK_IPA_APB_IPA_BUS_MONITOR_EN                     0x0001
#define MASK_IPA_APB_MAIN_M0_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M0                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M0                    0x200000
#define MASK_IPA_APB_MAIN_M0_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_M0_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_M0_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_M1_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M1                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M1                    0x200000
#define MASK_IPA_APB_MAIN_M1_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_M1_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_M1_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_M2_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M2                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M2                    0x200000
#define MASK_IPA_APB_MAIN_M2_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_M2_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_M2_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_M3_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M3                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M3                    0x200000
#define MASK_IPA_APB_MAIN_M3_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_M3_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_M3_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_M4_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M4                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M4                    0x200000
#define MASK_IPA_APB_MAIN_M4_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_M4_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_M4_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_M5_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M5                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M5                    0x200000
#define MASK_IPA_APB_MAIN_M5_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_M5_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_M5_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_M6_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M6                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M6                    0x200000
#define MASK_IPA_APB_MAIN_M6_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_M6_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_M6_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_M7_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M7                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M7                    0x200000
#define MASK_IPA_APB_MAIN_M7_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_M7_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_M7_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_M8_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M8                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M8                    0x200000
#define MASK_IPA_APB_MAIN_M8_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_M8_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_M8_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_PU_NUM                            0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_MAIN                  0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_MAIN                  0x200000
#define MASK_IPA_APB_MAIN_LP_FORCE                          0x100000
#define MASK_IPA_APB_MAIN_LP_EB                             0x10000
#define MASK_IPA_APB_MAIN_LP_NUM                            0xFFFF
#define MASK_IPA_APB_MAIN_S0_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S0                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S0                    0x200000
#define MASK_IPA_APB_MAIN_S0_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_S0_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_S0_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_S1_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S1                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S1                    0x200000
#define MASK_IPA_APB_MAIN_S1_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_S1_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_S1_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_S2_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S2                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S2                    0x200000
#define MASK_IPA_APB_MAIN_S2_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_S2_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_S2_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_S3_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S3                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S3                    0x200000
#define MASK_IPA_APB_MAIN_S3_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_S3_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_S3_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_S4_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S4                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S4                    0x200000
#define MASK_IPA_APB_MAIN_S4_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_S4_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_S4_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_S5_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S5                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S5                    0x200000
#define MASK_IPA_APB_MAIN_S5_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_S5_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_S5_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_S6_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S6                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S6                    0x200000
#define MASK_IPA_APB_MAIN_S6_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_S6_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_S6_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_S7_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S7                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S7                    0x200000
#define MASK_IPA_APB_MAIN_S7_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_S7_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_S7_LP_NUM                         0xFFFF
#define MASK_IPA_APB_MAIN_S8_PU_NUM                         0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S8                    0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S8                    0x200000
#define MASK_IPA_APB_MAIN_S8_LP_FORCE                       0x100000
#define MASK_IPA_APB_MAIN_S8_LP_EB                          0x10000
#define MASK_IPA_APB_MAIN_S8_LP_NUM                         0xFFFF
#define MASK_IPA_APB_ASYNC_BRG_DDR_PU_NUM                   0xFF000000
#define MASK_IPA_APB_ASYNC_BRG_DDR_LP_EB                    0x10000
#define MASK_IPA_APB_ASYNC_BRG_DDR_LP_NUM                   0xFFFF
#define MASK_IPA_APB_ASYNC_BRG_PCIE_PU_NUM                  0xFF000000
#define MASK_IPA_APB_ASYNC_BRG_PCIE_LP_EB                   0x10000
#define MASK_IPA_APB_ASYNC_BRG_PCIE_LP_NUM                  0xFFFF
#define MASK_IPA_APB_ASYNC_BRG_AON_PU_NUM                   0xFF000000
#define MASK_IPA_APB_ASYNC_BRG_AON_LP_EB                    0x10000
#define MASK_IPA_APB_ASYNC_BRG_AON_LP_NUM                   0xFFFF
#define MASK_IPA_APB_ASYNC_BRG_PHYCP_PU_NUM                 0xFF000000
#define MASK_IPA_APB_ASYNC_BRG_PHYCP_LP_EB                  0x10000
#define MASK_IPA_APB_ASYNC_BRG_PHYCP_LP_NUM                 0xFFFF
#define MASK_IPA_APB_ASYNC_BRG_PSCP_PU_NUM                  0xFF000000
#define MASK_IPA_APB_ASYNC_BRG_PSCP_LP_EB                   0x10000
#define MASK_IPA_APB_ASYNC_BRG_PSCP_LP_NUM                  0xFFFF
#define MASK_IPA_APB_APB_AUTO_DPSLP_EN                      0x80000
#define MASK_IPA_APB_IPA_APB_FRC_OFF                        0x40000
#define MASK_IPA_APB_IPA_APB_AUTO_GATE_EN                   0x20000
#define MASK_IPA_APB_IPA_MTX_FRC_OFF                        0x10000
#define MASK_IPA_APB_IPA_MTX_AUTO_GATE_EN                   0x8000
#define MASK_IPA_APB_IPA_MTX_FREQ_LSLP_DFS_SEL              0x6000
#define MASK_IPA_APB_IPA_MTX_FREQ_LSLP_DFS_EN               0x1000
#define MASK_IPA_APB_IPA_MTX_FREQ_LSLP_DFS_MODE             0x0800
#define MASK_IPA_APB_IPA_MTX_FREQ_DFS_MASTER_HW_EN          0x07FC
#define MASK_IPA_APB_IPA_MTX_FREQ_DFS_MODE                  0x0002
#define MASK_IPA_APB_AXI_LP_CTRL_DISABLE                    0x0001
#define MASK_IPA_APB_AWQOS_M3                               0xF0000000
#define MASK_IPA_APB_ARQOS_M3                               0xF000000
#define MASK_IPA_APB_AWQOS_M2                               0xF00000
#define MASK_IPA_APB_ARQOS_M2                               0xF0000
#define MASK_IPA_APB_AWQOS_M1                               0xF000
#define MASK_IPA_APB_ARQOS_M1                               0x0F00
#define MASK_IPA_APB_AWQOS_M0                               0x00F0
#define MASK_IPA_APB_ARQOS_M0                               0x000F
#define MASK_IPA_APB_AWQOS_M7                               0xF0000000
#define MASK_IPA_APB_ARQOS_M7                               0xF000000
#define MASK_IPA_APB_AWQOS_M6                               0xF00000
#define MASK_IPA_APB_ARQOS_M6                               0xF0000
#define MASK_IPA_APB_AWQOS_M5                               0xF000
#define MASK_IPA_APB_ARQOS_M5                               0x0F00
#define MASK_IPA_APB_AWQOS_M4                               0x00F0
#define MASK_IPA_APB_ARQOS_M4                               0x000F
#define MASK_IPA_APB_AWQOS_M8                               0x00F0
#define MASK_IPA_APB_ARQOS_M8                               0x000F
#define MASK_IPA_APB_ARURGENCY_M7                           0xC0000000
#define MASK_IPA_APB_AWURGENCY_M7                           0x30000000
#define MASK_IPA_APB_ARURGENCY_M6                           0xC000000
#define MASK_IPA_APB_AWURGENCY_M6                           0x3000000
#define MASK_IPA_APB_ARURGENCY_M5                           0xC00000
#define MASK_IPA_APB_AWURGENCY_M5                           0x300000
#define MASK_IPA_APB_ARURGENCY_M4                           0xC0000
#define MASK_IPA_APB_AWURGENCY_M4                           0x30000
#define MASK_IPA_APB_ARURGENCY_M3                           0xC000
#define MASK_IPA_APB_AWURGENCY_M3                           0x3000
#define MASK_IPA_APB_ARURGENCY_M2                           0x0C00
#define MASK_IPA_APB_AWURGENCY_M2                           0x0300
#define MASK_IPA_APB_ARURGENCY_M1                           0x00C0
#define MASK_IPA_APB_AWURGENCY_M1                           0x0030
#define MASK_IPA_APB_ARURGENCY_M0                           0x000C
#define MASK_IPA_APB_AWURGENCY_M0                           0x0003
#define MASK_IPA_APB_ARURGENCY_M8                           0x000C
#define MASK_IPA_APB_AWURGENCY_M8                           0x0003
#define MASK_IPA_APB_IMTX_M7_AXI_FREQ_ALLOW                 0xF0000000
#define MASK_IPA_APB_IMTX_M6_AXI_FREQ_ALLOW                 0xF000000
#define MASK_IPA_APB_IMTX_M5_AXI_FREQ_ALLOW                 0xF00000
#define MASK_IPA_APB_IMTX_M4_AXI_FREQ_ALLOW                 0xF0000
#define MASK_IPA_APB_IMTX_M3_AXI_FREQ_ALLOW                 0xF000
#define MASK_IPA_APB_IMTX_M2_AXI_FREQ_ALLOW                 0x0F00
#define MASK_IPA_APB_IMTX_M1_AXI_FREQ_ALLOW                 0x00F0
#define MASK_IPA_APB_IMTX_M0_AXI_FREQ_ALLOW                 0x000F
#define MASK_IPA_APB_IMTX_M8_AXI_FREQ_ALLOW                 0x000F
#define MASK_IPA_APB_IMTX_M7_AXI_FREQ_LSLP_ALLOW            0xF0000000
#define MASK_IPA_APB_IMTX_M6_AXI_FREQ_LSLP_ALLOW            0xF000000
#define MASK_IPA_APB_IMTX_M5_AXI_FREQ_LSLP_ALLOW            0xF00000
#define MASK_IPA_APB_IMTX_M4_AXI_FREQ_LSLP_ALLOW            0xF0000
#define MASK_IPA_APB_IMTX_M3_AXI_FREQ_LSLP_ALLOW            0xF000
#define MASK_IPA_APB_IMTX_M2_AXI_FREQ_LSLP_ALLOW            0x0F00
#define MASK_IPA_APB_IMTX_M1_AXI_FREQ_LSLP_ALLOW            0x00F0
#define MASK_IPA_APB_IMTX_M0_AXI_FREQ_LSLP_ALLOW            0x000F
#define MASK_IPA_APB_IMTX_M8_AXI_FREQ_LSLP_ALLOW            0x000F
#define MASK_IPA_APB_PHYCP_BRIDGE_TRANS_IDLE                0x0200
#define MASK_IPA_APB_PHYCP_BRIDGE_AXI_DETECTOR_OVERFLOW     0x0100
#define MASK_IPA_APB_PSCP_BRIDGE_TRANS_IDLE                 0x0080
#define MASK_IPA_APB_PSCP_BRIDGE_AXI_DETECTOR_OVERFLOW      0x0040
#define MASK_IPA_APB_AON_BRIDGE_TRANS_IDLE                  0x0020
#define MASK_IPA_APB_AON_BRIDGE_AXI_DETECTOR_OVERFLOW       0x0010
#define MASK_IPA_APB_PCIE_BRIDGE_TRANS_IDLE                 0x0008
#define MASK_IPA_APB_PCIE_BRIDGE_AXI_DETECTOR_OVERFLOW      0x0004
#define MASK_IPA_APB_DDR_BRIDGE_TRANS_IDLE                  0x0002
#define MASK_IPA_APB_DDR_BRIDGE_AXI_DETECTOR_OVERFLOW       0x0001
#define MASK_IPA_APB_USB3_DEBUG_0_31                        0xFFFFFFFF
#define MASK_IPA_APB_USB3_DEBUG_32_63                       0xFFFFFFFF
#define MASK_IPA_APB_USB3_DEBUG_64_95                       0xFFFFFFFF
#define MASK_IPA_APB_HOST_CURRENT_BELT                      0xFFF000
#define MASK_IPA_APB_USB3_CLK_GATE_CTRL                     0x0E00
#define MASK_IPA_APB_USB3_HOST_SYSTEM_ERR                   0x0100
#define MASK_IPA_APB_USB3_DEBUG_96_103                      0x00FF
#define MASK_IPA_APB_AP2IPA_BRIDGE_DEBUG_SIGNAL_R           0xFFFFFFFF
#define MASK_IPA_APB_PCIE2IPA_BRIDGE_DEBUG_SIGNAL_R         0xFFFFFFFF
#define MASK_IPA_APB_PHYCP2IPA_BRIDGE_DEBUG_SIGNAL_R        0xFFFFFFFF
#define MASK_IPA_APB_PSCP2IPA_BRIDGE_DEBUG_SIGNAL_R         0xFFFFFFFF
#define MASK_IPA_APB_DDR_BRIDGE_DEBUG_SIGNAL_W              0xFFFFFFFF
#define MASK_IPA_APB_PCIE_BRIDGE_DEBUG_SIGNAL_W             0xFFFFFFFF
#define MASK_IPA_APB_AON_BRIDGE_DEBUG_SIGNAL_W              0xFFFFFFFF
#define MASK_IPA_APB_PHYCP_BRIDGE_DEBUG_SIGNAL_W            0xFFFFFFFF
#define MASK_IPA_APB_PSCP_BRIDGE_DEBUG_SIGNAL_W             0xFFFFFFFF
#define MASK_IPA_APB_IPA_ACCESS_PCIE_EN                     0x0100
#define MASK_IPA_APB_IPA_TIMER_FRC_OFF                      0x0080
#define MASK_IPA_APB_IPA_TIMER_AUTO_GATE_EN                 0x0040
#define MASK_IPA_APB_USB_REF_FRC_OFF                        0x0020
#define MASK_IPA_APB_USB_REF_AUTO_GATE_EN                   0x0010
#define MASK_IPA_APB_AP_IPA_APB_FRC_OFF                     0x0008
#define MASK_IPA_APB_AP_IPA_APB_AUTO_GATE_EN                0x0004
#define MASK_IPA_APB_AP_IPA_AXI_FRC_OFF                     0x0002
#define MASK_IPA_APB_AP_IPA_AXI_AUTO_GATE_EN                0x0001
#define MASK_IPA_APB_USB31_BUS_CLK_BYPASS                   0x0100
#define MASK_IPA_APB_USB31_REF_CLK_BYPASS                   0x0080
#define MASK_IPA_APB_USB31_DEVSPD_OVRD                      0x0078
#define MASK_IPA_APB_USB31_PM_POWER_STATE_REQUEST           0x0006
#define MASK_IPA_APB_USB31_PWR_GATE                         0x0001
#define MASK_IPA_APB_USB31_OK_TO_BLOCK_SUBSYS               0x0300
#define MASK_IPA_APB_USB31_CURRENT_POWER_STATE_U2PMU        0x00C0
#define MASK_IPA_APB_USB31_PME_GENERATION_U2PMU             0x0020
#define MASK_IPA_APB_USB31_CONNECT_STATE_U2PMU              0x0010
#define MASK_IPA_APB_USB31_CURRENT_POWER_STATE_U3PMU        0x000C
#define MASK_IPA_APB_USB31_PME_GENERATION_U3PMU             0x0002
#define MASK_IPA_APB_USB31_CONNECT_STATE_U3PMU              0x0001
#define MASK_MM_AHB_DCAM0_1_ALL_SOFT_RST                    0x00000002
#define MASK_MM_AHB_DCAM2_3_ALL_SOFT_RST                    0x00000004
#define MASK_MM_AHB_DCAM0_1_AXI_SOFT_RST                    0x00000008
#define MASK_MM_AHB_DCAM3_SOFT_RST                          0x00000010
#define MASK_MM_AHB_DCAM2_SOFT_RST                          0x00000020
#define MASK_MM_AHB_DCAM1_SOFT_RST                          0x00000040
#define MASK_MM_AHB_DCAM0_SOFT_RST                          0x00000080
#define MASK_MM_AHB_ISP_VAU_SOFT_RST                        0x00001000
#define MASK_MM_AHB_ISP_ALL_SOFT_RST                        0x00002000
#define MASK_MM_AHB_SYS_H2P_DB_SOFT_RST                     0x00000004
#define MASK_MM_AHB_ISP_SOFT_RST                            0x00004000
#define MASK_MM_AHB_JPG_SOFT_RST                            0x00000008
#define MASK_MM_AHB_FD_EN                                   0x00000008
#define MASK_MM_AHB_FD_ALL_SOFT_RST                         0x00000020
#define MASK_MM_AHB_FD_SOFT_RST                             0x00000010
#define MASK_MM_AHB_MM_LPC_DISABLE                          0x00000000
#define MASK_MM_AHB_DVFS_EN                                 0x00000008
#define MASK_MM_AHB_CAMERA_DVFS_ACK                         0x00000100
#define MASK_MM_AHB_CAMERA_DVFS_VOLTAGE_SW                  0x000000f0
#define MASK_MM_AHB_CAMERA_DVFS_REQ_SW                      0x00000001
#define MASK_MM_AHB_CPP_VAU_SOFT_RST                        0x00000200
#define MASK_MM_AHB_CPP_ALL_SOFT_RST                        0x00000800
#define MASK_MM_AHB_CPP_SOFT_RST                            0x00000400
#define MASK_MM_AHB_CPP_PATH1_RST                           0x00000080
#define MASK_MM_AHB_CPP_PATH0_RST                           0x00000100
#define MASK_MM_AHB_CPP_DMA_RST                             0x00000040
#define MASK_MM_AHB_MM_QOS_AR_QOS_THRESHOLD_MM              0x000000F0
#define MASK_MM_AHB_MM_QOS_AW_QOS_THRESHOLD_MM              0x0000000F
#define MASK_DISPC1_GLB_APB_TRNG_EB                         0x0040
#define MASK_DISPC1_GLB_APB_CKG_EB                          0x0020
#define MASK_DISPC1_GLB_APB_USB31PLL_EB                     0x0010
#define MASK_DISPC1_GLB_APB_TCA_EB                          0x0008
#define MASK_DISPC1_GLB_APB_HDCP_EB                         0x0004
#define MASK_DISPC1_GLB_APB_DPTX_EB                         0x0002
#define MASK_DISPC1_GLB_APB_DPU1_EB                         0x0001
#define MASK_DISPC1_GLB_APB_TCA_SOFT_RST                    0x0020
#define MASK_DISPC1_GLB_APB_PHY_SOFT_RST                    0x0010
#define MASK_DISPC1_GLB_APB_DPU1_VAU_SOFT_RST               0x0008
#define MASK_DISPC1_GLB_APB_TRNG_SOFT_RST                   0x0004
#define MASK_DISPC1_GLB_APB_DPTX_SOFT_RST                   0x0002
#define MASK_DISPC1_GLB_APB_DPU1_SOFT_RST                   0x0001
#define MASK_DISPC1_GLB_APB_AUX16MHZ_FR_FORCE_OFF           0x0010
#define MASK_DISPC1_GLB_APB_ESM_FR_FORCE_OFF                0x0008
#define MASK_DISPC1_GLB_APB_DPTX_FR_FORCE_OFF               0x0004
#define MASK_DISPC1_GLB_APB_DPU1_DPI_FR_FORCE_OFF           0x0002
#define MASK_DISPC1_GLB_APB_DPU1_FR_FORCE_OFF               0x0001
#define MASK_DISPC1_GLB_APB_AUX16MHZ_FR_AUTO_GATE_EN        0x0010
#define MASK_DISPC1_GLB_APB_ESM_FR_AUTO_GATE_EN             0x0008
#define MASK_DISPC1_GLB_APB_DPTX_FR_AUTO_GATE_EN            0x0004
#define MASK_DISPC1_GLB_APB_DPU1_DPI_FR_AUTO_GATE_EN        0x0002
#define MASK_DISPC1_GLB_APB_DPU1_FR_AUTO_GATE_EN            0x0001
#define MASK_DISPC1_GLB_APB_DISPC1_ASYNC_BRG_PU_NUM         0xFF000000
#define MASK_DISPC1_GLB_APB_DISPC1_CSYSACK_SYNC_SEL         0x40000
#define MASK_DISPC1_GLB_APB_DISPC1_CACTIVE_SYNC_SEL         0x20000
#define MASK_DISPC1_GLB_APB_DISPC1_ASYNC_BRG_LP_NUM         0x1FFFE
#define MASK_DISPC1_GLB_APB_DISPC1_ASYNC_BRG_LP_EB          0x0001
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M0_PU_NUM          0xFF000000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M0_LP_EB           0x10000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M0_LP_NUM          0xFFFF
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M1_PU_NUM          0xFF000000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M1_LP_EB           0x10000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M1_LP_NUM          0xFFFF
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_S0_PU_NUM          0xFF000000
#define MASK_DISPC1_GLB_APB_CGM_DPU_LITE_MTX_S0_AUTO_GATE_EN 0x20000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_S0_LP_EB           0x10000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_S0_LP_NUM          0xFFFF
#define MASK_DISPC1_GLB_APB_DPU_FRAME_LINE_SEL_FOR_DDR_DFS  0x1000
#define MASK_DISPC1_GLB_APB_DPU_MTX_M0_ARQOS                0x0F00
#define MASK_DISPC1_GLB_APB_DPU_MTX_M0_ARURGENT             0x00C0
#define MASK_DISPC1_GLB_APB_DPU_MTX_M0_AWQOS                0x003C
#define MASK_DISPC1_GLB_APB_DPU_MTX_M0_AWURGENT             0x0003
#define MASK_DISPC1_GLB_APB_DPTX_CONFIG_EN                  0x0008
#define MASK_DISPC1_GLB_APB_HPD_UPDATE                      0x0004
#define MASK_DISPC1_GLB_APB_HPD_STATE                       0x0002
#define MASK_DISPC1_GLB_APB_HPD_IRQ                         0x0001
#define MASK_DISPC1_GLB_APB_HPD_HIGH_NUM                    0xFFFFF
#define MASK_DISPC1_GLB_APB_HPD_LOW_NUM                     0xFFFFF
#define MASK_DISPC1_GLB_APB_HPD_IRQ_NUM                     0xFFFFF
#define MASK_DISPC1_GLB_APB_HDCP_HIGH_ADDR                  0x000F
#define MASK_DISPC1_GLB_APB_AXI_DETECTOR_OVERFLOW_DISP      0x0002
#define MASK_DISPC1_GLB_APB_BRIDGE_TRANS_IDLE_DISP          0x0001
#define MASK_DISPC1_GLB_APB_DISP_BRIDGE_DEBUG_SIGNAL_W      0xFFFFFFFF
#define MASK_DISPC1_GLB_APB_PG_MODE_EN                      0x0001
#define MASK_DISPC1_GLB_APB_PHY0_ANA_PWR_STABLE             0x0008
#define MASK_DISPC1_GLB_APB_PHY0_PMA_PWR_EN                 0x0004
#define MASK_DISPC1_GLB_APB_PHY0_PCS_PWR_EN                 0x0002
#define MASK_DISPC1_GLB_APB_UPCS_PWR_EN                     0x0001
#define MASK_DISPC1_GLB_APB_TCA_USB_DEV_POR                 0x0040
#define MASK_DISPC1_GLB_APB_TCA_DP4_POR                     0x0020
#define MASK_DISPC1_GLB_APB_PHY_TEST_POWERDOWN              0x0010
#define MASK_DISPC1_GLB_APB_PHY0_ANA_PWR_EN                 0x0008
#define MASK_DISPC1_GLB_APB_PHY0_PMA_PWR_STABLE             0x0004
#define MASK_DISPC1_GLB_APB_PHY0_PCS_PWR_STABLE             0x0002
#define MASK_DISPC1_GLB_APB_UPCS_PWR_STABLE                 0x0001
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_M0_PU_NUM            0xFF000000
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_M0_LP_EB             0x10000
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_M0_LP_NUM            0xFFFF
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_S0_PU_NUM            0xFF000000
#define MASK_DISPC1_GLB_APB_CGM_AP2IPA_MTX_S0_AUTO_GATE_EN  0x20000
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_S0_LP_EB             0x10000
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_S0_LP_NUM            0xFFFF
#define MASK_DISPC1_GLB_APB_ENCRYPTION_MODE                 0x0001
#define MASK_DISPC1_GLB_APB_TRNG_EB                         0x0040
#define MASK_DISPC1_GLB_APB_CKG_EB                          0x0020
#define MASK_DISPC1_GLB_APB_USB31PLL_EB                     0x0010
#define MASK_DISPC1_GLB_APB_TCA_EB                          0x0008
#define MASK_DISPC1_GLB_APB_HDCP_EB                         0x0004
#define MASK_DISPC1_GLB_APB_DPTX_EB                         0x0002
#define MASK_DISPC1_GLB_APB_DPU1_EB                         0x0001
#define MASK_DISPC1_GLB_APB_TCA_SOFT_RST                    0x0020
#define MASK_DISPC1_GLB_APB_PHY_SOFT_RST                    0x0010
#define MASK_DISPC1_GLB_APB_DPU1_VAU_SOFT_RST               0x0008
#define MASK_DISPC1_GLB_APB_TRNG_SOFT_RST                   0x0004
#define MASK_DISPC1_GLB_APB_DPTX_SOFT_RST                   0x0002
#define MASK_DISPC1_GLB_APB_DPU1_SOFT_RST                   0x0001
#define MASK_DISPC1_GLB_APB_AUX16MHZ_FR_FORCE_OFF           0x0010
#define MASK_DISPC1_GLB_APB_ESM_FR_FORCE_OFF                0x0008
#define MASK_DISPC1_GLB_APB_DPTX_FR_FORCE_OFF               0x0004
#define MASK_DISPC1_GLB_APB_DPU1_DPI_FR_FORCE_OFF           0x0002
#define MASK_DISPC1_GLB_APB_DPU1_FR_FORCE_OFF               0x0001
#define MASK_DISPC1_GLB_APB_AUX16MHZ_FR_AUTO_GATE_EN        0x0010
#define MASK_DISPC1_GLB_APB_ESM_FR_AUTO_GATE_EN             0x0008
#define MASK_DISPC1_GLB_APB_DPTX_FR_AUTO_GATE_EN            0x0004
#define MASK_DISPC1_GLB_APB_DPU1_DPI_FR_AUTO_GATE_EN        0x0002
#define MASK_DISPC1_GLB_APB_DPU1_FR_AUTO_GATE_EN            0x0001
#define MASK_DISPC1_GLB_APB_DISPC1_ASYNC_BRG_PU_NUM         0xFF000000
#define MASK_DISPC1_GLB_APB_DISPC1_CSYSACK_SYNC_SEL         0x40000
#define MASK_DISPC1_GLB_APB_DISPC1_CACTIVE_SYNC_SEL         0x20000
#define MASK_DISPC1_GLB_APB_DISPC1_ASYNC_BRG_LP_NUM         0x1FFFE
#define MASK_DISPC1_GLB_APB_DISPC1_ASYNC_BRG_LP_EB          0x0001
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M0_PU_NUM          0xFF000000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M0_LP_EB           0x10000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M0_LP_NUM          0xFFFF
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M1_PU_NUM          0xFF000000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M1_LP_EB           0x10000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_M1_LP_NUM          0xFFFF
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_S0_PU_NUM          0xFF000000
#define MASK_DISPC1_GLB_APB_CGM_DPU_LITE_MTX_S0_AUTO_GATE_EN 0x20000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_S0_LP_EB           0x10000
#define MASK_DISPC1_GLB_APB_DPU_LITE_MTX_S0_LP_NUM          0xFFFF
#define MASK_DISPC1_GLB_APB_DPU_FRAME_LINE_SEL_FOR_DDR_DFS  0x1000
#define MASK_DISPC1_GLB_APB_DPU_MTX_M0_ARQOS                0x0F00
#define MASK_DISPC1_GLB_APB_DPU_MTX_M0_ARURGENT             0x00C0
#define MASK_DISPC1_GLB_APB_DPU_MTX_M0_AWQOS                0x003C
#define MASK_DISPC1_GLB_APB_DPU_MTX_M0_AWURGENT             0x0003
#define MASK_DISPC1_GLB_APB_DPTX_CONFIG_EN                  0x0008
#define MASK_DISPC1_GLB_APB_HPD_UPDATE                      0x0004
#define MASK_DISPC1_GLB_APB_HPD_STATE                       0x0002
#define MASK_DISPC1_GLB_APB_HPD_IRQ                         0x0001
#define MASK_DISPC1_GLB_APB_HPD_HIGH_NUM                    0xFFFFF
#define MASK_DISPC1_GLB_APB_HPD_LOW_NUM                     0xFFFFF
#define MASK_DISPC1_GLB_APB_HPD_IRQ_NUM                     0xFFFFF
#define MASK_DISPC1_GLB_APB_HDCP_HIGH_ADDR                  0x000F
#define MASK_DISPC1_GLB_APB_AXI_DETECTOR_OVERFLOW_DISP      0x0002
#define MASK_DISPC1_GLB_APB_BRIDGE_TRANS_IDLE_DISP          0x0001
#define MASK_DISPC1_GLB_APB_DISP_BRIDGE_DEBUG_SIGNAL_W      0xFFFFFFFF
#define MASK_DISPC1_GLB_APB_PG_MODE_EN                      0x0001
#define MASK_DISPC1_GLB_APB_PHY0_ANA_PWR_STABLE             0x0008
#define MASK_DISPC1_GLB_APB_PHY0_PMA_PWR_EN                 0x0004
#define MASK_DISPC1_GLB_APB_PHY0_PCS_PWR_EN                 0x0002
#define MASK_DISPC1_GLB_APB_UPCS_PWR_EN                     0x0001
#define MASK_DISPC1_GLB_APB_TCA_USB_DEV_POR                 0x0040
#define MASK_DISPC1_GLB_APB_TCA_DP4_POR                     0x0020
#define MASK_DISPC1_GLB_APB_PHY_TEST_POWERDOWN              0x0010
#define MASK_DISPC1_GLB_APB_PHY0_ANA_PWR_EN                 0x0008
#define MASK_DISPC1_GLB_APB_PHY0_PMA_PWR_STABLE             0x0004
#define MASK_DISPC1_GLB_APB_PHY0_PCS_PWR_STABLE             0x0002
#define MASK_DISPC1_GLB_APB_UPCS_PWR_STABLE                 0x0001
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_M0_PU_NUM            0xFF000000
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_M0_LP_EB             0x10000
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_M0_LP_NUM            0xFFFF
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_S0_PU_NUM            0xFF000000
#define MASK_DISPC1_GLB_APB_CGM_AP2IPA_MTX_S0_AUTO_GATE_EN  0x20000
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_S0_LP_EB             0x10000
#define MASK_DISPC1_GLB_APB_AP2IPA_MTX_S0_LP_NUM            0xFFFF
#define MASK_DISPC1_GLB_APB_ENCRYPTION_MODE                 0x0001
#define MASK_DPU_VSP_SYS_VPU_ENC0_SOFT_RST                  0x0002
#define MASK_DPU_VSP_SYS_VPU_ENC1_SOFT_RST                  0x0004
#define MASK_DPU_VSP_SYS_VPU_DEC_SOFT_RST                   0x0008
#define MASK_DPU_VSP_APB_VPU_ENC0_SOFT_RST                  0x0008
#define MASK_DPU_VSP_APB_VPU_ENC1_SOFT_RST                  0x0010
#define MASK_DPU_VSP_APB_VPU_DEC_SOFT_RST                   0x0020
#define MASK_DPU_VSP_APB_VPU_ENC0_VPP_SOFT_RST              0x0200
#define MASK_DPU_VSP_APB_VPU_ENC0_VSP_SOFT_RST              0x0400
#define MASK_DPU_VSP_APB_VPU_ENC1_VPP_SOFT_RST              0x0800
#define MASK_DPU_VSP_APB_VPU_ENC1_VSP_SOFT_RST              0x1000
#define MASK_DPU_VSP_APB_VPU_DEC_VPP_SOFT_RST               0x2000
#define MASK_DPU_VSP_APB_VPU_DEC_VSP_SOFT_RST               0x4000
#define MASK_DPU_VSP_APB_VPU_ENC0_VAU_SOFT_RST              0x8000
#define MASK_DPU_VSP_APB_VPU_ENC1_VAU_SOFT_RST              0x10000
#define MASK_DPU_VSP_APB_VPU_DEC_VAU_SOFT_RST               0x20000
#define MASK_IPA_GLB_APB_IPA_SOFT_RST                       0x0001
#define MASK_IPA_GLB_APB_TFT_EB                             0x0002
#define MASK_IPA_GLB_APB_IPA_EB                             0x0001
#define MASK_IPA_GLB_APB_IPA_ACCESS_PSCP_EN                 0x0002
#define MASK_IPA_GLB_APB_IPA_ACCESS_PHYCP_EN                0x0001
#define MASK_DPU_VSP_APB_DISPC_SOFT_RST                     0x0001
#define MASK_DPU_VSP_APB_DSI0_SOFT_RST                      0x0002
#define MASK_DPU_VSP_APB_DSI1_SOFT_RST                      0x0004
#define MASK_DPU_VSP_APB_DISPC_VAU_SOFT_RST                 0x40000
#define MASK_DPU_VSP_APB_DPHY0_CFG_CKG_EN                   0x0001
#define MASK_DPU_VSP_APB_DPHY0_REF_CKG_EN                   0x0002
#define MASK_DPU_VSP_APB_DPHY1_CFG_CKG_EN                   0x0004
#define MASK_DPU_VSP_APB_DPHY1_REF_CKG_EN                   0x0008
#define MASK_PMU_APB_RF_DSI0_PD_REG                         0x0040
#define MASK_PMU_APB_RF_DSI1_PD_REG                         0x0040
#define MASK_TOP_DVFS_APB_DCDC_AI_SW_TUNE_EN                0x0001
#define MASK_TOP_DVFS_APB_AI_SW_DVFS_EN                     0x0020
#define MASK_TOP_DVFS_APB_GPU_SW_DVFS_EN                    0x0040
#define MASK_TOP_DVFS_APB_DCDC_GPU_SW_TUNE_EN               0x0001
#define MASK_TOP_DVFS_APB_DCDC_GPU_VOLTAGE0                 0x01FF
#define MASK_TOP_DVFS_APB_DCDC_GPU_VOLTAGE1                 0x1FF0000
#define MASK_TOP_DVFS_APB_DCDC_GPU_VOLTAGE2                 0x01FF
#define MASK_TOP_DVFS_APB_DCDC_GPU_VOLTAGE3                 0x1FF0000
#define MASK_TOP_DVFS_APB_DCDC_GPU_VOLTAGE4                 0x01FF
#define MASK_TOP_DVFS_APB_DCDC_GPU_VOLTAGE5                 0x1FF0000
#define MASK_TOP_DVFS_APB_DCDC_GPU_VOLTAGE6                 0x01FF
#define MASK_TOP_DVFS_APB_DCDC_GPU_VOLTAGE7                 0x1FF0000
#endif /* __DT_BINDINGS_SPRD_QOGIRN6PRO_MASK_H */
