<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Peripheral 0 Warm Mask Register - per0warmmask</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Peripheral 0 Warm Mask Register - per0warmmask</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The PER0WARMMASK register is used by software to mask the assertion of Peripheral and Fast Peripheral reset signals for hardware sequenced warm resets. There is a writeable bit for each module reset signal that is asserted by default on a hardware sequenced warm reset. If the bit is 1, the module reset signal is asserted by a hardware sequenced warm reset. If the bit is 0, the module reset signal is not changed by a hardware sequenced warm reset. The bit assignments of the *WARMMASK registers match the corresponding *MODRST registers. Any module reset signals that are never asserted by a warm reset have reserved bit offsets and are tied to 0 (read as 0, writes are ignored).</p>
<p>All fields are only reset by a cold reset.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0">EMAC0</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1">EMAC1</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2">EMAC2</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0">USB0</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1">USB1</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NAND">NAND Flash</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPI">QSPI Flash</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMC">SD/MMC</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0OCP">EMAC0OCP</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1OCP">EMAC1OCP</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2OCP">EMAC2OCP</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0OCP">USB0OCP</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1OCP">USB1OCP</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NANDOCP">NANDOCP</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPIOCP">QSPIOCP</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMCOCP">SDMMCOCP</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMA">DMA Controller</a> </td></tr>
<tr>
<td align="left">[17] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM0">SPIM0</a> </td></tr>
<tr>
<td align="left">[18] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM1">SPIM1</a> </td></tr>
<tr>
<td align="left">[19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS0">SPIS0</a> </td></tr>
<tr>
<td align="left">[20] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS1">SPIS1</a> </td></tr>
<tr>
<td align="left">[21] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAOCP">DMA Controller ECC OCP</a> </td></tr>
<tr>
<td align="left">[22] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMACPTP">EMAC PTP</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[24] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF0">FPGA DMA0</a> </td></tr>
<tr>
<td align="left">[25] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF1">FPGA DMA1</a> </td></tr>
<tr>
<td align="left">[26] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF2">FPGA DMA2</a> </td></tr>
<tr>
<td align="left">[27] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF3">FPGA DMA3</a> </td></tr>
<tr>
<td align="left">[28] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF4">FPGA DMA4</a> </td></tr>
<tr>
<td align="left">[29] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF5">FPGA DMA5</a> </td></tr>
<tr>
<td align="left">[30] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF6">FPGA DMA6</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF7">FPGA DMA7</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC0 - emac0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp53f23673e8463d09b32cc75db1908f1d"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_EMAC0"></a></p>
<p>Masks hardware sequenced warm reset for EMAC0</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga09473473341e3ae7e3b43cfc4e6cfb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga09473473341e3ae7e3b43cfc4e6cfb7b">ALT_RSTMGR_PER0WARMMSK_EMAC0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga09473473341e3ae7e3b43cfc4e6cfb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5791dfcf4476015e7d6efae03fe97c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga5791dfcf4476015e7d6efae03fe97c84">ALT_RSTMGR_PER0WARMMSK_EMAC0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5791dfcf4476015e7d6efae03fe97c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edb0e24f05e2f7afb2b60acb716abec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7edb0e24f05e2f7afb2b60acb716abec">ALT_RSTMGR_PER0WARMMSK_EMAC0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7edb0e24f05e2f7afb2b60acb716abec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e78a575b19ba825678fa4afeb6c1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa5e78a575b19ba825678fa4afeb6c1f4">ALT_RSTMGR_PER0WARMMSK_EMAC0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaa5e78a575b19ba825678fa4afeb6c1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56f88d5685c21fd8584fef7b91ead2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad56f88d5685c21fd8584fef7b91ead2b">ALT_RSTMGR_PER0WARMMSK_EMAC0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gad56f88d5685c21fd8584fef7b91ead2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745e134bd0b95dd56958c858bb55c18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga745e134bd0b95dd56958c858bb55c18e">ALT_RSTMGR_PER0WARMMSK_EMAC0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga745e134bd0b95dd56958c858bb55c18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702b2340104f5c69725c82f635514021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga702b2340104f5c69725c82f635514021">ALT_RSTMGR_PER0WARMMSK_EMAC0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga702b2340104f5c69725c82f635514021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa228102d350ad8ab4b9b97033de09ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa228102d350ad8ab4b9b97033de09ced">ALT_RSTMGR_PER0WARMMSK_EMAC0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gaa228102d350ad8ab4b9b97033de09ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC1 - emac1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp35915538f5c481d6d2abadca39f9cebd"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_EMAC1"></a></p>
<p>Masks hardware sequenced warm reset for EMAC1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4818b72accfd8150d00bb06689220827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4818b72accfd8150d00bb06689220827">ALT_RSTMGR_PER0WARMMSK_EMAC1_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4818b72accfd8150d00bb06689220827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad5c35ce304741d01e602e1271339ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga3ad5c35ce304741d01e602e1271339ca">ALT_RSTMGR_PER0WARMMSK_EMAC1_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3ad5c35ce304741d01e602e1271339ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d7c9f1cee0ff14c8f1c3159e9b9c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga62d7c9f1cee0ff14c8f1c3159e9b9c94">ALT_RSTMGR_PER0WARMMSK_EMAC1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga62d7c9f1cee0ff14c8f1c3159e9b9c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0032374710c48f81507af4a3bdbccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga0c0032374710c48f81507af4a3bdbccf">ALT_RSTMGR_PER0WARMMSK_EMAC1_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga0c0032374710c48f81507af4a3bdbccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab069d3b4781edac091eabfff08d1e0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gab069d3b4781edac091eabfff08d1e0fb">ALT_RSTMGR_PER0WARMMSK_EMAC1_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:gab069d3b4781edac091eabfff08d1e0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6584c30fc30295f1a839ea54cffc7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gab6584c30fc30295f1a839ea54cffc7a9">ALT_RSTMGR_PER0WARMMSK_EMAC1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gab6584c30fc30295f1a839ea54cffc7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79a8c3f0d52ead04bb530d6adb9efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac79a8c3f0d52ead04bb530d6adb9efea">ALT_RSTMGR_PER0WARMMSK_EMAC1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gac79a8c3f0d52ead04bb530d6adb9efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2f33519d1660a7be28a6a0d20136f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4b2f33519d1660a7be28a6a0d20136f4">ALT_RSTMGR_PER0WARMMSK_EMAC1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga4b2f33519d1660a7be28a6a0d20136f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC2 - emac2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpea2c9d672892710fbf8cc9a928f6a7f9"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_EMAC2"></a></p>
<p>Masks hardware sequenced warm reset for EMAC2</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga12afe473cda6de17f4ae79639fc445a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga12afe473cda6de17f4ae79639fc445a2">ALT_RSTMGR_PER0WARMMSK_EMAC2_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga12afe473cda6de17f4ae79639fc445a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149ac3849584f475fc50b8e96ddf0043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga149ac3849584f475fc50b8e96ddf0043">ALT_RSTMGR_PER0WARMMSK_EMAC2_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga149ac3849584f475fc50b8e96ddf0043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6946f38514922eb9f16419640f071126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6946f38514922eb9f16419640f071126">ALT_RSTMGR_PER0WARMMSK_EMAC2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6946f38514922eb9f16419640f071126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309f847fa33565e28370adf527a4ffe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga309f847fa33565e28370adf527a4ffe6">ALT_RSTMGR_PER0WARMMSK_EMAC2_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga309f847fa33565e28370adf527a4ffe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edb8af227b33b72cacbeba267059a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga0edb8af227b33b72cacbeba267059a97">ALT_RSTMGR_PER0WARMMSK_EMAC2_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga0edb8af227b33b72cacbeba267059a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0efeef72f8ab3f46e65c53de5d2fb10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa0efeef72f8ab3f46e65c53de5d2fb10">ALT_RSTMGR_PER0WARMMSK_EMAC2_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa0efeef72f8ab3f46e65c53de5d2fb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac341a30e4e0a8fcf33bf6b2b2402864c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac341a30e4e0a8fcf33bf6b2b2402864c">ALT_RSTMGR_PER0WARMMSK_EMAC2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gac341a30e4e0a8fcf33bf6b2b2402864c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa36fdeb0c3db3c0ff2eb17180f2692b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaaa36fdeb0c3db3c0ff2eb17180f2692b">ALT_RSTMGR_PER0WARMMSK_EMAC2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gaaa36fdeb0c3db3c0ff2eb17180f2692b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : USB0 - usb0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2491f1fa07c6c80df7ce4bfa3d527303"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_USB0"></a></p>
<p>Masks hardware sequenced warm reset for USB0</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabba9c98b6b3b6f0000fc8b73a60d4ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gabba9c98b6b3b6f0000fc8b73a60d4ce0">ALT_RSTMGR_PER0WARMMSK_USB0_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gabba9c98b6b3b6f0000fc8b73a60d4ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128bb68c0a91e7a4bd2daf51ebb4fb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga128bb68c0a91e7a4bd2daf51ebb4fb20">ALT_RSTMGR_PER0WARMMSK_USB0_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga128bb68c0a91e7a4bd2daf51ebb4fb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae539ad218662168e3e1ea51ad91ba2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae539ad218662168e3e1ea51ad91ba2ba">ALT_RSTMGR_PER0WARMMSK_USB0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae539ad218662168e3e1ea51ad91ba2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga622511f001670792e60f5175b8078d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga622511f001670792e60f5175b8078d10">ALT_RSTMGR_PER0WARMMSK_USB0_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga622511f001670792e60f5175b8078d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34978883339cc4eacfd23fc75460677a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga34978883339cc4eacfd23fc75460677a">ALT_RSTMGR_PER0WARMMSK_USB0_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga34978883339cc4eacfd23fc75460677a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d7d02b044c8c919a0019f5f3c79767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa7d7d02b044c8c919a0019f5f3c79767">ALT_RSTMGR_PER0WARMMSK_USB0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa7d7d02b044c8c919a0019f5f3c79767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bcb5dbcfb5dfa4356f26cf8d4ebcef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga72bcb5dbcfb5dfa4356f26cf8d4ebcef">ALT_RSTMGR_PER0WARMMSK_USB0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga72bcb5dbcfb5dfa4356f26cf8d4ebcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608743a46765c5792f08a8264d7b2ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga608743a46765c5792f08a8264d7b2ef4">ALT_RSTMGR_PER0WARMMSK_USB0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga608743a46765c5792f08a8264d7b2ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : USB1 - usb1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6af195b84a885fd6026f0d6f5d670010"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_USB1"></a></p>
<p>Masks hardware sequenced warm reset for USB1USB1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9e6e0a1d79bd9a7af9bd697c867c8c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga9e6e0a1d79bd9a7af9bd697c867c8c89">ALT_RSTMGR_PER0WARMMSK_USB1_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9e6e0a1d79bd9a7af9bd697c867c8c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b371f1832e4db54a2e56ebccfc320e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga44b371f1832e4db54a2e56ebccfc320e">ALT_RSTMGR_PER0WARMMSK_USB1_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga44b371f1832e4db54a2e56ebccfc320e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41af938a215babdc95e0678f5a0c00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae41af938a215babdc95e0678f5a0c00d">ALT_RSTMGR_PER0WARMMSK_USB1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae41af938a215babdc95e0678f5a0c00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd3718b0a8c075d079f09a28b29d071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga5dd3718b0a8c075d079f09a28b29d071">ALT_RSTMGR_PER0WARMMSK_USB1_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga5dd3718b0a8c075d079f09a28b29d071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7136623448b9d3d80da5ce8000517014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7136623448b9d3d80da5ce8000517014">ALT_RSTMGR_PER0WARMMSK_USB1_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga7136623448b9d3d80da5ce8000517014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09b2e6e5bd5927d604a7183286ef9730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga09b2e6e5bd5927d604a7183286ef9730">ALT_RSTMGR_PER0WARMMSK_USB1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga09b2e6e5bd5927d604a7183286ef9730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04ed10535360dbbf91b74a598920929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac04ed10535360dbbf91b74a598920929">ALT_RSTMGR_PER0WARMMSK_USB1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:gac04ed10535360dbbf91b74a598920929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f53c7ad600b1e0b18df93f587e2de53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga3f53c7ad600b1e0b18df93f587e2de53">ALT_RSTMGR_PER0WARMMSK_USB1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga3f53c7ad600b1e0b18df93f587e2de53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NAND Flash - nand </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7f05d4e8946481ecb8b9d3a6f7467151"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_NAND"></a></p>
<p>Masks hardware sequenced warm reset for NAND flash controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa19d26c37a0a35d33583265853cbd954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa19d26c37a0a35d33583265853cbd954">ALT_RSTMGR_PER0WARMMSK_NAND_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa19d26c37a0a35d33583265853cbd954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e4820e2494941859fc4095777b9194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga80e4820e2494941859fc4095777b9194">ALT_RSTMGR_PER0WARMMSK_NAND_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga80e4820e2494941859fc4095777b9194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0687eb6a757393a6213e37b14c242d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga0687eb6a757393a6213e37b14c242d35">ALT_RSTMGR_PER0WARMMSK_NAND_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0687eb6a757393a6213e37b14c242d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da41106f10fa84241c17de8aef1a0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga5da41106f10fa84241c17de8aef1a0fe">ALT_RSTMGR_PER0WARMMSK_NAND_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga5da41106f10fa84241c17de8aef1a0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dfa7ca673d20294d26490d2dd499957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga5dfa7ca673d20294d26490d2dd499957">ALT_RSTMGR_PER0WARMMSK_NAND_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga5dfa7ca673d20294d26490d2dd499957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09701681ac0ab8b6085f1171071101f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga09701681ac0ab8b6085f1171071101f2">ALT_RSTMGR_PER0WARMMSK_NAND_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga09701681ac0ab8b6085f1171071101f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f81904a0471b1e19f53a03a0079209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga45f81904a0471b1e19f53a03a0079209">ALT_RSTMGR_PER0WARMMSK_NAND_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga45f81904a0471b1e19f53a03a0079209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e80d793018d213579caf595e8ae81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga79e80d793018d213579caf595e8ae81f">ALT_RSTMGR_PER0WARMMSK_NAND_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga79e80d793018d213579caf595e8ae81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : QSPI Flash - qspi </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8c85a03d5b53be3464f6265384f878d2"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_QSPI"></a></p>
<p>Masks hardware sequenced warm reset for QSPI flash controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga05e88dccf741e2d5d6a040164495e9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga05e88dccf741e2d5d6a040164495e9df">ALT_RSTMGR_PER0WARMMSK_QSPI_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga05e88dccf741e2d5d6a040164495e9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b87f23aeba77c1b007b58404e54aa8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga9b87f23aeba77c1b007b58404e54aa8e">ALT_RSTMGR_PER0WARMMSK_QSPI_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga9b87f23aeba77c1b007b58404e54aa8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c83d147ae0fecfaf8320b8a6d2049ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7c83d147ae0fecfaf8320b8a6d2049ee">ALT_RSTMGR_PER0WARMMSK_QSPI_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7c83d147ae0fecfaf8320b8a6d2049ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4e2cacfb30a6874419883af35a45fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gabd4e2cacfb30a6874419883af35a45fb">ALT_RSTMGR_PER0WARMMSK_QSPI_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gabd4e2cacfb30a6874419883af35a45fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad569fa2787d266fa8515d7c7df6a8f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad569fa2787d266fa8515d7c7df6a8f6e">ALT_RSTMGR_PER0WARMMSK_QSPI_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:gad569fa2787d266fa8515d7c7df6a8f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41c60ffa5ec87db8ad4fb670483c3e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa41c60ffa5ec87db8ad4fb670483c3e8">ALT_RSTMGR_PER0WARMMSK_QSPI_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa41c60ffa5ec87db8ad4fb670483c3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6bff9fe5abedfd0f7be0249dd4ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaedf6bff9fe5abedfd0f7be0249dd4ff1">ALT_RSTMGR_PER0WARMMSK_QSPI_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gaedf6bff9fe5abedfd0f7be0249dd4ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcf873e085009f5cf974a5baec6b01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gafdcf873e085009f5cf974a5baec6b01a">ALT_RSTMGR_PER0WARMMSK_QSPI_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gafdcf873e085009f5cf974a5baec6b01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SD/MMC - sdmmc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3002d2745ad0dcb3c6f29005a3700e0b"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_SDMMC"></a></p>
<p>Masks hardware sequenced warm reset for SD/MMC controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaeacf6a0c1b69ca69fa4070cf048d16b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaeacf6a0c1b69ca69fa4070cf048d16b0">ALT_RSTMGR_PER0WARMMSK_SDMMC_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaeacf6a0c1b69ca69fa4070cf048d16b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b7023d0df2f817bb0aa0528e053a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga46b7023d0df2f817bb0aa0528e053a10">ALT_RSTMGR_PER0WARMMSK_SDMMC_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga46b7023d0df2f817bb0aa0528e053a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61bfe4b11e7899f53bba3654ff61d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gab61bfe4b11e7899f53bba3654ff61d68">ALT_RSTMGR_PER0WARMMSK_SDMMC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab61bfe4b11e7899f53bba3654ff61d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e420e5049e6499aea595d48e78bce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae4e420e5049e6499aea595d48e78bce8">ALT_RSTMGR_PER0WARMMSK_SDMMC_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gae4e420e5049e6499aea595d48e78bce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2e9a614857369a21399305c3b69e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7c2e9a614857369a21399305c3b69e9f">ALT_RSTMGR_PER0WARMMSK_SDMMC_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga7c2e9a614857369a21399305c3b69e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350998a444369048efcbcd76835e93d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga350998a444369048efcbcd76835e93d1">ALT_RSTMGR_PER0WARMMSK_SDMMC_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga350998a444369048efcbcd76835e93d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153a4b6d56aabad6af2a69ce7bfe8b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga153a4b6d56aabad6af2a69ce7bfe8b74">ALT_RSTMGR_PER0WARMMSK_SDMMC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga153a4b6d56aabad6af2a69ce7bfe8b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99250cfdd62a12f1a7a9cc897596ac1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga99250cfdd62a12f1a7a9cc897596ac1c">ALT_RSTMGR_PER0WARMMSK_SDMMC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga99250cfdd62a12f1a7a9cc897596ac1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC0OCP - emac0ocp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbd7e97c475169862fad3900e88b637b7"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_EMAC0OCP"></a></p>
<p>Masks hardware sequenced warm reset for EMAC0 ECC OCP DIagnostics modules.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae450b6cf34f059068a436f7bbc213dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae450b6cf34f059068a436f7bbc213dc3">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae450b6cf34f059068a436f7bbc213dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537f16cef87aa3078d1c4d4dd481921d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga537f16cef87aa3078d1c4d4dd481921d">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga537f16cef87aa3078d1c4d4dd481921d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b41c29cbf50aca8862d9daa7535884e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7b41c29cbf50aca8862d9daa7535884e">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7b41c29cbf50aca8862d9daa7535884e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0bb6b7f147f69b187dafd8228afd2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4b0bb6b7f147f69b187dafd8228afd2c">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga4b0bb6b7f147f69b187dafd8228afd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde6cfb80f76bae66f6561c150b92b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gafde6cfb80f76bae66f6561c150b92b03">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:gafde6cfb80f76bae66f6561c150b92b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3c40ecb5f9a08e907bb26d81bdcbb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6d3c40ecb5f9a08e907bb26d81bdcbb1">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6d3c40ecb5f9a08e907bb26d81bdcbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e21c3b9bdf8b078756e9413054958e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7e21c3b9bdf8b078756e9413054958e3">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga7e21c3b9bdf8b078756e9413054958e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd4bf020e065c0d2b62a02f4e3f5f668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gadd4bf020e065c0d2b62a02f4e3f5f668">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gadd4bf020e065c0d2b62a02f4e3f5f668"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC1OCP - emac1ocp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7455fcc73c7438eb5f5870818206035c"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_EMAC1OCP"></a></p>
<p>Masks hardware sequenced warm reset for EMAC1 ECC OCP DIagnostics modules.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga428e1cea2431037db62333cf03b59d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga428e1cea2431037db62333cf03b59d01">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga428e1cea2431037db62333cf03b59d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd987d20cfeeaec46bc66dc77bbd92e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gadd987d20cfeeaec46bc66dc77bbd92e9">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gadd987d20cfeeaec46bc66dc77bbd92e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c9ca7b0b71c42824b8a92586abdedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad0c9ca7b0b71c42824b8a92586abdedc">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad0c9ca7b0b71c42824b8a92586abdedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147e2d3ebb41c5953d75375c4b6e5ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga147e2d3ebb41c5953d75375c4b6e5ce8">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga147e2d3ebb41c5953d75375c4b6e5ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b44b66cb1fd45ca7647d99c96748a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga80b44b66cb1fd45ca7647d99c96748a5">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga80b44b66cb1fd45ca7647d99c96748a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac885df13cd011e6d61f02191b0d0d11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac885df13cd011e6d61f02191b0d0d11f">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gac885df13cd011e6d61f02191b0d0d11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f416b9168f3965d804497f23162cfe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga8f416b9168f3965d804497f23162cfe5">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga8f416b9168f3965d804497f23162cfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07508048094ff153acb432d1da69a0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga07508048094ff153acb432d1da69a0f3">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:ga07508048094ff153acb432d1da69a0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC2OCP - emac2ocp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2362d3e6c392beef7d840e86b842cab9"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_EMAC2OCP"></a></p>
<p>Masks hardware sequenced warm reset for EMAC2 ECC OCP DIagnostics modules.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga83bc5e9fbc22f04b95af0bc6831cc099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga83bc5e9fbc22f04b95af0bc6831cc099">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga83bc5e9fbc22f04b95af0bc6831cc099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef46953b4899b30b612ad14207e2f559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaef46953b4899b30b612ad14207e2f559">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaef46953b4899b30b612ad14207e2f559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f4d44ab30d0f7d7e9020155dd20683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga74f4d44ab30d0f7d7e9020155dd20683">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga74f4d44ab30d0f7d7e9020155dd20683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea23d01e89655150a11675e35f5dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6bea23d01e89655150a11675e35f5dda">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga6bea23d01e89655150a11675e35f5dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ce1d4195d2d6df928e10d4de06b276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga27ce1d4195d2d6df928e10d4de06b276">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga27ce1d4195d2d6df928e10d4de06b276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286d208f656a8e11fb4c226cefe0a74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga286d208f656a8e11fb4c226cefe0a74d">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga286d208f656a8e11fb4c226cefe0a74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a323479162e69b23eef689a327a58cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4a323479162e69b23eef689a327a58cb">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga4a323479162e69b23eef689a327a58cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7890eddbae4c7307b9ff7755243119f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad7890eddbae4c7307b9ff7755243119f">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:gad7890eddbae4c7307b9ff7755243119f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : USB0OCP - usb0ocp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1b5880ab340a5aecb0d0ac3c1c49eb2a"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_USB0OCP"></a></p>
<p>Masks hardware sequenced warm reset for USB0 ECC OCP DIagnostics module.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga19aef10ea0d67d9a71441069776a94fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga19aef10ea0d67d9a71441069776a94fb">ALT_RSTMGR_PER0WARMMSK_USB0OCP_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga19aef10ea0d67d9a71441069776a94fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd434c7d227ea2f0a675a5ed235b906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga8fd434c7d227ea2f0a675a5ed235b906">ALT_RSTMGR_PER0WARMMSK_USB0OCP_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga8fd434c7d227ea2f0a675a5ed235b906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f915784f65bb7ef69481a7dbec13ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga68f915784f65bb7ef69481a7dbec13ef">ALT_RSTMGR_PER0WARMMSK_USB0OCP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga68f915784f65bb7ef69481a7dbec13ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9506ca17417a88e06aa12ae6ab04e9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga9506ca17417a88e06aa12ae6ab04e9a4">ALT_RSTMGR_PER0WARMMSK_USB0OCP_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga9506ca17417a88e06aa12ae6ab04e9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5a999d7110c71ec6db18bff01e10de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6d5a999d7110c71ec6db18bff01e10de">ALT_RSTMGR_PER0WARMMSK_USB0OCP_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga6d5a999d7110c71ec6db18bff01e10de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45655b2f6c64f9484a49a2a0f5a2c45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga45655b2f6c64f9484a49a2a0f5a2c45b">ALT_RSTMGR_PER0WARMMSK_USB0OCP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga45655b2f6c64f9484a49a2a0f5a2c45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf0c4e62f6080f93e81da8a31787d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga3bf0c4e62f6080f93e81da8a31787d2d">ALT_RSTMGR_PER0WARMMSK_USB0OCP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:ga3bf0c4e62f6080f93e81da8a31787d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e19c23feecab34e51c1cf57dcfec882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga0e19c23feecab34e51c1cf57dcfec882">ALT_RSTMGR_PER0WARMMSK_USB0OCP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga0e19c23feecab34e51c1cf57dcfec882"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : USB1OCP - usb1ocp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpce6add61fc9a0cf5083ce17d92ad2255"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_USB1OCP"></a></p>
<p>Masks hardware sequenced warm reset for USB1 ECC OCP DIagnostics module.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga132befa52b4bb225a1bc3630bc080fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga132befa52b4bb225a1bc3630bc080fe7">ALT_RSTMGR_PER0WARMMSK_USB1OCP_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga132befa52b4bb225a1bc3630bc080fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7a47acd8801aee529e3f5674e391ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga3c7a47acd8801aee529e3f5674e391ad">ALT_RSTMGR_PER0WARMMSK_USB1OCP_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3c7a47acd8801aee529e3f5674e391ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec778c3acf2af7ce2b8f35929c503ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaec778c3acf2af7ce2b8f35929c503ae9">ALT_RSTMGR_PER0WARMMSK_USB1OCP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaec778c3acf2af7ce2b8f35929c503ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabfe0bc04aaa4ef8ead1aafe7332c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaaabfe0bc04aaa4ef8ead1aafe7332c11">ALT_RSTMGR_PER0WARMMSK_USB1OCP_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:gaaabfe0bc04aaa4ef8ead1aafe7332c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga123dd3e4d4f64cd9eec5e0b6912d1b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga123dd3e4d4f64cd9eec5e0b6912d1b23">ALT_RSTMGR_PER0WARMMSK_USB1OCP_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga123dd3e4d4f64cd9eec5e0b6912d1b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2bca70d4d0d46424fef01490d5d4df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6d2bca70d4d0d46424fef01490d5d4df">ALT_RSTMGR_PER0WARMMSK_USB1OCP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6d2bca70d4d0d46424fef01490d5d4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495487d76886c688ae2447613fc30ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga495487d76886c688ae2447613fc30ae6">ALT_RSTMGR_PER0WARMMSK_USB1OCP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga495487d76886c688ae2447613fc30ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2868662a0b468061105eeebb3e42eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa2868662a0b468061105eeebb3e42eba">ALT_RSTMGR_PER0WARMMSK_USB1OCP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:gaa2868662a0b468061105eeebb3e42eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NANDOCP - nandocp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp59d6c9ab94bfd7d44f0f98851d4ae5bc"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_NANDOCP"></a></p>
<p>Masks hardware sequenced warm reset for NAND ECC OCP DIagnostics modules.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa8d578458e9eb17b8a4c0380e3d744b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa8d578458e9eb17b8a4c0380e3d744b6">ALT_RSTMGR_PER0WARMMSK_NANDOCP_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaa8d578458e9eb17b8a4c0380e3d744b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d1e2e8536c836ac629559766018962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga69d1e2e8536c836ac629559766018962">ALT_RSTMGR_PER0WARMMSK_NANDOCP_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga69d1e2e8536c836ac629559766018962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378bc026eee69d22cfd5066ae4b7765c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga378bc026eee69d22cfd5066ae4b7765c">ALT_RSTMGR_PER0WARMMSK_NANDOCP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga378bc026eee69d22cfd5066ae4b7765c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3734e3313b3330c4a1b6baeba07618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4c3734e3313b3330c4a1b6baeba07618">ALT_RSTMGR_PER0WARMMSK_NANDOCP_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga4c3734e3313b3330c4a1b6baeba07618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015a7dcda8eac268f9289b71fa762317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga015a7dcda8eac268f9289b71fa762317">ALT_RSTMGR_PER0WARMMSK_NANDOCP_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga015a7dcda8eac268f9289b71fa762317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486d5f063d4ac3d37af1be9ef1acb03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga486d5f063d4ac3d37af1be9ef1acb03b">ALT_RSTMGR_PER0WARMMSK_NANDOCP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga486d5f063d4ac3d37af1be9ef1acb03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a7062bfcc910b591a83f4e4e53acf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga89a7062bfcc910b591a83f4e4e53acf9">ALT_RSTMGR_PER0WARMMSK_NANDOCP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga89a7062bfcc910b591a83f4e4e53acf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdec0d7ba01bea7f715e597f1fa63173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gafdec0d7ba01bea7f715e597f1fa63173">ALT_RSTMGR_PER0WARMMSK_NANDOCP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gafdec0d7ba01bea7f715e597f1fa63173"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : QSPIOCP - qspiocp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp830b64554364c571a8ded4b809156ce8"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_QSPIOCP"></a></p>
<p>Masks hardware sequenced warm reset for QSPI ECC OCP DIagnostics module.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga203245631bf078e8985285bd38475e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga203245631bf078e8985285bd38475e99">ALT_RSTMGR_PER0WARMMSK_QSPIOCP_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga203245631bf078e8985285bd38475e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3897bdbbfb64fb981963db8f9e688b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae3897bdbbfb64fb981963db8f9e688b5">ALT_RSTMGR_PER0WARMMSK_QSPIOCP_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae3897bdbbfb64fb981963db8f9e688b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88fd179537bc5416d14e57677340241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae88fd179537bc5416d14e57677340241">ALT_RSTMGR_PER0WARMMSK_QSPIOCP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae88fd179537bc5416d14e57677340241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3750380fa43060c92384a9cfd604ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gacf3750380fa43060c92384a9cfd604ed">ALT_RSTMGR_PER0WARMMSK_QSPIOCP_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:gacf3750380fa43060c92384a9cfd604ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4111a07bb35e69a61f34845460b5d43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4111a07bb35e69a61f34845460b5d43b">ALT_RSTMGR_PER0WARMMSK_QSPIOCP_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:ga4111a07bb35e69a61f34845460b5d43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2828495e99c7cf9ff055afc7638866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaac2828495e99c7cf9ff055afc7638866">ALT_RSTMGR_PER0WARMMSK_QSPIOCP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaac2828495e99c7cf9ff055afc7638866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43670f4f7f594b80ff5b6d19100b6056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga43670f4f7f594b80ff5b6d19100b6056">ALT_RSTMGR_PER0WARMMSK_QSPIOCP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga43670f4f7f594b80ff5b6d19100b6056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6186cc58c9baea8d93d83b1c0154c823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6186cc58c9baea8d93d83b1c0154c823">ALT_RSTMGR_PER0WARMMSK_QSPIOCP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:ga6186cc58c9baea8d93d83b1c0154c823"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SDMMCOCP - sdmmcocp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp56d7b750fa927dc44730caf8b9eb8c08"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_SDMMCOCP"></a></p>
<p>Masks hardware sequenced warm reset for SDMMC ECC OCP DIagnostics module.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4425fe4df0dc632590f56c2bd8bb46c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4425fe4df0dc632590f56c2bd8bb46c2">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga4425fe4df0dc632590f56c2bd8bb46c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32e8cbe166234c8b48d5d21afc8f408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa32e8cbe166234c8b48d5d21afc8f408">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaa32e8cbe166234c8b48d5d21afc8f408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a8299a86cc435a560ea215f43a057f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga03a8299a86cc435a560ea215f43a057f">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga03a8299a86cc435a560ea215f43a057f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14fd32004e47dd3134842354f969cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gab14fd32004e47dd3134842354f969cef">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gab14fd32004e47dd3134842354f969cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d908e2bfe1bb6801fb6bbbdd835ee5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga8d908e2bfe1bb6801fb6bbbdd835ee5c">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:ga8d908e2bfe1bb6801fb6bbbdd835ee5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc2868fc6f84af5ba1183ef0196fee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4bc2868fc6f84af5ba1183ef0196fee4">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4bc2868fc6f84af5ba1183ef0196fee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43c462d6b5170ca88e702d10a602067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad43c462d6b5170ca88e702d10a602067">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:gad43c462d6b5170ca88e702d10a602067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305e717c068949c56a60bfed8e6a55f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga305e717c068949c56a60bfed8e6a55f4">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:ga305e717c068949c56a60bfed8e6a55f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DMA Controller - dma </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3becc4bbd0046b7034a197a1a545282a"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_DMA"></a></p>
<p>Masks hardware sequenced warm reset for DMA controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga73a2a033c8d8ab899aebb0ea149631de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga73a2a033c8d8ab899aebb0ea149631de">ALT_RSTMGR_PER0WARMMSK_DMA_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga73a2a033c8d8ab899aebb0ea149631de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5119d6c170d510b356906c3e991d5138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga5119d6c170d510b356906c3e991d5138">ALT_RSTMGR_PER0WARMMSK_DMA_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga5119d6c170d510b356906c3e991d5138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636fc58b5a22054673b79bc61a725960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga636fc58b5a22054673b79bc61a725960">ALT_RSTMGR_PER0WARMMSK_DMA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga636fc58b5a22054673b79bc61a725960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19cb03a268193d367298322bc9f6d099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga19cb03a268193d367298322bc9f6d099">ALT_RSTMGR_PER0WARMMSK_DMA_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga19cb03a268193d367298322bc9f6d099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05676cbdc3ec24b5c34b2d570cf9e80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga05676cbdc3ec24b5c34b2d570cf9e80b">ALT_RSTMGR_PER0WARMMSK_DMA_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga05676cbdc3ec24b5c34b2d570cf9e80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0296edcb3c0b6c69f4a49a6181b58e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga0296edcb3c0b6c69f4a49a6181b58e51">ALT_RSTMGR_PER0WARMMSK_DMA_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga0296edcb3c0b6c69f4a49a6181b58e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f21d2a89b38d78b27f9118980012b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga61f21d2a89b38d78b27f9118980012b2">ALT_RSTMGR_PER0WARMMSK_DMA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga61f21d2a89b38d78b27f9118980012b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59aedea21b8ea3dbd6cb56536f5acb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac59aedea21b8ea3dbd6cb56536f5acb6">ALT_RSTMGR_PER0WARMMSK_DMA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gac59aedea21b8ea3dbd6cb56536f5acb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SPIM0 - spim0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp62cc72d04ded6c0a85f2869e77a7d003"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_SPIM0"></a></p>
<p>Masks hardware sequenced warm reset for SPIM0 controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae794e1cc249c08a2d915d3dd2cbae1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae794e1cc249c08a2d915d3dd2cbae1cc">ALT_RSTMGR_PER0WARMMSK_SPIM0_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gae794e1cc249c08a2d915d3dd2cbae1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095b7d4eb4be02ef1671d85d89529ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga095b7d4eb4be02ef1671d85d89529ae5">ALT_RSTMGR_PER0WARMMSK_SPIM0_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga095b7d4eb4be02ef1671d85d89529ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe304551d726b2c644c5a951d202299c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gabe304551d726b2c644c5a951d202299c">ALT_RSTMGR_PER0WARMMSK_SPIM0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabe304551d726b2c644c5a951d202299c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91fcd5aaeb18029f8945e1894c687d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga91fcd5aaeb18029f8945e1894c687d0a">ALT_RSTMGR_PER0WARMMSK_SPIM0_SET_MSK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ga91fcd5aaeb18029f8945e1894c687d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7254632c4466c7994e7ec7a9336fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaeb7254632c4466c7994e7ec7a9336fcf">ALT_RSTMGR_PER0WARMMSK_SPIM0_CLR_MSK</a>&#160;&#160;&#160;0xfffdffff</td></tr>
<tr class="separator:gaeb7254632c4466c7994e7ec7a9336fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee6a1b32a4a05678347e84a1101548e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7ee6a1b32a4a05678347e84a1101548e">ALT_RSTMGR_PER0WARMMSK_SPIM0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga7ee6a1b32a4a05678347e84a1101548e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb10931b951c385d5025545270eb703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga2fb10931b951c385d5025545270eb703">ALT_RSTMGR_PER0WARMMSK_SPIM0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga2fb10931b951c385d5025545270eb703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7349b39d80fc779ef0ce5e50be484c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7349b39d80fc779ef0ce5e50be484c6a">ALT_RSTMGR_PER0WARMMSK_SPIM0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td></tr>
<tr class="separator:ga7349b39d80fc779ef0ce5e50be484c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SPIM1 - spim1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfa6be0edcb6418250eaca1b74645564a"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_SPIM1"></a></p>
<p>Masks hardware sequenced warm reset for SPIM1 controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7075ecfdefa245ad3df98b64f43ccfcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7075ecfdefa245ad3df98b64f43ccfcb">ALT_RSTMGR_PER0WARMMSK_SPIM1_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga7075ecfdefa245ad3df98b64f43ccfcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488dbf6293a06493e145417eadb9a62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga488dbf6293a06493e145417eadb9a62e">ALT_RSTMGR_PER0WARMMSK_SPIM1_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga488dbf6293a06493e145417eadb9a62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5148c9b8ff8ad85bdc32872d0e7761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6e5148c9b8ff8ad85bdc32872d0e7761">ALT_RSTMGR_PER0WARMMSK_SPIM1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6e5148c9b8ff8ad85bdc32872d0e7761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3c213735da84dfbfc7d6b6db6986e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gafd3c213735da84dfbfc7d6b6db6986e3">ALT_RSTMGR_PER0WARMMSK_SPIM1_SET_MSK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:gafd3c213735da84dfbfc7d6b6db6986e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dda7839c30a303d20f4ffccf2df181f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4dda7839c30a303d20f4ffccf2df181f">ALT_RSTMGR_PER0WARMMSK_SPIM1_CLR_MSK</a>&#160;&#160;&#160;0xfffbffff</td></tr>
<tr class="separator:ga4dda7839c30a303d20f4ffccf2df181f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1f44eec60eb80572f172f85beac4f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac1f44eec60eb80572f172f85beac4f10">ALT_RSTMGR_PER0WARMMSK_SPIM1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gac1f44eec60eb80572f172f85beac4f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58e672b44902bb60896f2045c00a223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaf58e672b44902bb60896f2045c00a223">ALT_RSTMGR_PER0WARMMSK_SPIM1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00040000) &gt;&gt; 18)</td></tr>
<tr class="separator:gaf58e672b44902bb60896f2045c00a223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb4bc4f710855bb0c787ca2ab57b031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga5eb4bc4f710855bb0c787ca2ab57b031">ALT_RSTMGR_PER0WARMMSK_SPIM1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00040000)</td></tr>
<tr class="separator:ga5eb4bc4f710855bb0c787ca2ab57b031"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SPIS0 - spis0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc4bfb60b56186759e350059751a4213f"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_SPIS0"></a></p>
<p>Masks hardware sequenced warm reset for SPIS0 controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga437b8da415a9ae274f698082544c5657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga437b8da415a9ae274f698082544c5657">ALT_RSTMGR_PER0WARMMSK_SPIS0_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga437b8da415a9ae274f698082544c5657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a3907e64be3336ad69bca8b795a72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga32a3907e64be3336ad69bca8b795a72b">ALT_RSTMGR_PER0WARMMSK_SPIS0_MSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga32a3907e64be3336ad69bca8b795a72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1b26c10bafe856fe3cb47c3ceeefa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaea1b26c10bafe856fe3cb47c3ceeefa8">ALT_RSTMGR_PER0WARMMSK_SPIS0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaea1b26c10bafe856fe3cb47c3ceeefa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b7f97a9ddc41db4e05212bfc3c9b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga61b7f97a9ddc41db4e05212bfc3c9b1b">ALT_RSTMGR_PER0WARMMSK_SPIS0_SET_MSK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ga61b7f97a9ddc41db4e05212bfc3c9b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff32e91bd95474093d71f3269936386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga1ff32e91bd95474093d71f3269936386">ALT_RSTMGR_PER0WARMMSK_SPIS0_CLR_MSK</a>&#160;&#160;&#160;0xfff7ffff</td></tr>
<tr class="separator:ga1ff32e91bd95474093d71f3269936386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c28c603f1bea0e58101b07444c3f2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga8c28c603f1bea0e58101b07444c3f2db">ALT_RSTMGR_PER0WARMMSK_SPIS0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8c28c603f1bea0e58101b07444c3f2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52fc5e4161d3703f4ad18899e33a0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac52fc5e4161d3703f4ad18899e33a0a6">ALT_RSTMGR_PER0WARMMSK_SPIS0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00080000) &gt;&gt; 19)</td></tr>
<tr class="separator:gac52fc5e4161d3703f4ad18899e33a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9037eb20725fb4ca1efce668320176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga3a9037eb20725fb4ca1efce668320176">ALT_RSTMGR_PER0WARMMSK_SPIS0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00080000)</td></tr>
<tr class="separator:ga3a9037eb20725fb4ca1efce668320176"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SPIS1 - spis1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp284477ea25aa3b61b63ac7ba7dd6c67e"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_SPIS1"></a></p>
<p>Masks hardware sequenced warm reset for SPIS1 controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga521205da12d8c0f1bc7478b623be19d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga521205da12d8c0f1bc7478b623be19d1">ALT_RSTMGR_PER0WARMMSK_SPIS1_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga521205da12d8c0f1bc7478b623be19d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe8de9cb0f77b506b1e8473a61d51b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga5fe8de9cb0f77b506b1e8473a61d51b4">ALT_RSTMGR_PER0WARMMSK_SPIS1_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga5fe8de9cb0f77b506b1e8473a61d51b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3820e12b4d26c360b35d1c4c24c5ded0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga3820e12b4d26c360b35d1c4c24c5ded0">ALT_RSTMGR_PER0WARMMSK_SPIS1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3820e12b4d26c360b35d1c4c24c5ded0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a0fdddb805afe3660d7ea5a3be3832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga08a0fdddb805afe3660d7ea5a3be3832">ALT_RSTMGR_PER0WARMMSK_SPIS1_SET_MSK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga08a0fdddb805afe3660d7ea5a3be3832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89fa8c539d6447617b839172a944f0d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga89fa8c539d6447617b839172a944f0d6">ALT_RSTMGR_PER0WARMMSK_SPIS1_CLR_MSK</a>&#160;&#160;&#160;0xffefffff</td></tr>
<tr class="separator:ga89fa8c539d6447617b839172a944f0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365ffc44145a3db893d85131ae5de647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga365ffc44145a3db893d85131ae5de647">ALT_RSTMGR_PER0WARMMSK_SPIS1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga365ffc44145a3db893d85131ae5de647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3272ee24b8af2afdfe53caaa6566a61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga3272ee24b8af2afdfe53caaa6566a61e">ALT_RSTMGR_PER0WARMMSK_SPIS1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00100000) &gt;&gt; 20)</td></tr>
<tr class="separator:ga3272ee24b8af2afdfe53caaa6566a61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac802c1ea33573fd542c0617a47ad4988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac802c1ea33573fd542c0617a47ad4988">ALT_RSTMGR_PER0WARMMSK_SPIS1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 20) &amp; 0x00100000)</td></tr>
<tr class="separator:gac802c1ea33573fd542c0617a47ad4988"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DMA Controller ECC OCP - dmaocp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2591436d8d18272be543e056f1f8a580"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_DMAOCP"></a></p>
<p>Masks hardware sequenced warm reset for DMA Controller ECC OCP DIagnostics module.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6f70bc1f382c99dc4cbf677fc491a865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6f70bc1f382c99dc4cbf677fc491a865">ALT_RSTMGR_PER0WARMMSK_DMAOCP_LSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga6f70bc1f382c99dc4cbf677fc491a865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b90fa7c9dce7cea8b2e6afaf50c2b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6b90fa7c9dce7cea8b2e6afaf50c2b2a">ALT_RSTMGR_PER0WARMMSK_DMAOCP_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga6b90fa7c9dce7cea8b2e6afaf50c2b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b8e66adb5ff677eca0490e35a6259b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae3b8e66adb5ff677eca0490e35a6259b">ALT_RSTMGR_PER0WARMMSK_DMAOCP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae3b8e66adb5ff677eca0490e35a6259b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083b37f3f97c6434a380906de915945d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga083b37f3f97c6434a380906de915945d">ALT_RSTMGR_PER0WARMMSK_DMAOCP_SET_MSK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:ga083b37f3f97c6434a380906de915945d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f07fed7ef1b3a1c585787d7540b2dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga8f07fed7ef1b3a1c585787d7540b2dc9">ALT_RSTMGR_PER0WARMMSK_DMAOCP_CLR_MSK</a>&#160;&#160;&#160;0xffdfffff</td></tr>
<tr class="separator:ga8f07fed7ef1b3a1c585787d7540b2dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4dba810fc9f7d91d3b06ebcff0fef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga8d4dba810fc9f7d91d3b06ebcff0fef8">ALT_RSTMGR_PER0WARMMSK_DMAOCP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8d4dba810fc9f7d91d3b06ebcff0fef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756d85dcf2a8207fffec547488bd8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga756d85dcf2a8207fffec547488bd8f12">ALT_RSTMGR_PER0WARMMSK_DMAOCP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00200000) &gt;&gt; 21)</td></tr>
<tr class="separator:ga756d85dcf2a8207fffec547488bd8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f2b86d2ec0a8d31e218f627daed04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga59f2b86d2ec0a8d31e218f627daed04f">ALT_RSTMGR_PER0WARMMSK_DMAOCP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x00200000)</td></tr>
<tr class="separator:ga59f2b86d2ec0a8d31e218f627daed04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC PTP - emacptp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9ad17b467c5a0e652f2a8f167632b760"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_EMACPTP"></a></p>
<p>Masks hardware sequenced warm reset for EMAC PTP</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac12213d3795057c2586f38716a3e69a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac12213d3795057c2586f38716a3e69a5">ALT_RSTMGR_PER0WARMMSK_EMACPTP_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gac12213d3795057c2586f38716a3e69a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f2797305d378a3d69fa66f98ebc7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac4f2797305d378a3d69fa66f98ebc7eb">ALT_RSTMGR_PER0WARMMSK_EMACPTP_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gac4f2797305d378a3d69fa66f98ebc7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9464da08992a0dd74df72d74ca86a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaed9464da08992a0dd74df72d74ca86a7">ALT_RSTMGR_PER0WARMMSK_EMACPTP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaed9464da08992a0dd74df72d74ca86a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b00e5bb23f38507c9a27d2e63bb207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga45b00e5bb23f38507c9a27d2e63bb207">ALT_RSTMGR_PER0WARMMSK_EMACPTP_SET_MSK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:ga45b00e5bb23f38507c9a27d2e63bb207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2cfbda555fe1264f88e152d33bbe8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga0d2cfbda555fe1264f88e152d33bbe8a">ALT_RSTMGR_PER0WARMMSK_EMACPTP_CLR_MSK</a>&#160;&#160;&#160;0xffbfffff</td></tr>
<tr class="separator:ga0d2cfbda555fe1264f88e152d33bbe8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab994ad0dfdc14dbf4499492d8836ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga5ab994ad0dfdc14dbf4499492d8836ba">ALT_RSTMGR_PER0WARMMSK_EMACPTP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga5ab994ad0dfdc14dbf4499492d8836ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac05e9d93e1de5dd5759c0b1a192d36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaac05e9d93e1de5dd5759c0b1a192d36d">ALT_RSTMGR_PER0WARMMSK_EMACPTP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00400000) &gt;&gt; 22)</td></tr>
<tr class="separator:gaac05e9d93e1de5dd5759c0b1a192d36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1480a0f116e048416f4233b67467c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa1480a0f116e048416f4233b67467c02">ALT_RSTMGR_PER0WARMMSK_EMACPTP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0x00400000)</td></tr>
<tr class="separator:gaa1480a0f116e048416f4233b67467c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA DMA0 - dmaif0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp508ebef02d91de78ca36a59f2a1ddb75"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_DMAIF0"></a></p>
<p>Masks hardware sequenced warm reset for DMA channel 0 interface adapter between FPGA Fabric and HPS DMA Controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad894afec4003a9f6012465ce7a21abfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad894afec4003a9f6012465ce7a21abfa">ALT_RSTMGR_PER0WARMMSK_DMAIF0_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad894afec4003a9f6012465ce7a21abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad137e5aadf5ef1a0ad99547a5e9dd4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad137e5aadf5ef1a0ad99547a5e9dd4bf">ALT_RSTMGR_PER0WARMMSK_DMAIF0_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad137e5aadf5ef1a0ad99547a5e9dd4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc97b5eaa0e6da4c8e9842c2aeea690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaefc97b5eaa0e6da4c8e9842c2aeea690">ALT_RSTMGR_PER0WARMMSK_DMAIF0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaefc97b5eaa0e6da4c8e9842c2aeea690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ab3d5f2875d70ac2feaa8f42bde96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaf3ab3d5f2875d70ac2feaa8f42bde96d">ALT_RSTMGR_PER0WARMMSK_DMAIF0_SET_MSK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gaf3ab3d5f2875d70ac2feaa8f42bde96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92bad59d131be2a37a07492a1b9849d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga92bad59d131be2a37a07492a1b9849d3">ALT_RSTMGR_PER0WARMMSK_DMAIF0_CLR_MSK</a>&#160;&#160;&#160;0xfeffffff</td></tr>
<tr class="separator:ga92bad59d131be2a37a07492a1b9849d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b9eb675cce7bea6176771d480d092c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga61b9eb675cce7bea6176771d480d092c">ALT_RSTMGR_PER0WARMMSK_DMAIF0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga61b9eb675cce7bea6176771d480d092c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304171e692ae179fa364153b8cd3e4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga304171e692ae179fa364153b8cd3e4ae">ALT_RSTMGR_PER0WARMMSK_DMAIF0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga304171e692ae179fa364153b8cd3e4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dffca7ae86d3656af81586319702591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga9dffca7ae86d3656af81586319702591">ALT_RSTMGR_PER0WARMMSK_DMAIF0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td></tr>
<tr class="separator:ga9dffca7ae86d3656af81586319702591"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA DMA1 - dmaif1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdf65763520dc39259c2df5bbee394cc1"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_DMAIF1"></a></p>
<p>Masks hardware sequenced warm reset for DMA channel 1 interface adapter between FPGA Fabric and HPS DMA Controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5808ae99c596adf4c4544adc7088b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga5808ae99c596adf4c4544adc7088b132">ALT_RSTMGR_PER0WARMMSK_DMAIF1_LSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga5808ae99c596adf4c4544adc7088b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba072c7d1dcde536ade24a53ed695a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7ba072c7d1dcde536ade24a53ed695a4">ALT_RSTMGR_PER0WARMMSK_DMAIF1_MSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga7ba072c7d1dcde536ade24a53ed695a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f049c843b5e34ddeb8d3117f8bc40c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga0f049c843b5e34ddeb8d3117f8bc40c3">ALT_RSTMGR_PER0WARMMSK_DMAIF1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0f049c843b5e34ddeb8d3117f8bc40c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145af35846f504f0fc45a4d3a0ab15bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga145af35846f504f0fc45a4d3a0ab15bb">ALT_RSTMGR_PER0WARMMSK_DMAIF1_SET_MSK</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:ga145af35846f504f0fc45a4d3a0ab15bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a61f5a2a8eb9a91a8a764364d5b82dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6a61f5a2a8eb9a91a8a764364d5b82dd">ALT_RSTMGR_PER0WARMMSK_DMAIF1_CLR_MSK</a>&#160;&#160;&#160;0xfdffffff</td></tr>
<tr class="separator:ga6a61f5a2a8eb9a91a8a764364d5b82dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be1ed6946ec0ebf18c121c475eb10d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga9be1ed6946ec0ebf18c121c475eb10d7">ALT_RSTMGR_PER0WARMMSK_DMAIF1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga9be1ed6946ec0ebf18c121c475eb10d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e866c09ae101da9186f5e75b521d7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga3e866c09ae101da9186f5e75b521d7c8">ALT_RSTMGR_PER0WARMMSK_DMAIF1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x02000000) &gt;&gt; 25)</td></tr>
<tr class="separator:ga3e866c09ae101da9186f5e75b521d7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7d4243cace91ab1617f1719b3f61b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4d7d4243cace91ab1617f1719b3f61b9">ALT_RSTMGR_PER0WARMMSK_DMAIF1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 25) &amp; 0x02000000)</td></tr>
<tr class="separator:ga4d7d4243cace91ab1617f1719b3f61b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA DMA2 - dmaif2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9c60086a304bf3a908289b4a6a6873b8"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_DMAIF2"></a></p>
<p>Masks hardware sequenced warm reset for DMA channel 2 interface adapter between FPGA Fabric and HPS DMA Controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0f1a9b968aaa6f0071ee6ad2b652f06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga0f1a9b968aaa6f0071ee6ad2b652f06f">ALT_RSTMGR_PER0WARMMSK_DMAIF2_LSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga0f1a9b968aaa6f0071ee6ad2b652f06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a89d8e0b54c89e1092d40e6cb99241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga54a89d8e0b54c89e1092d40e6cb99241">ALT_RSTMGR_PER0WARMMSK_DMAIF2_MSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga54a89d8e0b54c89e1092d40e6cb99241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8712941e74c5d51f596297c2ae6e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga5a8712941e74c5d51f596297c2ae6e9e">ALT_RSTMGR_PER0WARMMSK_DMAIF2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5a8712941e74c5d51f596297c2ae6e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f55cc04401dde2e8072189a2d0d503a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga3f55cc04401dde2e8072189a2d0d503a">ALT_RSTMGR_PER0WARMMSK_DMAIF2_SET_MSK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ga3f55cc04401dde2e8072189a2d0d503a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417fc391e2cbe52ab778daf061752356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga417fc391e2cbe52ab778daf061752356">ALT_RSTMGR_PER0WARMMSK_DMAIF2_CLR_MSK</a>&#160;&#160;&#160;0xfbffffff</td></tr>
<tr class="separator:ga417fc391e2cbe52ab778daf061752356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861b33172ad2ee920e8c3af6abf873ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga861b33172ad2ee920e8c3af6abf873ab">ALT_RSTMGR_PER0WARMMSK_DMAIF2_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga861b33172ad2ee920e8c3af6abf873ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3fd108c81fa211f8a0759fb31f77ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga1e3fd108c81fa211f8a0759fb31f77ec">ALT_RSTMGR_PER0WARMMSK_DMAIF2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x04000000) &gt;&gt; 26)</td></tr>
<tr class="separator:ga1e3fd108c81fa211f8a0759fb31f77ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9c8fcc79c2b68ce2bffa858defc151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7f9c8fcc79c2b68ce2bffa858defc151">ALT_RSTMGR_PER0WARMMSK_DMAIF2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x04000000)</td></tr>
<tr class="separator:ga7f9c8fcc79c2b68ce2bffa858defc151"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA DMA3 - dmaif3 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4c341aafd4884ab242bde200d6c0b628"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_DMAIF3"></a></p>
<p>Masks hardware sequenced warm reset for DMA channel 3 interface adapter between FPGA Fabric and HPS DMA Controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae3de6ec0fc7c14726c1ca0d8fc77d759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae3de6ec0fc7c14726c1ca0d8fc77d759">ALT_RSTMGR_PER0WARMMSK_DMAIF3_LSB</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gae3de6ec0fc7c14726c1ca0d8fc77d759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985b9870a87ab000482447f5ec408f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga985b9870a87ab000482447f5ec408f63">ALT_RSTMGR_PER0WARMMSK_DMAIF3_MSB</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga985b9870a87ab000482447f5ec408f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58e9c1368561ca95346038c4f9d6997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaf58e9c1368561ca95346038c4f9d6997">ALT_RSTMGR_PER0WARMMSK_DMAIF3_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf58e9c1368561ca95346038c4f9d6997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1c756fcbc5e0bd6a84dfd2d0052a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gafd1c756fcbc5e0bd6a84dfd2d0052a46">ALT_RSTMGR_PER0WARMMSK_DMAIF3_SET_MSK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:gafd1c756fcbc5e0bd6a84dfd2d0052a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62bf3c8bd99b4323781dc339fdcead7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad62bf3c8bd99b4323781dc339fdcead7">ALT_RSTMGR_PER0WARMMSK_DMAIF3_CLR_MSK</a>&#160;&#160;&#160;0xf7ffffff</td></tr>
<tr class="separator:gad62bf3c8bd99b4323781dc339fdcead7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35be8df58d48119581bba06c6fcaead5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga35be8df58d48119581bba06c6fcaead5">ALT_RSTMGR_PER0WARMMSK_DMAIF3_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga35be8df58d48119581bba06c6fcaead5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbd7162a77b32a2297577ff2fa0608f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4bbd7162a77b32a2297577ff2fa0608f">ALT_RSTMGR_PER0WARMMSK_DMAIF3_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x08000000) &gt;&gt; 27)</td></tr>
<tr class="separator:ga4bbd7162a77b32a2297577ff2fa0608f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b2a57b828d7ce11021f7aeb482d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga552b2a57b828d7ce11021f7aeb482d7e">ALT_RSTMGR_PER0WARMMSK_DMAIF3_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 27) &amp; 0x08000000)</td></tr>
<tr class="separator:ga552b2a57b828d7ce11021f7aeb482d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA DMA4 - dmaif4 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf29eadbebf4644f57638f6c0674fd66d"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_DMAIF4"></a></p>
<p>Masks hardware sequenced warm reset for DMA channel 4 interface adapter between FPGA Fabric and HPS DMA Controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga48ab723ccef102dac40e182af74f21d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga48ab723ccef102dac40e182af74f21d2">ALT_RSTMGR_PER0WARMMSK_DMAIF4_LSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga48ab723ccef102dac40e182af74f21d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2e1c061cb876d890185720d6804c86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gada2e1c061cb876d890185720d6804c86">ALT_RSTMGR_PER0WARMMSK_DMAIF4_MSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gada2e1c061cb876d890185720d6804c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5c7359e418fab4c6c53dbb7b34def9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga8e5c7359e418fab4c6c53dbb7b34def9">ALT_RSTMGR_PER0WARMMSK_DMAIF4_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8e5c7359e418fab4c6c53dbb7b34def9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4854712f7140b115ff631103776ef951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4854712f7140b115ff631103776ef951">ALT_RSTMGR_PER0WARMMSK_DMAIF4_SET_MSK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:ga4854712f7140b115ff631103776ef951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40a8df2cbb5133c57ddb61edfaeabc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae40a8df2cbb5133c57ddb61edfaeabc5">ALT_RSTMGR_PER0WARMMSK_DMAIF4_CLR_MSK</a>&#160;&#160;&#160;0xefffffff</td></tr>
<tr class="separator:gae40a8df2cbb5133c57ddb61edfaeabc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebb64b088c60fd75d120b3b0bffd320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gacebb64b088c60fd75d120b3b0bffd320">ALT_RSTMGR_PER0WARMMSK_DMAIF4_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gacebb64b088c60fd75d120b3b0bffd320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c88c0e6835c3341eb6f910c269e7e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac2c88c0e6835c3341eb6f910c269e7e8">ALT_RSTMGR_PER0WARMMSK_DMAIF4_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x10000000) &gt;&gt; 28)</td></tr>
<tr class="separator:gac2c88c0e6835c3341eb6f910c269e7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6623ac4b0cb2cf791f8cf5f48ef52856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga6623ac4b0cb2cf791f8cf5f48ef52856">ALT_RSTMGR_PER0WARMMSK_DMAIF4_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 28) &amp; 0x10000000)</td></tr>
<tr class="separator:ga6623ac4b0cb2cf791f8cf5f48ef52856"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA DMA5 - dmaif5 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfb74a74aa5b665a7613ba49b237a5e3f"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_DMAIF5"></a></p>
<p>Masks hardware sequenced warm reset for DMA channel 5 interface adapter between FPGA Fabric and HPS DMA Controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf369a48382cfc73b517ee42f5812c139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaf369a48382cfc73b517ee42f5812c139">ALT_RSTMGR_PER0WARMMSK_DMAIF5_LSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gaf369a48382cfc73b517ee42f5812c139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf507f178fac8b1f35df39ab72f27eba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaf507f178fac8b1f35df39ab72f27eba6">ALT_RSTMGR_PER0WARMMSK_DMAIF5_MSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gaf507f178fac8b1f35df39ab72f27eba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8c36602d384a0d642e2da9d9393d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaef8c36602d384a0d642e2da9d9393d80">ALT_RSTMGR_PER0WARMMSK_DMAIF5_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaef8c36602d384a0d642e2da9d9393d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c89b348ac2a723a605c35ea9725e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga37c89b348ac2a723a605c35ea9725e59">ALT_RSTMGR_PER0WARMMSK_DMAIF5_SET_MSK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:ga37c89b348ac2a723a605c35ea9725e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7409eee4107ac82a625dea2bf0c2d2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga7409eee4107ac82a625dea2bf0c2d2ac">ALT_RSTMGR_PER0WARMMSK_DMAIF5_CLR_MSK</a>&#160;&#160;&#160;0xdfffffff</td></tr>
<tr class="separator:ga7409eee4107ac82a625dea2bf0c2d2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44371d4ed9cb8ce074326a1fc0b890a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga44371d4ed9cb8ce074326a1fc0b890a2">ALT_RSTMGR_PER0WARMMSK_DMAIF5_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga44371d4ed9cb8ce074326a1fc0b890a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46846ee5e795d81dc734015eb9b4b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa46846ee5e795d81dc734015eb9b4b50">ALT_RSTMGR_PER0WARMMSK_DMAIF5_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x20000000) &gt;&gt; 29)</td></tr>
<tr class="separator:gaa46846ee5e795d81dc734015eb9b4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f557399885f11b5ac34f60bde17b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad3f557399885f11b5ac34f60bde17b4a">ALT_RSTMGR_PER0WARMMSK_DMAIF5_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 29) &amp; 0x20000000)</td></tr>
<tr class="separator:gad3f557399885f11b5ac34f60bde17b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA DMA6 - dmaif6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp17f06941763ba3e06ac1ffdd5e7efaa7"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_DMAIF6"></a></p>
<p>Masks hardware sequenced warm reset for DMA channel 6 interface adapter between FPGA Fabric and HPS DMA Controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae0a07326313b670523b4b1460765ceba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gae0a07326313b670523b4b1460765ceba">ALT_RSTMGR_PER0WARMMSK_DMAIF6_LSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gae0a07326313b670523b4b1460765ceba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa728353c29ea2e0de9a11daf3dafd9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaa728353c29ea2e0de9a11daf3dafd9ed">ALT_RSTMGR_PER0WARMMSK_DMAIF6_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaa728353c29ea2e0de9a11daf3dafd9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23952e60313f0c7e3de93e3569353c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga23952e60313f0c7e3de93e3569353c20">ALT_RSTMGR_PER0WARMMSK_DMAIF6_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga23952e60313f0c7e3de93e3569353c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a63dc52ce4fafb51866238a6c8103e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga1a63dc52ce4fafb51866238a6c8103e2">ALT_RSTMGR_PER0WARMMSK_DMAIF6_SET_MSK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ga1a63dc52ce4fafb51866238a6c8103e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d7214fb5194271879269eb5a2d6c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga06d7214fb5194271879269eb5a2d6c1b">ALT_RSTMGR_PER0WARMMSK_DMAIF6_CLR_MSK</a>&#160;&#160;&#160;0xbfffffff</td></tr>
<tr class="separator:ga06d7214fb5194271879269eb5a2d6c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a94691397392a5779c88ae5b7b5051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad2a94691397392a5779c88ae5b7b5051">ALT_RSTMGR_PER0WARMMSK_DMAIF6_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gad2a94691397392a5779c88ae5b7b5051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabada4ebbae9b0f940f280b92049f296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaabada4ebbae9b0f940f280b92049f296">ALT_RSTMGR_PER0WARMMSK_DMAIF6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x40000000) &gt;&gt; 30)</td></tr>
<tr class="separator:gaabada4ebbae9b0f940f280b92049f296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2626a9588c65f1089903b81a3a4a6fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga2626a9588c65f1089903b81a3a4a6fe5">ALT_RSTMGR_PER0WARMMSK_DMAIF6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 30) &amp; 0x40000000)</td></tr>
<tr class="separator:ga2626a9588c65f1089903b81a3a4a6fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA DMA7 - dmaif7 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbf8ef103799e796483679fa2a5ef51c2"></a><a class="anchor" id="ALT_RSTMGR_PER0WARMMSK_DMAIF7"></a></p>
<p>Masks hardware sequenced warm reset for DMA channel 7 interface adapter between FPGA Fabric and HPS DMA Controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabc6c4735b023b284080b86d097447ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gabc6c4735b023b284080b86d097447ae9">ALT_RSTMGR_PER0WARMMSK_DMAIF7_LSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gabc6c4735b023b284080b86d097447ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd60c22082ed16f06c7d11d3a4f13a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga8cd60c22082ed16f06c7d11d3a4f13a2">ALT_RSTMGR_PER0WARMMSK_DMAIF7_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga8cd60c22082ed16f06c7d11d3a4f13a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace670cff3f881ae1beba4ba6e340af71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gace670cff3f881ae1beba4ba6e340af71">ALT_RSTMGR_PER0WARMMSK_DMAIF7_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gace670cff3f881ae1beba4ba6e340af71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06637b11b5152238bc6a77492d69cc52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga06637b11b5152238bc6a77492d69cc52">ALT_RSTMGR_PER0WARMMSK_DMAIF7_SET_MSK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ga06637b11b5152238bc6a77492d69cc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed88922820f66dca198e9386fc91a301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gaed88922820f66dca198e9386fc91a301">ALT_RSTMGR_PER0WARMMSK_DMAIF7_CLR_MSK</a>&#160;&#160;&#160;0x7fffffff</td></tr>
<tr class="separator:gaed88922820f66dca198e9386fc91a301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e9d27316df14dcfe61dbe2d69e970f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga42e9d27316df14dcfe61dbe2d69e970f">ALT_RSTMGR_PER0WARMMSK_DMAIF7_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga42e9d27316df14dcfe61dbe2d69e970f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4037eab0de31d2ad013d3623dfb0c9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga4037eab0de31d2ad013d3623dfb0c9b2">ALT_RSTMGR_PER0WARMMSK_DMAIF7_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x80000000) &gt;&gt; 31)</td></tr>
<tr class="separator:ga4037eab0de31d2ad013d3623dfb0c9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409564c972b05aff0391a6792bbc749e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga409564c972b05aff0391a6792bbc749e">ALT_RSTMGR_PER0WARMMSK_DMAIF7_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 31) &amp; 0x80000000)</td></tr>
<tr class="separator:ga409564c972b05aff0391a6792bbc749e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#struct_a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k__s">ALT_RSTMGR_PER0WARMMSK_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad0745cd44693b1effcaa063b98ea199a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gad0745cd44693b1effcaa063b98ea199a">ALT_RSTMGR_PER0WARMMSK_RESET</a>&#160;&#160;&#160;0xff7fffff</td></tr>
<tr class="separator:gad0745cd44693b1effcaa063b98ea199a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74ad0595deb018acb35a4ca013b1bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#gac74ad0595deb018acb35a4ca013b1bb8">ALT_RSTMGR_PER0WARMMSK_OFST</a>&#160;&#160;&#160;0x44</td></tr>
<tr class="separator:gac74ad0595deb018acb35a4ca013b1bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga969189763a1a957524d54238680c8627"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#struct_a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k__s">ALT_RSTMGR_PER0WARMMSK_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga969189763a1a957524d54238680c8627">ALT_RSTMGR_PER0WARMMSK_t</a></td></tr>
<tr class="separator:ga969189763a1a957524d54238680c8627"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k__s" id="struct_a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_PER0WARMMSK_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html">ALT_RSTMGR_PER0WARMMSK</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8061e7f06898dd3534e750641ed847dc"></a>uint32_t</td>
<td class="fieldname">
emac0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0">EMAC0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae1723a5c197742ade9654360ea5b23fc"></a>uint32_t</td>
<td class="fieldname">
emac1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1">EMAC1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab4ce881f074a452e8f38e2ffb3e6febd"></a>uint32_t</td>
<td class="fieldname">
emac2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2">EMAC2</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3ecab900cfa44d314d1b58717bd9890e"></a>uint32_t</td>
<td class="fieldname">
usb0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0">USB0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9bd40af9c2a0c9462cc183234eb79de0"></a>uint32_t</td>
<td class="fieldname">
usb1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1">USB1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0a59989b1d703a01d14fa2d76e1674e8"></a>uint32_t</td>
<td class="fieldname">
nand: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NAND">NAND Flash</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5253d523b9c8519d8171143e42c25220"></a>uint32_t</td>
<td class="fieldname">
qspi: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPI">QSPI Flash</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a310305cb9728cea45b369107ab10549a"></a>uint32_t</td>
<td class="fieldname">
sdmmc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMC">SD/MMC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aec7866d87ca58a680de87fb805e5ac38"></a>uint32_t</td>
<td class="fieldname">
emac0ocp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0OCP">EMAC0OCP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0290e21408ee74e4cf157a6e5076e944"></a>uint32_t</td>
<td class="fieldname">
emac1ocp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1OCP">EMAC1OCP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1044539c9171aa0ad333f0322dbde089"></a>uint32_t</td>
<td class="fieldname">
emac2ocp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2OCP">EMAC2OCP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a05b89ee9d083b8563d87035414823c97"></a>uint32_t</td>
<td class="fieldname">
usb0ocp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0OCP">USB0OCP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aac203634ffba9746a16f606e1925f09c"></a>uint32_t</td>
<td class="fieldname">
usb1ocp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1OCP">USB1OCP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5c37b87ae94c5af47cacbba285ea93e7"></a>uint32_t</td>
<td class="fieldname">
nandocp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NANDOCP">NANDOCP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab0b8cf550dc25a43c520fc1a5abba555"></a>uint32_t</td>
<td class="fieldname">
qspiocp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPIOCP">QSPIOCP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0950221c10aba0a7b7421d4e720b63d8"></a>uint32_t</td>
<td class="fieldname">
sdmmcocp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMCOCP">SDMMCOCP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ada30c58bb792cf0f7838be5230003007"></a>uint32_t</td>
<td class="fieldname">
dma: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMA">DMA Controller</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a51a61a178252a952923375b078a0d13d"></a>uint32_t</td>
<td class="fieldname">
spim0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM0">SPIM0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a41a32ac072823c74c279d0d9706ef8f3"></a>uint32_t</td>
<td class="fieldname">
spim1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM1">SPIM1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa42c7b8d0dfb3e76ec01e997f5f97d61"></a>uint32_t</td>
<td class="fieldname">
spis0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS0">SPIS0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a64b6bd82a8333a5711cc6c50753e58c7"></a>uint32_t</td>
<td class="fieldname">
spis1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS1">SPIS1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1f3120658e3fc3c3f74fdb07e7f48a00"></a>uint32_t</td>
<td class="fieldname">
dmaocp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAOCP">DMA Controller ECC OCP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af544f1d393894465e6b1e3567815c94b"></a>uint32_t</td>
<td class="fieldname">
emacptp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMACPTP">EMAC PTP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4a632fa70378167dde67fcd8a6f20a14"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9cc295d4decfd1e80810be93ef7eedbc"></a>uint32_t</td>
<td class="fieldname">
dmaif0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF0">FPGA DMA0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abc13adeebf453549217c534450fad704"></a>uint32_t</td>
<td class="fieldname">
dmaif1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF1">FPGA DMA1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5e79c4aae9cd0f3c989a34e2a9932285"></a>uint32_t</td>
<td class="fieldname">
dmaif2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF2">FPGA DMA2</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a413044098c1122c45002986c7e50aced"></a>uint32_t</td>
<td class="fieldname">
dmaif3: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF3">FPGA DMA3</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8865dc300ea67c2c23b94dd47fc307b4"></a>uint32_t</td>
<td class="fieldname">
dmaif4: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF4">FPGA DMA4</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a61f94812b619ade9542b0e3cce8b7464"></a>uint32_t</td>
<td class="fieldname">
dmaif5: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF5">FPGA DMA5</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4cbf112555a0357902ce54927117eceb"></a>uint32_t</td>
<td class="fieldname">
dmaif6: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF6">FPGA DMA6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e1a24d148a41d8704b5ca6ee32555a9"></a>uint32_t</td>
<td class="fieldname">
dmaif7: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF7">FPGA DMA7</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga09473473341e3ae7e3b43cfc4e6cfb7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0">ALT_RSTMGR_PER0WARMMSK_EMAC0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5791dfcf4476015e7d6efae03fe97c84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0">ALT_RSTMGR_PER0WARMMSK_EMAC0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7edb0e24f05e2f7afb2b60acb716abec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0">ALT_RSTMGR_PER0WARMMSK_EMAC0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa5e78a575b19ba825678fa4afeb6c1f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0">ALT_RSTMGR_PER0WARMMSK_EMAC0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad56f88d5685c21fd8584fef7b91ead2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0">ALT_RSTMGR_PER0WARMMSK_EMAC0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga745e134bd0b95dd56958c858bb55c18e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0">ALT_RSTMGR_PER0WARMMSK_EMAC0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga702b2340104f5c69725c82f635514021"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0">ALT_RSTMGR_PER0WARMMSK_EMAC0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa228102d350ad8ab4b9b97033de09ced"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0">ALT_RSTMGR_PER0WARMMSK_EMAC0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4818b72accfd8150d00bb06689220827"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1">ALT_RSTMGR_PER0WARMMSK_EMAC1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3ad5c35ce304741d01e602e1271339ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1">ALT_RSTMGR_PER0WARMMSK_EMAC1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga62d7c9f1cee0ff14c8f1c3159e9b9c94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1">ALT_RSTMGR_PER0WARMMSK_EMAC1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0c0032374710c48f81507af4a3bdbccf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1">ALT_RSTMGR_PER0WARMMSK_EMAC1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab069d3b4781edac091eabfff08d1e0fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1">ALT_RSTMGR_PER0WARMMSK_EMAC1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab6584c30fc30295f1a839ea54cffc7a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1">ALT_RSTMGR_PER0WARMMSK_EMAC1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac79a8c3f0d52ead04bb530d6adb9efea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1">ALT_RSTMGR_PER0WARMMSK_EMAC1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4b2f33519d1660a7be28a6a0d20136f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1">ALT_RSTMGR_PER0WARMMSK_EMAC1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga12afe473cda6de17f4ae79639fc445a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2">ALT_RSTMGR_PER0WARMMSK_EMAC2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga149ac3849584f475fc50b8e96ddf0043"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2">ALT_RSTMGR_PER0WARMMSK_EMAC2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6946f38514922eb9f16419640f071126"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2">ALT_RSTMGR_PER0WARMMSK_EMAC2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga309f847fa33565e28370adf527a4ffe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2">ALT_RSTMGR_PER0WARMMSK_EMAC2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0edb8af227b33b72cacbeba267059a97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2">ALT_RSTMGR_PER0WARMMSK_EMAC2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa0efeef72f8ab3f46e65c53de5d2fb10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2">ALT_RSTMGR_PER0WARMMSK_EMAC2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac341a30e4e0a8fcf33bf6b2b2402864c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2">ALT_RSTMGR_PER0WARMMSK_EMAC2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaaa36fdeb0c3db3c0ff2eb17180f2692b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2">ALT_RSTMGR_PER0WARMMSK_EMAC2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabba9c98b6b3b6f0000fc8b73a60d4ce0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0">ALT_RSTMGR_PER0WARMMSK_USB0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga128bb68c0a91e7a4bd2daf51ebb4fb20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0">ALT_RSTMGR_PER0WARMMSK_USB0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae539ad218662168e3e1ea51ad91ba2ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0">ALT_RSTMGR_PER0WARMMSK_USB0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga622511f001670792e60f5175b8078d10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0">ALT_RSTMGR_PER0WARMMSK_USB0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga34978883339cc4eacfd23fc75460677a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0">ALT_RSTMGR_PER0WARMMSK_USB0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa7d7d02b044c8c919a0019f5f3c79767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0">ALT_RSTMGR_PER0WARMMSK_USB0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga72bcb5dbcfb5dfa4356f26cf8d4ebcef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0">ALT_RSTMGR_PER0WARMMSK_USB0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga608743a46765c5792f08a8264d7b2ef4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0">ALT_RSTMGR_PER0WARMMSK_USB0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9e6e0a1d79bd9a7af9bd697c867c8c89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1">ALT_RSTMGR_PER0WARMMSK_USB1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga44b371f1832e4db54a2e56ebccfc320e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1">ALT_RSTMGR_PER0WARMMSK_USB1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae41af938a215babdc95e0678f5a0c00d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1">ALT_RSTMGR_PER0WARMMSK_USB1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5dd3718b0a8c075d079f09a28b29d071"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1">ALT_RSTMGR_PER0WARMMSK_USB1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7136623448b9d3d80da5ce8000517014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1">ALT_RSTMGR_PER0WARMMSK_USB1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga09b2e6e5bd5927d604a7183286ef9730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1">ALT_RSTMGR_PER0WARMMSK_USB1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac04ed10535360dbbf91b74a598920929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1">ALT_RSTMGR_PER0WARMMSK_USB1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3f53c7ad600b1e0b18df93f587e2de53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1">ALT_RSTMGR_PER0WARMMSK_USB1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa19d26c37a0a35d33583265853cbd954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NAND_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NAND">ALT_RSTMGR_PER0WARMMSK_NAND</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga80e4820e2494941859fc4095777b9194"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NAND_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NAND">ALT_RSTMGR_PER0WARMMSK_NAND</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0687eb6a757393a6213e37b14c242d35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NAND_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NAND">ALT_RSTMGR_PER0WARMMSK_NAND</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5da41106f10fa84241c17de8aef1a0fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NAND_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NAND">ALT_RSTMGR_PER0WARMMSK_NAND</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5dfa7ca673d20294d26490d2dd499957"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NAND_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NAND">ALT_RSTMGR_PER0WARMMSK_NAND</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga09701681ac0ab8b6085f1171071101f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NAND_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NAND">ALT_RSTMGR_PER0WARMMSK_NAND</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga45f81904a0471b1e19f53a03a0079209"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NAND_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NAND">ALT_RSTMGR_PER0WARMMSK_NAND</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga79e80d793018d213579caf595e8ae81f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NAND_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NAND">ALT_RSTMGR_PER0WARMMSK_NAND</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga05e88dccf741e2d5d6a040164495e9df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPI_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPI">ALT_RSTMGR_PER0WARMMSK_QSPI</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9b87f23aeba77c1b007b58404e54aa8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPI_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPI">ALT_RSTMGR_PER0WARMMSK_QSPI</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c83d147ae0fecfaf8320b8a6d2049ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPI_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPI">ALT_RSTMGR_PER0WARMMSK_QSPI</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabd4e2cacfb30a6874419883af35a45fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPI_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPI">ALT_RSTMGR_PER0WARMMSK_QSPI</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad569fa2787d266fa8515d7c7df6a8f6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPI_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPI">ALT_RSTMGR_PER0WARMMSK_QSPI</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa41c60ffa5ec87db8ad4fb670483c3e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPI_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPI">ALT_RSTMGR_PER0WARMMSK_QSPI</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaedf6bff9fe5abedfd0f7be0249dd4ff1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPI_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPI">ALT_RSTMGR_PER0WARMMSK_QSPI</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafdcf873e085009f5cf974a5baec6b01a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPI_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPI">ALT_RSTMGR_PER0WARMMSK_QSPI</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaeacf6a0c1b69ca69fa4070cf048d16b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMC_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMC">ALT_RSTMGR_PER0WARMMSK_SDMMC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga46b7023d0df2f817bb0aa0528e053a10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMC_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMC">ALT_RSTMGR_PER0WARMMSK_SDMMC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab61bfe4b11e7899f53bba3654ff61d68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMC">ALT_RSTMGR_PER0WARMMSK_SDMMC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae4e420e5049e6499aea595d48e78bce8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMC_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMC">ALT_RSTMGR_PER0WARMMSK_SDMMC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7c2e9a614857369a21399305c3b69e9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMC_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMC">ALT_RSTMGR_PER0WARMMSK_SDMMC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga350998a444369048efcbcd76835e93d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMC_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMC">ALT_RSTMGR_PER0WARMMSK_SDMMC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga153a4b6d56aabad6af2a69ce7bfe8b74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMC">ALT_RSTMGR_PER0WARMMSK_SDMMC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga99250cfdd62a12f1a7a9cc897596ac1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMC">ALT_RSTMGR_PER0WARMMSK_SDMMC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae450b6cf34f059068a436f7bbc213dc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0OCP">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga537f16cef87aa3078d1c4d4dd481921d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0OCP">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7b41c29cbf50aca8862d9daa7535884e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0OCP">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4b0bb6b7f147f69b187dafd8228afd2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0OCP">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafde6cfb80f76bae66f6561c150b92b03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0OCP">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6d3c40ecb5f9a08e907bb26d81bdcbb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0OCP">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7e21c3b9bdf8b078756e9413054958e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0OCP">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gadd4bf020e065c0d2b62a02f4e3f5f668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC0OCP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC0OCP">ALT_RSTMGR_PER0WARMMSK_EMAC0OCP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga428e1cea2431037db62333cf03b59d01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1OCP">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadd987d20cfeeaec46bc66dc77bbd92e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1OCP">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad0c9ca7b0b71c42824b8a92586abdedc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1OCP">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga147e2d3ebb41c5953d75375c4b6e5ce8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1OCP">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga80b44b66cb1fd45ca7647d99c96748a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1OCP">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac885df13cd011e6d61f02191b0d0d11f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1OCP">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8f416b9168f3965d804497f23162cfe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1OCP">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga07508048094ff153acb432d1da69a0f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC1OCP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC1OCP">ALT_RSTMGR_PER0WARMMSK_EMAC1OCP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga83bc5e9fbc22f04b95af0bc6831cc099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2OCP">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef46953b4899b30b612ad14207e2f559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2OCP">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga74f4d44ab30d0f7d7e9020155dd20683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2OCP">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6bea23d01e89655150a11675e35f5dda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2OCP">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga27ce1d4195d2d6df928e10d4de06b276"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2OCP">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga286d208f656a8e11fb4c226cefe0a74d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2OCP">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4a323479162e69b23eef689a327a58cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2OCP">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad7890eddbae4c7307b9ff7755243119f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMAC2OCP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMAC2OCP">ALT_RSTMGR_PER0WARMMSK_EMAC2OCP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga19aef10ea0d67d9a71441069776a94fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0OCP_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0OCP">ALT_RSTMGR_PER0WARMMSK_USB0OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8fd434c7d227ea2f0a675a5ed235b906"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0OCP_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0OCP">ALT_RSTMGR_PER0WARMMSK_USB0OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga68f915784f65bb7ef69481a7dbec13ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0OCP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0OCP">ALT_RSTMGR_PER0WARMMSK_USB0OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9506ca17417a88e06aa12ae6ab04e9a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0OCP_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0OCP">ALT_RSTMGR_PER0WARMMSK_USB0OCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6d5a999d7110c71ec6db18bff01e10de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0OCP_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0OCP">ALT_RSTMGR_PER0WARMMSK_USB0OCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga45655b2f6c64f9484a49a2a0f5a2c45b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0OCP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0OCP">ALT_RSTMGR_PER0WARMMSK_USB0OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3bf0c4e62f6080f93e81da8a31787d2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0OCP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0OCP">ALT_RSTMGR_PER0WARMMSK_USB0OCP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0e19c23feecab34e51c1cf57dcfec882"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB0OCP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB0OCP">ALT_RSTMGR_PER0WARMMSK_USB0OCP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga132befa52b4bb225a1bc3630bc080fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1OCP_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1OCP">ALT_RSTMGR_PER0WARMMSK_USB1OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3c7a47acd8801aee529e3f5674e391ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1OCP_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1OCP">ALT_RSTMGR_PER0WARMMSK_USB1OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaec778c3acf2af7ce2b8f35929c503ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1OCP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1OCP">ALT_RSTMGR_PER0WARMMSK_USB1OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaabfe0bc04aaa4ef8ead1aafe7332c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1OCP_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1OCP">ALT_RSTMGR_PER0WARMMSK_USB1OCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga123dd3e4d4f64cd9eec5e0b6912d1b23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1OCP_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1OCP">ALT_RSTMGR_PER0WARMMSK_USB1OCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6d2bca70d4d0d46424fef01490d5d4df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1OCP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1OCP">ALT_RSTMGR_PER0WARMMSK_USB1OCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga495487d76886c688ae2447613fc30ae6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1OCP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1OCP">ALT_RSTMGR_PER0WARMMSK_USB1OCP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa2868662a0b468061105eeebb3e42eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_USB1OCP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_USB1OCP">ALT_RSTMGR_PER0WARMMSK_USB1OCP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa8d578458e9eb17b8a4c0380e3d744b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NANDOCP_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NANDOCP">ALT_RSTMGR_PER0WARMMSK_NANDOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga69d1e2e8536c836ac629559766018962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NANDOCP_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NANDOCP">ALT_RSTMGR_PER0WARMMSK_NANDOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga378bc026eee69d22cfd5066ae4b7765c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NANDOCP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NANDOCP">ALT_RSTMGR_PER0WARMMSK_NANDOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4c3734e3313b3330c4a1b6baeba07618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NANDOCP_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NANDOCP">ALT_RSTMGR_PER0WARMMSK_NANDOCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga015a7dcda8eac268f9289b71fa762317"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NANDOCP_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NANDOCP">ALT_RSTMGR_PER0WARMMSK_NANDOCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga486d5f063d4ac3d37af1be9ef1acb03b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NANDOCP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NANDOCP">ALT_RSTMGR_PER0WARMMSK_NANDOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga89a7062bfcc910b591a83f4e4e53acf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NANDOCP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NANDOCP">ALT_RSTMGR_PER0WARMMSK_NANDOCP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafdec0d7ba01bea7f715e597f1fa63173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_NANDOCP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_NANDOCP">ALT_RSTMGR_PER0WARMMSK_NANDOCP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga203245631bf078e8985285bd38475e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPIOCP_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPIOCP">ALT_RSTMGR_PER0WARMMSK_QSPIOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae3897bdbbfb64fb981963db8f9e688b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPIOCP_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPIOCP">ALT_RSTMGR_PER0WARMMSK_QSPIOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae88fd179537bc5416d14e57677340241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPIOCP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPIOCP">ALT_RSTMGR_PER0WARMMSK_QSPIOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf3750380fa43060c92384a9cfd604ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPIOCP_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPIOCP">ALT_RSTMGR_PER0WARMMSK_QSPIOCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4111a07bb35e69a61f34845460b5d43b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPIOCP_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPIOCP">ALT_RSTMGR_PER0WARMMSK_QSPIOCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaac2828495e99c7cf9ff055afc7638866"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPIOCP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPIOCP">ALT_RSTMGR_PER0WARMMSK_QSPIOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga43670f4f7f594b80ff5b6d19100b6056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPIOCP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPIOCP">ALT_RSTMGR_PER0WARMMSK_QSPIOCP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6186cc58c9baea8d93d83b1c0154c823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_QSPIOCP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_QSPIOCP">ALT_RSTMGR_PER0WARMMSK_QSPIOCP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4425fe4df0dc632590f56c2bd8bb46c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMCOCP">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa32e8cbe166234c8b48d5d21afc8f408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMCOCP">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga03a8299a86cc435a560ea215f43a057f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMCOCP">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab14fd32004e47dd3134842354f969cef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMCOCP">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8d908e2bfe1bb6801fb6bbbdd835ee5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMCOCP">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4bc2868fc6f84af5ba1183ef0196fee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMCOCP">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad43c462d6b5170ca88e702d10a602067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMCOCP">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga305e717c068949c56a60bfed8e6a55f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SDMMCOCP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SDMMCOCP">ALT_RSTMGR_PER0WARMMSK_SDMMCOCP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga73a2a033c8d8ab899aebb0ea149631de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMA_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMA">ALT_RSTMGR_PER0WARMMSK_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5119d6c170d510b356906c3e991d5138"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMA_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMA">ALT_RSTMGR_PER0WARMMSK_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga636fc58b5a22054673b79bc61a725960"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMA">ALT_RSTMGR_PER0WARMMSK_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga19cb03a268193d367298322bc9f6d099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMA_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMA">ALT_RSTMGR_PER0WARMMSK_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga05676cbdc3ec24b5c34b2d570cf9e80b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMA_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMA">ALT_RSTMGR_PER0WARMMSK_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0296edcb3c0b6c69f4a49a6181b58e51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMA_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMA">ALT_RSTMGR_PER0WARMMSK_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga61f21d2a89b38d78b27f9118980012b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMA">ALT_RSTMGR_PER0WARMMSK_DMA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac59aedea21b8ea3dbd6cb56536f5acb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMA">ALT_RSTMGR_PER0WARMMSK_DMA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae794e1cc249c08a2d915d3dd2cbae1cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM0_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM0">ALT_RSTMGR_PER0WARMMSK_SPIM0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga095b7d4eb4be02ef1671d85d89529ae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM0_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM0">ALT_RSTMGR_PER0WARMMSK_SPIM0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabe304551d726b2c644c5a951d202299c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM0">ALT_RSTMGR_PER0WARMMSK_SPIM0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91fcd5aaeb18029f8945e1894c687d0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM0_SET_MSK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM0">ALT_RSTMGR_PER0WARMMSK_SPIM0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeb7254632c4466c7994e7ec7a9336fcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM0_CLR_MSK&#160;&#160;&#160;0xfffdffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM0">ALT_RSTMGR_PER0WARMMSK_SPIM0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7ee6a1b32a4a05678347e84a1101548e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM0">ALT_RSTMGR_PER0WARMMSK_SPIM0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2fb10931b951c385d5025545270eb703"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM0">ALT_RSTMGR_PER0WARMMSK_SPIM0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7349b39d80fc779ef0ce5e50be484c6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM0">ALT_RSTMGR_PER0WARMMSK_SPIM0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7075ecfdefa245ad3df98b64f43ccfcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM1_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM1">ALT_RSTMGR_PER0WARMMSK_SPIM1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga488dbf6293a06493e145417eadb9a62e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM1_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM1">ALT_RSTMGR_PER0WARMMSK_SPIM1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6e5148c9b8ff8ad85bdc32872d0e7761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM1">ALT_RSTMGR_PER0WARMMSK_SPIM1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd3c213735da84dfbfc7d6b6db6986e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM1_SET_MSK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM1">ALT_RSTMGR_PER0WARMMSK_SPIM1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4dda7839c30a303d20f4ffccf2df181f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM1_CLR_MSK&#160;&#160;&#160;0xfffbffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM1">ALT_RSTMGR_PER0WARMMSK_SPIM1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac1f44eec60eb80572f172f85beac4f10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM1">ALT_RSTMGR_PER0WARMMSK_SPIM1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf58e672b44902bb60896f2045c00a223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00040000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM1">ALT_RSTMGR_PER0WARMMSK_SPIM1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5eb4bc4f710855bb0c787ca2ab57b031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIM1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIM1">ALT_RSTMGR_PER0WARMMSK_SPIM1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga437b8da415a9ae274f698082544c5657"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS0_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS0">ALT_RSTMGR_PER0WARMMSK_SPIS0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga32a3907e64be3336ad69bca8b795a72b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS0_MSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS0">ALT_RSTMGR_PER0WARMMSK_SPIS0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaea1b26c10bafe856fe3cb47c3ceeefa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS0">ALT_RSTMGR_PER0WARMMSK_SPIS0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga61b7f97a9ddc41db4e05212bfc3c9b1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS0_SET_MSK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS0">ALT_RSTMGR_PER0WARMMSK_SPIS0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1ff32e91bd95474093d71f3269936386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS0_CLR_MSK&#160;&#160;&#160;0xfff7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS0">ALT_RSTMGR_PER0WARMMSK_SPIS0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8c28c603f1bea0e58101b07444c3f2db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS0">ALT_RSTMGR_PER0WARMMSK_SPIS0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac52fc5e4161d3703f4ad18899e33a0a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00080000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS0">ALT_RSTMGR_PER0WARMMSK_SPIS0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3a9037eb20725fb4ca1efce668320176"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS0">ALT_RSTMGR_PER0WARMMSK_SPIS0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga521205da12d8c0f1bc7478b623be19d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS1_LSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS1">ALT_RSTMGR_PER0WARMMSK_SPIS1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5fe8de9cb0f77b506b1e8473a61d51b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS1_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS1">ALT_RSTMGR_PER0WARMMSK_SPIS1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3820e12b4d26c360b35d1c4c24c5ded0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS1">ALT_RSTMGR_PER0WARMMSK_SPIS1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga08a0fdddb805afe3660d7ea5a3be3832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS1_SET_MSK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS1">ALT_RSTMGR_PER0WARMMSK_SPIS1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga89fa8c539d6447617b839172a944f0d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS1_CLR_MSK&#160;&#160;&#160;0xffefffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS1">ALT_RSTMGR_PER0WARMMSK_SPIS1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga365ffc44145a3db893d85131ae5de647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS1">ALT_RSTMGR_PER0WARMMSK_SPIS1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3272ee24b8af2afdfe53caaa6566a61e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00100000) &gt;&gt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS1">ALT_RSTMGR_PER0WARMMSK_SPIS1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac802c1ea33573fd542c0617a47ad4988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_SPIS1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 20) &amp; 0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_SPIS1">ALT_RSTMGR_PER0WARMMSK_SPIS1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6f70bc1f382c99dc4cbf677fc491a865"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAOCP_LSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAOCP">ALT_RSTMGR_PER0WARMMSK_DMAOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b90fa7c9dce7cea8b2e6afaf50c2b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAOCP_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAOCP">ALT_RSTMGR_PER0WARMMSK_DMAOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae3b8e66adb5ff677eca0490e35a6259b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAOCP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAOCP">ALT_RSTMGR_PER0WARMMSK_DMAOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga083b37f3f97c6434a380906de915945d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAOCP_SET_MSK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAOCP">ALT_RSTMGR_PER0WARMMSK_DMAOCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8f07fed7ef1b3a1c585787d7540b2dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAOCP_CLR_MSK&#160;&#160;&#160;0xffdfffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAOCP">ALT_RSTMGR_PER0WARMMSK_DMAOCP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8d4dba810fc9f7d91d3b06ebcff0fef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAOCP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAOCP">ALT_RSTMGR_PER0WARMMSK_DMAOCP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga756d85dcf2a8207fffec547488bd8f12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAOCP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00200000) &gt;&gt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAOCP">ALT_RSTMGR_PER0WARMMSK_DMAOCP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga59f2b86d2ec0a8d31e218f627daed04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAOCP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAOCP">ALT_RSTMGR_PER0WARMMSK_DMAOCP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac12213d3795057c2586f38716a3e69a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMACPTP_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMACPTP">ALT_RSTMGR_PER0WARMMSK_EMACPTP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac4f2797305d378a3d69fa66f98ebc7eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMACPTP_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMACPTP">ALT_RSTMGR_PER0WARMMSK_EMACPTP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaed9464da08992a0dd74df72d74ca86a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMACPTP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMACPTP">ALT_RSTMGR_PER0WARMMSK_EMACPTP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga45b00e5bb23f38507c9a27d2e63bb207"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMACPTP_SET_MSK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMACPTP">ALT_RSTMGR_PER0WARMMSK_EMACPTP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0d2cfbda555fe1264f88e152d33bbe8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMACPTP_CLR_MSK&#160;&#160;&#160;0xffbfffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMACPTP">ALT_RSTMGR_PER0WARMMSK_EMACPTP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5ab994ad0dfdc14dbf4499492d8836ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMACPTP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMACPTP">ALT_RSTMGR_PER0WARMMSK_EMACPTP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac05e9d93e1de5dd5759c0b1a192d36d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMACPTP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00400000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMACPTP">ALT_RSTMGR_PER0WARMMSK_EMACPTP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa1480a0f116e048416f4233b67467c02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_EMACPTP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_EMACPTP">ALT_RSTMGR_PER0WARMMSK_EMACPTP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad894afec4003a9f6012465ce7a21abfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF0_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF0">ALT_RSTMGR_PER0WARMMSK_DMAIF0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad137e5aadf5ef1a0ad99547a5e9dd4bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF0_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF0">ALT_RSTMGR_PER0WARMMSK_DMAIF0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaefc97b5eaa0e6da4c8e9842c2aeea690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF0">ALT_RSTMGR_PER0WARMMSK_DMAIF0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf3ab3d5f2875d70ac2feaa8f42bde96d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF0_SET_MSK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF0">ALT_RSTMGR_PER0WARMMSK_DMAIF0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga92bad59d131be2a37a07492a1b9849d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF0_CLR_MSK&#160;&#160;&#160;0xfeffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF0">ALT_RSTMGR_PER0WARMMSK_DMAIF0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga61b9eb675cce7bea6176771d480d092c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF0">ALT_RSTMGR_PER0WARMMSK_DMAIF0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga304171e692ae179fa364153b8cd3e4ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF0">ALT_RSTMGR_PER0WARMMSK_DMAIF0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9dffca7ae86d3656af81586319702591"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF0">ALT_RSTMGR_PER0WARMMSK_DMAIF0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5808ae99c596adf4c4544adc7088b132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF1_LSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF1">ALT_RSTMGR_PER0WARMMSK_DMAIF1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ba072c7d1dcde536ade24a53ed695a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF1_MSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF1">ALT_RSTMGR_PER0WARMMSK_DMAIF1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f049c843b5e34ddeb8d3117f8bc40c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF1">ALT_RSTMGR_PER0WARMMSK_DMAIF1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga145af35846f504f0fc45a4d3a0ab15bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF1_SET_MSK&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF1">ALT_RSTMGR_PER0WARMMSK_DMAIF1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6a61f5a2a8eb9a91a8a764364d5b82dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF1_CLR_MSK&#160;&#160;&#160;0xfdffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF1">ALT_RSTMGR_PER0WARMMSK_DMAIF1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9be1ed6946ec0ebf18c121c475eb10d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF1">ALT_RSTMGR_PER0WARMMSK_DMAIF1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e866c09ae101da9186f5e75b521d7c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x02000000) &gt;&gt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF1">ALT_RSTMGR_PER0WARMMSK_DMAIF1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4d7d4243cace91ab1617f1719b3f61b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 25) &amp; 0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF1">ALT_RSTMGR_PER0WARMMSK_DMAIF1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0f1a9b968aaa6f0071ee6ad2b652f06f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF2_LSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF2">ALT_RSTMGR_PER0WARMMSK_DMAIF2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54a89d8e0b54c89e1092d40e6cb99241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF2_MSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF2">ALT_RSTMGR_PER0WARMMSK_DMAIF2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5a8712941e74c5d51f596297c2ae6e9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF2">ALT_RSTMGR_PER0WARMMSK_DMAIF2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f55cc04401dde2e8072189a2d0d503a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF2_SET_MSK&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF2">ALT_RSTMGR_PER0WARMMSK_DMAIF2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga417fc391e2cbe52ab778daf061752356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF2_CLR_MSK&#160;&#160;&#160;0xfbffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF2">ALT_RSTMGR_PER0WARMMSK_DMAIF2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga861b33172ad2ee920e8c3af6abf873ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF2_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF2">ALT_RSTMGR_PER0WARMMSK_DMAIF2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1e3fd108c81fa211f8a0759fb31f77ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x04000000) &gt;&gt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF2">ALT_RSTMGR_PER0WARMMSK_DMAIF2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7f9c8fcc79c2b68ce2bffa858defc151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF2">ALT_RSTMGR_PER0WARMMSK_DMAIF2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae3de6ec0fc7c14726c1ca0d8fc77d759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF3_LSB&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF3">ALT_RSTMGR_PER0WARMMSK_DMAIF3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga985b9870a87ab000482447f5ec408f63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF3_MSB&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF3">ALT_RSTMGR_PER0WARMMSK_DMAIF3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf58e9c1368561ca95346038c4f9d6997"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF3_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF3">ALT_RSTMGR_PER0WARMMSK_DMAIF3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd1c756fcbc5e0bd6a84dfd2d0052a46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF3_SET_MSK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF3">ALT_RSTMGR_PER0WARMMSK_DMAIF3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad62bf3c8bd99b4323781dc339fdcead7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF3_CLR_MSK&#160;&#160;&#160;0xf7ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF3">ALT_RSTMGR_PER0WARMMSK_DMAIF3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga35be8df58d48119581bba06c6fcaead5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF3_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF3">ALT_RSTMGR_PER0WARMMSK_DMAIF3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4bbd7162a77b32a2297577ff2fa0608f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF3_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x08000000) &gt;&gt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF3">ALT_RSTMGR_PER0WARMMSK_DMAIF3</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga552b2a57b828d7ce11021f7aeb482d7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF3_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 27) &amp; 0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF3">ALT_RSTMGR_PER0WARMMSK_DMAIF3</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga48ab723ccef102dac40e182af74f21d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF4_LSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF4">ALT_RSTMGR_PER0WARMMSK_DMAIF4</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada2e1c061cb876d890185720d6804c86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF4_MSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF4">ALT_RSTMGR_PER0WARMMSK_DMAIF4</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8e5c7359e418fab4c6c53dbb7b34def9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF4_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF4">ALT_RSTMGR_PER0WARMMSK_DMAIF4</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4854712f7140b115ff631103776ef951"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF4_SET_MSK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF4">ALT_RSTMGR_PER0WARMMSK_DMAIF4</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae40a8df2cbb5133c57ddb61edfaeabc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF4_CLR_MSK&#160;&#160;&#160;0xefffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF4">ALT_RSTMGR_PER0WARMMSK_DMAIF4</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacebb64b088c60fd75d120b3b0bffd320"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF4_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF4">ALT_RSTMGR_PER0WARMMSK_DMAIF4</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac2c88c0e6835c3341eb6f910c269e7e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF4_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x10000000) &gt;&gt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF4">ALT_RSTMGR_PER0WARMMSK_DMAIF4</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6623ac4b0cb2cf791f8cf5f48ef52856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF4_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 28) &amp; 0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF4">ALT_RSTMGR_PER0WARMMSK_DMAIF4</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf369a48382cfc73b517ee42f5812c139"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF5_LSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF5">ALT_RSTMGR_PER0WARMMSK_DMAIF5</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf507f178fac8b1f35df39ab72f27eba6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF5_MSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF5">ALT_RSTMGR_PER0WARMMSK_DMAIF5</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef8c36602d384a0d642e2da9d9393d80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF5_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF5">ALT_RSTMGR_PER0WARMMSK_DMAIF5</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga37c89b348ac2a723a605c35ea9725e59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF5_SET_MSK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF5">ALT_RSTMGR_PER0WARMMSK_DMAIF5</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7409eee4107ac82a625dea2bf0c2d2ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF5_CLR_MSK&#160;&#160;&#160;0xdfffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF5">ALT_RSTMGR_PER0WARMMSK_DMAIF5</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga44371d4ed9cb8ce074326a1fc0b890a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF5_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF5">ALT_RSTMGR_PER0WARMMSK_DMAIF5</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa46846ee5e795d81dc734015eb9b4b50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF5_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x20000000) &gt;&gt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF5">ALT_RSTMGR_PER0WARMMSK_DMAIF5</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad3f557399885f11b5ac34f60bde17b4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF5_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 29) &amp; 0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF5">ALT_RSTMGR_PER0WARMMSK_DMAIF5</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae0a07326313b670523b4b1460765ceba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF6_LSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF6">ALT_RSTMGR_PER0WARMMSK_DMAIF6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa728353c29ea2e0de9a11daf3dafd9ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF6_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF6">ALT_RSTMGR_PER0WARMMSK_DMAIF6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga23952e60313f0c7e3de93e3569353c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF6_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF6">ALT_RSTMGR_PER0WARMMSK_DMAIF6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1a63dc52ce4fafb51866238a6c8103e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF6_SET_MSK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF6">ALT_RSTMGR_PER0WARMMSK_DMAIF6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga06d7214fb5194271879269eb5a2d6c1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF6_CLR_MSK&#160;&#160;&#160;0xbfffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF6">ALT_RSTMGR_PER0WARMMSK_DMAIF6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad2a94691397392a5779c88ae5b7b5051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF6_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF6">ALT_RSTMGR_PER0WARMMSK_DMAIF6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaabada4ebbae9b0f940f280b92049f296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x40000000) &gt;&gt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF6">ALT_RSTMGR_PER0WARMMSK_DMAIF6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2626a9588c65f1089903b81a3a4a6fe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 30) &amp; 0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF6">ALT_RSTMGR_PER0WARMMSK_DMAIF6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabc6c4735b023b284080b86d097447ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF7_LSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF7">ALT_RSTMGR_PER0WARMMSK_DMAIF7</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8cd60c22082ed16f06c7d11d3a4f13a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF7_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF7">ALT_RSTMGR_PER0WARMMSK_DMAIF7</a> register field. </p>

</div>
</div>
<a class="anchor" id="gace670cff3f881ae1beba4ba6e340af71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF7_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF7">ALT_RSTMGR_PER0WARMMSK_DMAIF7</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga06637b11b5152238bc6a77492d69cc52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF7_SET_MSK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF7">ALT_RSTMGR_PER0WARMMSK_DMAIF7</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaed88922820f66dca198e9386fc91a301"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF7_CLR_MSK&#160;&#160;&#160;0x7fffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF7">ALT_RSTMGR_PER0WARMMSK_DMAIF7</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga42e9d27316df14dcfe61dbe2d69e970f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF7_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF7">ALT_RSTMGR_PER0WARMMSK_DMAIF7</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4037eab0de31d2ad013d3623dfb0c9b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF7_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x80000000) &gt;&gt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF7">ALT_RSTMGR_PER0WARMMSK_DMAIF7</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga409564c972b05aff0391a6792bbc749e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_DMAIF7_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 31) &amp; 0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER0WARMMSK_DMAIF7">ALT_RSTMGR_PER0WARMMSK_DMAIF7</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad0745cd44693b1effcaa063b98ea199a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_RESET&#160;&#160;&#160;0xff7fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html">ALT_RSTMGR_PER0WARMMSK</a> register. </p>

</div>
</div>
<a class="anchor" id="gac74ad0595deb018acb35a4ca013b1bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER0WARMMSK_OFST&#160;&#160;&#160;0x44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html">ALT_RSTMGR_PER0WARMMSK</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga969189763a1a957524d54238680c8627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#struct_a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k__s">ALT_RSTMGR_PER0WARMMSK_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html#ga969189763a1a957524d54238680c8627">ALT_RSTMGR_PER0WARMMSK_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r0_w_a_r_m_m_s_k.html">ALT_RSTMGR_PER0WARMMSK</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
