/dts-v1/;

/include/ "zynq-zed.dtsi"

/ {
	fpga_axi: fpga-axi@0 {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;

		axi_iic_0: i2c@41600000 {
			compatible = "xlnx,axi-iic-1.01.b", "xlnx,xps-iic-2.00.a";
			interrupt-parent = <&gic>;
			interrupts = < 0 55 0x4 >;
			reg = < 0x41600000 0x10000 >;

			#size-cells = <0>;
			#address-cells = <1>;

			mux@70 {
				compatible = "pca9548";
				reg = <0x70>;
				#address-cells = <1>;
				#size-cells = <0>;
				i2c_adv7511: i2c@1 {
					#size-cells = <0>;
					#address-cells = <1>;
					reg = <1>;

					adv7511: adv7511@39 {
						compatible = "adi,adv7511";
						reg = <0x39>;

						adi,input-style = <0x02>;
						adi,input-id = <0x02>;
						adi,input-color-depth = <0x3>;
						adi,sync-pulse = <0x03>;
						adi,bit-justification = <0x02>;
						adi,up-conversion = <0x00>;
						adi,timing-generation-sequence = <0x00>;
						adi,vsync-polarity = <0x02>;
						adi,hsync-polarity = <0x02>;
						adi,tdms-clock-inversion;
						adi,clock-delay = <0x03>;
					};
				};
			};
		};

		axi_dma_0: axidma@40400000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-dma";
			reg = < 0x40400000 0x1000 >;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			dma-channel@40400000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				interrupts = < 0 57 0x4 >;
				xlnx,datawidth = <0x20>;
				xlnx,include-dre = <0x0>;
			};
		};

		axi_spdif_tx_0: axi-spdif-tx@0x75c00000 {
			compatible = "adi,axi-spdif-tx-1.00.a";
			reg = < 0x75c00000 0x1000 >;
			clock-frequency = <12288000>;
		};

		axi_vdma_0: axivdma@43000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-vdma";
			reg = <0x43000000 0x1000>;
			xlnx,include-sg = <0x0>;
			xlnx,num-fstores = <0x3>;
			dma-channel@43000000 {
				compatible = "xlnx,axi-vdma-mm2s-channel";
				interrupts = <0 59 0x4>;
				xlnx,datawidth = <0x40>;
				xlnx,genlock-mode = <0x0>;
				xlnx,include-dre = <0x0>;
			};
		};

		fpga_clock: fpga_clock {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency  = <200000000>;
		};

		hdmi_clock: axi-clkgen@79000000 {
			compatible = "adi,axi-clkgen-1.00.a";
			reg = <0x79000000 0x10000>;
			#clock-cells = <0>;
			clocks = <&fpga_clock>;
		};

		axi_hdmi@70e00000 {
			compatible = "adi,axi-hdmi-1.00.a";
			reg = <0x70e00000 0x10000>;
			encoder-slave = <&adv7511>;
			dma-request = <&axi_vdma_0 0>;
			clocks = <&hdmi_clock>;
			adi,embedded-sync;
		};

		xilinx_pcm_audio: xilinx_pcm_audio {
			compatible = "xilinx-pcm-audio";
			dma-request = <&axi_dma_0 0>;
		};

		adv7511_hdmi_snd: adv7511_hdmi_snd {
			compatible = "adv7511-hdmi-snd";
			audio-codec-adapter = <&i2c_adv7511>;
			cpu-dai = <&axi_spdif_tx_0>;
			pcm = <&xilinx_pcm_audio>;
		};
	};
};
