v 20031231 1
P 2750 1100 2500 1100 1 0 0
{
T 2550 1150 5 8 1 1 0 0 1
pinnumber=1
T 2550 1050 5 8 0 1 0 2 1
pinseq=5
T 2400 1100 5 8 0 1 0 8 1
pintype=out
T 2400 1100 9 8 0 1 0 6 1
pinlabel=Y
}
P 0 500 300 500 1 0 0
{
T 200 550 5 8 1 1 0 6 1
pinnumber=2
T 200 450 5 8 0 1 0 8 1
pinseq=1
T 350 500 5 8 0 1 0 2 1
pintype=in
T 350 500 9 8 0 1 0 0 1
pinlabel=A
}
P 0 900 300 900 1 0 0
{
T 200 950 5 8 1 1 0 6 1
pinnumber=3
T 200 850 5 8 0 1 0 8 1
pinseq=2
T 350 900 5 8 0 1 0 2 1
pintype=in
T 350 900 9 8 0 1 0 0 1
pinlabel=B
}
P 0 1300 300 1300 1 0 0
{
T 200 1350 5 8 1 1 0 6 1
pinnumber=4
T 200 1250 5 8 0 1 0 8 1
pinseq=3
T 350 1300 5 8 0 1 0 2 1
pintype=in
T 350 1300 9 8 0 1 0 0 1
pinlabel=C
}
P 0 1700 300 1700 1 0 0
{
T 200 1750 5 8 1 1 0 6 1
pinnumber=5
T 200 1650 5 8 0 1 0 8 1
pinseq=4
T 350 1700 5 8 0 1 0 2 1
pintype=in
T 350 1700 9 8 0 1 0 0 1
pinlabel=D
}
L 300 1900 1600 1900 3 0 0 0 -1 -1
L 300 300 1600 300 3 0 0 0 -1 -1
T 3100 0 5 10 0 0 0 0 1
net=VDD:14
T 3100 200 5 10 0 0 0 0 1
net=VSS:7
T 300 2000 8 10 1 1 0 0 1
refdes=U?
T 3100 600 5 10 0 0 0 0 1
numslots=2
T 3100 800 5 10 0 0 0 0 1
slotdef=1:2,3,4,5,1
T 3100 1000 5 10 0 0 0 0 1
slotdef=2:12,11,10,9,13
V 2450 1100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
A 1600 1100 800 270 180 3 0 0 0 -1 -1
L 300 1900 300 300 3 0 0 0 -1 -1
T 3100 400 5 10 0 0 0 0 1
device=4012
T 3100 1200 5 10 0 0 0 0 1
slot=1
T 3100 1600 5 10 0 0 0 0 1
footprint=DIP14
T 3100 1400 5 10 0 0 0 0 1
description=2 NAND-gates with 2 inputs
T 300 100 9 10 1 0 0 0 1
4012
