# 1 "arch/arm/dts/.rk3036-sdk.dtb.pre.tmp"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 1 "<command-line>" 2
# 1 "arch/arm/dts/.rk3036-sdk.dtb.pre.tmp"






/dts-v1/;

# 1 "arch/arm/dts/rk3036.dtsi" 1




# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 6 "arch/arm/dts/rk3036.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 7 "arch/arm/dts/rk3036.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 8 "arch/arm/dts/rk3036.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/pinctrl/rockchip.h" 1
# 9 "arch/arm/dts/rk3036.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/clock/rk3036-cru.h" 1
# 10 "arch/arm/dts/rk3036.dtsi" 2
# 1 "arch/arm/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 11 "arch/arm/dts/rk3036.dtsi" 2

/ {
 compatible = "rockchip,rk3036";

 interrupt-parent = <&gic>;

 aliases {
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  gpio2 = &gpio2;
  i2c1 = &i2c1;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  mmc0 = &emmc;
  mmc1 = &sdmmc;
 };

 memory {
  device_type = "memory";
  reg = <0x60000000 0x40000000>;
 };

        arm-pmu {
                compatible = "arm,cortex-a7-pmu";
                interrupts = <0 76 4>,
                             <0 77 4>;
                interrupt-affinity = <&cpu0>, <&cpu1>;
        };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "rockchip,rk3036-smp";

  cpu0: cpu@f00 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0xf00>;
   operating-points = <

     816000 1000000
   >;
   #cooling-cells = <2>;
   clock-latency = <40000>;
   clocks = <&cru 4>;
   resets = <&cru 0>;
  };
  cpu1: cpu@f01 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0xf01>;
   resets = <&cru 1>;
  };
 };

 amba {
  compatible = "arm,amba-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

                pdma: pdma@20078000 {
                        compatible = "arm,pl330", "arm,primecell";
                        reg = <0x20078000 0x4000>;
                        arm,pl330-broken-no-flushp;
                        interrupts = <0 0 4>,
                                     <0 1 4>;
                        #dma-cells = <1>;
                        clocks = <&cru 194>;
                        clock-names = "apb_pclk";
                };
 };

 xin24m: oscillator {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
  #clock-cells = <0>;
 };

 psci: psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer {
  compatible = "arm,armv7-timer";
  arm,cpu-registers-not-fw-configured;
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 4)>;
  clock-frequency = <24000000>;
 };

 cru: clock-controller@20000000 {
  compatible = "rockchip,rk3036-cru";
  reg = <0x20000000 0x1000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  assigned-clocks = <&cru 3>;
  assigned-clock-rates = <594000000>;
 };

 dmc: dmc@20004000 {
  compatible = "rockchip,rk3036-dmc", "syscon";
  reg = <0x0 0x20004000 0x0 0x1000>;
 };

 uart0: serial@20060000 {
  compatible = "rockchip,rk3036-uart", "snps,dw-apb-uart";
  reg = <0x20060000 0x100>;
  interrupts = <0 20 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clock-frequency = <24000000>;
  clocks = <&cru 77>, <&cru 341>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>;
 };

 uart1: serial@20064000 {
  compatible = "rockchip,rk3036-uart", "snps,dw-apb-uart";
  reg = <0x20064000 0x100>;
  interrupts = <0 21 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clock-frequency = <24000000>;
  clocks = <&cru 78>, <&cru 342>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart1_xfer>;
 };

 uart2: serial@20068000 {
  compatible = "rockchip,rk3036-uart", "snps,dw-apb-uart";
  reg = <0x20068000 0x100>;
  interrupts = <0 22 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clock-frequency = <24000000>;
  clocks = <&cru 79>, <&cru 343>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart2_xfer>;
 };

 pwm0: pwm@20050000 {
  compatible = "rockchip,rk2928-pwm";
  reg = <0x20050000 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm0_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm1: pwm@20050010 {
  compatible = "rockchip,rk2928-pwm";
  reg = <0x20050010 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm1_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm2: pwm@20050020 {
  compatible = "rockchip,rk2928-pwm";
  reg = <0x20050020 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm2_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm3: pwm@20050030 {
  compatible = "rockchip,rk2928-pwm";
  reg = <0x20050030 0x10>;
  #pwm-cells = <2>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm3_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 sram: sram@10080000 {
  compatible = "rockchip,rk3036-smp-sram", "mmio-sram";
  reg = <0x10080000 0x2000>;
 };

 gic: interrupt-controller@10139000 {
  compatible = "arm,gic-400";
  interrupt-controller;
  #interrupt-cells = <3>;
  #address-cells = <0>;

  reg = <0x10139000 0x1000>,
        <0x1013a000 0x1000>,
        <0x1013c000 0x2000>,
        <0x1013e000 0x2000>;
  interrupts = <1 9 0xf04>;
 };

 grf: syscon@20008000 {
  compatible = "rockchip,rk3036-grf", "syscon";
  reg = <0x20008000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  usb2phy: usb2-phy@17c {
   compatible = "rockchip,rk3036-usb2phy";
   reg = <0x017c 0x0c>;
   clocks = <&cru 93>;
   clock-names = "phyclk";
   #clock-cells = <0>;
   clock-output-names = "usb480m_phy";
   status = "disabled";

   u2phy_otg: otg-port {
    #phy-cells = <0>;
    interrupts = <0 35 4>,
     <0 51 4>,
     <0 52 4>;
    interrupt-names = "otg-bvalid", "otg-id",
      "linestate";
    status = "disabled";
   };

   u2phy_host: host-port {
    #phy-cells = <0>;
    interrupts = <0 53 4>;
    interrupt-names = "linestate";
    status = "disabled";
   };
  };
 };

 usb_otg: usb@10180000 {
  compatible = "rockchip,rk3288-usb", "rockchip,rk3066-usb",
    "snps,dwc2";
  reg = <0x10180000 0x40000>;
  interrupts = <0 10 4>;
  clocks = <&cru 449>;
  clock-names = "otg";
  dr_mode = "otg";
  g-np-tx-fifo-size = <16>;
  g-rx-fifo-size = <275>;
  g-tx-fifo-size = <256 128 128 64 64 32>;
  g-use-dma;
  status = "disabled";
 };

 usb_host: usb@101c0000 {
  compatible = "rockchip,rk3288-usb", "rockchip,rk3066-usb",
    "snps,dwc2";
  reg = <0x101c0000 0x40000>;
  interrupts = <0 11 4>;
  clocks = <&cru 450>;
  clock-names = "otg";
  dr_mode = "host";
  status = "disabled";
 };

 emmc: dwmmc@1021c000 {
  compatible = "rockchip,rk3288-dw-mshc";
  clock-frequency = <37500000>;
  max-frequency = <37500000>;
  clocks = <&cru 459>, <&cru 71>,
  <&cru 117>, <&cru 121>;
  clock-names = "biu", "ciu", "ciu-drv", "ciu-sample";
  dmas = <&pdma 12>;
  dma-names = "rx-tx";
  fifo-depth = <0x100>;
  interrupts = <0 16 4>;
  reg = <0x1021c000 0x4000>;
  broken-cd;
  bus-width = <8>;
  cap-mmc-highspeed;
  mmc-ddr-1_8v;
  disable-wp;
  fifo-mode;
  non-removable;
  num-slots = <1>;
  default-sample-phase = <158>;
  pinctrl-names = "default";
  pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8>;
 };

 sfc: sfc@102080000 {
  compatible = "rockchip,rksfc";
  reg = <0x10208000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 9 4>;
  clocks = <&cru 160>, <&cru 454>;
  clock-names = "clk_sfc", "hclk_sfc";
  status = "disabled";
 };

 sdmmc: dwmmc@10214000 {
  compatible = "rockchip,rk3036-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x10214000 0x4000>;
  clock-frequency = <37500000>;
  max-frequency = <37500000>;
  clocks = <&cru 456>, <&cru 68>;
  clock-names = "biu", "ciu";
  fifo-depth = <0x100>;
  interrupts = <0 14 4>;
  status = "disabled";
 };

 nandc: nandc@10500000 {
  compatible = "rockchip,rk-nandc";
  reg = <0x10500000 0x4000>;
  interrupts = <0 18 4>;
  nandc_id = <0>;
  clocks = <&cru 76>, <&cru 453>;
  clock-names = "clk_nandc", "hclk_nandc";
  status = "disabled";
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3036-pinctrl";
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  gpio0: gpio0@2007c000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x2007c000 0x100>;
   interrupts = <0 36 4>;
   clocks = <&cru 320>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio1@20080000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x20080000 0x100>;
   interrupts = <0 37 4>;
   clocks = <&cru 321>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio2@20084000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x20084000 0x100>;
   interrupts = <0 38 4>;
   clocks = <&cru 322>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pcfg_pull_up: pcfg-pull-up {
   bias-pull-up;
  };

  pcfg_pull_down: pcfg-pull-down {
   bias-pull-down;
  };

  pcfg_pull_none: pcfg-pull-none {
   bias-disable;
  };

  emmc {




   emmc_clk: emmc-clk {
    rockchip,pins = <2 4 2 &pcfg_pull_none>;
   };

   emmc_cmd: emmc-cmd {
    rockchip,pins = <2 1 2 &pcfg_pull_none>;
   };

   emmc_bus8: emmc-bus8 {
    rockchip,pins = <1 24 2 &pcfg_pull_none>,
      <1 25 2 &pcfg_pull_none>,
      <1 26 2 &pcfg_pull_none>,
      <1 27 2 &pcfg_pull_none>;






   };
  };

  uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins = <0 16 1 &pcfg_pull_none>,
      <0 17 1 &pcfg_pull_none>;
   };

   uart0_cts: uart0-cts {
    rockchip,pins = <0 18 1 &pcfg_pull_none>;
   };

   uart0_rts: uart0-rts {
    rockchip,pins = <0 19 1 &pcfg_pull_none>;
   };
  };

  uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins = <2 22 1 &pcfg_pull_none>,
      <2 23 1 &pcfg_pull_none>;
   };

  };

                uart2 {
                        uart2_xfer: uart2-xfer {
                                rockchip,pins = <1 18 2 &pcfg_pull_none>,
                                                <1 19 2 &pcfg_pull_none>;
                        };

                };

  pwm0 {
   pwm0_pin: pwm0-pin {
    rockchip,pins = <0 0 2 &pcfg_pull_none>;
   };
  };

  pwm1 {
   pwm1_pin: pwm1-pin {
    rockchip,pins = <0 1 2 &pcfg_pull_none>;
   };
  };

  pwm2 {
   pwm2_pin: pwm2-pin {
    rockchip,pins = <0 1 2 &pcfg_pull_none>;
   };
  };

  pwm3 {
   pwm3_pin: pwm3-pin {
    rockchip,pins = <0 27 1 &pcfg_pull_none>;
   };
  };

  i2c1 {
   i2c1_xfer: i2c1-xfer {
    rockchip,pins = <0 2 1 &pcfg_pull_none>,
      <0 3 1 &pcfg_pull_none>;
   };
  };
 };

 i2c1: i2c@20056000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x20056000 0x1000>;
  interrupts = <0 25 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 333>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c1_xfer>;
  status = "disabled";
 };
};
# 10 "arch/arm/dts/.rk3036-sdk.dtb.pre.tmp" 2
# 1 "./arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/dts/include/dt-bindings/input/input.h" 2
# 11 "arch/arm/dts/.rk3036-sdk.dtb.pre.tmp" 2

/ {
 model = "SDK-RK3036";
 compatible = "sdk,sdk-rk3036", "rockchip,rk3036";

 chosen {
  u-boot,spl-boot-order = &sdmmc, &emmc;
  stdout-path = &uart2;
 };

 vcc5v0_otg: vcc5v0-otg-drv {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0_otg";
  gpio = <&gpio0 26 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&otg_vbus_drv>;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };

 vcc5v0_host: vcc5v0-host-drv {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0_host";
  gpio = <&gpio2 23 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&host_vbus_drv>;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
 };

 gpio-keys {
  u-boot,dm-pre-reloc;
  compatible = "gpio-keys";
  status = "okay";

  volume-up {
   u-boot,dm-pre-reloc;
   linux,code = <115>;
   label = "Volume Up";
   gpios = <&gpio2 23 1>;
  };
 };
};

&i2c1 {
 status = "okay";

        hym8563: hym8563@51 {
  compatible = "haoyu,hym8563";
  reg = <0x51>;
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "xin32k";
 };
};

&usb_host {
 vbus-supply = <&vcc5v0_host>;
 status = "okay";
};

&usb_otg {
 vbus-supply = <&vcc5v0_otg>;
 status = "okay";
};

&pinctrl {
 usb_otg {
  otg_vbus_drv: host-vbus-drv {
   rockchip,pins = <0 26 0 &pcfg_pull_none>;
  };
 };

 usb_host {
  host_vbus_drv: host-vbus-drv {
   rockchip,pins = <2 23 0 &pcfg_pull_none>;
  };
 };
};
# 1 "arch/arm/dts/rk3036-sdk-u-boot.dtsi" 1
&cru {
 u-boot,dm-pre-reloc;
};

&dmc {
 u-boot,dm-pre-reloc;
};

&emmc {
 u-boot,dm-pre-reloc;
};

&nandc {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&sfc {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&grf {
 u-boot,dm-pre-reloc;
};

&pinctrl {
 u-boot,dm-pre-reloc;
};

&uart2 {
 u-boot,dm-pre-reloc;
};

&psci {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&pinctrl {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&gpio0 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&gpio1 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&gpio2 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usb2phy {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usb_otg {
 u-boot,dm-pre-reloc;
};
# 92 "arch/arm/dts/.rk3036-sdk.dtb.pre.tmp" 2
