//-- STEP 0

WTR RST_N
WAIT 100 ns

//-- STEP 1
//-- Init RAM STATIC

//-- Send : INIT_RAM_STATIC
UART[UART_RPi] TX_START(73 78 73 84 95 82 65 77 95 83 84 65 84 73 67 0 0 0 0 0)
UART[UART_RPi] RX_WAIT_DATA(82 65 77 95 83 84 65 84 73 67 95 68 79 78 69 0 0 0 0 0)
//-- STEP 2
//-- LOAD RAM STATIC @0 => @63

UART[UART_RPi] TX_START(76 79 65 68 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 82 68 89 0 0 0 0 0)
UART[UART_RPi] TX_START(0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 68 79 78 69 0 0 0 0)
//-- STEP 3
//-- RUN PATTERN STATIC - Pattern RDY

UART[UART_RPi] TX_START(82 85 78 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0 0)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 82 68 89 0 0 0 0 0)
UART[UART_RPi] TX_START(0 64)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 68 79 78 69 0 0 0 0)
//-- RUN PATTERN STATIC - Pattern RDY

UART[UART_RPi] TX_START(82 85 78 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0 0)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 82 68 89 0 0 0 0 0)
UART[UART_RPi] TX_START(0 64)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 68 79 78 69 0 0 0 0)
//-- STEP 4
//-- RUN PATTERN STATIC - Pattern NOT RDY

MODELSIM_CMD ("force -freeze sim:/tb_top/i_dut/i_uart_max7219_display_ctrl_0/i_run_pattern_mngt_0/i_static_busy 1 0")
UART[UART_RPi] TX_START(82 85 78 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0 0)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 78 79 84 95 82 68 89 0)
UART[UART_RPi] TX_START(82 85 78 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0 0)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 78 79 84 95 82 68 89 0)
UART[UART_RPi] TX_START(82 85 78 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0 0)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 78 79 84 95 82 68 89 0)
UART[UART_RPi] TX_START(82 85 78 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0 0)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 78 79 84 95 82 68 89 0)
UART[UART_RPi] TX_START(82 85 78 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0 0)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 78 79 84 95 82 68 89 0)
//-- STEP 5
//-- RUN PATTERN STATIC - Pattern RDY

MODELSIM_CMD ("noforce sim:/tb_top/i_dut/i_max7219_display_controller_0/o_static_busy")
//-- RUN PATTERN STATIC - Pattern RDY

UART[UART_RPi] TX_START(82 85 78 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0 0)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 82 68 89 0 0 0 0 0)
UART[UART_RPi] TX_START(0 64)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 68 79 78 69 0 0 0 0)
//-- RUN PATTERN STATIC - Pattern RDY

UART[UART_RPi] TX_START(82 85 78 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0 0)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 82 68 89 0 0 0 0 0)
UART[UART_RPi] TX_START(0 64)
UART[UART_RPi] RX_WAIT_DATA(83 84 65 84 73 67 95 80 84 82 78 95 68 79 78 69 0 0 0 0)
END_TEST