/* Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE6F17) Path("E:/0_FPGA/0_WorkSpace_8/15_ADUartTest/output_files/") File("ADUart.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
