{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575486791458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575486791465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 21:13:11 2019 " "Processing started: Wed Dec 04 21:13:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575486791465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575486791465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sensscar2 -c sensscar2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sensscar2 -c sensscar2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575486791465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575486792181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575486792181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensscar2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensscar2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensscar2-behav " "Found design unit 1: sensscar2-behav" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575486803411 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensscar2 " "Found entity 1: sensscar2" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575486803411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575486803411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sensscar2 " "Elaborating entity \"sensscar2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575486803455 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch sensscar2.vhd(13) " "VHDL Process Statement warning at sensscar2.vhd(13): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575486803457 "|sensscar2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch sensscar2.vhd(40) " "VHDL Process Statement warning at sensscar2.vhd(40): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575486803457 "|sensscar2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "goR sensscar2.vhd(11) " "VHDL Process Statement warning at sensscar2.vhd(11): inferring latch(es) for signal or variable \"goR\", which holds its previous value in one or more paths through the process" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575486803458 "|sensscar2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stopR sensscar2.vhd(11) " "VHDL Process Statement warning at sensscar2.vhd(11): inferring latch(es) for signal or variable \"stopR\", which holds its previous value in one or more paths through the process" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575486803458 "|sensscar2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "goL sensscar2.vhd(11) " "VHDL Process Statement warning at sensscar2.vhd(11): inferring latch(es) for signal or variable \"goL\", which holds its previous value in one or more paths through the process" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575486803458 "|sensscar2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stopL sensscar2.vhd(11) " "VHDL Process Statement warning at sensscar2.vhd(11): inferring latch(es) for signal or variable \"stopL\", which holds its previous value in one or more paths through the process" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575486803458 "|sensscar2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "buzz sensscar2.vhd(11) " "VHDL Process Statement warning at sensscar2.vhd(11): inferring latch(es) for signal or variable \"buzz\", which holds its previous value in one or more paths through the process" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575486803458 "|sensscar2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch sensscar2.vhd(53) " "VHDL Process Statement warning at sensscar2.vhd(53): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575486803459 "|sensscar2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz sensscar2.vhd(11) " "Inferred latch for \"buzz\" at sensscar2.vhd(11)" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575486803459 "|sensscar2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stopL sensscar2.vhd(11) " "Inferred latch for \"stopL\" at sensscar2.vhd(11)" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575486803460 "|sensscar2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "goL sensscar2.vhd(11) " "Inferred latch for \"goL\" at sensscar2.vhd(11)" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575486803460 "|sensscar2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stopR sensscar2.vhd(11) " "Inferred latch for \"stopR\" at sensscar2.vhd(11)" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575486803460 "|sensscar2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "goR sensscar2.vhd(11) " "Inferred latch for \"goR\" at sensscar2.vhd(11)" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575486803460 "|sensscar2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "stopR GND " "Pin \"stopR\" is stuck at GND" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575486803951 "|sensscar2|stopR"} { "Warning" "WMLS_MLS_STUCK_PIN" "stopL GND " "Pin \"stopL\" is stuck at GND" {  } { { "sensscar2.vhd" "" { Text "C:/Users/Mahmoud/Desktop/abdallah/sensscar2.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575486803951 "|sensscar2|stopL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575486803951 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575486804014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575486804498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575486804498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575486804574 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575486804574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575486804574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575486804574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575486804633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 21:13:24 2019 " "Processing ended: Wed Dec 04 21:13:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575486804633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575486804633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575486804633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575486804633 ""}
