/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "thielecpu/hardware/mu_core.v:25.1-228.10" *)
module mu_core(clk, rst_n, instruction, instr_valid, instr_allowed, receipt_required, current_mu_cost, proposed_cost, partition_count, memory_isolation, receipt_value, receipt_valid, receipt_accepted, cost_gate_open, partition_gate_open, core_status, enforcement_active);
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire [31:0] _0000_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0001_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0002_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0003_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0004_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0005_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire [3:0] _0041_;
  wire [1:0] _0042_;
  wire [3:0] _0043_;
  wire [1:0] _0044_;
  wire [3:0] _0045_;
  wire [1:0] _0046_;
  wire [1:0] _0047_;
  wire _0048_;
  wire _0049_;
  wire [15:0] _0050_;
  wire [7:0] _0051_;
  wire [3:0] _0052_;
  wire [1:0] _0053_;
  wire [3:0] _0054_;
  wire [1:0] _0055_;
  wire [15:0] _0056_;
  wire [7:0] _0057_;
  wire [3:0] _0058_;
  wire [1:0] _0059_;
  wire [15:0] _0060_;
  wire [7:0] _0061_;
  wire [3:0] _0062_;
  wire [1:0] _0063_;
  wire [15:0] _0064_;
  wire [7:0] _0065_;
  wire [3:0] _0066_;
  wire [1:0] _0067_;
  wire [3:0] _0068_;
  wire [1:0] _0069_;
  wire [3:0] _0070_;
  wire [1:0] _0071_;
  wire _0072_;
  wire _0073_;
  wire [3:0] _0074_;
  wire [1:0] _0075_;
  wire _0076_;
  wire [1:0] _0077_;
  wire [1:0] _0078_;
  wire [2:0] _0079_;
  wire [31:0] _0080_;
  wire [7:0] _0081_;
  wire [31:0] _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  (* src = "thielecpu/hardware/mu_core.v:166.17-166.118" *)
  wire _0089_;
  (* src = "thielecpu/hardware/mu_core.v:171.17-171.150" *)
  wire _0090_;
  (* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)
  wire _0091_;
  (* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)
  wire _0092_;
  (* src = "thielecpu/hardware/mu_core.v:116.41-116.73" *)
  wire _0093_;
  (* src = "thielecpu/hardware/mu_core.v:213.48-214.72" *)
  wire _0094_;
  (* src = "thielecpu/hardware/mu_core.v:224.40-224.97" *)
  wire _0095_;
  (* src = "thielecpu/hardware/mu_core.v:208.49-208.74" *)
  wire _0096_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71" *)
  wire _0097_;
  (* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)
  wire _0098_;
  (* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)
  wire _0099_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:571.28-571.29" *)
  wire [2:0] _0100_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [2:0] _0101_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:573.22-573.23" *)
  wire [2:0] _0102_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire _0103_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire _0104_;
  wire _0105_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:571.28-571.29" *)
  wire [63:0] _0106_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [63:0] _0107_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:573.22-573.23" *)
  wire [1:0] _0108_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [31:0] _0109_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [31:0] _0110_;
  wire _0111_;
  wire _0112_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:571.28-571.29" *)
  wire [63:0] _0113_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [63:0] _0114_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [31:0] _0115_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [31:0] _0116_;
  wire [31:0] _0117_;
  wire [31:0] _0118_;
  wire [31:0] _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.21-279.23" *)
  wire [31:0] _0129_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _0130_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _0131_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:214.23-214.24" *)
  wire [31:0] _0132_;
  wire _0133_;
  wire _0134_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2 4" *)
  wire [31:0] _0135_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [31:0] _0136_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.21-279.23" *)
  wire [7:0] _0137_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2 4 5 6" *)
  wire [7:0] _0138_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [7:0] _0139_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:214.23-214.24" *)
  wire [7:0] _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.21-279.23" *)
  wire [7:0] _0144_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2 4 5 6" *)
  wire [7:0] _0145_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [7:0] _0146_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:214.23-214.24" *)
  wire [7:0] _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:597.13-597.15" *)
  wire _0151_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0152_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0153_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0154_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0155_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0156_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0157_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0158_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0159_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0160_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0161_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0162_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0163_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0164_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0165_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0166_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0167_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0168_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0169_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0170_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0171_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0172_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0173_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0174_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0175_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0176_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0177_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0178_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0179_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0180_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0181_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0182_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0183_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0184_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0185_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0186_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0187_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0188_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0189_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0190_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0191_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0192_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0193_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0194_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0195_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0196_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0197_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0198_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0199_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0200_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0201_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0202_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0203_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0204_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0205_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0206_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0207_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0208_;
  (* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)
  wire _0209_;
  (* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)
  wire _0210_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0211_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0212_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0213_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0214_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0215_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0216_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0217_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0218_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0219_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0220_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0221_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0222_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0223_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0224_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0225_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0226_;
  (* nosync = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:192.18-192.23" *)
  wire [31:0] \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1122.instr ;
  (* nosync = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:194.18-194.25" *)
  wire [31:0] \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1122.mem_iso ;
  (* nosync = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:193.17-193.27" *)
  wire [5:0] \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1122.part_count ;
  (* src = "thielecpu/hardware/mu_core.v:26.16-26.19" *)
  input clk;
  wire clk;
  (* src = "thielecpu/hardware/mu_core.v:51.23-51.34" *)
  output [31:0] core_status;
  wire [31:0] core_status;
  (* src = "thielecpu/hardware/mu_core.v:47.16-47.30" *)
  output cost_gate_open;
  reg cost_gate_open;
  (* src = "thielecpu/hardware/mu_core.v:36.23-36.38" *)
  input [31:0] current_mu_cost;
  wire [31:0] current_mu_cost;
  (* src = "thielecpu/hardware/mu_core.v:52.16-52.34" *)
  output enforcement_active;
  wire enforcement_active;
  (* src = "thielecpu/hardware/mu_core.v:78.12-78.25" *)
  reg [31:0] expected_cost;
  (* src = "thielecpu/hardware/mu_core.v:32.16-32.29" *)
  output instr_allowed;
  reg instr_allowed;
  (* src = "thielecpu/hardware/mu_core.v:31.16-31.27" *)
  input instr_valid;
  wire instr_valid;
  (* src = "thielecpu/hardware/mu_core.v:30.23-30.34" *)
  input [31:0] instruction;
  wire [31:0] instruction;
  (* src = "thielecpu/hardware/mu_core.v:77.12-77.28" *)
  reg [31:0] last_instruction;
  (* src = "thielecpu/hardware/mu_core.v:39.23-39.39" *)
  input [31:0] memory_isolation;
  wire [31:0] memory_isolation;
  (* src = "thielecpu/hardware/mu_core.v:38.22-38.37" *)
  input [5:0] partition_count;
  wire [5:0] partition_count;
  (* src = "thielecpu/hardware/mu_core.v:48.16-48.35" *)
  output partition_gate_open;
  reg partition_gate_open;
  (* src = "thielecpu/hardware/mu_core.v:79.5-79.26" *)
  reg partition_independent;
  (* src = "thielecpu/hardware/mu_core.v:37.23-37.36" *)
  input [31:0] proposed_cost;
  wire [31:0] proposed_cost;
  (* src = "thielecpu/hardware/mu_core.v:44.16-44.32" *)
  output receipt_accepted;
  reg receipt_accepted;
  (* src = "thielecpu/hardware/mu_core.v:33.16-33.32" *)
  output receipt_required;
  reg receipt_required;
  (* src = "thielecpu/hardware/mu_core.v:43.16-43.29" *)
  input receipt_valid;
  wire receipt_valid;
  (* src = "thielecpu/hardware/mu_core.v:42.23-42.36" *)
  input [31:0] receipt_value;
  wire [31:0] receipt_value;
  (* src = "thielecpu/hardware/mu_core.v:27.16-27.21" *)
  input rst_n;
  wire rst_n;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) instr_allowed <= 1'h0;
    else if (_0010_) instr_allowed <= _0002_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) cost_gate_open <= 1'h0;
    else if (_0009_) cost_gate_open <= _0001_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) partition_independent <= 1'h1;
    else if (_0013_) partition_independent <= _0095_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[0] <= 1'h0;
    else if (_0012_) expected_cost[0] <= _0109_[0];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[1] <= 1'h0;
    else if (_0012_) expected_cost[1] <= _0109_[1];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[2] <= 1'h0;
    else if (_0012_) expected_cost[2] <= _0109_[2];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[3] <= 1'h0;
    else if (_0012_) expected_cost[3] <= _0109_[3];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[4] <= 1'h0;
    else if (_0012_) expected_cost[4] <= _0109_[4];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[5] <= 1'h0;
    else if (_0012_) expected_cost[5] <= _0109_[5];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[6] <= 1'h0;
    else if (_0012_) expected_cost[6] <= _0109_[6];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[7] <= 1'h0;
    else if (_0012_) expected_cost[7] <= _0109_[7];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[8] <= 1'h0;
    else if (_0012_) expected_cost[8] <= _0109_[8];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[9] <= 1'h0;
    else if (_0012_) expected_cost[9] <= _0109_[9];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[10] <= 1'h0;
    else if (_0012_) expected_cost[10] <= _0109_[10];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[11] <= 1'h0;
    else if (_0012_) expected_cost[11] <= _0109_[11];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[12] <= 1'h0;
    else if (_0012_) expected_cost[12] <= _0109_[12];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[13] <= 1'h0;
    else if (_0012_) expected_cost[13] <= _0109_[13];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[14] <= 1'h0;
    else if (_0012_) expected_cost[14] <= _0109_[14];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[15] <= 1'h0;
    else if (_0012_) expected_cost[15] <= _0109_[15];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[16] <= 1'h0;
    else if (_0012_) expected_cost[16] <= _0109_[16];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[17] <= 1'h0;
    else if (_0012_) expected_cost[17] <= _0109_[17];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[18] <= 1'h0;
    else if (_0012_) expected_cost[18] <= _0109_[18];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[19] <= 1'h0;
    else if (_0012_) expected_cost[19] <= _0109_[19];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[20] <= 1'h0;
    else if (_0012_) expected_cost[20] <= _0109_[20];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[21] <= 1'h0;
    else if (_0012_) expected_cost[21] <= _0109_[21];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[22] <= 1'h0;
    else if (_0012_) expected_cost[22] <= _0109_[22];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[23] <= 1'h0;
    else if (_0012_) expected_cost[23] <= _0109_[23];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[24] <= 1'h0;
    else if (_0012_) expected_cost[24] <= _0109_[24];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[25] <= 1'h0;
    else if (_0012_) expected_cost[25] <= _0109_[25];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[26] <= 1'h0;
    else if (_0012_) expected_cost[26] <= _0109_[26];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[27] <= 1'h0;
    else if (_0012_) expected_cost[27] <= _0109_[27];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[28] <= 1'h0;
    else if (_0012_) expected_cost[28] <= _0109_[28];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[29] <= 1'h0;
    else if (_0012_) expected_cost[29] <= _0109_[29];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[30] <= 1'h0;
    else if (_0012_) expected_cost[30] <= _0109_[30];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[31] <= 1'h0;
    else if (_0012_) expected_cost[31] <= _0109_[31];
  reg \core_status_reg[0] ;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \core_status_reg[0]  <= 1'h0;
    else if (_0010_) \core_status_reg[0]  <= _0000_[0];
  assign core_status[0] = \core_status_reg[0] ;
  reg \core_status_reg[1] ;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \core_status_reg[1]  <= 1'h0;
    else if (_0010_) \core_status_reg[1]  <= _0000_[1];
  assign core_status[1] = \core_status_reg[1] ;
  reg \core_status_reg[2] ;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \core_status_reg[2]  <= 1'h0;
    else if (_0010_) \core_status_reg[2]  <= _0000_[2];
  assign core_status[2] = \core_status_reg[2] ;
  reg \core_status_reg[30] ;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \core_status_reg[30]  <= 1'h0;
    else if (_0010_) \core_status_reg[30]  <= _0000_[31];
  assign core_status[30] = \core_status_reg[30] ;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) partition_gate_open <= 1'h0;
    else if (_0009_) partition_gate_open <= _0003_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) receipt_accepted <= 1'h0;
    else if (_0011_) receipt_accepted <= _0004_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) receipt_required <= 1'h0;
    else if (_0009_) receipt_required <= _0005_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[0] <= 1'h0;
    else if (_0079_[1]) last_instruction[0] <= instruction[0];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[1] <= 1'h0;
    else if (_0079_[1]) last_instruction[1] <= instruction[1];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[2] <= 1'h0;
    else if (_0079_[1]) last_instruction[2] <= instruction[2];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[3] <= 1'h0;
    else if (_0079_[1]) last_instruction[3] <= instruction[3];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[4] <= 1'h0;
    else if (_0079_[1]) last_instruction[4] <= instruction[4];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[5] <= 1'h0;
    else if (_0079_[1]) last_instruction[5] <= instruction[5];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[6] <= 1'h0;
    else if (_0079_[1]) last_instruction[6] <= instruction[6];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[7] <= 1'h0;
    else if (_0079_[1]) last_instruction[7] <= instruction[7];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[8] <= 1'h0;
    else if (_0079_[1]) last_instruction[8] <= instruction[8];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[9] <= 1'h0;
    else if (_0079_[1]) last_instruction[9] <= instruction[9];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[10] <= 1'h0;
    else if (_0079_[1]) last_instruction[10] <= instruction[10];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[11] <= 1'h0;
    else if (_0079_[1]) last_instruction[11] <= instruction[11];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[12] <= 1'h0;
    else if (_0079_[1]) last_instruction[12] <= instruction[12];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[13] <= 1'h0;
    else if (_0079_[1]) last_instruction[13] <= instruction[13];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[14] <= 1'h0;
    else if (_0079_[1]) last_instruction[14] <= instruction[14];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[15] <= 1'h0;
    else if (_0079_[1]) last_instruction[15] <= instruction[15];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[16] <= 1'h0;
    else if (_0079_[1]) last_instruction[16] <= instruction[16];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[17] <= 1'h0;
    else if (_0079_[1]) last_instruction[17] <= instruction[17];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[18] <= 1'h0;
    else if (_0079_[1]) last_instruction[18] <= instruction[18];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[19] <= 1'h0;
    else if (_0079_[1]) last_instruction[19] <= instruction[19];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[20] <= 1'h0;
    else if (_0079_[1]) last_instruction[20] <= instruction[20];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[21] <= 1'h0;
    else if (_0079_[1]) last_instruction[21] <= instruction[21];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[22] <= 1'h0;
    else if (_0079_[1]) last_instruction[22] <= instruction[22];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[23] <= 1'h0;
    else if (_0079_[1]) last_instruction[23] <= instruction[23];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[24] <= 1'h0;
    else if (_0079_[1]) last_instruction[24] <= instruction[24];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[25] <= 1'h0;
    else if (_0079_[1]) last_instruction[25] <= instruction[25];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[26] <= 1'h0;
    else if (_0079_[1]) last_instruction[26] <= instruction[26];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[27] <= 1'h0;
    else if (_0079_[1]) last_instruction[27] <= instruction[27];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[28] <= 1'h0;
    else if (_0079_[1]) last_instruction[28] <= instruction[28];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[29] <= 1'h0;
    else if (_0079_[1]) last_instruction[29] <= instruction[29];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[30] <= 1'h0;
    else if (_0079_[1]) last_instruction[30] <= instruction[30];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[31] <= 1'h0;
    else if (_0079_[1]) last_instruction[31] <= instruction[31];
  assign _0014_ = ~instruction[24];
  assign _0015_ = ~instruction[25];
  assign _0016_ = ~instruction[26];
  assign _0017_ = ~_0108_[1];
  assign _0019_ = ~memory_isolation[31];
  assign _0020_ = ~memory_isolation[30];
  assign _0021_ = ~memory_isolation[27];
  assign _0022_ = ~memory_isolation[25];
  assign _0023_ = ~memory_isolation[23];
  assign _0024_ = ~memory_isolation[22];
  assign _0025_ = ~memory_isolation[21];
  assign _0026_ = ~memory_isolation[20];
  assign _0027_ = ~memory_isolation[19];
  assign _0028_ = ~memory_isolation[18];
  assign _0029_ = ~memory_isolation[17];
  assign _0030_ = ~memory_isolation[15];
  assign _0031_ = ~memory_isolation[13];
  assign _0032_ = ~memory_isolation[12];
  assign _0033_ = ~memory_isolation[11];
  assign _0034_ = ~memory_isolation[9];
  assign _0035_ = ~memory_isolation[7];
  assign _0036_ = ~memory_isolation[5];
  assign _0037_ = ~memory_isolation[4];
  assign _0038_ = ~memory_isolation[3];
  assign _0039_ = ~memory_isolation[2];
  assign _0040_ = ~memory_isolation[1];
  assign _0018_ = ~instr_valid;
  assign _0136_[31] = ~_0135_[31];
  assign _0011_ = _0018_ | _0077_[1];
  assign _0042_[0] = _0041_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0041_[1];
  assign _0083_ = _0042_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0042_[1];
  assign _0041_[1] = _0016_ |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[27];
  assign _0044_[0] = _0043_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0041_[1];
  assign _0084_ = _0044_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0042_[1];
  assign _0041_[0] = instruction[24] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0015_;
  assign _0046_[0] = _0041_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0045_[1];
  assign _0085_ = _0046_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0042_[1];
  assign _0043_[0] = _0014_ |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[25];
  assign _0047_[0] = _0043_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0045_[1];
  assign _0086_ = _0047_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0042_[1];
  assign _0048_ = _0101_[2] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0102_[1];
  assign _0108_[1] = _0048_ |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0102_[0];
  assign _0013_ = _0108_[1] & _0079_[1];
  assign _0049_ = _0007_ & _0008_;
  assign _0012_ = _0049_ & _0079_[1];
  assign _0108_[0] = _0112_ | _0111_;
  assign _0008_ = _0017_ | _0078_[1];
  assign _0010_ = _0009_ | _0077_[1];
  assign _0007_ = _0108_[1] | _0108_[0];
  assign _0009_ = _0018_ | _0079_[1];
  assign _0050_[0] = _0080_[0] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[1];
  assign _0050_[1] = _0080_[2] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[3];
  assign _0050_[2] = _0080_[4] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[5];
  assign _0050_[3] = _0080_[6] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[7];
  assign _0050_[4] = _0080_[8] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[9];
  assign _0050_[5] = _0080_[10] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[11];
  assign _0050_[6] = _0080_[12] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[13];
  assign _0050_[7] = _0080_[14] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[15];
  assign _0050_[8] = _0080_[16] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[17];
  assign _0050_[9] = _0080_[18] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[19];
  assign _0050_[10] = _0080_[20] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[21];
  assign _0050_[11] = _0080_[22] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[23];
  assign _0050_[12] = _0080_[24] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[25];
  assign _0050_[13] = _0080_[26] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[27];
  assign _0050_[14] = _0080_[28] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[29];
  assign _0050_[15] = _0080_[30] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0080_[31];
  assign _0051_[0] = _0050_[0] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0050_[1];
  assign _0051_[1] = _0050_[2] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0050_[3];
  assign _0051_[2] = _0050_[4] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0050_[5];
  assign _0051_[3] = _0050_[6] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0050_[7];
  assign _0051_[4] = _0050_[8] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0050_[9];
  assign _0051_[5] = _0050_[10] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0050_[11];
  assign _0051_[6] = _0050_[12] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0050_[13];
  assign _0051_[7] = _0050_[14] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0050_[15];
  assign _0052_[0] = _0051_[0] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0051_[1];
  assign _0052_[1] = _0051_[2] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0051_[3];
  assign _0052_[2] = _0051_[4] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0051_[5];
  assign _0052_[3] = _0051_[6] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0051_[7];
  assign _0053_[0] = _0052_[0] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0052_[1];
  assign _0053_[1] = _0052_[2] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0052_[3];
  assign _0098_ = _0053_[0] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0053_[1];
  assign _0054_[0] = _0081_[0] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0081_[1];
  assign _0054_[1] = _0081_[2] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0081_[3];
  assign _0054_[2] = _0081_[4] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0081_[5];
  assign _0054_[3] = _0081_[6] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0081_[7];
  assign _0055_[0] = _0054_[0] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0054_[1];
  assign _0055_[1] = _0054_[2] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0054_[3];
  assign _0099_ = _0055_[0] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0055_[1];
  assign _0056_[0] = memory_isolation[0] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0040_;
  assign _0056_[1] = _0039_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0038_;
  assign _0056_[2] = _0037_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0036_;
  assign _0056_[3] = memory_isolation[6] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0035_;
  assign _0056_[4] = memory_isolation[8] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0034_;
  assign _0056_[5] = memory_isolation[10] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0033_;
  assign _0056_[6] = _0032_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0031_;
  assign _0056_[7] = memory_isolation[14] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0030_;
  assign _0056_[8] = memory_isolation[16] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0029_;
  assign _0056_[9] = _0028_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0027_;
  assign _0056_[10] = _0026_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0025_;
  assign _0056_[11] = _0024_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0023_;
  assign _0056_[12] = memory_isolation[24] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0022_;
  assign _0056_[13] = memory_isolation[26] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0021_;
  assign _0056_[14] = memory_isolation[28] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  memory_isolation[29];
  assign _0056_[15] = _0020_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0019_;
  assign _0057_[0] = _0056_[0] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0056_[1];
  assign _0057_[1] = _0056_[2] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0056_[3];
  assign _0057_[2] = _0056_[4] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0056_[5];
  assign _0057_[3] = _0056_[6] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0056_[7];
  assign _0057_[4] = _0056_[8] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0056_[9];
  assign _0057_[5] = _0056_[10] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0056_[11];
  assign _0057_[6] = _0056_[12] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0056_[13];
  assign _0057_[7] = _0056_[14] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0056_[15];
  assign _0058_[0] = _0057_[0] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0057_[1];
  assign _0058_[1] = _0057_[2] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0057_[3];
  assign _0058_[2] = _0057_[4] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0057_[5];
  assign _0058_[3] = _0057_[6] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0057_[7];
  assign _0059_[0] = _0058_[0] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0058_[1];
  assign _0059_[1] = _0058_[2] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0058_[3];
  assign _0087_ = _0059_[0] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0059_[1];
  assign _0060_[0] = _0082_[0] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[1];
  assign _0060_[1] = _0082_[2] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[3];
  assign _0060_[2] = _0082_[4] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[5];
  assign _0060_[3] = _0082_[6] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[7];
  assign _0060_[4] = _0082_[8] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[9];
  assign _0060_[5] = _0082_[10] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[11];
  assign _0060_[6] = _0082_[12] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[13];
  assign _0060_[7] = _0082_[14] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[15];
  assign _0060_[8] = _0082_[16] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[17];
  assign _0060_[9] = _0082_[18] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[19];
  assign _0060_[10] = _0082_[20] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[21];
  assign _0060_[11] = _0082_[22] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[23];
  assign _0060_[12] = _0082_[24] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[25];
  assign _0060_[13] = _0082_[26] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[27];
  assign _0060_[14] = _0082_[28] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[29];
  assign _0060_[15] = _0082_[30] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0082_[31];
  assign _0061_[0] = _0060_[0] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0060_[1];
  assign _0061_[1] = _0060_[2] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0060_[3];
  assign _0061_[2] = _0060_[4] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0060_[5];
  assign _0061_[3] = _0060_[6] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0060_[7];
  assign _0061_[4] = _0060_[8] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0060_[9];
  assign _0061_[5] = _0060_[10] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0060_[11];
  assign _0061_[6] = _0060_[12] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0060_[13];
  assign _0061_[7] = _0060_[14] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0060_[15];
  assign _0062_[0] = _0061_[0] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0061_[1];
  assign _0062_[1] = _0061_[2] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0061_[3];
  assign _0062_[2] = _0061_[4] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0061_[5];
  assign _0062_[3] = _0061_[6] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0061_[7];
  assign _0063_[0] = _0062_[0] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0062_[1];
  assign _0063_[1] = _0062_[2] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0062_[3];
  assign _0088_ = _0063_[0] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0063_[1];
  assign _0110_[13] = _0107_[13] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[45];
  assign _0110_[12] = _0107_[12] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[44];
  assign _0110_[10] = _0107_[10] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[42];
  assign _0110_[14] = _0107_[14] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[46];
  assign _0110_[15] = _0107_[15] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[47];
  assign _0110_[16] = _0107_[16] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[48];
  assign _0110_[17] = _0107_[17] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[49];
  assign _0110_[18] = _0107_[18] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[50];
  assign _0110_[19] = _0107_[19] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[51];
  assign _0110_[20] = _0107_[20] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[52];
  assign _0110_[21] = _0107_[21] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[53];
  assign _0110_[22] = _0107_[22] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[54];
  assign _0110_[23] = _0107_[23] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[55];
  assign _0110_[24] = _0107_[24] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[56];
  assign _0110_[25] = _0107_[25] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[57];
  assign _0110_[26] = _0107_[26] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[58];
  assign _0110_[27] = _0107_[27] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[59];
  assign _0110_[28] = _0107_[28] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[60];
  assign _0110_[29] = _0107_[29] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[61];
  assign _0110_[30] = _0107_[30] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[62];
  assign _0110_[31] = _0107_[31] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[63];
  assign _0116_[1] = _0108_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0114_[33];
  assign _0110_[11] = _0107_[11] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[43];
  assign _0093_ = _0133_ | _0134_;
  assign _0064_[0] = _0131_[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0131_[1];
  assign _0065_[0] = _0064_[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0064_[1];
  assign _0065_[1] = _0064_[2] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0064_[3];
  assign _0065_[2] = _0064_[4] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0064_[5];
  assign _0065_[3] = _0064_[6] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0064_[7];
  assign _0065_[4] = _0064_[8] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0064_[9];
  assign _0065_[5] = _0064_[10] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0064_[11];
  assign _0065_[6] = _0064_[12] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0064_[13];
  assign _0065_[7] = _0064_[14] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0064_[15];
  assign _0066_[0] = _0065_[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0065_[1];
  assign _0066_[1] = _0065_[2] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0065_[3];
  assign _0066_[2] = _0065_[4] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0065_[5];
  assign _0066_[3] = _0065_[6] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0065_[7];
  assign _0067_[0] = _0066_[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0066_[1];
  assign _0067_[1] = _0066_[2] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0066_[3];
  assign _0134_ = _0067_[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *)  _0067_[1];
  assign _0068_[0] = _0146_[0] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0146_[1];
  assign _0069_[0] = _0068_[0] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0068_[1];
  assign _0069_[1] = _0068_[2] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0068_[3];
  assign _0149_ = _0069_[0] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0069_[1];
  assign _0070_[0] = _0139_[0] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0139_[1];
  assign _0070_[1] = _0139_[2] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0139_[3];
  assign _0070_[2] = _0139_[4] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0139_[5];
  assign _0070_[3] = _0137_[6] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0137_[7];
  assign _0071_[0] = _0070_[0] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0070_[1];
  assign _0071_[1] = _0070_[2] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0070_[3];
  assign _0142_ = _0071_[0] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0071_[1];
  assign _0072_ = _0102_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:597.13-597.15" *)  _0102_[1];
  assign _0151_ = _0072_ |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:597.13-597.15" *)  _0101_[2];
  assign _0073_ = _0101_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0101_[1];
  assign _0104_ = _0073_ |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0101_[2];
  assign _0110_[0] = _0107_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[32];
  assign _0110_[1] = _0107_[1] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[33];
  assign _0110_[2] = _0107_[2] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[34];
  assign _0110_[3] = _0107_[3] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[35];
  assign _0110_[4] = _0107_[4] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[36];
  assign _0110_[5] = _0107_[5] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[37];
  assign _0110_[6] = _0107_[6] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[38];
  assign _0110_[7] = _0107_[7] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[39];
  assign _0110_[8] = _0107_[8] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[40];
  assign _0110_[9] = _0107_[9] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0107_[41];
  assign _0074_[0] = instruction[24] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[25];
  assign _0045_[1] = instruction[26] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[27];
  assign _0041_[2] = instruction[28] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[29];
  assign _0041_[3] = instruction[30] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[31];
  assign _0075_[0] = _0074_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0045_[1];
  assign _0042_[1] = _0041_[2] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0041_[3];
  assign _0076_ = _0075_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0042_[1];
  assign _0112_ = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0083_;
  assign _0111_ = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0084_;
  assign _0102_[0] = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0085_;
  assign _0102_[1] = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0086_;
  assign _0101_[2] = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0076_;
  assign _0092_ = ~(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *) _0087_;
  assign _0079_[1] = instr_valid &(* src = "thielecpu/hardware/mu_core.v:100.13-100.59" *)  _0098_;
  assign _0100_[1] = _0096_ &(* src = "thielecpu/hardware/mu_core.v:208.48-208.96" *)  _0136_[31];
  assign _0094_ = _0096_ &(* src = "thielecpu/hardware/mu_core.v:213.48-214.72" *)  _0097_;
  assign _0100_[0] = _0094_ &(* src = "thielecpu/hardware/mu_core.v:213.48-215.75" *)  _0099_;
  assign _0095_ = _0006_ &(* src = "thielecpu/hardware/mu_core.v:224.40-224.97" *)  _0092_;
  assign _0078_[1] = partition_independent &(* src = "thielecpu/hardware/mu_core.v:119.25-119.84" *)  _0093_;
  assign _0077_[1] = receipt_valid &(* src = "thielecpu/hardware/mu_core.v:161.13-161.46" *)  receipt_required;
  assign _0002_ = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0128_ : 1'h0;
  assign _0128_ = _0077_[1] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0091_ : _0127_;
  assign _0127_ = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0126_ : 1'hx;
  assign _0126_ = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0108_[0];
  assign _0005_ = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0125_ : 1'h0;
  assign _0125_ = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0108_[0] : 1'hx;
  assign _0004_ = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0124_ : 1'h0;
  assign _0124_ = _0077_[1] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0091_ : 1'hx;
  assign _0001_ = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0123_ : 1'h0;
  assign _0123_ = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0122_ : 1'hx;
  assign _0122_ = _0108_[1] ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0093_ : 1'h1;
  assign _0003_ = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0121_ : 1'h0;
  assign _0121_ = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0120_ : 1'hx;
  assign _0120_ = _0108_[1] ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) partition_independent : 1'h1;
  assign _0000_[0] = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0119_[0] : 1'h0;
  assign _0000_[1] = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0119_[1] : 1'h0;
  assign _0000_[2] = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0119_[2] : 1'h0;
  assign _0000_[31] = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0119_[31] : 1'h0;
  assign _0119_[0] = _0077_[1] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) 1'h1 : _0118_[0];
  assign _0119_[1] = _0077_[1] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0088_ : _0118_[1];
  assign _0119_[2] = _0077_[1] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0091_ : _0118_[2];
  assign _0119_[31] = _0077_[1] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) 1'h0 : _0118_[31];
  assign _0091_ = ~(* src = "thielecpu/hardware/mu_core.v:162.17-162.47|thielecpu/hardware/mu_core.v:162.13-172.16" *) _0088_;
  assign _0118_[0] = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0115_[0] : 1'hx;
  assign _0118_[1] = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0115_[1] : 1'hx;
  assign _0118_[2] = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0115_[2] : 1'hx;
  assign _0118_[31] = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) 1'h0 : 1'hx;
  assign _0113_[32] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) 1'h0 : partition_independent;
  assign _0113_[33] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) 1'h1 : partition_independent;
  assign _0113_[34] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) 1'h0 : _0117_[2];
  assign _0117_[2] = ~(* src = "thielecpu/hardware/mu_core.v:122.34-122.56|thielecpu/hardware/mu_core.v:122.30-126.24" *) partition_independent;
  assign _0106_[32] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[0] : 1'hx;
  assign _0106_[33] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[1] : 1'hx;
  assign _0106_[34] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[2] : 1'hx;
  assign _0106_[35] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[3] : 1'hx;
  assign _0106_[36] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[4] : 1'hx;
  assign _0106_[37] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[5] : 1'hx;
  assign _0106_[38] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[6] : 1'hx;
  assign _0106_[39] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[7] : 1'hx;
  assign _0106_[40] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[8] : 1'hx;
  assign _0106_[41] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[9] : 1'hx;
  assign _0106_[42] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[10] : 1'hx;
  assign _0106_[43] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[11] : 1'hx;
  assign _0106_[44] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[12] : 1'hx;
  assign _0106_[45] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[13] : 1'hx;
  assign _0106_[46] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[14] : 1'hx;
  assign _0106_[47] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[15] : 1'hx;
  assign _0106_[48] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[16] : 1'hx;
  assign _0106_[49] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[17] : 1'hx;
  assign _0106_[50] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[18] : 1'hx;
  assign _0106_[51] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[19] : 1'hx;
  assign _0106_[52] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[20] : 1'hx;
  assign _0106_[53] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[21] : 1'hx;
  assign _0106_[54] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[22] : 1'hx;
  assign _0106_[55] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[23] : 1'hx;
  assign _0106_[56] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[24] : 1'hx;
  assign _0106_[57] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[25] : 1'hx;
  assign _0106_[58] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[26] : 1'hx;
  assign _0106_[59] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[27] : 1'hx;
  assign _0106_[60] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[28] : 1'hx;
  assign _0106_[61] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[29] : 1'hx;
  assign _0106_[62] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[30] : 1'hx;
  assign _0106_[63] = _0078_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[31] : 1'hx;
  assign _0089_ = _0077_[1] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0091_ : 1'h0;
  assign _0090_ = _0077_[1] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0088_ : 1'h0;
  assign _0006_ = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0105_ : 1'hx;
  assign _0105_ = _0108_[1] ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0103_ : 1'hx;
  assign _0115_[0] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0114_[32] : 1'h0;
  assign _0115_[1] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0116_[1] : 1'h0;
  assign _0115_[2] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0114_[34] : 1'h0;
  assign _0103_ = _0151_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0104_ : 1'h1;
  assign _0109_[0] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[0] : 1'hx;
  assign _0109_[1] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[1] : 1'hx;
  assign _0109_[2] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[2] : 1'hx;
  assign _0109_[3] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[3] : 1'hx;
  assign _0109_[4] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[4] : 1'hx;
  assign _0109_[5] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[5] : 1'hx;
  assign _0109_[6] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[6] : 1'hx;
  assign _0109_[7] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[7] : 1'hx;
  assign _0109_[8] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[8] : 1'hx;
  assign _0109_[9] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[9] : 1'hx;
  assign _0109_[10] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[10] : 1'hx;
  assign _0109_[11] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[11] : 1'hx;
  assign _0109_[12] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[12] : 1'hx;
  assign _0109_[13] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[13] : 1'hx;
  assign _0109_[14] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[14] : 1'hx;
  assign _0109_[15] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[15] : 1'hx;
  assign _0109_[16] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[16] : 1'hx;
  assign _0109_[17] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[17] : 1'hx;
  assign _0109_[18] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[18] : 1'hx;
  assign _0109_[19] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[19] : 1'hx;
  assign _0109_[20] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[20] : 1'hx;
  assign _0109_[21] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[21] : 1'hx;
  assign _0109_[22] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[22] : 1'hx;
  assign _0109_[23] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[23] : 1'hx;
  assign _0109_[24] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[24] : 1'hx;
  assign _0109_[25] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[25] : 1'hx;
  assign _0109_[26] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[26] : 1'hx;
  assign _0109_[27] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[27] : 1'hx;
  assign _0109_[28] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[28] : 1'hx;
  assign _0109_[29] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[29] : 1'hx;
  assign _0109_[30] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[30] : 1'hx;
  assign _0109_[31] = _0007_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0110_[31] : 1'hx;
  assign _0133_ = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83" *) _0130_[31];
  assign _0097_ = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *) _0150_;
  assign _0148_ = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *) _0145_[7];
  assign _0096_ = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *) _0143_;
  assign _0141_ = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *) _0138_[7];
  assign _0129_[0] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[0];
  assign _0129_[1] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[1];
  assign _0129_[2] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[2];
  assign _0129_[3] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[3];
  assign _0129_[4] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[4];
  assign _0129_[5] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[5];
  assign _0129_[6] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[6];
  assign _0129_[7] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[7];
  assign _0129_[8] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[8];
  assign _0129_[9] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[9];
  assign _0129_[10] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[10];
  assign _0129_[11] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[11];
  assign _0129_[12] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[12];
  assign _0129_[13] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[13];
  assign _0129_[14] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[14];
  assign _0129_[15] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[15];
  assign _0129_[16] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[16];
  assign _0129_[17] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[17];
  assign _0129_[18] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[18];
  assign _0129_[19] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[19];
  assign _0129_[20] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[20];
  assign _0129_[21] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[21];
  assign _0129_[22] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[22];
  assign _0129_[23] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[23];
  assign _0129_[24] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[24];
  assign _0129_[25] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[25];
  assign _0129_[26] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[26];
  assign _0129_[27] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[27];
  assign _0129_[28] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[28];
  assign _0129_[29] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[29];
  assign _0129_[30] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[30];
  assign _0129_[31] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[31];
  assign _0137_[0] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[16];
  assign _0137_[1] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[17];
  assign _0137_[2] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[18];
  assign _0137_[3] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[19];
  assign _0137_[4] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[20];
  assign _0137_[5] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[21];
  assign _0137_[6] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[22];
  assign _0137_[7] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[23];
  assign _0144_[0] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[8];
  assign _0144_[1] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[9];
  assign _0144_[2] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[10];
  assign _0144_[3] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[11];
  assign _0144_[4] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[12];
  assign _0144_[5] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[13];
  assign _0144_[6] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[14];
  assign _0144_[7] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[15];
  assign _0080_[0] = instruction[0] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[0];
  assign _0080_[1] = instruction[1] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[1];
  assign _0080_[2] = instruction[2] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[2];
  assign _0080_[3] = instruction[3] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[3];
  assign _0080_[4] = instruction[4] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[4];
  assign _0080_[5] = instruction[5] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[5];
  assign _0080_[6] = instruction[6] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[6];
  assign _0080_[7] = instruction[7] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[7];
  assign _0080_[8] = instruction[8] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[8];
  assign _0080_[9] = instruction[9] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[9];
  assign _0080_[10] = instruction[10] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[10];
  assign _0080_[11] = instruction[11] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[11];
  assign _0080_[12] = instruction[12] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[12];
  assign _0080_[13] = instruction[13] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[13];
  assign _0080_[14] = instruction[14] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[14];
  assign _0080_[15] = instruction[15] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[15];
  assign _0080_[16] = instruction[16] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[16];
  assign _0080_[17] = instruction[17] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[17];
  assign _0080_[18] = instruction[18] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[18];
  assign _0080_[19] = instruction[19] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[19];
  assign _0080_[20] = instruction[20] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[20];
  assign _0080_[21] = instruction[21] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[21];
  assign _0080_[22] = instruction[22] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[22];
  assign _0080_[23] = instruction[23] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[23];
  assign _0080_[24] = instruction[24] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[24];
  assign _0080_[25] = instruction[25] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[25];
  assign _0080_[26] = instruction[26] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[26];
  assign _0080_[27] = instruction[27] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[27];
  assign _0080_[28] = instruction[28] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[28];
  assign _0080_[29] = instruction[29] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[29];
  assign _0080_[30] = instruction[30] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[30];
  assign _0080_[31] = instruction[31] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[31];
  assign _0081_[0] = instruction[16] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[8];
  assign _0081_[1] = instruction[17] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[9];
  assign _0081_[2] = instruction[18] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[10];
  assign _0081_[3] = instruction[19] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[11];
  assign _0081_[4] = instruction[20] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[12];
  assign _0081_[5] = instruction[21] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[13];
  assign _0081_[6] = instruction[22] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[14];
  assign _0081_[7] = instruction[23] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[15];
  assign _0082_[0] = receipt_value[0] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[0];
  assign _0082_[1] = receipt_value[1] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[1];
  assign _0082_[2] = receipt_value[2] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[2];
  assign _0082_[3] = receipt_value[3] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[3];
  assign _0082_[4] = receipt_value[4] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[4];
  assign _0082_[5] = receipt_value[5] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[5];
  assign _0082_[6] = receipt_value[6] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[6];
  assign _0082_[7] = receipt_value[7] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[7];
  assign _0082_[8] = receipt_value[8] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[8];
  assign _0082_[9] = receipt_value[9] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[9];
  assign _0082_[10] = receipt_value[10] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[10];
  assign _0082_[11] = receipt_value[11] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[11];
  assign _0082_[12] = receipt_value[12] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[12];
  assign _0082_[13] = receipt_value[13] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[13];
  assign _0082_[14] = receipt_value[14] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[14];
  assign _0082_[15] = receipt_value[15] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[15];
  assign _0082_[16] = receipt_value[16] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[16];
  assign _0082_[17] = receipt_value[17] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[17];
  assign _0082_[18] = receipt_value[18] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[18];
  assign _0082_[19] = receipt_value[19] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[19];
  assign _0082_[20] = receipt_value[20] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[20];
  assign _0082_[21] = receipt_value[21] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[21];
  assign _0082_[22] = receipt_value[22] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[22];
  assign _0082_[23] = receipt_value[23] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[23];
  assign _0082_[24] = receipt_value[24] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[24];
  assign _0082_[25] = receipt_value[25] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[25];
  assign _0082_[26] = receipt_value[26] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[26];
  assign _0082_[27] = receipt_value[27] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[27];
  assign _0082_[28] = receipt_value[28] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[28];
  assign _0082_[29] = receipt_value[29] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[29];
  assign _0082_[30] = receipt_value[30] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[30];
  assign _0082_[31] = receipt_value[31] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[31];
  assign _0114_[32] = _0113_[32] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0114_[33] = _0113_[33] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0114_[34] = _0113_[34] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0150_ = _0148_ | _0149_;
  assign _0143_ = _0141_ | _0142_;
  assign _0101_[0] = _0100_[0] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0102_[0];
  assign _0101_[1] = _0100_[1] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0102_[1];
  assign _0107_[0] = proposed_cost[0] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[1] = proposed_cost[1] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[2] = proposed_cost[2] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[3] = proposed_cost[3] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[4] = proposed_cost[4] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[5] = proposed_cost[5] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[6] = proposed_cost[6] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[7] = proposed_cost[7] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[8] = proposed_cost[8] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[9] = proposed_cost[9] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[10] = proposed_cost[10] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[11] = proposed_cost[11] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[12] = proposed_cost[12] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[13] = proposed_cost[13] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[14] = proposed_cost[14] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[15] = proposed_cost[15] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[16] = proposed_cost[16] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[17] = proposed_cost[17] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[18] = proposed_cost[18] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[19] = proposed_cost[19] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[20] = proposed_cost[20] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[21] = proposed_cost[21] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[22] = proposed_cost[22] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[23] = proposed_cost[23] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[24] = proposed_cost[24] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[25] = proposed_cost[25] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[26] = proposed_cost[26] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[27] = proposed_cost[27] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[28] = proposed_cost[28] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[29] = proposed_cost[29] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[30] = proposed_cost[30] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[31] = proposed_cost[31] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[0];
  assign _0107_[32] = _0106_[32] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[33] = _0106_[33] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[34] = _0106_[34] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[35] = _0106_[35] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[36] = _0106_[36] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[37] = _0106_[37] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[38] = _0106_[38] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[39] = _0106_[39] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[40] = _0106_[40] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[41] = _0106_[41] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[42] = _0106_[42] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[43] = _0106_[43] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[44] = _0106_[44] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[45] = _0106_[45] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[46] = _0106_[46] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[47] = _0106_[47] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[48] = _0106_[48] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[49] = _0106_[49] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[50] = _0106_[50] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[51] = _0106_[51] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[52] = _0106_[52] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[53] = _0106_[53] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[54] = _0106_[54] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[55] = _0106_[55] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[56] = _0106_[56] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[57] = _0106_[57] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[58] = _0106_[58] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[59] = _0106_[59] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[60] = _0106_[60] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[61] = _0106_[61] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[62] = _0106_[62] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0107_[63] = _0106_[63] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0108_[1];
  assign _0132_[0] = current_mu_cost[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[0];
  assign _0132_[1] = current_mu_cost[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[1];
  assign _0132_[2] = current_mu_cost[2] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[2];
  assign _0132_[3] = current_mu_cost[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[3];
  assign _0132_[4] = current_mu_cost[4] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[4];
  assign _0132_[5] = current_mu_cost[5] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[5];
  assign _0132_[6] = current_mu_cost[6] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[6];
  assign _0132_[7] = current_mu_cost[7] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[7];
  assign _0132_[8] = current_mu_cost[8] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[8];
  assign _0132_[9] = current_mu_cost[9] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[9];
  assign _0132_[10] = current_mu_cost[10] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[10];
  assign _0132_[11] = current_mu_cost[11] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[11];
  assign _0132_[12] = current_mu_cost[12] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[12];
  assign _0132_[13] = current_mu_cost[13] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[13];
  assign _0132_[14] = current_mu_cost[14] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[14];
  assign _0132_[15] = current_mu_cost[15] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[15];
  assign _0132_[16] = current_mu_cost[16] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[16];
  assign _0132_[17] = current_mu_cost[17] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[17];
  assign _0132_[18] = current_mu_cost[18] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[18];
  assign _0132_[19] = current_mu_cost[19] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[19];
  assign _0132_[20] = current_mu_cost[20] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[20];
  assign _0132_[21] = current_mu_cost[21] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[21];
  assign _0132_[22] = current_mu_cost[22] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[22];
  assign _0132_[23] = current_mu_cost[23] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[23];
  assign _0132_[24] = current_mu_cost[24] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[24];
  assign _0132_[25] = current_mu_cost[25] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[25];
  assign _0132_[26] = current_mu_cost[26] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[26];
  assign _0132_[27] = current_mu_cost[27] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[27];
  assign _0132_[28] = current_mu_cost[28] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[28];
  assign _0132_[29] = current_mu_cost[29] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[29];
  assign _0132_[30] = current_mu_cost[30] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[30];
  assign _0132_[31] = current_mu_cost[31] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0129_[31];
  assign _0131_[0] = current_mu_cost[0] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[0];
  assign _0131_[1] = current_mu_cost[1] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[1];
  assign _0131_[2] = current_mu_cost[2] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[2];
  assign _0131_[3] = current_mu_cost[3] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[3];
  assign _0131_[4] = current_mu_cost[4] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[4];
  assign _0131_[5] = current_mu_cost[5] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[5];
  assign _0131_[6] = current_mu_cost[6] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[6];
  assign _0131_[7] = current_mu_cost[7] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[7];
  assign _0131_[8] = current_mu_cost[8] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[8];
  assign _0131_[9] = current_mu_cost[9] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[9];
  assign _0131_[10] = current_mu_cost[10] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[10];
  assign _0131_[11] = current_mu_cost[11] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[11];
  assign _0131_[12] = current_mu_cost[12] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[12];
  assign _0131_[13] = current_mu_cost[13] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[13];
  assign _0131_[14] = current_mu_cost[14] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[14];
  assign _0131_[15] = current_mu_cost[15] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[15];
  assign _0131_[16] = current_mu_cost[16] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[16];
  assign _0131_[17] = current_mu_cost[17] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[17];
  assign _0131_[18] = current_mu_cost[18] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[18];
  assign _0131_[19] = current_mu_cost[19] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[19];
  assign _0131_[20] = current_mu_cost[20] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[20];
  assign _0131_[21] = current_mu_cost[21] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[21];
  assign _0131_[22] = current_mu_cost[22] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[22];
  assign _0131_[23] = current_mu_cost[23] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[23];
  assign _0131_[24] = current_mu_cost[24] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[24];
  assign _0131_[25] = current_mu_cost[25] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[25];
  assign _0131_[26] = current_mu_cost[26] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[26];
  assign _0131_[27] = current_mu_cost[27] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[27];
  assign _0131_[28] = current_mu_cost[28] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[28];
  assign _0131_[29] = current_mu_cost[29] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[29];
  assign _0131_[30] = current_mu_cost[30] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[30];
  assign _0131_[31] = current_mu_cost[31] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0129_[31];
  assign _0140_[0] = partition_count[0] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0137_[0];
  assign _0140_[1] = partition_count[1] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0137_[1];
  assign _0140_[2] = partition_count[2] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0137_[2];
  assign _0140_[3] = partition_count[3] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0137_[3];
  assign _0140_[4] = partition_count[4] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0137_[4];
  assign _0140_[5] = partition_count[5] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0137_[5];
  assign _0139_[0] = partition_count[0] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0137_[0];
  assign _0139_[1] = partition_count[1] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0137_[1];
  assign _0139_[2] = partition_count[2] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0137_[2];
  assign _0139_[3] = partition_count[3] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0137_[3];
  assign _0139_[4] = partition_count[4] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0137_[4];
  assign _0139_[5] = partition_count[5] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0137_[5];
  assign _0147_[0] = partition_count[0] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0144_[0];
  assign _0147_[1] = partition_count[1] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0144_[1];
  assign _0147_[2] = partition_count[2] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0144_[2];
  assign _0147_[3] = partition_count[3] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0144_[3];
  assign _0147_[4] = partition_count[4] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0144_[4];
  assign _0147_[5] = partition_count[5] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0144_[5];
  assign _0146_[0] = partition_count[0] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0144_[0];
  assign _0146_[1] = partition_count[1] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0144_[1];
  assign _0146_[2] = partition_count[2] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0144_[2];
  assign _0146_[3] = partition_count[3] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0144_[3];
  assign _0146_[4] = partition_count[4] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0144_[4];
  assign _0146_[5] = partition_count[5] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0144_[5];
  assign _0145_[7] = _0223_ |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0224_;
  assign _0145_[3] = _0225_ |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0222_;
  assign _0226_ = _0147_[5] |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0221_;
  assign _0225_ = _0147_[3] |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0220_;
  assign _0145_[1] = _0147_[1] |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0219_;
  assign _0145_[0] = _0147_[0] |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:231.10-231.28" *)  _0146_[0];
  assign _0068_[3] = _0144_[7] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0144_[6];
  assign _0068_[2] = _0146_[5] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0146_[4];
  assign _0068_[1] = _0146_[3] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0146_[2];
  assign _0224_ = _0069_[1] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0145_[3];
  assign _0223_ = _0068_[3] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0226_;
  assign _0222_ = _0068_[1] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0145_[1];
  assign _0221_ = _0146_[5] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0147_[4];
  assign _0220_ = _0146_[3] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0147_[2];
  assign _0219_ = _0146_[1] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0145_[0];
  assign _0138_[7] = _0215_ |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0216_;
  assign _0138_[3] = _0217_ |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0214_;
  assign _0218_ = _0140_[5] |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0213_;
  assign _0217_ = _0140_[3] |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0212_;
  assign _0138_[1] = _0140_[1] |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0211_;
  assign _0138_[0] = _0140_[0] |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:231.10-231.28" *)  _0139_[0];
  assign _0216_ = _0071_[1] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0138_[3];
  assign _0215_ = _0070_[3] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0218_;
  assign _0214_ = _0070_[1] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0138_[1];
  assign _0213_ = _0139_[5] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0140_[4];
  assign _0212_ = _0139_[3] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0140_[2];
  assign _0211_ = _0139_[1] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0138_[0];
  assign _0210_ = partition_count[5] &(* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  partition_count[4];
  assign _0209_ = partition_count[3] &(* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  partition_count[2];
  assign _0135_[31] = _0210_ &(* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0135_[3];
  assign _0135_[3] = _0209_ &(* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0135_[1];
  assign _0135_[1] = partition_count[1] &(* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  partition_count[0];
  assign _0130_[31] = _0208_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0182_;
  assign _0208_ = _0207_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0181_;
  assign _0130_[15] = _0205_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0180_;
  assign _0207_ = _0204_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0179_;
  assign _0206_ = _0202_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0178_;
  assign _0205_ = _0200_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0177_;
  assign _0130_[7] = _0198_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0176_;
  assign _0204_ = _0197_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0175_;
  assign _0203_ = _0195_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0174_;
  assign _0202_ = _0193_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0173_;
  assign _0201_ = _0191_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0172_;
  assign _0200_ = _0189_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0171_;
  assign _0199_ = _0187_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0170_;
  assign _0198_ = _0185_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0169_;
  assign _0130_[3] = _0183_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0168_;
  assign _0197_ = _0132_[31] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0167_;
  assign _0196_ = _0132_[29] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0166_;
  assign _0195_ = _0132_[27] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0165_;
  assign _0194_ = _0132_[25] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0164_;
  assign _0193_ = _0132_[23] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0163_;
  assign _0192_ = _0132_[21] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0162_;
  assign _0191_ = _0132_[19] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0161_;
  assign _0190_ = _0132_[17] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0160_;
  assign _0189_ = _0132_[15] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0159_;
  assign _0188_ = _0132_[13] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0158_;
  assign _0187_ = _0132_[11] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0157_;
  assign _0186_ = _0132_[9] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0156_;
  assign _0185_ = _0132_[7] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0155_;
  assign _0184_ = _0132_[5] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0154_;
  assign _0183_ = _0132_[3] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0153_;
  assign _0130_[1] = _0132_[1] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0152_;
  assign _0130_[0] = _0132_[0] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:231.10-231.28" *)  _0131_[0];
  assign _0064_[15] = _0131_[31] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[30];
  assign _0064_[14] = _0131_[29] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[28];
  assign _0064_[13] = _0131_[27] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[26];
  assign _0064_[12] = _0131_[25] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[24];
  assign _0064_[11] = _0131_[23] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[22];
  assign _0064_[10] = _0131_[21] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[20];
  assign _0064_[9] = _0131_[19] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[18];
  assign _0064_[8] = _0131_[17] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[16];
  assign _0064_[7] = _0131_[15] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[14];
  assign _0064_[6] = _0131_[13] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[12];
  assign _0064_[5] = _0131_[11] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[10];
  assign _0064_[4] = _0131_[9] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[8];
  assign _0064_[3] = _0131_[7] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[6];
  assign _0064_[2] = _0131_[5] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[4];
  assign _0064_[1] = _0131_[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0131_[2];
  assign _0182_ = _0067_[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0130_[15];
  assign _0181_ = _0066_[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0206_;
  assign _0180_ = _0066_[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0130_[7];
  assign _0179_ = _0065_[7] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0203_;
  assign _0178_ = _0065_[5] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0201_;
  assign _0177_ = _0065_[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0199_;
  assign _0176_ = _0065_[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0130_[3];
  assign _0175_ = _0064_[15] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0196_;
  assign _0174_ = _0064_[13] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0194_;
  assign _0173_ = _0064_[11] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0192_;
  assign _0172_ = _0064_[9] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0190_;
  assign _0171_ = _0064_[7] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0188_;
  assign _0170_ = _0064_[5] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0186_;
  assign _0169_ = _0064_[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0184_;
  assign _0168_ = _0064_[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0130_[1];
  assign _0167_ = _0131_[31] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[30];
  assign _0166_ = _0131_[29] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[28];
  assign _0165_ = _0131_[27] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[26];
  assign _0164_ = _0131_[25] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[24];
  assign _0163_ = _0131_[23] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[22];
  assign _0162_ = _0131_[21] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[20];
  assign _0161_ = _0131_[19] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[18];
  assign _0160_ = _0131_[17] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[16];
  assign _0159_ = _0131_[15] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[14];
  assign _0158_ = _0131_[13] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[12];
  assign _0157_ = _0131_[11] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[10];
  assign _0156_ = _0131_[9] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[8];
  assign _0155_ = _0131_[7] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[6];
  assign _0154_ = _0131_[5] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[4];
  assign _0153_ = _0131_[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0132_[2];
  assign _0152_ = _0131_[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.83|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0130_[0];
  always @(posedge clk or negedge rst_n) begin
    if (_0089_)
      $write("\37777777716\37777777674-Core: Receipt accepted for instruction %08h, cost=%0d\n", $unsigned(instruction), $unsigned({ 16'h0000, receipt_value[31:16] }));
    if (_0090_)
      $write("\37777777716\37777777674-Core: Receipt DENIED for instruction %08h, expected=%0d, got=%0d\n", $unsigned(instruction), $unsigned({ 16'h0000, expected_cost[31:16] }), $unsigned({ 16'h0000, receipt_value[31:16] }));
  end
  assign _0000_[30:3] = { _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31] };
  assign _0043_[3:1] = _0041_[3:1];
  assign _0044_[1] = _0042_[1];
  assign { _0045_[3:2], _0045_[0] } = { _0041_[3:2], _0041_[0] };
  assign _0046_[1] = _0042_[1];
  assign _0047_[1] = _0042_[1];
  assign _0074_[3:1] = { _0041_[3:2], _0045_[1] };
  assign _0075_[1] = _0042_[1];
  assign _0077_[0] = _0018_;
  assign _0078_[0] = _0017_;
  assign { _0079_[2], _0079_[0] } = { _0077_[1], _0018_ };
  assign _0100_[2] = 1'h1;
  assign _0102_[2] = _0101_[2];
  assign _0106_[31:0] = proposed_cost;
  assign { _0113_[63:35], _0113_[31:0] } = 61'h0000000000000002;
  assign { _0114_[63:35], _0114_[31:0] } = { 59'h000000000000000, _0108_[0], 1'h0 };
  assign _0115_[31:3] = 29'h00000000;
  assign { _0116_[31:2], _0116_[0] } = { 29'h00000000, _0114_[34], _0114_[32] };
  assign { _0117_[31:3], _0117_[1:0] } = { 29'h00000000, partition_independent, partition_independent };
  assign _0118_[30:3] = { _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31], _0118_[31] };
  assign _0119_[30:3] = { _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31] };
  assign { _0135_[30:5], _0135_[0] } = { _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], _0135_[31], partition_count[0] };
  assign _0136_[30:6] = { _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31], _0136_[31] };
  assign _0139_[7:6] = _0137_[7:6];
  assign _0140_[7:6] = 2'h0;
  assign _0146_[7:6] = _0144_[7:6];
  assign _0147_[7:6] = 2'h0;
  assign \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1122.instr  = 32'hxxxxxxxx;
  assign \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1122.mem_iso  = 32'hxxxxxxxx;
  assign \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1122.part_count  = 6'hxx;
  assign { core_status[31], core_status[29:3] } = { core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30] };
  assign enforcement_active = 1'h1;
endmodule
