Time resolution is 1 ps
Note: === INICIO SECUENCIA COMPLETA ===
Time: 0 ps  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
Note: >>> PASO 1: Llamada al Piso 3
Time: 150 ns  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
Note:    ... Viajando: 0 -> 1
Time: 240 ns  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
Note:    ... Viajando: 1 -> 2
Time: 300 ns  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
Note:    ... Viajando: 2 -> 3
Time: 360 ns  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
Note:    ... Frenando y Abriendo Puerta
Time: 440 ns  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
Note: >>> PASO 2: Llamada al Piso 1
Time: 550 ns  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
Note:    ... Viajando: 3 -> 2
Time: 640 ns  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
Note:    ... Viajando: 2 -> 1
Time: 700 ns  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
Note:    ... Frenando y Abriendo Puerta
Time: 780 ns  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
Note: === EXITO: SECUENCIA 0 -> 3 -> 1 COMPLETADA ===
Time: 840 ns  Iteration: 0  Process: /Controlador_tb/p_stim  File: C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
