INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhan/vivado-repo/homework/alu/alu.srcs/sources_1/new/simplelu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhan/vivado-repo/homework/alu/alu.srcs/sim_1/new/tb_simple_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_simple_alu
