// Seed: 1976391341
module module_0 #(
    parameter id_2 = 32'd27
);
  logic [7:0][1 'b0 : -1] id_1;
  parameter id_2 = 1;
  assign id_1 = id_1[id_2];
endmodule
module module_1 #(
    parameter id_10 = 32'd93,
    parameter id_17 = 32'd59,
    parameter id_19 = 32'd86,
    parameter id_20 = 32'd9,
    parameter id_20 = 32'd57,
    parameter id_8  = 32'd35
) (
    module_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18
);
  output wire id_18;
  inout wire _id_17;
  inout tri0 id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wand id_12;
  input logic [7:0] id_11;
  input wire _id_10;
  output logic [7:0] id_9;
  input wire _id_8;
  input wire id_7;
  input logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  output tri1 id_1;
  module_0 modCall_1 ();
  wire [id_10 : id_8] _id_19;
  assign id_17 = id_15;
  assign id_1  = -1;
  assign id_16 = 1'b0;
  and primCall (id_12, id_13, id_15, id_16, id_3, id_5, id_6, id_7);
  parameter id_20 = 1;
  assign id_12 = id_6[id_19 : 1] == -1;
  genvar id_21;
  assign id_16 = id_11[id_17<id_20] <= id_19;
  assign id_16 = id_8;
  defparam id_20.id_20 = id_20 == id_20;
  assign id_14 = id_3[id_19];
  logic [id_20 : id_17] id_22;
  assign id_3[id_17] = -1'h0;
  assign id_9[-1] = -1;
endmodule
