{"version":"1.1.0","info":[["/home/hgh/code/chong/mycpu/cache/arbiter/axi_2to1_arbiter.v",[[[[[["axi_2to1_arbiter",[[1,0],[125,2]],[[1,7],[1,23]],[],["module"]],[204,9]],[[["arid_0",[[3,4],[3,26]],[[3,20],[3,26]],["axi_2to1_arbiter"],["port","input"]],["araddr_0",[[4,4],[4,28]],[[4,20],[4,28]],["axi_2to1_arbiter"],["port","input"]],["arlen_0",[[5,4],[5,27]],[[5,20],[5,27]],["axi_2to1_arbiter"],["port","input"]],["arsize_0",[[6,4],[6,28]],[[6,20],[6,28]],["axi_2to1_arbiter"],["port","input"]],["arburst_0",[[7,4],[7,29]],[[7,20],[7,29]],["axi_2to1_arbiter"],["port","input"]],["arlock_0",[[8,4],[8,28]],[[8,20],[8,28]],["axi_2to1_arbiter"],["port","input"]],["arcache_0",[[9,4],[9,29]],[[9,20],[9,29]],["axi_2to1_arbiter"],["port","input"]],["arprot_0",[[10,4],[10,28]],[[10,20],[10,28]],["axi_2to1_arbiter"],["port","input"]],["arvalid_0",[[11,4],[11,29]],[[11,20],[11,29]],["axi_2to1_arbiter"],["port","input"]],["arready_0",[[12,4],[12,29]],[[12,20],[12,29]],["axi_2to1_arbiter"],["port","output"]],["rid_0",[[14,4],[14,25]],[[14,20],[14,25]],["axi_2to1_arbiter"],["port","output"]],["rdata_0",[[15,4],[15,27]],[[15,20],[15,27]],["axi_2to1_arbiter"],["port","output"]],["rresp_0",[[16,4],[16,27]],[[16,20],[16,27]],["axi_2to1_arbiter"],["port","output"]],["rlast_0",[[17,4],[17,27]],[[17,20],[17,27]],["axi_2to1_arbiter"],["port","output"]],["rvalid_0",[[18,4],[18,28]],[[18,20],[18,28]],["axi_2to1_arbiter"],["port","output"]],["rready_0",[[19,4],[19,28]],[[19,20],[19,28]],["axi_2to1_arbiter"],["port","input"]],["awid_0",[[21,4],[21,26]],[[21,20],[21,26]],["axi_2to1_arbiter"],["port","input"]],["awaddr_0",[[22,4],[22,28]],[[22,20],[22,28]],["axi_2to1_arbiter"],["port","input"]],["awlen_0",[[23,4],[23,27]],[[23,20],[23,27]],["axi_2to1_arbiter"],["port","input"]],["awsize_0",[[24,4],[24,28]],[[24,20],[24,28]],["axi_2to1_arbiter"],["port","input"]],["awburst_0",[[25,4],[25,29]],[[25,20],[25,29]],["axi_2to1_arbiter"],["port","input"]],["awlock_0",[[26,4],[26,28]],[[26,20],[26,28]],["axi_2to1_arbiter"],["port","input"]],["awcache_0",[[27,4],[27,29]],[[27,20],[27,29]],["axi_2to1_arbiter"],["port","input"]],["awprot_0",[[28,4],[28,28]],[[28,20],[28,28]],["axi_2to1_arbiter"],["port","input"]],["awvalid_0",[[29,4],[29,29]],[[29,20],[29,29]],["axi_2to1_arbiter"],["port","input"]],["awready_0",[[30,4],[30,29]],[[30,20],[30,29]],["axi_2to1_arbiter"],["port","output"]],["wid_0",[[32,4],[32,25]],[[32,20],[32,25]],["axi_2to1_arbiter"],["port","input"]],["wdata_0",[[33,4],[33,27]],[[33,20],[33,27]],["axi_2to1_arbiter"],["port","input"]],["wstrb_0",[[34,4],[34,27]],[[34,20],[34,27]],["axi_2to1_arbiter"],["port","input"]],["wlast_0",[[35,4],[35,27]],[[35,20],[35,27]],["axi_2to1_arbiter"],["port","input"]],["wvalid_0",[[36,4],[36,28]],[[36,20],[36,28]],["axi_2to1_arbiter"],["port","input"]],["wready_0",[[37,4],[37,28]],[[37,20],[37,28]],["axi_2to1_arbiter"],["port","output"]],["bid_0",[[39,4],[39,25]],[[39,20],[39,25]],["axi_2to1_arbiter"],["port","output"]],["bvalid_0",[[40,4],[40,28]],[[40,20],[40,28]],["axi_2to1_arbiter"],["port","output"]],["bresp_0",[[41,4],[41,27]],[[41,20],[41,27]],["axi_2to1_arbiter"],["port","output"]],["bready_0",[[42,4],[42,28]],[[42,20],[42,28]],["axi_2to1_arbiter"],["port","input"]],["arid_1",[[44,4],[44,26]],[[44,20],[44,26]],["axi_2to1_arbiter"],["port","input"]],["araddr_1",[[45,4],[45,28]],[[45,20],[45,28]],["axi_2to1_arbiter"],["port","input"]],["arlen_1",[[46,4],[46,27]],[[46,20],[46,27]],["axi_2to1_arbiter"],["port","input"]],["arsize_1",[[47,4],[47,28]],[[47,20],[47,28]],["axi_2to1_arbiter"],["port","input"]],["arburst_1",[[48,4],[48,29]],[[48,20],[48,29]],["axi_2to1_arbiter"],["port","input"]],["arlock_1",[[49,4],[49,28]],[[49,20],[49,28]],["axi_2to1_arbiter"],["port","input"]],["arcache_1",[[50,4],[50,29]],[[50,20],[50,29]],["axi_2to1_arbiter"],["port","input"]],["arprot_1",[[51,4],[51,28]],[[51,20],[51,28]],["axi_2to1_arbiter"],["port","input"]],["arvalid_1",[[52,4],[52,29]],[[52,20],[52,29]],["axi_2to1_arbiter"],["port","input"]],["arready_1",[[53,4],[53,29]],[[53,20],[53,29]],["axi_2to1_arbiter"],["port","output"]],["rid_1",[[55,4],[55,25]],[[55,20],[55,25]],["axi_2to1_arbiter"],["port","output"]],["rdata_1",[[56,4],[56,27]],[[56,20],[56,27]],["axi_2to1_arbiter"],["port","output"]],["rresp_1",[[57,4],[57,27]],[[57,20],[57,27]],["axi_2to1_arbiter"],["port","output"]],["rlast_1",[[58,4],[58,27]],[[58,20],[58,27]],["axi_2to1_arbiter"],["port","output"]],["rvalid_1",[[59,4],[59,28]],[[59,20],[59,28]],["axi_2to1_arbiter"],["port","output"]],["rready_1",[[60,4],[60,28]],[[60,20],[60,28]],["axi_2to1_arbiter"],["port","input"]],["awid_1",[[62,4],[62,26]],[[62,20],[62,26]],["axi_2to1_arbiter"],["port","input"]],["awaddr_1",[[63,4],[63,28]],[[63,20],[63,28]],["axi_2to1_arbiter"],["port","input"]],["awlen_1",[[64,4],[64,27]],[[64,20],[64,27]],["axi_2to1_arbiter"],["port","input"]],["awsize_1",[[65,4],[65,28]],[[65,20],[65,28]],["axi_2to1_arbiter"],["port","input"]],["awburst_1",[[66,4],[66,29]],[[66,20],[66,29]],["axi_2to1_arbiter"],["port","input"]],["awlock_1",[[67,4],[67,28]],[[67,20],[67,28]],["axi_2to1_arbiter"],["port","input"]],["awcache_1",[[68,4],[68,29]],[[68,20],[68,29]],["axi_2to1_arbiter"],["port","input"]],["awprot_1",[[69,4],[69,28]],[[69,20],[69,28]],["axi_2to1_arbiter"],["port","input"]],["awvalid_1",[[70,4],[70,29]],[[70,20],[70,29]],["axi_2to1_arbiter"],["port","input"]],["awready_1",[[71,4],[71,29]],[[71,20],[71,29]],["axi_2to1_arbiter"],["port","output"]],["wid_1",[[73,4],[73,25]],[[73,20],[73,25]],["axi_2to1_arbiter"],["port","input"]],["wdata_1",[[74,4],[74,27]],[[74,20],[74,27]],["axi_2to1_arbiter"],["port","input"]],["wstrb_1",[[75,4],[75,27]],[[75,20],[75,27]],["axi_2to1_arbiter"],["port","input"]],["wlast_1",[[76,4],[76,27]],[[76,20],[76,27]],["axi_2to1_arbiter"],["port","input"]],["wvalid_1",[[77,4],[77,28]],[[77,20],[77,28]],["axi_2to1_arbiter"],["port","input"]],["wready_1",[[78,4],[78,28]],[[78,20],[78,28]],["axi_2to1_arbiter"],["port","output"]],["bid_1",[[80,4],[80,25]],[[80,20],[80,25]],["axi_2to1_arbiter"],["port","output"]],["bvalid_1",[[81,4],[81,28]],[[81,20],[81,28]],["axi_2to1_arbiter"],["port","output"]],["bresp_1",[[82,4],[82,27]],[[82,20],[82,27]],["axi_2to1_arbiter"],["port","output"]],["bready_1",[[83,4],[83,28]],[[83,20],[83,28]],["axi_2to1_arbiter"],["port","input"]],["arid",[[85,4],[85,22]],[[85,18],[85,22]],["axi_2to1_arbiter"],["port","output"]],["araddr",[[86,4],[86,24]],[[86,18],[86,24]],["axi_2to1_arbiter"],["port","output"]],["arlen",[[87,4],[87,23]],[[87,18],[87,23]],["axi_2to1_arbiter"],["port","output"]],["arsize",[[88,4],[88,24]],[[88,18],[88,24]],["axi_2to1_arbiter"],["port","output"]],["arburst",[[89,4],[89,25]],[[89,18],[89,25]],["axi_2to1_arbiter"],["port","output"]],["arlock",[[90,4],[90,24]],[[90,18],[90,24]],["axi_2to1_arbiter"],["port","output"]],["arcache",[[91,4],[91,25]],[[91,18],[91,25]],["axi_2to1_arbiter"],["port","output"]],["arprot",[[92,4],[92,24]],[[92,18],[92,24]],["axi_2to1_arbiter"],["port","output"]],["arvalid",[[93,4],[93,25]],[[93,18],[93,25]],["axi_2to1_arbiter"],["port","output"]],["arready",[[94,4],[94,25]],[[94,18],[94,25]],["axi_2to1_arbiter"],["port","input"]],["rid",[[96,4],[96,21]],[[96,18],[96,21]],["axi_2to1_arbiter"],["port","input"]],["rdata",[[97,4],[97,23]],[[97,18],[97,23]],["axi_2to1_arbiter"],["port","input"]],["rresp",[[98,4],[98,23]],[[98,18],[98,23]],["axi_2to1_arbiter"],["port","input"]],["rlast",[[99,4],[99,23]],[[99,18],[99,23]],["axi_2to1_arbiter"],["port","input"]],["rvalid",[[100,4],[100,24]],[[100,18],[100,24]],["axi_2to1_arbiter"],["port","input"]],["rready",[[101,4],[101,24]],[[101,18],[101,24]],["axi_2to1_arbiter"],["port","output"]],["awid",[[103,4],[103,22]],[[103,18],[103,22]],["axi_2to1_arbiter"],["port","output"]],["awaddr",[[104,4],[104,24]],[[104,18],[104,24]],["axi_2to1_arbiter"],["port","output"]],["awlen",[[105,4],[105,23]],[[105,18],[105,23]],["axi_2to1_arbiter"],["port","output"]],["awsize",[[106,4],[106,24]],[[106,18],[106,24]],["axi_2to1_arbiter"],["port","output"]],["awburst",[[107,4],[107,25]],[[107,18],[107,25]],["axi_2to1_arbiter"],["port","output"]],["awlock",[[108,4],[108,24]],[[108,18],[108,24]],["axi_2to1_arbiter"],["port","output"]],["awcache",[[109,4],[109,25]],[[109,18],[109,25]],["axi_2to1_arbiter"],["port","output"]],["awprot",[[110,4],[110,24]],[[110,18],[110,24]],["axi_2to1_arbiter"],["port","output"]],["awvalid",[[111,4],[111,25]],[[111,18],[111,25]],["axi_2to1_arbiter"],["port","output"]],["awready",[[112,4],[112,25]],[[112,18],[112,25]],["axi_2to1_arbiter"],["port","input"]],["wid",[[114,4],[114,21]],[[114,18],[114,21]],["axi_2to1_arbiter"],["port","output"]],["wdata",[[115,4],[115,23]],[[115,18],[115,23]],["axi_2to1_arbiter"],["port","output"]],["wstrb",[[116,4],[116,23]],[[116,18],[116,23]],["axi_2to1_arbiter"],["port","output"]],["wlast",[[117,4],[117,23]],[[117,18],[117,23]],["axi_2to1_arbiter"],["port","output"]],["wvalid",[[118,4],[118,24]],[[118,18],[118,24]],["axi_2to1_arbiter"],["port","output"]],["wready",[[119,4],[119,24]],[[119,18],[119,24]],["axi_2to1_arbiter"],["port","input"]],["bid",[[121,4],[121,21]],[[121,18],[121,21]],["axi_2to1_arbiter"],["port","input"]],["bvalid",[[122,4],[122,24]],[[122,18],[122,24]],["axi_2to1_arbiter"],["port","input"]],["bresp",[[123,4],[123,23]],[[123,18],[123,23]],["axi_2to1_arbiter"],["port","input"]],["bready",[[124,4],[124,24]],[[124,18],[124,24]],["axi_2to1_arbiter"],["port","output"]],["is_chl1",[[178,4],[178,25]],[[178,9],[178,16]],["axi_2to1_arbiter"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/cache/main/Cacheconst.vh"]],null,0]],["/home/hgh/code/chong/mycpu/cache/arbiter/axi_rmux.v",[[[[[["axi_rmux",[[0,0],[55,2]],[[0,7],[0,15]],[],["module"]],[113,9]],[[["arid_0",[[2,4],[2,26]],[[2,20],[2,26]],["axi_rmux"],["port","input"]],["araddr_0",[[3,4],[3,28]],[[3,20],[3,28]],["axi_rmux"],["port","input"]],["arlen_0",[[4,4],[4,27]],[[4,20],[4,27]],["axi_rmux"],["port","input"]],["arsize_0",[[5,4],[5,28]],[[5,20],[5,28]],["axi_rmux"],["port","input"]],["arburst_0",[[6,4],[6,29]],[[6,20],[6,29]],["axi_rmux"],["port","input"]],["arlock_0",[[7,4],[7,28]],[[7,20],[7,28]],["axi_rmux"],["port","input"]],["arcache_0",[[8,4],[8,29]],[[8,20],[8,29]],["axi_rmux"],["port","input"]],["arprot_0",[[9,4],[9,28]],[[9,20],[9,28]],["axi_rmux"],["port","input"]],["arvalid_0",[[10,4],[10,29]],[[10,20],[10,29]],["axi_rmux"],["port","input"]],["arready_0",[[11,4],[11,29]],[[11,20],[11,29]],["axi_rmux"],["port","output"]],["rid_0",[[13,4],[13,25]],[[13,20],[13,25]],["axi_rmux"],["port","output"]],["rdata_0",[[14,4],[14,27]],[[14,20],[14,27]],["axi_rmux"],["port","output"]],["rresp_0",[[15,4],[15,27]],[[15,20],[15,27]],["axi_rmux"],["port","output"]],["rlast_0",[[16,4],[16,27]],[[16,20],[16,27]],["axi_rmux"],["port","output"]],["rvalid_0",[[17,4],[17,28]],[[17,20],[17,28]],["axi_rmux"],["port","output"]],["rready_0",[[18,4],[18,28]],[[18,20],[18,28]],["axi_rmux"],["port","input"]],["arid_1",[[20,4],[20,26]],[[20,20],[20,26]],["axi_rmux"],["port","input"]],["araddr_1",[[21,4],[21,28]],[[21,20],[21,28]],["axi_rmux"],["port","input"]],["arlen_1",[[22,4],[22,27]],[[22,20],[22,27]],["axi_rmux"],["port","input"]],["arsize_1",[[23,4],[23,28]],[[23,20],[23,28]],["axi_rmux"],["port","input"]],["arburst_1",[[24,4],[24,29]],[[24,20],[24,29]],["axi_rmux"],["port","input"]],["arlock_1",[[25,4],[25,28]],[[25,20],[25,28]],["axi_rmux"],["port","input"]],["arcache_1",[[26,4],[26,29]],[[26,20],[26,29]],["axi_rmux"],["port","input"]],["arprot_1",[[27,4],[27,28]],[[27,20],[27,28]],["axi_rmux"],["port","input"]],["arvalid_1",[[28,4],[28,29]],[[28,20],[28,29]],["axi_rmux"],["port","input"]],["arready_1",[[29,4],[29,29]],[[29,20],[29,29]],["axi_rmux"],["port","output"]],["rid_1",[[31,4],[31,25]],[[31,20],[31,25]],["axi_rmux"],["port","output"]],["rdata_1",[[32,4],[32,27]],[[32,20],[32,27]],["axi_rmux"],["port","output"]],["rresp_1",[[33,4],[33,27]],[[33,20],[33,27]],["axi_rmux"],["port","output"]],["rlast_1",[[34,4],[34,27]],[[34,20],[34,27]],["axi_rmux"],["port","output"]],["rvalid_1",[[35,4],[35,28]],[[35,20],[35,28]],["axi_rmux"],["port","output"]],["rready_1",[[36,4],[36,28]],[[36,20],[36,28]],["axi_rmux"],["port","input"]],["arid",[[38,4],[38,22]],[[38,18],[38,22]],["axi_rmux"],["port","output"]],["araddr",[[39,4],[39,24]],[[39,18],[39,24]],["axi_rmux"],["port","output"]],["arlen",[[40,4],[40,23]],[[40,18],[40,23]],["axi_rmux"],["port","output"]],["arsize",[[41,4],[41,24]],[[41,18],[41,24]],["axi_rmux"],["port","output"]],["arburst",[[42,4],[42,25]],[[42,18],[42,25]],["axi_rmux"],["port","output"]],["arlock",[[43,4],[43,24]],[[43,18],[43,24]],["axi_rmux"],["port","output"]],["arcache",[[44,4],[44,25]],[[44,18],[44,25]],["axi_rmux"],["port","output"]],["arprot",[[45,4],[45,24]],[[45,18],[45,24]],["axi_rmux"],["port","output"]],["arvalid",[[46,4],[46,25]],[[46,18],[46,25]],["axi_rmux"],["port","output"]],["arready",[[47,4],[47,25]],[[47,18],[47,25]],["axi_rmux"],["port","input"]],["rid",[[49,4],[49,21]],[[49,18],[49,21]],["axi_rmux"],["port","input"]],["rdata",[[50,4],[50,23]],[[50,18],[50,23]],["axi_rmux"],["port","input"]],["rresp",[[51,4],[51,23]],[[51,18],[51,23]],["axi_rmux"],["port","input"]],["rlast",[[52,4],[52,23]],[[52,18],[52,23]],["axi_rmux"],["port","input"]],["rvalid",[[53,4],[53,24]],[[53,18],[53,24]],["axi_rmux"],["port","input"]],["rready",[[54,4],[54,24]],[[54,18],[54,24]],["axi_rmux"],["port","output"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/arbiter/data_mux.v",[[[[[["data_mux",[[0,0],[124,2]],[[0,7],[0,15]],[],["module"]],[247,9]],[[["arid_dc",[[2,4],[2,27]],[[2,20],[2,27]],["data_mux"],["port","input"]],["araddr_dc",[[3,4],[3,29]],[[3,20],[3,29]],["data_mux"],["port","input"]],["arlen_dc",[[4,4],[4,28]],[[4,20],[4,28]],["data_mux"],["port","input"]],["arsize_dc",[[5,4],[5,29]],[[5,20],[5,29]],["data_mux"],["port","input"]],["arburst_dc",[[6,4],[6,30]],[[6,20],[6,30]],["data_mux"],["port","input"]],["arlock_dc",[[7,4],[7,29]],[[7,20],[7,29]],["data_mux"],["port","input"]],["arcache_dc",[[8,4],[8,30]],[[8,20],[8,30]],["data_mux"],["port","input"]],["arprot_dc",[[9,4],[9,29]],[[9,20],[9,29]],["data_mux"],["port","input"]],["arvalid_dc",[[10,4],[10,30]],[[10,20],[10,30]],["data_mux"],["port","input"]],["arready_dc",[[11,4],[11,30]],[[11,20],[11,30]],["data_mux"],["port","output"]],["rid_dc",[[13,4],[13,26]],[[13,20],[13,26]],["data_mux"],["port","output"]],["rdata_dc",[[14,4],[14,28]],[[14,20],[14,28]],["data_mux"],["port","output"]],["rresp_dc",[[15,4],[15,28]],[[15,20],[15,28]],["data_mux"],["port","output"]],["rlast_dc",[[16,4],[16,28]],[[16,20],[16,28]],["data_mux"],["port","output"]],["rvalid_dc",[[17,4],[17,29]],[[17,20],[17,29]],["data_mux"],["port","output"]],["rready_dc",[[18,4],[18,29]],[[18,20],[18,29]],["data_mux"],["port","input"]],["awid_dc",[[20,4],[20,27]],[[20,20],[20,27]],["data_mux"],["port","input"]],["awaddr_dc",[[21,4],[21,29]],[[21,20],[21,29]],["data_mux"],["port","input"]],["awlen_dc",[[22,4],[22,28]],[[22,20],[22,28]],["data_mux"],["port","input"]],["awsize_dc",[[23,4],[23,29]],[[23,20],[23,29]],["data_mux"],["port","input"]],["awburst_dc",[[24,4],[24,30]],[[24,20],[24,30]],["data_mux"],["port","input"]],["awlock_dc",[[25,4],[25,29]],[[25,20],[25,29]],["data_mux"],["port","input"]],["awcache_dc",[[26,4],[26,30]],[[26,20],[26,30]],["data_mux"],["port","input"]],["awprot_dc",[[27,4],[27,29]],[[27,20],[27,29]],["data_mux"],["port","input"]],["awvalid_dc",[[28,4],[28,30]],[[28,20],[28,30]],["data_mux"],["port","input"]],["awready_dc",[[29,4],[29,30]],[[29,20],[29,30]],["data_mux"],["port","output"]],["wid_dc",[[31,4],[31,26]],[[31,20],[31,26]],["data_mux"],["port","input"]],["wdata_dc",[[32,4],[32,28]],[[32,20],[32,28]],["data_mux"],["port","input"]],["wstrb_dc",[[33,4],[33,28]],[[33,20],[33,28]],["data_mux"],["port","input"]],["wlast_dc",[[34,4],[34,28]],[[34,20],[34,28]],["data_mux"],["port","input"]],["wvalid_dc",[[35,4],[35,29]],[[35,20],[35,29]],["data_mux"],["port","input"]],["wready_dc",[[36,4],[36,29]],[[36,20],[36,29]],["data_mux"],["port","output"]],["bid_dc",[[38,4],[38,26]],[[38,20],[38,26]],["data_mux"],["port","output"]],["bvalid_dc",[[39,4],[39,29]],[[39,20],[39,29]],["data_mux"],["port","output"]],["bresp_dc",[[40,4],[40,28]],[[40,20],[40,28]],["data_mux"],["port","output"]],["bready_dc",[[41,4],[41,29]],[[41,20],[41,29]],["data_mux"],["port","input"]],["arid_du",[[43,4],[43,27]],[[43,20],[43,27]],["data_mux"],["port","input"]],["araddr_du",[[44,4],[44,29]],[[44,20],[44,29]],["data_mux"],["port","input"]],["arlen_du",[[45,4],[45,28]],[[45,20],[45,28]],["data_mux"],["port","input"]],["arsize_du",[[46,4],[46,29]],[[46,20],[46,29]],["data_mux"],["port","input"]],["arburst_du",[[47,4],[47,30]],[[47,20],[47,30]],["data_mux"],["port","input"]],["arlock_du",[[48,4],[48,29]],[[48,20],[48,29]],["data_mux"],["port","input"]],["arcache_du",[[49,4],[49,30]],[[49,20],[49,30]],["data_mux"],["port","input"]],["arprot_du",[[50,4],[50,29]],[[50,20],[50,29]],["data_mux"],["port","input"]],["arvalid_du",[[51,4],[51,30]],[[51,20],[51,30]],["data_mux"],["port","input"]],["arready_du",[[52,4],[52,30]],[[52,20],[52,30]],["data_mux"],["port","output"]],["rid_du",[[54,4],[54,26]],[[54,20],[54,26]],["data_mux"],["port","output"]],["rdata_du",[[55,4],[55,28]],[[55,20],[55,28]],["data_mux"],["port","output"]],["rresp_du",[[56,4],[56,28]],[[56,20],[56,28]],["data_mux"],["port","output"]],["rlast_du",[[57,4],[57,28]],[[57,20],[57,28]],["data_mux"],["port","output"]],["rvalid_du",[[58,4],[58,29]],[[58,20],[58,29]],["data_mux"],["port","output"]],["rready_du",[[59,4],[59,29]],[[59,20],[59,29]],["data_mux"],["port","input"]],["awid_du",[[61,4],[61,27]],[[61,20],[61,27]],["data_mux"],["port","input"]],["awaddr_du",[[62,4],[62,29]],[[62,20],[62,29]],["data_mux"],["port","input"]],["awlen_du",[[63,4],[63,28]],[[63,20],[63,28]],["data_mux"],["port","input"]],["awsize_du",[[64,4],[64,29]],[[64,20],[64,29]],["data_mux"],["port","input"]],["awburst_du",[[65,4],[65,30]],[[65,20],[65,30]],["data_mux"],["port","input"]],["awlock_du",[[66,4],[66,29]],[[66,20],[66,29]],["data_mux"],["port","input"]],["awcache_du",[[67,4],[67,30]],[[67,20],[67,30]],["data_mux"],["port","input"]],["awprot_du",[[68,4],[68,29]],[[68,20],[68,29]],["data_mux"],["port","input"]],["awvalid_du",[[69,4],[69,30]],[[69,20],[69,30]],["data_mux"],["port","input"]],["awready_du",[[70,4],[70,30]],[[70,20],[70,30]],["data_mux"],["port","output"]],["wid_du",[[72,4],[72,26]],[[72,20],[72,26]],["data_mux"],["port","input"]],["wdata_du",[[73,4],[73,28]],[[73,20],[73,28]],["data_mux"],["port","input"]],["wstrb_du",[[74,4],[74,28]],[[74,20],[74,28]],["data_mux"],["port","input"]],["wlast_du",[[75,4],[75,28]],[[75,20],[75,28]],["data_mux"],["port","input"]],["wvalid_du",[[76,4],[76,29]],[[76,20],[76,29]],["data_mux"],["port","input"]],["wready_du",[[77,4],[77,29]],[[77,20],[77,29]],["data_mux"],["port","output"]],["bid_du",[[79,4],[79,26]],[[79,20],[79,26]],["data_mux"],["port","output"]],["bvalid_du",[[80,4],[80,29]],[[80,20],[80,29]],["data_mux"],["port","output"]],["bresp_du",[[81,4],[81,28]],[[81,20],[81,28]],["data_mux"],["port","output"]],["bready_du",[[82,4],[82,29]],[[82,20],[82,29]],["data_mux"],["port","input"]],["arid",[[84,4],[84,22]],[[84,18],[84,22]],["data_mux"],["port","output"]],["araddr",[[85,4],[85,24]],[[85,18],[85,24]],["data_mux"],["port","output"]],["arlen",[[86,4],[86,23]],[[86,18],[86,23]],["data_mux"],["port","output"]],["arsize",[[87,4],[87,24]],[[87,18],[87,24]],["data_mux"],["port","output"]],["arburst",[[88,4],[88,25]],[[88,18],[88,25]],["data_mux"],["port","output"]],["arlock",[[89,4],[89,24]],[[89,18],[89,24]],["data_mux"],["port","output"]],["arcache",[[90,4],[90,25]],[[90,18],[90,25]],["data_mux"],["port","output"]],["arprot",[[91,4],[91,24]],[[91,18],[91,24]],["data_mux"],["port","output"]],["arvalid",[[92,4],[92,25]],[[92,18],[92,25]],["data_mux"],["port","output"]],["arready",[[93,4],[93,25]],[[93,18],[93,25]],["data_mux"],["port","input"]],["rid",[[95,4],[95,21]],[[95,18],[95,21]],["data_mux"],["port","input"]],["rdata",[[96,4],[96,23]],[[96,18],[96,23]],["data_mux"],["port","input"]],["rresp",[[97,4],[97,23]],[[97,18],[97,23]],["data_mux"],["port","input"]],["rlast",[[98,4],[98,23]],[[98,18],[98,23]],["data_mux"],["port","input"]],["rvalid",[[99,4],[99,24]],[[99,18],[99,24]],["data_mux"],["port","input"]],["rready",[[100,4],[100,24]],[[100,18],[100,24]],["data_mux"],["port","output"]],["awid",[[102,4],[102,22]],[[102,18],[102,22]],["data_mux"],["port","output"]],["awaddr",[[103,4],[103,24]],[[103,18],[103,24]],["data_mux"],["port","output"]],["awlen",[[104,4],[104,23]],[[104,18],[104,23]],["data_mux"],["port","output"]],["awsize",[[105,4],[105,24]],[[105,18],[105,24]],["data_mux"],["port","output"]],["awburst",[[106,4],[106,25]],[[106,18],[106,25]],["data_mux"],["port","output"]],["awlock",[[107,4],[107,24]],[[107,18],[107,24]],["data_mux"],["port","output"]],["awcache",[[108,4],[108,25]],[[108,18],[108,25]],["data_mux"],["port","output"]],["awprot",[[109,4],[109,24]],[[109,18],[109,24]],["data_mux"],["port","output"]],["awvalid",[[110,4],[110,25]],[[110,18],[110,25]],["data_mux"],["port","output"]],["awready",[[111,4],[111,25]],[[111,18],[111,25]],["data_mux"],["port","input"]],["wid",[[113,4],[113,21]],[[113,18],[113,21]],["data_mux"],["port","output"]],["wdata",[[114,4],[114,23]],[[114,18],[114,23]],["data_mux"],["port","output"]],["wstrb",[[115,4],[115,23]],[[115,18],[115,23]],["data_mux"],["port","output"]],["wlast",[[116,4],[116,23]],[[116,18],[116,23]],["data_mux"],["port","output"]],["wvalid",[[117,4],[117,24]],[[117,18],[117,24]],["data_mux"],["port","output"]],["wready",[[118,4],[118,24]],[[118,18],[118,24]],["data_mux"],["port","input"]],["bid",[[120,4],[120,21]],[[120,18],[120,21]],["data_mux"],["port","input"]],["bvalid",[[121,4],[121,24]],[[121,18],[121,24]],["data_mux"],["port","input"]],["bresp",[[122,4],[122,23]],[[122,18],[122,23]],["data_mux"],["port","input"]],["bready",[[123,4],[123,24]],[[123,18],[123,24]],["data_mux"],["port","output"]],["axi_dc_du",[[125,4],[176,5]],[[125,13],[125,22]],["data_mux"],["instance","axi_rmux"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/arbiter/data_top.v",[[[[[["data_top",[[1,0],[70,2]],[[1,7],[1,15]],[],["module"]],[388,9]],[[["aclk",[[2,4],[2,28]],[[2,24],[2,28]],["data_top"],["port","wire"]],["aresetn",[[3,4],[3,31]],[[3,24],[3,31]],["data_top"],["port","wire"]],["data_req",[[16,4],[16,26]],[[16,18],[16,26]],["data_top"],["port","input"]],["data_wr",[[17,4],[17,25]],[[17,18],[17,25]],["data_top"],["port","input"]],["data_size",[[18,4],[18,27]],[[18,18],[18,27]],["data_top"],["port","input"]],["data_index",[[19,4],[19,28]],[[19,18],[19,28]],["data_top"],["port","input"]],["data_tag",[[20,4],[20,26]],[[20,18],[20,26]],["data_top"],["port","input"]],["data_hasException",[[21,4],[21,35]],[[21,18],[21,35]],["data_top"],["port","input"]],["data_unCache",[[22,4],[22,30]],[[22,18],[22,30]],["data_top"],["port","input"]],["data_wstrb",[[23,4],[23,28]],[[23,18],[23,28]],["data_top"],["port","input"]],["data_wdata",[[24,4],[24,28]],[[24,18],[24,28]],["data_top"],["port","input"]],["data_rdata",[[25,4],[25,28]],[[25,18],[25,28]],["data_top"],["port","output"]],["data_index_ok",[[26,4],[26,31]],[[26,18],[26,31]],["data_top"],["port","output"]],["data_data_ok",[[27,4],[27,30]],[[27,18],[27,30]],["data_top"],["port","output"]],["arid",[[30,4],[30,22]],[[30,18],[30,22]],["data_top"],["port","output"]],["araddr",[[31,4],[31,24]],[[31,18],[31,24]],["data_top"],["port","output"]],["arlen",[[32,4],[32,23]],[[32,18],[32,23]],["data_top"],["port","output"]],["arsize",[[33,4],[33,24]],[[33,18],[33,24]],["data_top"],["port","output"]],["arburst",[[34,4],[34,25]],[[34,18],[34,25]],["data_top"],["port","output"]],["arlock",[[35,4],[35,24]],[[35,18],[35,24]],["data_top"],["port","output"]],["arcache",[[36,4],[36,25]],[[36,18],[36,25]],["data_top"],["port","output"]],["arprot",[[37,4],[37,24]],[[37,18],[37,24]],["data_top"],["port","output"]],["arvalid",[[38,4],[38,25]],[[38,18],[38,25]],["data_top"],["port","output"]],["arready",[[39,4],[39,25]],[[39,18],[39,25]],["data_top"],["port","input"]],["rid",[[41,4],[41,21]],[[41,18],[41,21]],["data_top"],["port","input"]],["rdata",[[42,4],[42,23]],[[42,18],[42,23]],["data_top"],["port","input"]],["rresp",[[43,4],[43,23]],[[43,18],[43,23]],["data_top"],["port","input"]],["rlast",[[44,4],[44,23]],[[44,18],[44,23]],["data_top"],["port","input"]],["rvalid",[[45,4],[45,24]],[[45,18],[45,24]],["data_top"],["port","input"]],["rready",[[46,4],[46,24]],[[46,18],[46,24]],["data_top"],["port","output"]],["awid",[[48,4],[48,22]],[[48,18],[48,22]],["data_top"],["port","output"]],["awaddr",[[49,4],[49,24]],[[49,18],[49,24]],["data_top"],["port","output"]],["awlen",[[50,4],[50,23]],[[50,18],[50,23]],["data_top"],["port","output"]],["awsize",[[51,4],[51,24]],[[51,18],[51,24]],["data_top"],["port","output"]],["awburst",[[52,4],[52,25]],[[52,18],[52,25]],["data_top"],["port","output"]],["awlock",[[53,4],[53,24]],[[53,18],[53,24]],["data_top"],["port","output"]],["awcache",[[54,4],[54,25]],[[54,18],[54,25]],["data_top"],["port","output"]],["awprot",[[55,4],[55,24]],[[55,18],[55,24]],["data_top"],["port","output"]],["awvalid",[[56,4],[56,25]],[[56,18],[56,25]],["data_top"],["port","output"]],["awready",[[57,4],[57,25]],[[57,18],[57,25]],["data_top"],["port","input"]],["wid",[[59,4],[59,21]],[[59,18],[59,21]],["data_top"],["port","output"]],["wdata",[[60,4],[60,23]],[[60,18],[60,23]],["data_top"],["port","output"]],["wstrb",[[61,4],[61,23]],[[61,18],[61,23]],["data_top"],["port","output"]],["wlast",[[62,4],[62,23]],[[62,18],[62,23]],["data_top"],["port","output"]],["wvalid",[[63,4],[63,24]],[[63,18],[63,24]],["data_top"],["port","output"]],["wready",[[64,4],[64,24]],[[64,18],[64,24]],["data_top"],["port","input"]],["bid",[[66,4],[66,21]],[[66,18],[66,21]],["data_top"],["port","input"]],["bvalid",[[67,4],[67,24]],[[67,18],[67,24]],["data_top"],["port","input"]],["bresp",[[68,4],[68,23]],[[68,18],[68,23]],["data_top"],["port","input"]],["bready",[[69,4],[69,24]],[[69,18],[69,24]],["data_top"],["port","output"]],["data_cache_arid",[[72,4],[72,32]],[[72,17],[72,32]],["data_top"],["variable","wire"]],["data_cache_araddr",[[73,4],[73,34]],[[73,17],[73,34]],["data_top"],["variable","wire"]],["data_cache_arlen",[[74,4],[74,33]],[[74,17],[74,33]],["data_top"],["variable","wire"]],["data_cache_arsize",[[75,4],[75,34]],[[75,17],[75,34]],["data_top"],["variable","wire"]],["data_cache_arburst",[[76,4],[76,35]],[[76,17],[76,35]],["data_top"],["variable","wire"]],["data_cache_arlock",[[77,4],[77,34]],[[77,17],[77,34]],["data_top"],["variable","wire"]],["data_cache_arcache",[[78,4],[78,35]],[[78,17],[78,35]],["data_top"],["variable","wire"]],["data_cache_arprot",[[79,4],[79,34]],[[79,17],[79,34]],["data_top"],["variable","wire"]],["data_cache_arvalid",[[80,4],[80,35]],[[80,17],[80,35]],["data_top"],["variable","wire"]],["data_cache_arready",[[81,4],[81,35]],[[81,17],[81,35]],["data_top"],["variable","wire"]],["data_cache_rid",[[83,4],[83,31]],[[83,17],[83,31]],["data_top"],["variable","wire"]],["data_cache_rdata",[[84,4],[84,33]],[[84,17],[84,33]],["data_top"],["variable","wire"]],["data_cache_rresp",[[85,4],[85,33]],[[85,17],[85,33]],["data_top"],["variable","wire"]],["data_cache_rlast",[[86,4],[86,33]],[[86,17],[86,33]],["data_top"],["variable","wire"]],["data_cache_rvalid",[[87,4],[87,34]],[[87,17],[87,34]],["data_top"],["variable","wire"]],["data_cache_rready",[[88,4],[88,34]],[[88,17],[88,34]],["data_top"],["variable","wire"]],["data_cache_awid",[[90,4],[90,32]],[[90,17],[90,32]],["data_top"],["variable","wire"]],["data_cache_awaddr",[[91,4],[91,34]],[[91,17],[91,34]],["data_top"],["variable","wire"]],["data_cache_awlen",[[92,4],[92,33]],[[92,17],[92,33]],["data_top"],["variable","wire"]],["data_cache_awsize",[[93,4],[93,34]],[[93,17],[93,34]],["data_top"],["variable","wire"]],["data_cache_awburst",[[94,4],[94,35]],[[94,17],[94,35]],["data_top"],["variable","wire"]],["data_cache_awlock",[[95,4],[95,34]],[[95,17],[95,34]],["data_top"],["variable","wire"]],["data_cache_awcache",[[96,4],[96,35]],[[96,17],[96,35]],["data_top"],["variable","wire"]],["data_cache_awprot",[[97,4],[97,34]],[[97,17],[97,34]],["data_top"],["variable","wire"]],["data_cache_awvalid",[[98,4],[98,35]],[[98,17],[98,35]],["data_top"],["variable","wire"]],["data_cache_awready",[[99,4],[99,35]],[[99,17],[99,35]],["data_top"],["variable","wire"]],["data_cache_wid",[[101,4],[101,31]],[[101,17],[101,31]],["data_top"],["variable","wire"]],["data_cache_wdata",[[102,4],[102,33]],[[102,17],[102,33]],["data_top"],["variable","wire"]],["data_cache_wstrb",[[103,4],[103,33]],[[103,17],[103,33]],["data_top"],["variable","wire"]],["data_cache_wlast",[[104,4],[104,33]],[[104,17],[104,33]],["data_top"],["variable","wire"]],["data_cache_wvalid",[[105,4],[105,34]],[[105,17],[105,34]],["data_top"],["variable","wire"]],["data_cache_wready",[[106,4],[106,34]],[[106,17],[106,34]],["data_top"],["variable","wire"]],["data_cache_bid",[[108,4],[108,31]],[[108,17],[108,31]],["data_top"],["variable","wire"]],["data_cache_bresp",[[109,4],[109,33]],[[109,17],[109,33]],["data_top"],["variable","wire"]],["data_cache_bvalid",[[110,4],[110,34]],[[110,17],[110,34]],["data_top"],["variable","wire"]],["data_cache_bready",[[111,4],[111,34]],[[111,17],[111,34]],["data_top"],["variable","wire"]],["data_uca_req",[[114,4],[114,28]],[[114,16],[114,28]],["data_top"],["variable","wire"]],["data_uca_wr",[[115,4],[115,27]],[[115,16],[115,27]],["data_top"],["variable","wire"]],["data_uca_size",[[116,4],[116,29]],[[116,16],[116,29]],["data_top"],["variable","wire"]],["data_uca_addr",[[117,4],[117,29]],[[117,16],[117,29]],["data_top"],["variable","wire"]],["data_uca_wdata",[[118,4],[118,30]],[[118,16],[118,30]],["data_top"],["variable","wire"]],["data_uca_wstrb",[[119,4],[119,30]],[[119,16],[119,30]],["data_top"],["variable","wire"]],["data_uca_rdata",[[120,4],[120,30]],[[120,16],[120,30]],["data_top"],["variable","wire"]],["data_uca_addr_ok",[[121,4],[121,32]],[[121,16],[121,32]],["data_top"],["variable","wire"]],["data_uca_data_ok",[[122,4],[122,32]],[[122,16],[122,32]],["data_top"],["variable","wire"]],["data_uncache_arid",[[125,4],[125,34]],[[125,17],[125,34]],["data_top"],["variable","wire"]],["data_uncache_araddr",[[126,4],[126,36]],[[126,17],[126,36]],["data_top"],["variable","wire"]],["data_uncache_arlen",[[127,4],[127,35]],[[127,17],[127,35]],["data_top"],["variable","wire"]],["data_uncache_arsize",[[128,4],[128,36]],[[128,17],[128,36]],["data_top"],["variable","wire"]],["data_uncache_arburst",[[129,4],[129,37]],[[129,17],[129,37]],["data_top"],["variable","wire"]],["data_uncache_arlock",[[130,4],[130,36]],[[130,17],[130,36]],["data_top"],["variable","wire"]],["data_uncache_arcache",[[131,4],[131,37]],[[131,17],[131,37]],["data_top"],["variable","wire"]],["data_uncache_arprot",[[132,4],[132,36]],[[132,17],[132,36]],["data_top"],["variable","wire"]],["data_uncache_arvalid",[[133,4],[133,37]],[[133,17],[133,37]],["data_top"],["variable","wire"]],["data_uncache_arready",[[134,4],[134,37]],[[134,17],[134,37]],["data_top"],["variable","wire"]],["data_uncache_rid",[[136,4],[136,33]],[[136,17],[136,33]],["data_top"],["variable","wire"]],["data_uncache_rdata",[[137,4],[137,35]],[[137,17],[137,35]],["data_top"],["variable","wire"]],["data_uncache_rresp",[[138,4],[138,35]],[[138,17],[138,35]],["data_top"],["variable","wire"]],["data_uncache_rlast",[[139,4],[139,35]],[[139,17],[139,35]],["data_top"],["variable","wire"]],["data_uncache_rvalid",[[140,4],[140,36]],[[140,17],[140,36]],["data_top"],["variable","wire"]],["data_uncache_rready",[[141,4],[141,36]],[[141,17],[141,36]],["data_top"],["variable","wire"]],["data_uncache_awid",[[143,4],[143,34]],[[143,17],[143,34]],["data_top"],["variable","wire"]],["data_uncache_awaddr",[[144,4],[144,36]],[[144,17],[144,36]],["data_top"],["variable","wire"]],["data_uncache_awlen",[[145,4],[145,35]],[[145,17],[145,35]],["data_top"],["variable","wire"]],["data_uncache_awsize",[[146,4],[146,36]],[[146,17],[146,36]],["data_top"],["variable","wire"]],["data_uncache_awburst",[[147,4],[147,37]],[[147,17],[147,37]],["data_top"],["variable","wire"]],["data_uncache_awlock",[[148,4],[148,36]],[[148,17],[148,36]],["data_top"],["variable","wire"]],["data_uncache_awcache",[[149,4],[149,37]],[[149,17],[149,37]],["data_top"],["variable","wire"]],["data_uncache_awprot",[[150,4],[150,36]],[[150,17],[150,36]],["data_top"],["variable","wire"]],["data_uncache_awvalid",[[151,4],[151,37]],[[151,17],[151,37]],["data_top"],["variable","wire"]],["data_uncache_awready",[[152,4],[152,37]],[[152,17],[152,37]],["data_top"],["variable","wire"]],["data_uncache_wid",[[154,4],[154,33]],[[154,17],[154,33]],["data_top"],["variable","wire"]],["data_uncache_wdata",[[155,4],[155,35]],[[155,17],[155,35]],["data_top"],["variable","wire"]],["data_uncache_wstrb",[[156,4],[156,35]],[[156,17],[156,35]],["data_top"],["variable","wire"]],["data_uncache_wlast",[[157,4],[157,35]],[[157,17],[157,35]],["data_top"],["variable","wire"]],["data_uncache_wvalid",[[158,4],[158,36]],[[158,17],[158,36]],["data_top"],["variable","wire"]],["data_uncache_wready",[[159,4],[159,36]],[[159,17],[159,36]],["data_top"],["variable","wire"]],["data_uncache_bid",[[161,4],[161,33]],[[161,17],[161,33]],["data_top"],["variable","wire"]],["data_uncache_bresp",[[162,4],[162,35]],[[162,17],[162,35]],["data_top"],["variable","wire"]],["data_uncache_bvalid",[[163,4],[163,36]],[[163,17],[163,36]],["data_top"],["variable","wire"]],["data_uncache_bready",[[164,4],[164,36]],[[164,17],[164,36]],["data_top"],["variable","wire"]],["u_dcache_tp",[[165,4],[225,5]],[[165,11],[165,22]],["data_top"],["instance","dcache"]],["u_data_uncache",[[226,4],[274,5]],[[226,17],[226,31]],["data_top"],["instance","data_uncache"]],["u_data_mux",[[276,0],[387,1]],[[276,10],[276,20]],["data_top"],["instance","data_mux"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/arbiter/inst_mux.v",[[[[[["inst_mux",[[0,0],[124,2]],[[0,7],[0,15]],[],["module"]],[245,9]],[[["arid_ic",[[2,4],[2,27]],[[2,20],[2,27]],["inst_mux"],["port","input"]],["araddr_ic",[[3,4],[3,29]],[[3,20],[3,29]],["inst_mux"],["port","input"]],["arlen_ic",[[4,4],[4,28]],[[4,20],[4,28]],["inst_mux"],["port","input"]],["arsize_ic",[[5,4],[5,29]],[[5,20],[5,29]],["inst_mux"],["port","input"]],["arburst_ic",[[6,4],[6,30]],[[6,20],[6,30]],["inst_mux"],["port","input"]],["arlock_ic",[[7,4],[7,29]],[[7,20],[7,29]],["inst_mux"],["port","input"]],["arcache_ic",[[8,4],[8,30]],[[8,20],[8,30]],["inst_mux"],["port","input"]],["arprot_ic",[[9,4],[9,29]],[[9,20],[9,29]],["inst_mux"],["port","input"]],["arvalid_ic",[[10,4],[10,30]],[[10,20],[10,30]],["inst_mux"],["port","input"]],["arready_ic",[[11,4],[11,30]],[[11,20],[11,30]],["inst_mux"],["port","output"]],["rid_ic",[[13,4],[13,26]],[[13,20],[13,26]],["inst_mux"],["port","output"]],["rdata_ic",[[14,4],[14,28]],[[14,20],[14,28]],["inst_mux"],["port","output"]],["rresp_ic",[[15,4],[15,28]],[[15,20],[15,28]],["inst_mux"],["port","output"]],["rlast_ic",[[16,4],[16,28]],[[16,20],[16,28]],["inst_mux"],["port","output"]],["rvalid_ic",[[17,4],[17,29]],[[17,20],[17,29]],["inst_mux"],["port","output"]],["rready_ic",[[18,4],[18,29]],[[18,20],[18,29]],["inst_mux"],["port","input"]],["awid_ic",[[20,4],[20,27]],[[20,20],[20,27]],["inst_mux"],["port","input"]],["awaddr_ic",[[21,4],[21,29]],[[21,20],[21,29]],["inst_mux"],["port","input"]],["awlen_ic",[[22,4],[22,28]],[[22,20],[22,28]],["inst_mux"],["port","input"]],["awsize_ic",[[23,4],[23,29]],[[23,20],[23,29]],["inst_mux"],["port","input"]],["awburst_ic",[[24,4],[24,30]],[[24,20],[24,30]],["inst_mux"],["port","input"]],["awlock_ic",[[25,4],[25,29]],[[25,20],[25,29]],["inst_mux"],["port","input"]],["awcache_ic",[[26,4],[26,30]],[[26,20],[26,30]],["inst_mux"],["port","input"]],["awprot_ic",[[27,4],[27,29]],[[27,20],[27,29]],["inst_mux"],["port","input"]],["awvalid_ic",[[28,4],[28,30]],[[28,20],[28,30]],["inst_mux"],["port","input"]],["awready_ic",[[29,4],[29,30]],[[29,20],[29,30]],["inst_mux"],["port","output"]],["wid_ic",[[31,4],[31,26]],[[31,20],[31,26]],["inst_mux"],["port","input"]],["wdata_ic",[[32,4],[32,28]],[[32,20],[32,28]],["inst_mux"],["port","input"]],["wstrb_ic",[[33,4],[33,28]],[[33,20],[33,28]],["inst_mux"],["port","input"]],["wlast_ic",[[34,4],[34,28]],[[34,20],[34,28]],["inst_mux"],["port","input"]],["wvalid_ic",[[35,4],[35,29]],[[35,20],[35,29]],["inst_mux"],["port","input"]],["wready_ic",[[36,4],[36,29]],[[36,20],[36,29]],["inst_mux"],["port","output"]],["bid_ic",[[38,4],[38,26]],[[38,20],[38,26]],["inst_mux"],["port","output"]],["bvalid_ic",[[39,4],[39,29]],[[39,20],[39,29]],["inst_mux"],["port","output"]],["bresp_ic",[[40,4],[40,28]],[[40,20],[40,28]],["inst_mux"],["port","output"]],["bready_ic",[[41,4],[41,29]],[[41,20],[41,29]],["inst_mux"],["port","input"]],["arid_iu",[[43,4],[43,27]],[[43,20],[43,27]],["inst_mux"],["port","input"]],["araddr_iu",[[44,4],[44,29]],[[44,20],[44,29]],["inst_mux"],["port","input"]],["arlen_iu",[[45,4],[45,28]],[[45,20],[45,28]],["inst_mux"],["port","input"]],["arsize_iu",[[46,4],[46,29]],[[46,20],[46,29]],["inst_mux"],["port","input"]],["arburst_iu",[[47,4],[47,30]],[[47,20],[47,30]],["inst_mux"],["port","input"]],["arlock_iu",[[48,4],[48,29]],[[48,20],[48,29]],["inst_mux"],["port","input"]],["arcache_iu",[[49,4],[49,30]],[[49,20],[49,30]],["inst_mux"],["port","input"]],["arprot_iu",[[50,4],[50,29]],[[50,20],[50,29]],["inst_mux"],["port","input"]],["arvalid_iu",[[51,4],[51,30]],[[51,20],[51,30]],["inst_mux"],["port","input"]],["arready_iu",[[52,4],[52,30]],[[52,20],[52,30]],["inst_mux"],["port","output"]],["rid_iu",[[54,4],[54,26]],[[54,20],[54,26]],["inst_mux"],["port","output"]],["rdata_iu",[[55,4],[55,28]],[[55,20],[55,28]],["inst_mux"],["port","output"]],["rresp_iu",[[56,4],[56,28]],[[56,20],[56,28]],["inst_mux"],["port","output"]],["rlast_iu",[[57,4],[57,28]],[[57,20],[57,28]],["inst_mux"],["port","output"]],["rvalid_iu",[[58,4],[58,29]],[[58,20],[58,29]],["inst_mux"],["port","output"]],["rready_iu",[[59,4],[59,29]],[[59,20],[59,29]],["inst_mux"],["port","input"]],["awid_iu",[[61,4],[61,27]],[[61,20],[61,27]],["inst_mux"],["port","input"]],["awaddr_iu",[[62,4],[62,29]],[[62,20],[62,29]],["inst_mux"],["port","input"]],["awlen_iu",[[63,4],[63,28]],[[63,20],[63,28]],["inst_mux"],["port","input"]],["awsize_iu",[[64,4],[64,29]],[[64,20],[64,29]],["inst_mux"],["port","input"]],["awburst_iu",[[65,4],[65,30]],[[65,20],[65,30]],["inst_mux"],["port","input"]],["awlock_iu",[[66,4],[66,29]],[[66,20],[66,29]],["inst_mux"],["port","input"]],["awcache_iu",[[67,4],[67,30]],[[67,20],[67,30]],["inst_mux"],["port","input"]],["awprot_iu",[[68,4],[68,29]],[[68,20],[68,29]],["inst_mux"],["port","input"]],["awvalid_iu",[[69,4],[69,30]],[[69,20],[69,30]],["inst_mux"],["port","input"]],["awready_iu",[[70,4],[70,30]],[[70,20],[70,30]],["inst_mux"],["port","output"]],["wid_iu",[[72,4],[72,26]],[[72,20],[72,26]],["inst_mux"],["port","input"]],["wdata_iu",[[73,4],[73,28]],[[73,20],[73,28]],["inst_mux"],["port","input"]],["wstrb_iu",[[74,4],[74,28]],[[74,20],[74,28]],["inst_mux"],["port","input"]],["wlast_iu",[[75,4],[75,28]],[[75,20],[75,28]],["inst_mux"],["port","input"]],["wvalid_iu",[[76,4],[76,29]],[[76,20],[76,29]],["inst_mux"],["port","input"]],["wready_iu",[[77,4],[77,29]],[[77,20],[77,29]],["inst_mux"],["port","output"]],["bid_iu",[[79,4],[79,26]],[[79,20],[79,26]],["inst_mux"],["port","output"]],["bvalid_iu",[[80,4],[80,29]],[[80,20],[80,29]],["inst_mux"],["port","output"]],["bresp_iu",[[81,4],[81,28]],[[81,20],[81,28]],["inst_mux"],["port","output"]],["bready_iu",[[82,4],[82,29]],[[82,20],[82,29]],["inst_mux"],["port","input"]],["arid",[[84,4],[84,22]],[[84,18],[84,22]],["inst_mux"],["port","output"]],["araddr",[[85,4],[85,24]],[[85,18],[85,24]],["inst_mux"],["port","output"]],["arlen",[[86,4],[86,23]],[[86,18],[86,23]],["inst_mux"],["port","output"]],["arsize",[[87,4],[87,24]],[[87,18],[87,24]],["inst_mux"],["port","output"]],["arburst",[[88,4],[88,25]],[[88,18],[88,25]],["inst_mux"],["port","output"]],["arlock",[[89,4],[89,24]],[[89,18],[89,24]],["inst_mux"],["port","output"]],["arcache",[[90,4],[90,25]],[[90,18],[90,25]],["inst_mux"],["port","output"]],["arprot",[[91,4],[91,24]],[[91,18],[91,24]],["inst_mux"],["port","output"]],["arvalid",[[92,4],[92,25]],[[92,18],[92,25]],["inst_mux"],["port","output"]],["arready",[[93,4],[93,25]],[[93,18],[93,25]],["inst_mux"],["port","input"]],["rid",[[95,4],[95,21]],[[95,18],[95,21]],["inst_mux"],["port","input"]],["rdata",[[96,4],[96,23]],[[96,18],[96,23]],["inst_mux"],["port","input"]],["rresp",[[97,4],[97,23]],[[97,18],[97,23]],["inst_mux"],["port","input"]],["rlast",[[98,4],[98,23]],[[98,18],[98,23]],["inst_mux"],["port","input"]],["rvalid",[[99,4],[99,24]],[[99,18],[99,24]],["inst_mux"],["port","input"]],["rready",[[100,4],[100,24]],[[100,18],[100,24]],["inst_mux"],["port","output"]],["awid",[[102,4],[102,22]],[[102,18],[102,22]],["inst_mux"],["port","output"]],["awaddr",[[103,4],[103,24]],[[103,18],[103,24]],["inst_mux"],["port","output"]],["awlen",[[104,4],[104,23]],[[104,18],[104,23]],["inst_mux"],["port","output"]],["awsize",[[105,4],[105,24]],[[105,18],[105,24]],["inst_mux"],["port","output"]],["awburst",[[106,4],[106,25]],[[106,18],[106,25]],["inst_mux"],["port","output"]],["awlock",[[107,4],[107,24]],[[107,18],[107,24]],["inst_mux"],["port","output"]],["awcache",[[108,4],[108,25]],[[108,18],[108,25]],["inst_mux"],["port","output"]],["awprot",[[109,4],[109,24]],[[109,18],[109,24]],["inst_mux"],["port","output"]],["awvalid",[[110,4],[110,25]],[[110,18],[110,25]],["inst_mux"],["port","output"]],["awready",[[111,4],[111,25]],[[111,18],[111,25]],["inst_mux"],["port","input"]],["wid",[[113,4],[113,21]],[[113,18],[113,21]],["inst_mux"],["port","output"]],["wdata",[[114,4],[114,23]],[[114,18],[114,23]],["inst_mux"],["port","output"]],["wstrb",[[115,4],[115,23]],[[115,18],[115,23]],["inst_mux"],["port","output"]],["wlast",[[116,4],[116,23]],[[116,18],[116,23]],["inst_mux"],["port","output"]],["wvalid",[[117,4],[117,24]],[[117,18],[117,24]],["inst_mux"],["port","output"]],["wready",[[118,4],[118,24]],[[118,18],[118,24]],["inst_mux"],["port","input"]],["bid",[[120,4],[120,21]],[[120,18],[120,21]],["inst_mux"],["port","input"]],["bvalid",[[121,4],[121,24]],[[121,18],[121,24]],["inst_mux"],["port","input"]],["bresp",[[122,4],[122,23]],[[122,18],[122,23]],["inst_mux"],["port","input"]],["bready",[[123,4],[123,24]],[[123,18],[123,24]],["inst_mux"],["port","output"]],["axi_ic_iu",[[125,4],[176,5]],[[125,13],[125,22]],["inst_mux"],["instance","axi_rmux"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/arbiter/inst_top.v",[[[[[["inst_top",[[1,0],[68,2]],[[1,7],[1,15]],[],["module"]],[352,9]],[[["aclk",[[2,4],[2,28]],[[2,24],[2,28]],["inst_top"],["port","wire"]],["aresetn",[[3,4],[3,31]],[[3,24],[3,31]],["inst_top"],["port","wire"]],["inst_req",[[15,4],[15,29]],[[15,21],[15,29]],["inst_top"],["port","input"]],["inst_wr",[[16,4],[16,28]],[[16,21],[16,28]],["inst_top"],["port","input"]],["inst_size",[[17,4],[17,30]],[[17,21],[17,30]],["inst_top"],["port","input"]],["inst_index",[[18,4],[18,31]],[[18,21],[18,31]],["inst_top"],["port","input"]],["inst_tag",[[19,4],[19,29]],[[19,21],[19,29]],["inst_top"],["port","input"]],["inst_hasException",[[20,4],[20,38]],[[20,21],[20,38]],["inst_top"],["port","input"]],["inst_unCache",[[21,4],[21,33]],[[21,21],[21,33]],["inst_top"],["port","input"]],["inst_wdata",[[22,4],[22,31]],[[22,21],[22,31]],["inst_top"],["port","input"]],["inst_rdata",[[23,4],[23,31]],[[23,21],[23,31]],["inst_top"],["port","output"]],["inst_index_ok",[[24,4],[24,34]],[[24,21],[24,34]],["inst_top"],["port","output"]],["inst_data_ok",[[25,4],[25,33]],[[25,21],[25,33]],["inst_top"],["port","output"]],["arid",[[28,4],[28,22]],[[28,18],[28,22]],["inst_top"],["port","output"]],["araddr",[[29,4],[29,24]],[[29,18],[29,24]],["inst_top"],["port","output"]],["arlen",[[30,4],[30,23]],[[30,18],[30,23]],["inst_top"],["port","output"]],["arsize",[[31,4],[31,24]],[[31,18],[31,24]],["inst_top"],["port","output"]],["arburst",[[32,4],[32,25]],[[32,18],[32,25]],["inst_top"],["port","output"]],["arlock",[[33,4],[33,24]],[[33,18],[33,24]],["inst_top"],["port","output"]],["arcache",[[34,4],[34,25]],[[34,18],[34,25]],["inst_top"],["port","output"]],["arprot",[[35,4],[35,24]],[[35,18],[35,24]],["inst_top"],["port","output"]],["arvalid",[[36,4],[36,25]],[[36,18],[36,25]],["inst_top"],["port","output"]],["arready",[[37,4],[37,25]],[[37,18],[37,25]],["inst_top"],["port","input"]],["rid",[[39,4],[39,21]],[[39,18],[39,21]],["inst_top"],["port","input"]],["rdata",[[40,4],[40,23]],[[40,18],[40,23]],["inst_top"],["port","input"]],["rresp",[[41,4],[41,23]],[[41,18],[41,23]],["inst_top"],["port","input"]],["rlast",[[42,4],[42,23]],[[42,18],[42,23]],["inst_top"],["port","input"]],["rvalid",[[43,4],[43,24]],[[43,18],[43,24]],["inst_top"],["port","input"]],["rready",[[44,4],[44,24]],[[44,18],[44,24]],["inst_top"],["port","output"]],["awid",[[46,4],[46,22]],[[46,18],[46,22]],["inst_top"],["port","output"]],["awaddr",[[47,4],[47,24]],[[47,18],[47,24]],["inst_top"],["port","output"]],["awlen",[[48,4],[48,23]],[[48,18],[48,23]],["inst_top"],["port","output"]],["awsize",[[49,4],[49,24]],[[49,18],[49,24]],["inst_top"],["port","output"]],["awburst",[[50,4],[50,25]],[[50,18],[50,25]],["inst_top"],["port","output"]],["awlock",[[51,4],[51,24]],[[51,18],[51,24]],["inst_top"],["port","output"]],["awcache",[[52,4],[52,25]],[[52,18],[52,25]],["inst_top"],["port","output"]],["awprot",[[53,4],[53,24]],[[53,18],[53,24]],["inst_top"],["port","output"]],["awvalid",[[54,4],[54,25]],[[54,18],[54,25]],["inst_top"],["port","output"]],["awready",[[55,4],[55,25]],[[55,18],[55,25]],["inst_top"],["port","input"]],["wid",[[57,4],[57,21]],[[57,18],[57,21]],["inst_top"],["port","output"]],["wdata",[[58,4],[58,23]],[[58,18],[58,23]],["inst_top"],["port","output"]],["wstrb",[[59,4],[59,23]],[[59,18],[59,23]],["inst_top"],["port","output"]],["wlast",[[60,4],[60,23]],[[60,18],[60,23]],["inst_top"],["port","output"]],["wvalid",[[61,4],[61,24]],[[61,18],[61,24]],["inst_top"],["port","output"]],["wready",[[62,4],[62,24]],[[62,18],[62,24]],["inst_top"],["port","input"]],["bid",[[64,4],[64,21]],[[64,18],[64,21]],["inst_top"],["port","input"]],["bvalid",[[65,4],[65,24]],[[65,18],[65,24]],["inst_top"],["port","input"]],["bresp",[[66,4],[66,23]],[[66,18],[66,23]],["inst_top"],["port","input"]],["bready",[[67,4],[67,24]],[[67,18],[67,24]],["inst_top"],["port","output"]],["inst_cache_arid",[[71,4],[71,32]],[[71,17],[71,32]],["inst_top"],["variable","wire"]],["inst_cache_araddr",[[72,4],[72,34]],[[72,17],[72,34]],["inst_top"],["variable","wire"]],["inst_cache_arlen",[[73,4],[73,33]],[[73,17],[73,33]],["inst_top"],["variable","wire"]],["inst_cache_arsize",[[74,4],[74,34]],[[74,17],[74,34]],["inst_top"],["variable","wire"]],["inst_cache_arburst",[[75,4],[75,35]],[[75,17],[75,35]],["inst_top"],["variable","wire"]],["inst_cache_arlock",[[76,4],[76,34]],[[76,17],[76,34]],["inst_top"],["variable","wire"]],["inst_cache_arcache",[[77,4],[77,35]],[[77,17],[77,35]],["inst_top"],["variable","wire"]],["inst_cache_arprot",[[78,4],[78,34]],[[78,17],[78,34]],["inst_top"],["variable","wire"]],["inst_cache_arvalid",[[79,4],[79,35]],[[79,17],[79,35]],["inst_top"],["variable","wire"]],["inst_cache_arready",[[80,4],[80,35]],[[80,17],[80,35]],["inst_top"],["variable","wire"]],["inst_cache_rid",[[82,4],[82,31]],[[82,17],[82,31]],["inst_top"],["variable","wire"]],["inst_cache_rdata",[[83,4],[83,33]],[[83,17],[83,33]],["inst_top"],["variable","wire"]],["inst_cache_rresp",[[84,4],[84,33]],[[84,17],[84,33]],["inst_top"],["variable","wire"]],["inst_cache_rlast",[[85,4],[85,33]],[[85,17],[85,33]],["inst_top"],["variable","wire"]],["inst_cache_rvalid",[[86,4],[86,34]],[[86,17],[86,34]],["inst_top"],["variable","wire"]],["inst_cache_rready",[[87,4],[87,34]],[[87,17],[87,34]],["inst_top"],["variable","wire"]],["inst_cache_awid",[[89,4],[89,32]],[[89,17],[89,32]],["inst_top"],["variable","wire"]],["inst_cache_awaddr",[[90,4],[90,34]],[[90,17],[90,34]],["inst_top"],["variable","wire"]],["inst_cache_awlen",[[91,4],[91,33]],[[91,17],[91,33]],["inst_top"],["variable","wire"]],["inst_cache_awsize",[[92,4],[92,34]],[[92,17],[92,34]],["inst_top"],["variable","wire"]],["inst_cache_awburst",[[93,4],[93,35]],[[93,17],[93,35]],["inst_top"],["variable","wire"]],["inst_cache_awlock",[[94,4],[94,34]],[[94,17],[94,34]],["inst_top"],["variable","wire"]],["inst_cache_awcache",[[95,4],[95,35]],[[95,17],[95,35]],["inst_top"],["variable","wire"]],["inst_cache_awprot",[[96,4],[96,34]],[[96,17],[96,34]],["inst_top"],["variable","wire"]],["inst_cache_awvalid",[[97,4],[97,35]],[[97,17],[97,35]],["inst_top"],["variable","wire"]],["inst_cache_awready",[[98,4],[98,35]],[[98,17],[98,35]],["inst_top"],["variable","wire"]],["inst_cache_wid",[[100,4],[100,31]],[[100,17],[100,31]],["inst_top"],["variable","wire"]],["inst_cache_wdata",[[101,4],[101,33]],[[101,17],[101,33]],["inst_top"],["variable","wire"]],["inst_cache_wstrb",[[102,4],[102,33]],[[102,17],[102,33]],["inst_top"],["variable","wire"]],["inst_cache_wlast",[[103,4],[103,33]],[[103,17],[103,33]],["inst_top"],["variable","wire"]],["inst_cache_wvalid",[[104,4],[104,34]],[[104,17],[104,34]],["inst_top"],["variable","wire"]],["inst_cache_wready",[[105,4],[105,34]],[[105,17],[105,34]],["inst_top"],["variable","wire"]],["inst_cache_bid",[[107,4],[107,31]],[[107,17],[107,31]],["inst_top"],["variable","wire"]],["inst_cache_bresp",[[108,4],[108,33]],[[108,17],[108,33]],["inst_top"],["variable","wire"]],["inst_cache_bvalid",[[109,4],[109,34]],[[109,17],[109,34]],["inst_top"],["variable","wire"]],["inst_cache_bready",[[110,4],[110,34]],[[110,17],[110,34]],["inst_top"],["variable","wire"]],["inst_uca_req",[[113,4],[113,30]],[[113,18],[113,30]],["inst_top"],["variable","wire"]],["inst_uca_addr",[[114,4],[114,31]],[[114,18],[114,31]],["inst_top"],["variable","wire"]],["inst_uca_rdata",[[115,4],[115,32]],[[115,18],[115,32]],["inst_top"],["variable","wire"]],["inst_uca_addr_ok",[[116,4],[116,34]],[[116,18],[116,34]],["inst_top"],["variable","wire"]],["inst_uca_data_ok",[[117,4],[117,34]],[[117,18],[117,34]],["inst_top"],["variable","wire"]],["inst_uncache_arid",[[120,4],[120,34]],[[120,17],[120,34]],["inst_top"],["variable","wire"]],["inst_uncache_araddr",[[121,4],[121,36]],[[121,17],[121,36]],["inst_top"],["variable","wire"]],["inst_uncache_arlen",[[122,4],[122,35]],[[122,17],[122,35]],["inst_top"],["variable","wire"]],["inst_uncache_arsize",[[123,4],[123,36]],[[123,17],[123,36]],["inst_top"],["variable","wire"]],["inst_uncache_arburst",[[124,4],[124,37]],[[124,17],[124,37]],["inst_top"],["variable","wire"]],["inst_uncache_arlock",[[125,4],[125,36]],[[125,17],[125,36]],["inst_top"],["variable","wire"]],["inst_uncache_arcache",[[126,4],[126,37]],[[126,17],[126,37]],["inst_top"],["variable","wire"]],["inst_uncache_arprot",[[127,4],[127,36]],[[127,17],[127,36]],["inst_top"],["variable","wire"]],["inst_uncache_arvalid",[[128,4],[128,37]],[[128,17],[128,37]],["inst_top"],["variable","wire"]],["inst_uncache_arready",[[129,4],[129,37]],[[129,17],[129,37]],["inst_top"],["variable","wire"]],["inst_uncache_rid",[[130,4],[130,33]],[[130,17],[130,33]],["inst_top"],["variable","wire"]],["inst_uncache_rdata",[[131,4],[131,35]],[[131,17],[131,35]],["inst_top"],["variable","wire"]],["inst_uncache_rresp",[[132,4],[132,35]],[[132,17],[132,35]],["inst_top"],["variable","wire"]],["inst_uncache_rlast",[[133,4],[133,35]],[[133,17],[133,35]],["inst_top"],["variable","wire"]],["inst_uncache_rvalid",[[134,4],[134,36]],[[134,17],[134,36]],["inst_top"],["variable","wire"]],["inst_uncache_rready",[[135,4],[135,36]],[[135,17],[135,36]],["inst_top"],["variable","wire"]],["inst_uncache_awid",[[136,4],[136,40]],[[136,17],[136,34]],["inst_top"],["variable","wire"]],["inst_uncache_awaddr",[[137,4],[137,40]],[[137,17],[137,36]],["inst_top"],["variable","wire"]],["inst_uncache_awlen",[[138,4],[138,40]],[[138,17],[138,35]],["inst_top"],["variable","wire"]],["inst_uncache_awsize",[[139,4],[139,40]],[[139,17],[139,36]],["inst_top"],["variable","wire"]],["inst_uncache_awburst",[[140,4],[140,40]],[[140,17],[140,37]],["inst_top"],["variable","wire"]],["inst_uncache_awlock",[[141,4],[141,40]],[[141,17],[141,36]],["inst_top"],["variable","wire"]],["inst_uncache_awcache",[[142,4],[142,40]],[[142,17],[142,37]],["inst_top"],["variable","wire"]],["inst_uncache_awprot",[[143,4],[143,40]],[[143,17],[143,36]],["inst_top"],["variable","wire"]],["inst_uncache_awvalid",[[144,4],[144,40]],[[144,17],[144,37]],["inst_top"],["variable","wire"]],["inst_uncache_awready",[[145,4],[145,37]],[[145,17],[145,37]],["inst_top"],["variable","wire"]],["inst_uncache_wid",[[146,4],[146,40]],[[146,17],[146,33]],["inst_top"],["variable","wire"]],["inst_uncache_wdata",[[147,4],[147,40]],[[147,17],[147,35]],["inst_top"],["variable","wire"]],["inst_uncache_wstrb",[[148,4],[148,40]],[[148,17],[148,35]],["inst_top"],["variable","wire"]],["inst_uncache_wlast",[[149,4],[149,40]],[[149,17],[149,35]],["inst_top"],["variable","wire"]],["inst_uncache_wvalid",[[150,4],[150,40]],[[150,17],[150,36]],["inst_top"],["variable","wire"]],["inst_uncache_wready",[[151,4],[151,36]],[[151,17],[151,36]],["inst_top"],["variable","wire"]],["inst_uncache_bid",[[152,4],[152,33]],[[152,17],[152,33]],["inst_top"],["variable","wire"]],["inst_uncache_bresp",[[153,4],[153,35]],[[153,17],[153,35]],["inst_top"],["variable","wire"]],["inst_uncache_bvalid",[[154,4],[154,36]],[[154,17],[154,36]],["inst_top"],["variable","wire"]],["inst_uncache_bready",[[155,4],[155,36]],[[155,17],[155,36]],["inst_top"],["variable","wire"]],["u_icache_tp",[[157,4],[212,5]],[[157,12],[157,23]],["inst_top"],["instance","icache"]],["u_inst_uncache",[[213,4],[237,5]],[[213,17],[213,31]],["inst_top"],["instance","inst_uncache"]],["u_inst_mux",[[239,0],[350,1]],[[239,10],[239,20]],["inst_top"],["instance","inst_mux"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/cache_top.v",[[[[[["cache_top",[[1,0],[90,2]],[[1,7],[1,16]],[],["module"]],[418,9]],[[["aclk",[[2,4],[2,23]],[[2,19],[2,23]],["cache_top"],["port","input"]],["aresetn",[[3,4],[3,26]],[[3,19],[3,26]],["cache_top"],["port","input"]],["inst_req",[[24,4],[24,29]],[[24,21],[24,29]],["cache_top"],["port","input"]],["inst_wr",[[25,4],[25,28]],[[25,21],[25,28]],["cache_top"],["port","input"]],["inst_size",[[26,4],[26,30]],[[26,21],[26,30]],["cache_top"],["port","input"]],["inst_index",[[27,4],[27,31]],[[27,21],[27,31]],["cache_top"],["port","input"]],["inst_tag",[[28,4],[28,29]],[[28,21],[28,29]],["cache_top"],["port","input"]],["inst_hasException",[[29,4],[29,38]],[[29,21],[29,38]],["cache_top"],["port","input"]],["inst_unCache",[[30,4],[30,33]],[[30,21],[30,33]],["cache_top"],["port","input"]],["inst_wdata",[[31,4],[31,31]],[[31,21],[31,31]],["cache_top"],["port","input"]],["inst_rdata",[[32,4],[32,31]],[[32,21],[32,31]],["cache_top"],["port","output"]],["inst_index_ok",[[33,4],[33,34]],[[33,21],[33,34]],["cache_top"],["port","output"]],["inst_data_ok",[[34,4],[34,33]],[[34,21],[34,33]],["cache_top"],["port","output"]],["data_req",[[36,4],[36,29]],[[36,21],[36,29]],["cache_top"],["port","input"]],["data_wr",[[37,4],[37,28]],[[37,21],[37,28]],["cache_top"],["port","input"]],["data_size",[[38,4],[38,30]],[[38,21],[38,30]],["cache_top"],["port","input"]],["data_index",[[39,4],[39,31]],[[39,21],[39,31]],["cache_top"],["port","input"]],["data_tag",[[40,4],[40,29]],[[40,21],[40,29]],["cache_top"],["port","input"]],["data_hasException",[[41,4],[41,38]],[[41,21],[41,38]],["cache_top"],["port","input"]],["data_unCache",[[42,4],[42,33]],[[42,21],[42,33]],["cache_top"],["port","input"]],["data_wstrb",[[43,4],[43,31]],[[43,21],[43,31]],["cache_top"],["port","input"]],["data_wdata",[[44,4],[44,31]],[[44,21],[44,31]],["cache_top"],["port","input"]],["data_rdata",[[45,4],[45,31]],[[45,21],[45,31]],["cache_top"],["port","output"]],["data_index_ok",[[46,4],[46,34]],[[46,21],[46,34]],["cache_top"],["port","output"]],["data_data_ok",[[47,4],[47,33]],[[47,21],[47,33]],["cache_top"],["port","output"]],["arid",[[50,4],[50,23]],[[50,19],[50,23]],["cache_top"],["port","output"]],["araddr",[[51,4],[51,25]],[[51,19],[51,25]],["cache_top"],["port","output"]],["arlen",[[52,4],[52,24]],[[52,19],[52,24]],["cache_top"],["port","output"]],["arsize",[[53,4],[53,25]],[[53,19],[53,25]],["cache_top"],["port","output"]],["arburst",[[54,4],[54,26]],[[54,19],[54,26]],["cache_top"],["port","output"]],["arlock",[[55,4],[55,25]],[[55,19],[55,25]],["cache_top"],["port","output"]],["arcache",[[56,4],[56,26]],[[56,19],[56,26]],["cache_top"],["port","output"]],["arprot",[[57,4],[57,25]],[[57,19],[57,25]],["cache_top"],["port","output"]],["arvalid",[[58,4],[58,26]],[[58,19],[58,26]],["cache_top"],["port","output"]],["arready",[[59,4],[59,26]],[[59,19],[59,26]],["cache_top"],["port","input"]],["rid",[[61,4],[61,22]],[[61,19],[61,22]],["cache_top"],["port","input"]],["rdata",[[62,4],[62,24]],[[62,19],[62,24]],["cache_top"],["port","input"]],["rresp",[[63,4],[63,24]],[[63,19],[63,24]],["cache_top"],["port","input"]],["rlast",[[64,4],[64,24]],[[64,19],[64,24]],["cache_top"],["port","input"]],["rvalid",[[65,4],[65,25]],[[65,19],[65,25]],["cache_top"],["port","input"]],["rready",[[66,4],[66,25]],[[66,19],[66,25]],["cache_top"],["port","output"]],["awid",[[68,4],[68,23]],[[68,19],[68,23]],["cache_top"],["port","output"]],["awaddr",[[69,4],[69,25]],[[69,19],[69,25]],["cache_top"],["port","output"]],["awlen",[[70,4],[70,24]],[[70,19],[70,24]],["cache_top"],["port","output"]],["awsize",[[71,4],[71,25]],[[71,19],[71,25]],["cache_top"],["port","output"]],["awburst",[[72,4],[72,26]],[[72,19],[72,26]],["cache_top"],["port","output"]],["awlock",[[73,4],[73,25]],[[73,19],[73,25]],["cache_top"],["port","output"]],["awcache",[[74,4],[74,26]],[[74,19],[74,26]],["cache_top"],["port","output"]],["awprot",[[75,4],[75,25]],[[75,19],[75,25]],["cache_top"],["port","output"]],["awvalid",[[76,4],[76,26]],[[76,19],[76,26]],["cache_top"],["port","output"]],["awready",[[77,4],[77,26]],[[77,19],[77,26]],["cache_top"],["port","input"]],["wid",[[79,4],[79,22]],[[79,19],[79,22]],["cache_top"],["port","output"]],["wdata",[[80,4],[80,24]],[[80,19],[80,24]],["cache_top"],["port","output"]],["wstrb",[[81,4],[81,24]],[[81,19],[81,24]],["cache_top"],["port","output"]],["wlast",[[82,4],[82,24]],[[82,19],[82,24]],["cache_top"],["port","output"]],["wvalid",[[83,4],[83,25]],[[83,19],[83,25]],["cache_top"],["port","output"]],["wready",[[84,4],[84,25]],[[84,19],[84,25]],["cache_top"],["port","input"]],["bid",[[86,4],[86,22]],[[86,19],[86,22]],["cache_top"],["port","input"]],["bresp",[[87,4],[87,24]],[[87,19],[87,24]],["cache_top"],["port","input"]],["bvalid",[[88,4],[88,25]],[[88,19],[88,25]],["cache_top"],["port","input"]],["bready",[[89,4],[89,25]],[[89,19],[89,25]],["cache_top"],["port","output"]],["inst_top_arid",[[92,4],[92,30]],[[92,17],[92,30]],["cache_top"],["variable","wire"]],["inst_top_araddr",[[93,4],[93,32]],[[93,17],[93,32]],["cache_top"],["variable","wire"]],["inst_top_arlen",[[94,4],[94,31]],[[94,17],[94,31]],["cache_top"],["variable","wire"]],["inst_top_arsize",[[95,4],[95,32]],[[95,17],[95,32]],["cache_top"],["variable","wire"]],["inst_top_arburst",[[96,4],[96,33]],[[96,17],[96,33]],["cache_top"],["variable","wire"]],["inst_top_arlock",[[97,4],[97,32]],[[97,17],[97,32]],["cache_top"],["variable","wire"]],["inst_top_arcache",[[98,4],[98,33]],[[98,17],[98,33]],["cache_top"],["variable","wire"]],["inst_top_arprot",[[99,4],[99,32]],[[99,17],[99,32]],["cache_top"],["variable","wire"]],["inst_top_arvalid",[[100,4],[100,33]],[[100,17],[100,33]],["cache_top"],["variable","wire"]],["inst_top_arready",[[101,4],[101,33]],[[101,17],[101,33]],["cache_top"],["variable","wire"]],["inst_top_rid",[[103,4],[103,29]],[[103,17],[103,29]],["cache_top"],["variable","wire"]],["inst_top_rdata",[[104,4],[104,31]],[[104,17],[104,31]],["cache_top"],["variable","wire"]],["inst_top_rresp",[[105,4],[105,31]],[[105,17],[105,31]],["cache_top"],["variable","wire"]],["inst_top_rlast",[[106,4],[106,31]],[[106,17],[106,31]],["cache_top"],["variable","wire"]],["inst_top_rvalid",[[107,4],[107,32]],[[107,17],[107,32]],["cache_top"],["variable","wire"]],["inst_top_rready",[[108,4],[108,32]],[[108,17],[108,32]],["cache_top"],["variable","wire"]],["inst_top_awid",[[110,4],[110,30]],[[110,17],[110,30]],["cache_top"],["variable","wire"]],["inst_top_awaddr",[[111,4],[111,32]],[[111,17],[111,32]],["cache_top"],["variable","wire"]],["inst_top_awlen",[[112,4],[112,31]],[[112,17],[112,31]],["cache_top"],["variable","wire"]],["inst_top_awsize",[[113,4],[113,32]],[[113,17],[113,32]],["cache_top"],["variable","wire"]],["inst_top_awburst",[[114,4],[114,33]],[[114,17],[114,33]],["cache_top"],["variable","wire"]],["inst_top_awlock",[[115,4],[115,32]],[[115,17],[115,32]],["cache_top"],["variable","wire"]],["inst_top_awcache",[[116,4],[116,33]],[[116,17],[116,33]],["cache_top"],["variable","wire"]],["inst_top_awprot",[[117,4],[117,32]],[[117,17],[117,32]],["cache_top"],["variable","wire"]],["inst_top_awvalid",[[118,4],[118,33]],[[118,17],[118,33]],["cache_top"],["variable","wire"]],["inst_top_awready",[[119,4],[119,33]],[[119,17],[119,33]],["cache_top"],["variable","wire"]],["inst_top_wid",[[121,4],[121,29]],[[121,17],[121,29]],["cache_top"],["variable","wire"]],["inst_top_wdata",[[122,4],[122,31]],[[122,17],[122,31]],["cache_top"],["variable","wire"]],["inst_top_wstrb",[[123,4],[123,31]],[[123,17],[123,31]],["cache_top"],["variable","wire"]],["inst_top_wlast",[[124,4],[124,31]],[[124,17],[124,31]],["cache_top"],["variable","wire"]],["inst_top_wvalid",[[125,4],[125,32]],[[125,17],[125,32]],["cache_top"],["variable","wire"]],["inst_top_wready",[[126,4],[126,32]],[[126,17],[126,32]],["cache_top"],["variable","wire"]],["inst_top_bid",[[128,4],[128,29]],[[128,17],[128,29]],["cache_top"],["variable","wire"]],["inst_top_bresp",[[129,4],[129,31]],[[129,17],[129,31]],["cache_top"],["variable","wire"]],["inst_top_bvalid",[[130,4],[130,32]],[[130,17],[130,32]],["cache_top"],["variable","wire"]],["inst_top_bready",[[131,4],[131,32]],[[131,17],[131,32]],["cache_top"],["variable","wire"]],["u_inst_top",[[132,0],[195,1]],[[132,10],[132,20]],["cache_top"],["instance","inst_top"]],["data_top_arid",[[197,4],[197,30]],[[197,17],[197,30]],["cache_top"],["variable","wire"]],["data_top_araddr",[[198,4],[198,32]],[[198,17],[198,32]],["cache_top"],["variable","wire"]],["data_top_arlen",[[199,4],[199,31]],[[199,17],[199,31]],["cache_top"],["variable","wire"]],["data_top_arsize",[[200,4],[200,32]],[[200,17],[200,32]],["cache_top"],["variable","wire"]],["data_top_arburst",[[201,4],[201,33]],[[201,17],[201,33]],["cache_top"],["variable","wire"]],["data_top_arlock",[[202,4],[202,32]],[[202,17],[202,32]],["cache_top"],["variable","wire"]],["data_top_arcache",[[203,4],[203,33]],[[203,17],[203,33]],["cache_top"],["variable","wire"]],["data_top_arprot",[[204,4],[204,32]],[[204,17],[204,32]],["cache_top"],["variable","wire"]],["data_top_arvalid",[[205,4],[205,33]],[[205,17],[205,33]],["cache_top"],["variable","wire"]],["data_top_arready",[[206,4],[206,33]],[[206,17],[206,33]],["cache_top"],["variable","wire"]],["data_top_rid",[[208,4],[208,29]],[[208,17],[208,29]],["cache_top"],["variable","wire"]],["data_top_rdata",[[209,4],[209,31]],[[209,17],[209,31]],["cache_top"],["variable","wire"]],["data_top_rresp",[[210,4],[210,31]],[[210,17],[210,31]],["cache_top"],["variable","wire"]],["data_top_rlast",[[211,4],[211,31]],[[211,17],[211,31]],["cache_top"],["variable","wire"]],["data_top_rvalid",[[212,4],[212,32]],[[212,17],[212,32]],["cache_top"],["variable","wire"]],["data_top_rready",[[213,4],[213,32]],[[213,17],[213,32]],["cache_top"],["variable","wire"]],["data_top_awid",[[215,4],[215,30]],[[215,17],[215,30]],["cache_top"],["variable","wire"]],["data_top_awaddr",[[216,4],[216,32]],[[216,17],[216,32]],["cache_top"],["variable","wire"]],["data_top_awlen",[[217,4],[217,31]],[[217,17],[217,31]],["cache_top"],["variable","wire"]],["data_top_awsize",[[218,4],[218,32]],[[218,17],[218,32]],["cache_top"],["variable","wire"]],["data_top_awburst",[[219,4],[219,33]],[[219,17],[219,33]],["cache_top"],["variable","wire"]],["data_top_awlock",[[220,4],[220,32]],[[220,17],[220,32]],["cache_top"],["variable","wire"]],["data_top_awcache",[[221,4],[221,33]],[[221,17],[221,33]],["cache_top"],["variable","wire"]],["data_top_awprot",[[222,4],[222,32]],[[222,17],[222,32]],["cache_top"],["variable","wire"]],["data_top_awvalid",[[223,4],[223,33]],[[223,17],[223,33]],["cache_top"],["variable","wire"]],["data_top_awready",[[224,4],[224,33]],[[224,17],[224,33]],["cache_top"],["variable","wire"]],["data_top_wid",[[226,4],[226,29]],[[226,17],[226,29]],["cache_top"],["variable","wire"]],["data_top_wdata",[[227,4],[227,31]],[[227,17],[227,31]],["cache_top"],["variable","wire"]],["data_top_wstrb",[[228,4],[228,31]],[[228,17],[228,31]],["cache_top"],["variable","wire"]],["data_top_wlast",[[229,4],[229,31]],[[229,17],[229,31]],["cache_top"],["variable","wire"]],["data_top_wvalid",[[230,4],[230,32]],[[230,17],[230,32]],["cache_top"],["variable","wire"]],["data_top_wready",[[231,4],[231,32]],[[231,17],[231,32]],["cache_top"],["variable","wire"]],["data_top_bid",[[233,4],[233,29]],[[233,17],[233,29]],["cache_top"],["variable","wire"]],["data_top_bresp",[[234,4],[234,31]],[[234,17],[234,31]],["cache_top"],["variable","wire"]],["data_top_bvalid",[[235,4],[235,32]],[[235,17],[235,32]],["cache_top"],["variable","wire"]],["data_top_bready",[[236,4],[236,32]],[[236,17],[236,32]],["cache_top"],["variable","wire"]],["u_data_top",[[237,0],[303,1]],[[237,10],[237,20]],["cache_top"],["instance","data_top"]],["u_axi_2to1_arbiter",[[304,0],[417,1]],[[304,18],[304,36]],["cache_top"],["instance","axi_2to1_arbiter"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/main/Cacheconst.vh",[[null,[],null,null,[["/home/hgh/code/chong/mycpu/cache/main/Cacheconst.vh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["IDLE",[[1,0],[2,0]],[[1,8],[1,12]],["source.systemverilog"],["macro"]],["RUN",[[2,0],[3,0]],[[2,8],[2,11]],["source.systemverilog"],["macro"]],["MISS",[[3,0],[4,0]],[[3,8],[3,12]],["source.systemverilog"],["macro"]],["REFILL",[[4,0],[5,0]],[[4,8],[4,14]],["source.systemverilog"],["macro"]],["FINISH",[[5,0],[6,0]],[[5,8],[5,14]],["source.systemverilog"],["macro"]],["RECOVER",[[6,0],[7,0]],[[6,8],[6,15]],["source.systemverilog"],["macro"]],["RESET",[[7,0],[8,0]],[[7,8],[7,13]],["source.systemverilog"],["macro"]],["CA_SEL",[[9,0],[10,0]],[[9,8],[9,14]],["source.systemverilog"],["macro"]],["CA_OP",[[10,0],[11,0]],[[10,8],[10,13]],["source.systemverilog"],["macro"]],["CA_WB",[[11,0],[12,0]],[[11,8],[11,13]],["source.systemverilog"],["macro"]],["DC_IWI",[[13,0],[14,0]],[[13,8],[13,14]],["source.systemverilog"],["macro"]],["DC_IST",[[14,0],[15,0]],[[14,8],[14,14]],["source.systemverilog"],["macro"]],["DC_HI",[[15,0],[16,0]],[[15,8],[15,13]],["source.systemverilog"],["macro"]],["DC_HWI",[[16,0],[17,0]],[[16,8],[16,14]],["source.systemverilog"],["macro"]],["IC_II",[[18,0],[19,0]],[[18,8],[18,13]],["source.systemverilog"],["macro"]],["IC_IST",[[19,0],[20,0]],[[19,8],[19,14]],["source.systemverilog"],["macro"]],["IC_HI",[[20,0],[21,0]],[[20,8],[20,13]],["source.systemverilog"],["macro"]],["PIPELINE_RUN",[[22,0],[23,0]],[[22,8],[22,20]],["source.systemverilog"],["macro"]],["PIPELINE_IDLE",[[23,0],[24,0]],[[23,8],[23,21]],["source.systemverilog"],["macro"]],["WB_IDLE",[[25,0],[26,0]],[[25,8],[25,15]],["source.systemverilog"],["macro"]],["WB_WRITE",[[26,0],[27,0]],[[26,8],[26,16]],["source.systemverilog"],["macro"]],["VIC_IDLE",[[28,0],[29,0]],[[28,8],[28,16]],["source.systemverilog"],["macro"]],["VIC_MISS",[[29,0],[30,0]],[[29,8],[29,16]],["source.systemverilog"],["macro"]],["VIC_AWRITE",[[30,0],[31,0]],[[30,8],[30,18]],["source.systemverilog"],["macro"]],["VIC_WRITE",[[31,0],[32,0]],[[31,8],[31,17]],["source.systemverilog"],["macro"]],["VIC_RES",[[32,0],[33,0]],[[32,8],[32,15]],["source.systemverilog"],["macro"]],["encoder4_2",[[34,0],[35,0]],[[34,8],[34,18]],["source.systemverilog"],["macro"]],["encoder2_1",[[35,0],[36,0]],[[35,8],[35,18]],["source.systemverilog"],["macro"]],["ICACHE_ARID",[[37,0],[38,0]],[[37,8],[37,19]],["source.systemverilog"],["macro"]],["ICACHE_RID",[[38,0],[40,0]],[[38,8],[38,18]],["source.systemverilog"],["macro"]],["IUNCA_ARID",[[40,0],[41,0]],[[40,8],[40,18]],["source.systemverilog"],["macro"]],["IUNCA_RID",[[41,0],[43,0]],[[41,8],[41,17]],["source.systemverilog"],["macro"]],["DCACHE_ARID",[[43,0],[44,0]],[[43,8],[43,19]],["source.systemverilog"],["macro"]],["DCACHE_RID",[[44,0],[45,0]],[[44,8],[44,18]],["source.systemverilog"],["macro"]],["DCACHE_AWID",[[45,0],[46,0]],[[45,8],[45,19]],["source.systemverilog"],["macro"]],["DCACHE_WID",[[46,0],[47,0]],[[46,8],[46,18]],["source.systemverilog"],["macro"]],["DCACHE_BID",[[47,0],[49,0]],[[47,8],[47,18]],["source.systemverilog"],["macro"]],["DUNCA_ARID",[[49,0],[50,0]],[[49,8],[49,18]],["source.systemverilog"],["macro"]],["DUNCA_RID",[[50,0],[51,0]],[[50,8],[50,17]],["source.systemverilog"],["macro"]],["DUNCA_AWID",[[51,0],[52,0]],[[51,8],[51,18]],["source.systemverilog"],["macro"]],["DUNCA_WID",[[52,0],[53,0]],[[52,8],[52,17]],["source.systemverilog"],["macro"]],["DUNCA_BID",[[53,0],[54,0]],[[53,8],[53,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/main/data_data_tp.v",[[[[[["data_data_tp",[[1,0],[12,2]],[[1,7],[1,19]],[],["module"]],[50,9]],[[["LINE",[[2,4],[2,25]],[[2,14],[2,18]],["data_data_tp"],["parameter-port","parameter"]],["BLOCK",[[3,4],[3,23]],[[3,14],[3,19]],["data_data_tp"],["parameter-port","parameter"]],["clk",[[5,4],[5,33]],[[5,30],[5,33]],["data_data_tp"],["port","input"]],["en",[[6,4],[6,32]],[[6,30],[6,32]],["data_data_tp"],["port","input"]],["wen",[[7,4],[7,33]],[[7,30],[7,33]],["data_data_tp"],["port","input"]],["rindex",[[8,4],[8,36]],[[8,30],[8,36]],["data_data_tp"],["port","input"]],["windex",[[9,4],[9,36]],[[9,30],[9,36]],["data_data_tp"],["port","input"]],["wdata",[[10,4],[10,35]],[[10,30],[10,35]],["data_data_tp"],["port","input"]],["rdata",[[11,4],[11,35]],[[11,30],[11,35]],["data_data_tp"],["port","output"]],["inst_data",[[37,0],[49,5]],[[41,6],[41,15]],["data_data_tp"],["instance","simple_dual_wf"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/main/data_tagv_tp.v",[[[[[["data_tagv_tp",[[1,0],[12,2]],[[1,7],[1,19]],[],["module"]],[33,9]],[[["LINE",[[2,4],[2,25]],[[2,14],[2,18]],["data_tagv_tp"],["parameter-port","parameter"]],["clk",[[4,4],[4,35]],[[4,32],[4,35]],["data_tagv_tp"],["port","input"]],["en",[[5,4],[5,34]],[[5,32],[5,34]],["data_tagv_tp"],["port","input"]],["tagwen",[[6,4],[6,38]],[[6,32],[6,38]],["data_tagv_tp"],["port","input"]],["valwen",[[7,4],[7,38]],[[7,32],[7,38]],["data_tagv_tp"],["port","input"]],["index",[[8,4],[8,37]],[[8,32],[8,37]],["data_tagv_tp"],["port","input"]],["wtag",[[9,4],[9,36]],[[9,32],[9,36]],["data_tagv_tp"],["port","input"]],["wvalid",[[10,4],[10,38]],[[10,32],[10,38]],["data_tagv_tp"],["port","input"]],["back",[[11,4],[11,36]],[[11,32],[11,36]],["data_tagv_tp"],["port","output"]],["tag_ram",[[13,4],[13,34]],[[13,16],[13,23]],["data_tagv_tp"],["variable","reg"]],["v_ram",[[14,4],[14,24]],[[14,19],[14,24]],["data_tagv_tp"],["variable","reg"]],["tagv_res",[[15,4],[15,24]],[[15,16],[15,24]],["data_tagv_tp"],["variable","reg"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/main/data_uncache.v",[[[[[["data_uncache",[[2,0],[56,2]],[[2,7],[2,19]],[],["module"]],[199,8]],[[["clk",[[3,4],[3,21]],[[3,18],[3,21]],["data_uncache"],["port","input"]],["rst",[[4,4],[4,21]],[[4,18],[4,21]],["data_uncache"],["port","input"]],["data_req",[[6,4],[6,26]],[[6,18],[6,26]],["data_uncache"],["port","input"]],["data_size",[[7,4],[7,27]],[[7,18],[7,27]],["data_uncache"],["port","input"]],["data_wr",[[8,4],[8,25]],[[8,18],[8,25]],["data_uncache"],["port","input"]],["data_addr",[[9,4],[9,27]],[[9,18],[9,27]],["data_uncache"],["port","input"]],["data_wdata",[[10,4],[10,28]],[[10,18],[10,28]],["data_uncache"],["port","input"]],["data_wstrb",[[11,4],[11,28]],[[11,18],[11,28]],["data_uncache"],["port","input"]],["data_rdata",[[12,4],[12,28]],[[12,18],[12,28]],["data_uncache"],["port","output"]],["data_addr_ok",[[13,4],[13,30]],[[13,18],[13,30]],["data_uncache"],["port","output"]],["data_data_ok",[[14,4],[14,30]],[[14,18],[14,30]],["data_uncache"],["port","output"]],["arid",[[16,4],[16,22]],[[16,18],[16,22]],["data_uncache"],["port","output"]],["araddr",[[17,4],[17,24]],[[17,18],[17,24]],["data_uncache"],["port","output"]],["arlen",[[18,4],[18,23]],[[18,18],[18,23]],["data_uncache"],["port","output"]],["arsize",[[19,4],[19,24]],[[19,18],[19,24]],["data_uncache"],["port","output"]],["arburst",[[20,4],[20,25]],[[20,18],[20,25]],["data_uncache"],["port","output"]],["arlock",[[21,4],[21,24]],[[21,18],[21,24]],["data_uncache"],["port","output"]],["arcache",[[22,4],[22,25]],[[22,18],[22,25]],["data_uncache"],["port","output"]],["arprot",[[23,4],[23,24]],[[23,18],[23,24]],["data_uncache"],["port","output"]],["arvalid",[[24,4],[24,25]],[[24,18],[24,25]],["data_uncache"],["port","output"]],["arready",[[25,4],[25,25]],[[25,18],[25,25]],["data_uncache"],["port","input"]],["rid",[[27,4],[27,21]],[[27,18],[27,21]],["data_uncache"],["port","input"]],["rdata",[[28,4],[28,23]],[[28,18],[28,23]],["data_uncache"],["port","input"]],["rresp",[[29,4],[29,23]],[[29,18],[29,23]],["data_uncache"],["port","input"]],["rlast",[[30,4],[30,23]],[[30,18],[30,23]],["data_uncache"],["port","input"]],["rvalid",[[31,4],[31,24]],[[31,18],[31,24]],["data_uncache"],["port","input"]],["rready",[[32,4],[32,24]],[[32,18],[32,24]],["data_uncache"],["port","output"]],["awid",[[34,4],[34,22]],[[34,18],[34,22]],["data_uncache"],["port","output"]],["awaddr",[[35,4],[35,24]],[[35,18],[35,24]],["data_uncache"],["port","output"]],["awlen",[[36,4],[36,23]],[[36,18],[36,23]],["data_uncache"],["port","output"]],["awsize",[[37,4],[37,24]],[[37,18],[37,24]],["data_uncache"],["port","output"]],["awburst",[[38,4],[38,25]],[[38,18],[38,25]],["data_uncache"],["port","output"]],["awlock",[[39,4],[39,24]],[[39,18],[39,24]],["data_uncache"],["port","output"]],["awcache",[[40,4],[40,25]],[[40,18],[40,25]],["data_uncache"],["port","output"]],["awprot",[[41,4],[41,24]],[[41,18],[41,24]],["data_uncache"],["port","output"]],["awvalid",[[42,4],[42,25]],[[42,18],[42,25]],["data_uncache"],["port","output"]],["awready",[[43,4],[43,25]],[[43,18],[43,25]],["data_uncache"],["port","input"]],["wid",[[45,4],[45,21]],[[45,18],[45,21]],["data_uncache"],["port","output"]],["wdata",[[46,4],[46,23]],[[46,18],[46,23]],["data_uncache"],["port","output"]],["wstrb",[[47,4],[47,23]],[[47,18],[47,23]],["data_uncache"],["port","output"]],["wlast",[[48,4],[48,23]],[[48,18],[48,23]],["data_uncache"],["port","output"]],["wvalid",[[49,4],[49,24]],[[49,18],[49,24]],["data_uncache"],["port","output"]],["wready",[[50,4],[50,24]],[[50,18],[50,24]],["data_uncache"],["port","input"]],["bid",[[52,4],[52,21]],[[52,18],[52,21]],["data_uncache"],["port","input"]],["bresp",[[53,4],[53,23]],[[53,18],[53,23]],["data_uncache"],["port","input"]],["bvalid",[[54,4],[54,24]],[[54,18],[54,24]],["data_uncache"],["port","input"]],["bready",[[55,4],[55,24]],[[55,18],[55,24]],["data_uncache"],["port","output"]],["last_req",[[58,4],[58,24]],[[58,16],[58,24]],["data_uncache"],["variable","reg"]],["last_size",[[59,4],[59,25]],[[59,16],[59,25]],["data_uncache"],["variable","reg"]],["last_op",[[60,4],[60,23]],[[60,16],[60,23]],["data_uncache"],["variable","reg"]],["last_addr",[[61,4],[61,25]],[[61,16],[61,25]],["data_uncache"],["variable","reg"]],["last_wdata",[[62,4],[62,26]],[[62,16],[62,26]],["data_uncache"],["variable","reg"]],["last_wstrb",[[63,4],[63,26]],[[63,16],[63,26]],["data_uncache"],["variable","reg"]],["last_arvalid",[[64,4],[64,28]],[[64,16],[64,28]],["data_uncache"],["variable","reg"]],["last_awvalid",[[65,4],[65,28]],[[65,16],[65,28]],["data_uncache"],["variable","reg"]],["last_wvalid",[[66,4],[66,27]],[[66,16],[66,27]],["data_uncache"],["variable","reg"]]]]]],["/home/hgh/code/chong/mycpu/cache/main/Cacheconst.vh"]],null,0]],["/home/hgh/code/chong/mycpu/cache/main/dcache.v",[[[[[["dcache",[[3,0],[82,2]],[[3,7],[3,13]],[],["module"]],[849,9]],[[["clk",[[4,4],[4,23]],[[4,20],[4,23]],["dcache"],["port","input"]],["rst",[[5,4],[5,23]],[[5,20],[5,23]],["dcache"],["port","input"]],["data_req",[[17,4],[17,26]],[[17,18],[17,26]],["dcache"],["port","input"]],["data_wr",[[18,4],[18,25]],[[18,18],[18,25]],["dcache"],["port","input"]],["data_size",[[19,4],[19,27]],[[19,18],[19,27]],["dcache"],["port","input"]],["data_index",[[20,4],[20,28]],[[20,18],[20,28]],["dcache"],["port","input"]],["data_tag",[[21,4],[21,26]],[[21,18],[21,26]],["dcache"],["port","input"]],["data_hasException",[[22,4],[22,35]],[[22,18],[22,35]],["dcache"],["port","input"]],["data_unCache",[[23,4],[23,30]],[[23,18],[23,30]],["dcache"],["port","input"]],["data_wstrb",[[24,4],[24,28]],[[24,18],[24,28]],["dcache"],["port","input"]],["data_wdata",[[25,4],[25,28]],[[25,18],[25,28]],["dcache"],["port","input"]],["data_rdata",[[26,4],[26,28]],[[26,18],[26,28]],["dcache"],["port","output"]],["data_index_ok",[[27,4],[27,31]],[[27,18],[27,31]],["dcache"],["port","output"]],["data_data_ok",[[28,4],[28,30]],[[28,18],[28,30]],["dcache"],["port","output"]],["arid",[[31,4],[31,22]],[[31,18],[31,22]],["dcache"],["port","output"]],["araddr",[[32,4],[32,24]],[[32,18],[32,24]],["dcache"],["port","output"]],["arlen",[[33,4],[33,23]],[[33,18],[33,23]],["dcache"],["port","output"]],["arsize",[[34,4],[34,24]],[[34,18],[34,24]],["dcache"],["port","output"]],["arburst",[[35,4],[35,25]],[[35,18],[35,25]],["dcache"],["port","output"]],["arlock",[[36,4],[36,24]],[[36,18],[36,24]],["dcache"],["port","output"]],["arcache",[[37,4],[37,25]],[[37,18],[37,25]],["dcache"],["port","output"]],["arprot",[[38,4],[38,24]],[[38,18],[38,24]],["dcache"],["port","output"]],["arvalid",[[39,4],[39,25]],[[39,18],[39,25]],["dcache"],["port","output"]],["arready",[[40,4],[40,25]],[[40,18],[40,25]],["dcache"],["port","input"]],["rid",[[42,4],[42,21]],[[42,18],[42,21]],["dcache"],["port","input"]],["rdata",[[43,4],[43,23]],[[43,18],[43,23]],["dcache"],["port","input"]],["rresp",[[44,4],[44,23]],[[44,18],[44,23]],["dcache"],["port","input"]],["rlast",[[45,4],[45,23]],[[45,18],[45,23]],["dcache"],["port","input"]],["rvalid",[[46,4],[46,24]],[[46,18],[46,24]],["dcache"],["port","input"]],["rready",[[47,4],[47,24]],[[47,18],[47,24]],["dcache"],["port","output"]],["awid",[[49,4],[49,22]],[[49,18],[49,22]],["dcache"],["port","output"]],["awaddr",[[50,4],[50,24]],[[50,18],[50,24]],["dcache"],["port","output"]],["awlen",[[51,4],[51,23]],[[51,18],[51,23]],["dcache"],["port","output"]],["awsize",[[52,4],[52,24]],[[52,18],[52,24]],["dcache"],["port","output"]],["awburst",[[53,4],[53,25]],[[53,18],[53,25]],["dcache"],["port","output"]],["awlock",[[54,4],[54,24]],[[54,18],[54,24]],["dcache"],["port","output"]],["awcache",[[55,4],[55,25]],[[55,18],[55,25]],["dcache"],["port","output"]],["awprot",[[56,4],[56,24]],[[56,18],[56,24]],["dcache"],["port","output"]],["awvalid",[[57,4],[57,25]],[[57,18],[57,25]],["dcache"],["port","output"]],["awready",[[58,4],[58,25]],[[58,18],[58,25]],["dcache"],["port","input"]],["wid",[[60,4],[60,21]],[[60,18],[60,21]],["dcache"],["port","output"]],["wdata",[[61,4],[61,23]],[[61,18],[61,23]],["dcache"],["port","output"]],["wstrb",[[62,4],[62,23]],[[62,18],[62,23]],["dcache"],["port","output"]],["wlast",[[63,4],[63,23]],[[63,18],[63,23]],["dcache"],["port","output"]],["wvalid",[[64,4],[64,24]],[[64,18],[64,24]],["dcache"],["port","output"]],["wready",[[65,4],[65,24]],[[65,18],[65,24]],["dcache"],["port","input"]],["bid",[[67,4],[67,21]],[[67,18],[67,21]],["dcache"],["port","input"]],["bvalid",[[68,4],[68,24]],[[68,18],[68,24]],["dcache"],["port","input"]],["bresp",[[69,4],[69,23]],[[69,18],[69,23]],["dcache"],["port","input"]],["bready",[[70,4],[70,24]],[[70,18],[70,24]],["dcache"],["port","output"]],["data_uncache_req",[[73,4],[73,34]],[[73,18],[73,34]],["dcache"],["port","output"]],["data_uncache_wr",[[74,4],[74,33]],[[74,18],[74,33]],["dcache"],["port","output"]],["data_uncache_size",[[75,4],[75,35]],[[75,18],[75,35]],["dcache"],["port","output"]],["data_uncache_addr",[[76,4],[76,35]],[[76,18],[76,35]],["dcache"],["port","output"]],["data_uncache_wstrb",[[77,4],[77,36]],[[77,18],[77,36]],["dcache"],["port","output"]],["data_uncache_wdata",[[78,4],[78,36]],[[78,18],[78,36]],["dcache"],["port","output"]],["data_uncache_rdata",[[79,4],[79,36]],[[79,18],[79,36]],["dcache"],["port","input"]],["data_uncache_addr_ok",[[80,4],[80,38]],[[80,18],[80,38]],["dcache"],["port","input"]],["data_uncache_data_ok",[[81,4],[81,38]],[[81,18],[81,38]],["dcache"],["port","input"]],["sin_req",[[89,4],[89,23]],[[89,16],[89,23]],["dcache"],["variable","wire"]],["sin_wr",[[90,4],[90,22]],[[90,16],[90,22]],["dcache"],["variable","wire"]],["sin_size",[[91,4],[91,24]],[[91,16],[91,24]],["dcache"],["variable","wire"]],["sin_index",[[92,4],[92,25]],[[92,16],[92,25]],["dcache"],["variable","wire"]],["sin_offset",[[93,4],[93,26]],[[93,16],[93,26]],["dcache"],["variable","wire"]],["sin_wstrb",[[94,4],[94,25]],[[94,16],[94,25]],["dcache"],["variable","wire"]],["sin_wdata",[[95,4],[95,25]],[[95,16],[95,25]],["dcache"],["variable","wire"]],["sta_req",[[97,4],[97,23]],[[97,16],[97,23]],["dcache"],["variable","reg"]],["sta_wr",[[98,4],[98,22]],[[98,16],[98,22]],["dcache"],["variable","reg"]],["sta_size",[[99,4],[99,24]],[[99,16],[99,24]],["dcache"],["variable","reg"]],["sta_index",[[100,4],[100,25]],[[100,16],[100,25]],["dcache"],["variable","reg"]],["sta_offset",[[101,4],[101,26]],[[101,16],[101,26]],["dcache"],["variable","reg"]],["sta_tag",[[102,4],[102,23]],[[102,16],[102,23]],["dcache"],["variable","wire"]],["sta_hasException",[[103,4],[103,32]],[[103,16],[103,32]],["dcache"],["variable","wire"]],["sta_unCache",[[104,4],[104,27]],[[104,16],[104,27]],["dcache"],["variable","wire"]],["sta_wstrb",[[105,4],[105,25]],[[105,16],[105,25]],["dcache"],["variable","reg"]],["sta_wdata",[[106,4],[106,25]],[[106,16],[106,25]],["dcache"],["variable","reg"]],["sda_req",[[108,4],[108,24]],[[108,17],[108,24]],["dcache"],["variable","reg"]],["sda_wr",[[109,4],[109,23]],[[109,17],[109,23]],["dcache"],["variable","reg"]],["sda_size",[[110,4],[110,25]],[[110,17],[110,25]],["dcache"],["variable","reg"]],["sda_index",[[111,4],[111,26]],[[111,17],[111,26]],["dcache"],["variable","reg"]],["sda_offset",[[112,4],[112,27]],[[112,17],[112,27]],["dcache"],["variable","reg"]],["sda_tag",[[113,4],[113,24]],[[113,17],[113,24]],["dcache"],["variable","reg"]],["sda_hasException",[[114,4],[114,33]],[[114,17],[114,33]],["dcache"],["variable","reg"]],["sda_unCache",[[115,4],[115,28]],[[115,17],[115,28]],["dcache"],["variable","reg"]],["sda_wstrb",[[116,4],[116,26]],[[116,17],[116,26]],["dcache"],["variable","reg"]],["sda_wdata",[[117,4],[117,26]],[[117,17],[117,26]],["dcache"],["variable","reg"]],["sda_tagv_back",[[118,4],[118,36]],[[118,17],[118,30]],["dcache"],["variable","reg"]],["sda_rdata",[[119,4],[119,36]],[[119,17],[119,26]],["dcache"],["variable","reg"]],["sda_uca_addr_ok",[[120,4],[120,32]],[[120,17],[120,32]],["dcache"],["variable","reg"]],["sda_wb_addr_ok",[[121,4],[121,31]],[[121,17],[121,31]],["dcache"],["variable","reg"]],["sda_raw_col",[[122,4],[122,28]],[[122,17],[122,28]],["dcache"],["variable","reg"]],["sda_raw_wstrb",[[123,4],[123,30]],[[123,17],[123,30]],["dcache"],["variable","reg"]],["sda_raw_data",[[124,4],[124,35]],[[124,17],[124,29]],["dcache"],["variable","reg"]],["cache_stat",[[126,4],[126,24]],[[126,14],[126,24]],["dcache"],["variable","reg"]],["reset_counter",[[128,4],[128,27]],[[128,14],[128,27]],["dcache"],["variable","reg"]],["refill_counter",[[130,4],[130,31]],[[130,17],[130,31]],["dcache"],["variable","reg"]],["refill_buf_data",[[131,4],[131,38]],[[131,17],[131,32]],["dcache"],["variable","reg"]],["refill_buf_valid",[[132,4],[132,33]],[[132,17],[132,33]],["dcache"],["variable","reg"]],["refill_wen",[[133,4],[133,33]],[[133,17],[133,27]],["dcache"],["variable","wire"]],["refill_wdata",[[134,4],[134,29]],[[134,17],[134,29]],["dcache"],["variable","wire"]],["hit_fin",[[136,4],[136,16]],[[136,9],[136,16]],["dcache"],["variable","wire"]],["hit_fin_data",[[137,4],[137,28]],[[137,16],[137,28]],["dcache"],["variable","wire"]],["plru",[[139,4],[139,26]],[[139,14],[139,18]],["dcache"],["variable","reg"]],["way",[[140,4],[140,17]],[[140,14],[140,17]],["dcache"],["variable","reg"]],["i",[[142,4],[142,13]],[[142,12],[142,13]],["dcache"],["variable","integer"]],["hit_way",[[144,4],[144,22]],[[144,15],[144,22]],["dcache"],["variable","reg"]],["hit_run",[[145,4],[145,23]],[[145,16],[145,23]],["dcache"],["variable","wire"]],["hit_loc",[[146,4],[146,23]],[[146,16],[146,23]],["dcache"],["variable","wire"]],["hit_run_data",[[147,4],[147,28]],[[147,16],[147,28]],["dcache"],["variable","wire"]],["tag_wen",[[149,4],[149,23]],[[149,16],[149,23]],["dcache"],["variable","wire"]],["val_wen",[[150,4],[150,23]],[[150,16],[150,23]],["dcache"],["variable","wire"]],["tagv_index",[[151,4],[151,26]],[[151,16],[151,26]],["dcache"],["variable","wire"]],["tagv_wdata",[[152,4],[152,26]],[[152,16],[152,26]],["dcache"],["variable","wire"]],["tagv_valid",[[153,4],[153,26]],[[153,16],[153,26]],["dcache"],["variable","wire"]],["tagv_back",[[154,4],[154,31]],[[154,16],[154,25]],["dcache"],["variable","wire"]],["cache_wen",[[156,4],[156,34]],[[156,17],[156,26]],["dcache"],["variable","wire"]],["cache_rindex",[[157,4],[157,29]],[[157,17],[157,29]],["dcache"],["variable","wire"]],["cache_windex",[[158,4],[158,29]],[[158,17],[158,29]],["dcache"],["variable","wire"]],["cache_wdata",[[159,4],[159,28]],[[159,17],[159,28]],["dcache"],["variable","wire"]],["cache_rdata",[[160,4],[160,34]],[[160,17],[160,28]],["dcache"],["variable","wire"]],["dirty",[[162,4],[162,28]],[[162,15],[162,20]],["dcache"],["variable","reg"]],["dirty_loc",[[163,4],[163,24]],[[163,15],[163,24]],["dcache"],["variable","wire"]],["hit_write",[[165,4],[165,26]],[[165,17],[165,26]],["dcache"],["variable","wire"]],["sl_wen",[[166,4],[166,23]],[[166,17],[166,23]],["dcache"],["variable","wire"]],["write_wstrb",[[167,4],[167,28]],[[167,17],[167,28]],["dcache"],["variable","wire"]],["write_wen",[[168,4],[168,32]],[[168,17],[168,26]],["dcache"],["variable","wire"]],["write_buffer_line",[[169,4],[169,34]],[[169,17],[169,34]],["dcache"],["variable","wire"]],["raw_data",[[170,4],[170,29]],[[170,15],[170,23]],["dcache"],["variable","wire"]],["victim_stat",[[172,4],[172,27]],[[172,16],[172,27]],["dcache"],["variable","reg"]],["victim_addr",[[173,4],[173,27]],[[173,16],[173,27]],["dcache"],["variable","reg"]],["victim_buffer_data",[[174,4],[174,40]],[[174,16],[174,34]],["dcache"],["variable","reg"]],["victim_counter",[[175,4],[175,30]],[[175,16],[175,30]],["dcache"],["variable","reg"]],["ok_send_arv",[[198,4],[198,19]],[[198,8],[198,19]],["dcache"],["variable","reg"]],["uca_ok",[[212,4],[212,14]],[[212,8],[212,14]],["dcache"],["variable","reg"]],["uca_data",[[213,4],[213,23]],[[213,15],[213,23]],["dcache"],["variable","reg"]],["sta_miss",[[225,4],[225,16]],[[225,8],[225,16]],["dcache"],["variable","reg"]],["test",[[235,4],[235,162]],[[235,9],[235,13]],["dcache"],["variable","wire"]],["sda_back_data",[[329,4],[329,28]],[[329,15],[329,28]],["dcache"],["variable","reg"]],["sta_hit_way",[[492,4],[492,26]],[[492,15],[492,26]],["dcache"],["variable","wire"]],["sta_hit_loc",[[498,4],[498,53]],[[498,15],[498,26]],["dcache"],["variable","wire"]],["sta_hit_data",[[499,4],[506,104]],[[499,16],[499,28]],["dcache"],["variable","wire"]],["sta_hit_idle_data",[[507,4],[514,104]],[[507,16],[507,33]],["dcache"],["variable","wire"]],["sta_hit_run_data",[[515,4],[515,87]],[[515,16],[515,32]],["dcache"],["variable","wire"]],["k",[[566,8],[566,16]],[[566,15],[566,16]],["dcache"],["variable","genvar"]],["Data_TagV_TP",[[568,12],[577,13]],[[568,25],[568,37]],["dcache"],["instance","data_tagv_tp"]],["Data_Data_TP",[[600,12],[608,13]],[[600,26],[600,38]],["dcache"],["instance","data_data_tp"]]]]]],["/home/hgh/code/chong/mycpu/cache/main/Cacheconst.vh"]],null,0]],["/home/hgh/code/chong/mycpu/cache/main/icache.v",[[[[[["icache",[[3,0],[76,2]],[[3,7],[3,13]],[],["module"]],[578,9]],[[["clk",[[4,4],[4,23]],[[4,20],[4,23]],["icache"],["port","input"]],["rst",[[5,4],[5,23]],[[5,20],[5,23]],["icache"],["port","input"]],["inst_req",[[16,4],[16,29]],[[16,21],[16,29]],["icache"],["port","input"]],["inst_wr",[[17,4],[17,28]],[[17,21],[17,28]],["icache"],["port","input"]],["inst_size",[[18,4],[18,30]],[[18,21],[18,30]],["icache"],["port","input"]],["inst_index",[[19,4],[19,31]],[[19,21],[19,31]],["icache"],["port","input"]],["inst_tag",[[20,4],[20,29]],[[20,21],[20,29]],["icache"],["port","input"]],["inst_hasException",[[21,4],[21,38]],[[21,21],[21,38]],["icache"],["port","input"]],["inst_unCache",[[22,4],[22,33]],[[22,21],[22,33]],["icache"],["port","input"]],["inst_wdata",[[23,4],[23,31]],[[23,21],[23,31]],["icache"],["port","input"]],["inst_rdata",[[24,4],[24,31]],[[24,21],[24,31]],["icache"],["port","output"]],["inst_index_ok",[[25,4],[25,34]],[[25,21],[25,34]],["icache"],["port","output"]],["inst_data_ok",[[26,4],[26,33]],[[26,21],[26,33]],["icache"],["port","output"]],["arid",[[29,4],[29,22]],[[29,18],[29,22]],["icache"],["port","output"]],["araddr",[[30,4],[30,24]],[[30,18],[30,24]],["icache"],["port","output"]],["arlen",[[31,4],[31,23]],[[31,18],[31,23]],["icache"],["port","output"]],["arsize",[[32,4],[32,24]],[[32,18],[32,24]],["icache"],["port","output"]],["arburst",[[33,4],[33,25]],[[33,18],[33,25]],["icache"],["port","output"]],["arlock",[[34,4],[34,24]],[[34,18],[34,24]],["icache"],["port","output"]],["arcache",[[35,4],[35,25]],[[35,18],[35,25]],["icache"],["port","output"]],["arprot",[[36,4],[36,24]],[[36,18],[36,24]],["icache"],["port","output"]],["arvalid",[[37,4],[37,25]],[[37,18],[37,25]],["icache"],["port","output"]],["arready",[[38,4],[38,25]],[[38,18],[38,25]],["icache"],["port","input"]],["rid",[[40,4],[40,21]],[[40,18],[40,21]],["icache"],["port","input"]],["rdata",[[41,4],[41,23]],[[41,18],[41,23]],["icache"],["port","input"]],["rresp",[[42,4],[42,23]],[[42,18],[42,23]],["icache"],["port","input"]],["rlast",[[43,4],[43,23]],[[43,18],[43,23]],["icache"],["port","input"]],["rvalid",[[44,4],[44,24]],[[44,18],[44,24]],["icache"],["port","input"]],["rready",[[45,4],[45,24]],[[45,18],[45,24]],["icache"],["port","output"]],["awid",[[47,4],[47,22]],[[47,18],[47,22]],["icache"],["port","output"]],["awaddr",[[48,4],[48,24]],[[48,18],[48,24]],["icache"],["port","output"]],["awlen",[[49,4],[49,23]],[[49,18],[49,23]],["icache"],["port","output"]],["awsize",[[50,4],[50,24]],[[50,18],[50,24]],["icache"],["port","output"]],["awburst",[[51,4],[51,25]],[[51,18],[51,25]],["icache"],["port","output"]],["awlock",[[52,4],[52,24]],[[52,18],[52,24]],["icache"],["port","output"]],["awcache",[[53,4],[53,25]],[[53,18],[53,25]],["icache"],["port","output"]],["awprot",[[54,4],[54,24]],[[54,18],[54,24]],["icache"],["port","output"]],["awvalid",[[55,4],[55,25]],[[55,18],[55,25]],["icache"],["port","output"]],["awready",[[56,4],[56,25]],[[56,18],[56,25]],["icache"],["port","input"]],["wid",[[58,4],[58,21]],[[58,18],[58,21]],["icache"],["port","output"]],["wdata",[[59,4],[59,23]],[[59,18],[59,23]],["icache"],["port","output"]],["wstrb",[[60,4],[60,23]],[[60,18],[60,23]],["icache"],["port","output"]],["wlast",[[61,4],[61,23]],[[61,18],[61,23]],["icache"],["port","output"]],["wvalid",[[62,4],[62,24]],[[62,18],[62,24]],["icache"],["port","output"]],["wready",[[63,4],[63,24]],[[63,18],[63,24]],["icache"],["port","input"]],["bid",[[65,4],[65,21]],[[65,18],[65,21]],["icache"],["port","input"]],["bvalid",[[66,4],[66,24]],[[66,18],[66,24]],["icache"],["port","input"]],["bresp",[[67,4],[67,23]],[[67,18],[67,23]],["icache"],["port","input"]],["bready",[[68,4],[68,24]],[[68,18],[68,24]],["icache"],["port","output"]],["inst_uncache_req",[[71,4],[71,35]],[[71,19],[71,35]],["icache"],["port","output"]],["inst_uncache_addr",[[72,4],[72,36]],[[72,19],[72,36]],["icache"],["port","output"]],["inst_uncache_rdata",[[73,4],[73,37]],[[73,19],[73,37]],["icache"],["port","input"]],["inst_uncache_addr_ok",[[74,4],[74,39]],[[74,19],[74,39]],["icache"],["port","input"]],["inst_uncache_data_ok",[[75,4],[75,39]],[[75,19],[75,39]],["icache"],["port","input"]],["sin_req",[[83,4],[83,23]],[[83,16],[83,23]],["icache"],["variable","wire"]],["sin_size",[[84,4],[84,24]],[[84,16],[84,24]],["icache"],["variable","wire"]],["sin_index",[[85,4],[85,25]],[[85,16],[85,25]],["icache"],["variable","wire"]],["sin_offset",[[86,4],[86,26]],[[86,16],[86,26]],["icache"],["variable","wire"]],["sta_req",[[88,4],[88,23]],[[88,16],[88,23]],["icache"],["variable","reg"]],["sta_size",[[89,4],[89,24]],[[89,16],[89,24]],["icache"],["variable","reg"]],["sta_index",[[90,4],[90,25]],[[90,16],[90,25]],["icache"],["variable","reg"]],["sta_offset",[[91,4],[91,26]],[[91,16],[91,26]],["icache"],["variable","reg"]],["sta_tag",[[92,4],[92,23]],[[92,16],[92,23]],["icache"],["variable","wire"]],["sta_hasException",[[93,4],[93,32]],[[93,16],[93,32]],["icache"],["variable","wire"]],["sta_unCache",[[94,4],[94,27]],[[94,16],[94,27]],["icache"],["variable","wire"]],["sda_req",[[96,4],[96,23]],[[96,16],[96,23]],["icache"],["variable","reg"]],["sda_size",[[97,4],[97,24]],[[97,16],[97,24]],["icache"],["variable","reg"]],["sda_index",[[98,4],[98,25]],[[98,16],[98,25]],["icache"],["variable","reg"]],["sda_offset",[[99,4],[99,26]],[[99,16],[99,26]],["icache"],["variable","reg"]],["sda_tag",[[100,4],[100,23]],[[100,16],[100,23]],["icache"],["variable","reg"]],["sda_hasException",[[101,4],[101,32]],[[101,16],[101,32]],["icache"],["variable","reg"]],["sda_unCache",[[102,4],[102,27]],[[102,16],[102,27]],["icache"],["variable","reg"]],["sda_tagv_back",[[103,4],[103,35]],[[103,16],[103,29]],["icache"],["variable","reg"]],["sda_rdata",[[104,4],[104,35]],[[104,16],[104,25]],["icache"],["variable","reg"]],["sda_uca_addr_ok",[[105,4],[105,31]],[[105,16],[105,31]],["icache"],["variable","reg"]],["cache_stat",[[107,4],[107,24]],[[107,14],[107,24]],["icache"],["variable","reg"]],["reset_counter",[[109,4],[109,27]],[[109,14],[109,27]],["icache"],["variable","reg"]],["fill_counter",[[111,4],[111,27]],[[111,15],[111,27]],["icache"],["variable","reg"]],["fill_buf_data",[[112,4],[112,34]],[[112,15],[112,28]],["icache"],["variable","reg"]],["fill_buf_valid",[[113,4],[113,29]],[[113,15],[113,29]],["icache"],["variable","reg"]],["fill_tag",[[114,4],[114,23]],[[114,15],[114,23]],["icache"],["variable","reg"]],["fill_index",[[115,4],[115,25]],[[115,15],[115,25]],["icache"],["variable","reg"]],["hit_fill",[[117,4],[117,25]],[[117,17],[117,25]],["icache"],["variable","wire"]],["hit_fill_data",[[118,4],[118,30]],[[118,17],[118,30]],["icache"],["variable","wire"]],["plru",[[120,4],[120,26]],[[120,14],[120,18]],["icache"],["variable","reg"]],["way",[[121,4],[121,17]],[[121,14],[121,17]],["icache"],["variable","reg"]],["i",[[123,4],[123,13]],[[123,12],[123,13]],["icache"],["variable","integer"]],["hit_way",[[125,4],[125,23]],[[125,16],[125,23]],["icache"],["variable","reg"]],["hit_run",[[126,4],[126,24]],[[126,17],[126,24]],["icache"],["variable","wire"]],["loc",[[127,4],[127,20]],[[127,17],[127,20]],["icache"],["variable","wire"]],["hit_run_data",[[128,4],[128,29]],[[128,17],[128,29]],["icache"],["variable","wire"]],["tag_wen",[[130,4],[130,23]],[[130,16],[130,23]],["icache"],["variable","wire"]],["val_wen",[[131,4],[131,23]],[[131,16],[131,23]],["icache"],["variable","wire"]],["tagv_index",[[132,4],[132,26]],[[132,16],[132,26]],["icache"],["variable","wire"]],["tagv_wdata",[[133,4],[133,26]],[[133,16],[133,26]],["icache"],["variable","wire"]],["tagv_valid",[[134,4],[134,26]],[[134,16],[134,26]],["icache"],["variable","wire"]],["tagv_back",[[135,4],[135,31]],[[135,16],[135,25]],["icache"],["variable","wire"]],["data_wen",[[137,4],[137,33]],[[137,17],[137,25]],["icache"],["variable","wire"]],["data_index",[[138,4],[138,27]],[[138,17],[138,27]],["icache"],["variable","wire"]],["data_wdata",[[139,4],[139,27]],[[139,17],[139,27]],["icache"],["variable","wire"]],["data_rdata",[[140,4],[140,33]],[[140,17],[140,27]],["icache"],["variable","wire"]],["sta_hit_way",[[166,4],[166,26]],[[166,15],[166,26]],["icache"],["variable","wire"]],["sda_back_data",[[235,4],[235,29]],[[235,16],[235,29]],["icache"],["variable","reg"]],["sta_hit_loc",[[391,4],[391,53]],[[391,15],[391,26]],["icache"],["variable","wire"]],["sta_hit_idle_data",[[392,4],[393,81]],[[392,17],[392,34]],["icache"],["variable","wire"]],["sta_hit_data",[[394,4],[395,81]],[[394,17],[394,29]],["icache"],["variable","wire"]],["sta_hit_run_data",[[396,4],[396,88]],[[396,17],[396,33]],["icache"],["variable","wire"]],["k",[[444,8],[444,16]],[[444,15],[444,16]],["icache"],["variable","genvar"]],["Inst_TagV_TP",[[446,12],[455,13]],[[446,25],[446,37]],["icache"],["instance","inst_tagv_tp"]],["Inst_Data_TP",[[472,12],[479,13]],[[472,25],[472,37]],["icache"],["instance","inst_data_tp"]]]]]],["/home/hgh/code/chong/mycpu/cache/main/Cacheconst.vh"]],null,0]],["/home/hgh/code/chong/mycpu/cache/main/inst_data_tp.v",[[[[[["inst_data_tp",[[1,0],[11,2]],[[1,7],[1,19]],[],["module"]],[56,0]],[[["LINE",[[2,4],[2,25]],[[2,14],[2,18]],["inst_data_tp"],["parameter-port","parameter"]],["BLOCK",[[3,4],[3,23]],[[3,14],[3,19]],["inst_data_tp"],["parameter-port","parameter"]],["clk",[[5,4],[5,33]],[[5,30],[5,33]],["inst_data_tp"],["port","input"]],["en",[[6,4],[6,32]],[[6,30],[6,32]],["inst_data_tp"],["port","input"]],["wen",[[7,4],[7,33]],[[7,30],[7,33]],["inst_data_tp"],["port","input"]],["index",[[8,4],[8,35]],[[8,30],[8,35]],["inst_data_tp"],["port","input"]],["wdata",[[9,4],[9,35]],[[9,30],[9,35]],["inst_data_tp"],["port","input"]],["rdata",[[10,4],[10,35]],[[10,30],[10,35]],["inst_data_tp"],["port","output"]],["inst_data",[[12,4],[24,5]],[[16,6],[16,15]],["inst_data_tp"],["instance","simple_dual_rf"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/main/inst_tagv_tp.v",[[[[[["inst_tagv_tp",[[1,0],[12,2]],[[1,7],[1,19]],[],["module"]],[33,9]],[[["LINE",[[2,4],[2,25]],[[2,14],[2,18]],["inst_tagv_tp"],["parameter-port","parameter"]],["clk",[[4,4],[4,35]],[[4,32],[4,35]],["inst_tagv_tp"],["port","input"]],["en",[[5,4],[5,34]],[[5,32],[5,34]],["inst_tagv_tp"],["port","input"]],["tagwen",[[6,4],[6,38]],[[6,32],[6,38]],["inst_tagv_tp"],["port","input"]],["valwen",[[7,4],[7,38]],[[7,32],[7,38]],["inst_tagv_tp"],["port","input"]],["index",[[8,4],[8,37]],[[8,32],[8,37]],["inst_tagv_tp"],["port","input"]],["wtag",[[9,4],[9,36]],[[9,32],[9,36]],["inst_tagv_tp"],["port","input"]],["wvalid",[[10,4],[10,38]],[[10,32],[10,38]],["inst_tagv_tp"],["port","input"]],["back",[[11,4],[11,36]],[[11,32],[11,36]],["inst_tagv_tp"],["port","output"]],["tag_ram",[[13,4],[13,37]],[[13,19],[13,26]],["inst_tagv_tp"],["variable","reg"]],["v_ram",[[14,4],[14,24]],[[14,19],[14,24]],["inst_tagv_tp"],["variable","reg"]],["tagv_res",[[15,4],[15,27]],[[15,19],[15,27]],["inst_tagv_tp"],["variable","reg"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/main/inst_uncache.v",[[[[[["inst_uncache",[[2,0],[29,2]],[[2,7],[2,19]],[],["module"]],[112,9]],[[["clk",[[3,4],[3,21]],[[3,18],[3,21]],["inst_uncache"],["port","input"]],["rst",[[4,4],[4,21]],[[4,18],[4,21]],["inst_uncache"],["port","input"]],["inst_req",[[6,4],[6,27]],[[6,19],[6,27]],["inst_uncache"],["port","input"]],["inst_addr",[[7,4],[7,28]],[[7,19],[7,28]],["inst_uncache"],["port","input"]],["inst_rdata",[[8,4],[8,29]],[[8,19],[8,29]],["inst_uncache"],["port","output"]],["inst_addr_ok",[[9,4],[9,31]],[[9,19],[9,31]],["inst_uncache"],["port","output"]],["inst_data_ok",[[10,4],[10,31]],[[10,19],[10,31]],["inst_uncache"],["port","output"]],["arid",[[12,4],[12,22]],[[12,18],[12,22]],["inst_uncache"],["port","output"]],["araddr",[[13,4],[13,24]],[[13,18],[13,24]],["inst_uncache"],["port","output"]],["arlen",[[14,4],[14,23]],[[14,18],[14,23]],["inst_uncache"],["port","output"]],["arsize",[[15,4],[15,24]],[[15,18],[15,24]],["inst_uncache"],["port","output"]],["arburst",[[16,4],[16,25]],[[16,18],[16,25]],["inst_uncache"],["port","output"]],["arlock",[[17,4],[17,24]],[[17,18],[17,24]],["inst_uncache"],["port","output"]],["arcache",[[18,4],[18,25]],[[18,18],[18,25]],["inst_uncache"],["port","output"]],["arprot",[[19,4],[19,24]],[[19,18],[19,24]],["inst_uncache"],["port","output"]],["arvalid",[[20,4],[20,25]],[[20,18],[20,25]],["inst_uncache"],["port","output"]],["arready",[[21,4],[21,25]],[[21,18],[21,25]],["inst_uncache"],["port","input"]],["rid",[[23,4],[23,21]],[[23,18],[23,21]],["inst_uncache"],["port","input"]],["rdata",[[24,4],[24,23]],[[24,18],[24,23]],["inst_uncache"],["port","input"]],["rresp",[[25,4],[25,23]],[[25,18],[25,23]],["inst_uncache"],["port","input"]],["rlast",[[26,4],[26,23]],[[26,18],[26,23]],["inst_uncache"],["port","input"]],["rvalid",[[27,4],[27,24]],[[27,18],[27,24]],["inst_uncache"],["port","input"]],["rready",[[28,4],[28,24]],[[28,18],[28,24]],["inst_uncache"],["port","output"]],["last_req",[[32,4],[32,23]],[[32,15],[32,23]],["inst_uncache"],["variable","reg"]],["last_addr",[[33,4],[33,24]],[[33,15],[33,24]],["inst_uncache"],["variable","reg"]],["last_arvalid",[[34,4],[34,27]],[[34,15],[34,27]],["inst_uncache"],["variable","reg"]],["buf_rdata",[[35,4],[35,30]],[[35,15],[35,24]],["inst_uncache"],["variable","reg"]],["buf_valid",[[36,4],[36,24]],[[36,15],[36,24]],["inst_uncache"],["variable","reg"]],["fill_counter",[[37,4],[37,27]],[[37,15],[37,27]],["inst_uncache"],["variable","reg"]]]]]],["/home/hgh/code/chong/mycpu/cache/main/Cacheconst.vh"]],null,0]],["/home/hgh/code/chong/mycpu/cache/simple_dual/simple_dual_rf.v",[[[[[["simple_dual_rf",[[5,0],[21,2]],[[5,7],[5,21]],[],["module"]],[50,16]],[[["NUM_COL",[[7,4],[7,37]],[[7,16],[7,23]],["simple_dual_rf"],["parameter-port","parameter"]],["COL_WIDTH",[[8,4],[8,37]],[[8,16],[8,25]],["simple_dual_rf"],["parameter-port","parameter"]],["ADDR_WIDTH",[[9,4],[9,37]],[[9,16],[9,26]],["simple_dual_rf"],["parameter-port","parameter"]],["clk",[[13,4],[13,18]],[[13,15],[13,18]],["simple_dual_rf"],["port","wire"]],["en",[[14,4],[14,17]],[[14,15],[14,17]],["simple_dual_rf"],["port","wire"]],["addrA",[[15,4],[15,37]],[[15,32],[15,37]],["simple_dual_rf"],["port","wire"]],["doutA",[[16,4],[16,46]],[[16,41],[16,46]],["simple_dual_rf"],["port","reg"]],["wen",[[18,4],[18,32]],[[18,29],[18,32]],["simple_dual_rf"],["port","wire"]],["addrB",[[19,4],[19,37]],[[19,32],[19,37]],["simple_dual_rf"],["port","wire"]],["dinB",[[20,4],[20,45]],[[20,41],[20,45]],["simple_dual_rf"],["port","wire"]],["ram_block",[[23,33],[23,105]],[[23,74],[23,83]],["simple_dual_rf"],["variable","reg"]],["i",[[27,11],[27,41]],[[27,40],[27,41]],["simple_dual_rf"],["variable","genvar"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/cache/simple_dual/simple_dual_wf.v",[[[[[["simple_dual_wf",[[5,0],[21,2]],[[5,7],[5,21]],[],["module"]],[60,16]],[[["NUM_COL",[[7,4],[7,37]],[[7,16],[7,23]],["simple_dual_wf"],["parameter-port","parameter"]],["COL_WIDTH",[[8,4],[8,37]],[[8,16],[8,25]],["simple_dual_wf"],["parameter-port","parameter"]],["ADDR_WIDTH",[[9,4],[9,37]],[[9,16],[9,26]],["simple_dual_wf"],["parameter-port","parameter"]],["clk",[[13,4],[13,18]],[[13,15],[13,18]],["simple_dual_wf"],["port","wire"]],["en",[[14,4],[14,17]],[[14,15],[14,17]],["simple_dual_wf"],["port","wire"]],["addrA",[[15,4],[15,37]],[[15,32],[15,37]],["simple_dual_wf"],["port","wire"]],["doutA",[[16,4],[16,47]],[[16,42],[16,47]],["simple_dual_wf"],["port","wire"]],["wen",[[18,4],[18,32]],[[18,29],[18,32]],["simple_dual_wf"],["port","wire"]],["addrB",[[19,4],[19,37]],[[19,32],[19,37]],["simple_dual_wf"],["port","wire"]],["dinB",[[20,4],[20,43]],[[20,39],[20,43]],["simple_dual_wf"],["port","wire"]],["ram_block",[[23,33],[23,105]],[[23,74],[23,83]],["simple_dual_wf"],["variable","reg"]],["i",[[26,11],[26,41]],[[26,40],[26,41]],["simple_dual_wf"],["variable","genvar"]],["tmp",[[29,11],[29,34]],[[29,31],[29,34]],["simple_dual_wf"],["variable","reg"]],["wdata_r",[[35,15],[35,42]],[[35,35],[35,42]],["simple_dual_wf"],["variable","reg"]],["col_r",[[36,15],[36,24]],[[36,19],[36,24]],["simple_dual_wf"],["variable","reg"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/core/Main.v",[[[[[["Main",[[18,0],[115,2]],[[18,7],[18,11]],[],["module"]],[1516,9]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["Main"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["Main"],["port","wire"]],["ext_int",[[21,4],[21,30]],[[21,23],[21,30]],["Main"],["port","wire"]],["inst_req",[[26,4],[26,53]],[[26,45],[26,53]],["Main"],["port","wire"]],["inst_wr",[[27,4],[27,52]],[[27,45],[27,52]],["Main"],["port","wire"]],["inst_size",[[28,4],[28,54]],[[28,45],[28,54]],["Main"],["port","wire"]],["inst_index",[[29,4],[29,55]],[[29,45],[29,55]],["Main"],["port","wire"]],["inst_tag",[[30,4],[30,53]],[[30,45],[30,53]],["Main"],["port","wire"]],["inst_hasException",[[31,4],[31,62]],[[31,45],[31,62]],["Main"],["port","wire"]],["inst_unCache",[[32,4],[32,57]],[[32,45],[32,57]],["Main"],["port","wire"]],["inst_rdata",[[65,4],[65,55]],[[65,45],[65,55]],["Main"],["port","wire"]],["inst_wdata",[[66,4],[66,51]],[[66,41],[66,51]],["Main"],["port","wire"]],["inst_index_ok",[[67,4],[67,58]],[[67,45],[67,58]],["Main"],["port","wire"]],["inst_data_ok",[[68,4],[68,57]],[[68,45],[68,57]],["Main"],["port","wire"]],["data_req",[[70,4],[70,53]],[[70,45],[70,53]],["Main"],["port","wire"]],["data_wr",[[71,4],[71,52]],[[71,45],[71,52]],["Main"],["port","wire"]],["data_size",[[72,4],[72,54]],[[72,45],[72,54]],["Main"],["port","wire"]],["data_index",[[73,4],[73,55]],[[73,45],[73,55]],["Main"],["port","wire"]],["data_tag",[[74,4],[74,53]],[[74,45],[74,53]],["Main"],["port","wire"]],["data_unCache",[[75,4],[75,57]],[[75,45],[75,57]],["Main"],["port","wire"]],["data_hasException",[[76,4],[76,62]],[[76,45],[76,62]],["Main"],["port","wire"]],["data_wstrb",[[77,4],[77,55]],[[77,45],[77,55]],["Main"],["port","wire"]],["data_wdata",[[78,4],[78,55]],[[78,45],[78,55]],["Main"],["port","wire"]],["data_rdata",[[79,4],[79,55]],[[79,45],[79,55]],["Main"],["port","wire"]],["data_index_ok",[[80,4],[80,58]],[[80,45],[80,58]],["Main"],["port","wire"]],["data_data_ok",[[81,4],[81,57]],[[81,45],[81,57]],["Main"],["port","wire"]],["debug_wb_pc0",[[102,4],[102,44]],[[102,32],[102,44]],["Main"],["port","wire"]],["debug_wb_pc1",[[103,4],[103,44]],[[103,32],[103,44]],["Main"],["port","wire"]],["debug_wb_rf_wen0",[[106,4],[106,48]],[[106,32],[106,48]],["Main"],["port","wire"]],["debug_wb_rf_wen1",[[107,4],[107,48]],[[107,32],[107,48]],["Main"],["port","wire"]],["debug_wb_rf_wnum0",[[109,4],[109,49]],[[109,32],[109,49]],["Main"],["port","wire"]],["debug_wb_rf_wnum1",[[110,4],[110,49]],[[110,32],[110,49]],["Main"],["port","wire"]],["debug_wb_rf_wdata0",[[112,4],[112,50]],[[112,32],[112,50]],["Main"],["port","wire"]],["debug_wb_rf_wdata1",[[113,4],[113,50]],[[113,32],[113,50]],["Main"],["port","wire"]],["ID_allowin_w_o",[[121,1],[121,26]],[[121,12],[121,26]],["Main"],["variable","wire"]],["ID_allowin_w_i",[[121,28],[121,53]],[[121,39],[121,53]],["Main"],["variable","wire"]],["ID_down_valid_w_o",[[123,1],[123,29]],[[123,12],[123,29]],["Main"],["variable","wire"]],["ID_down_valid_w_i",[[123,31],[123,59]],[[123,42],[123,59]],["Main"],["variable","wire"]],["ID_up_valid_w_o",[[125,1],[125,27]],[[125,12],[125,27]],["Main"],["variable","wire"]],["ID_up_valid_w_i",[[125,29],[125,55]],[[125,40],[125,55]],["Main"],["variable","wire"]],["ID_up_writeNum_o",[[127,1],[127,28]],[[127,12],[127,28]],["Main"],["variable","wire"]],["ID_up_writeNum_i",[[127,30],[127,57]],[[127,41],[127,57]],["Main"],["variable","wire"]],["ID_up_readData_o",[[129,1],[129,29]],[[129,13],[129,29]],["Main"],["variable","wire"]],["ID_up_readData_i",[[129,31],[129,59]],[[129,43],[129,59]],["Main"],["variable","wire"]],["ID_up_VAddr_o",[[131,1],[131,26]],[[131,13],[131,26]],["Main"],["variable","wire"]],["ID_up_VAddr_i",[[131,28],[131,53]],[[131,40],[131,53]],["Main"],["variable","wire"]],["ID_up_oprand0_o",[[133,1],[133,28]],[[133,13],[133,28]],["Main"],["variable","wire"]],["ID_up_oprand0_i",[[133,30],[133,57]],[[133,42],[133,57]],["Main"],["variable","wire"]],["ID_up_oprand0IsReg_o",[[135,1],[135,32]],[[135,12],[135,32]],["Main"],["variable","wire"]],["ID_up_oprand0IsReg_i",[[135,34],[135,65]],[[135,45],[135,65]],["Main"],["variable","wire"]],["ID_up_oprand1IsReg_o",[[137,1],[137,32]],[[137,12],[137,32]],["Main"],["variable","wire"]],["ID_up_oprand1IsReg_i",[[137,34],[137,65]],[[137,45],[137,65]],["Main"],["variable","wire"]],["ID_up_forwardSel0_o",[[139,1],[139,31]],[[139,12],[139,31]],["Main"],["variable","wire"]],["ID_up_forwardSel0_i",[[139,33],[139,63]],[[139,44],[139,63]],["Main"],["variable","wire"]],["ID_up_data0Ready_o",[[141,1],[141,30]],[[141,12],[141,30]],["Main"],["variable","wire"]],["ID_up_data0Ready_i",[[141,32],[141,61]],[[141,43],[141,61]],["Main"],["variable","wire"]],["ID_up_oprand1_o",[[143,1],[143,28]],[[143,13],[143,28]],["Main"],["variable","wire"]],["ID_up_oprand1_i",[[143,30],[143,57]],[[143,42],[143,57]],["Main"],["variable","wire"]],["ID_up_forwardSel1_o",[[145,1],[145,31]],[[145,12],[145,31]],["Main"],["variable","wire"]],["ID_up_forwardSel1_i",[[145,33],[145,63]],[[145,44],[145,63]],["Main"],["variable","wire"]],["ID_up_data1Ready_o",[[147,1],[147,30]],[[147,12],[147,30]],["Main"],["variable","wire"]],["ID_up_data1Ready_i",[[147,32],[147,61]],[[147,43],[147,61]],["Main"],["variable","wire"]],["ID_up_aluOprator_o",[[149,1],[149,31]],[[149,13],[149,31]],["Main"],["variable","wire"]],["ID_up_aluOprator_i",[[149,33],[149,63]],[[149,45],[149,63]],["Main"],["variable","wire"]],["ID_up_branchRisk_o",[[151,1],[151,30]],[[151,12],[151,30]],["Main"],["variable","wire"]],["ID_up_branchRisk_i",[[151,32],[151,61]],[[151,43],[151,61]],["Main"],["variable","wire"]],["ID_up_repairAction_o",[[153,1],[153,32]],[[153,12],[153,32]],["Main"],["variable","wire"]],["ID_up_repairAction_i",[[153,34],[153,65]],[[153,45],[153,65]],["Main"],["variable","wire"]],["ID_up_predDest_o",[[155,1],[155,29]],[[155,13],[155,29]],["Main"],["variable","wire"]],["ID_up_predDest_i",[[155,31],[155,59]],[[155,43],[155,59]],["Main"],["variable","wire"]],["ID_up_predTake_o",[[157,1],[157,28]],[[157,12],[157,28]],["Main"],["variable","wire"]],["ID_up_predTake_i",[[157,30],[157,57]],[[157,41],[157,57]],["Main"],["variable","wire"]],["ID_up_checkPoint_o",[[159,1],[159,31]],[[159,13],[159,31]],["Main"],["variable","wire"]],["ID_up_checkPoint_i",[[159,33],[159,63]],[[159,45],[159,63]],["Main"],["variable","wire"]],["ID_up_branchKind_o",[[161,1],[161,30]],[[161,12],[161,30]],["Main"],["variable","wire"]],["ID_up_branchKind_i",[[161,32],[161,61]],[[161,43],[161,61]],["Main"],["variable","wire"]],["ID_down_writeNum_o",[[163,1],[163,30]],[[163,12],[163,30]],["Main"],["variable","wire"]],["ID_down_writeNum_i",[[163,32],[163,61]],[[163,43],[163,61]],["Main"],["variable","wire"]],["ID_down_readData_o",[[165,1],[165,31]],[[165,13],[165,31]],["Main"],["variable","wire"]],["ID_down_readData_i",[[165,33],[165,63]],[[165,45],[165,63]],["Main"],["variable","wire"]],["ID_down_isDelaySlot_o",[[167,1],[167,33]],[[167,12],[167,33]],["Main"],["variable","wire"]],["ID_down_isDelaySlot_i",[[167,35],[167,67]],[[167,46],[167,67]],["Main"],["variable","wire"]],["ID_down_isDangerous_o",[[169,1],[169,33]],[[169,12],[169,33]],["Main"],["variable","wire"]],["ID_down_isDangerous_i",[[169,35],[169,67]],[[169,46],[169,67]],["Main"],["variable","wire"]],["ID_down_VAddr_o",[[171,1],[171,28]],[[171,13],[171,28]],["Main"],["variable","wire"]],["ID_down_VAddr_i",[[171,30],[171,57]],[[171,42],[171,57]],["Main"],["variable","wire"]],["ID_down_oprand0_o",[[173,1],[173,30]],[[173,13],[173,30]],["Main"],["variable","wire"]],["ID_down_oprand0_i",[[173,32],[173,61]],[[173,44],[173,61]],["Main"],["variable","wire"]],["ID_down_oprand0IsReg_o",[[175,1],[175,34]],[[175,12],[175,34]],["Main"],["variable","wire"]],["ID_down_oprand0IsReg_i",[[175,36],[175,69]],[[175,47],[175,69]],["Main"],["variable","wire"]],["ID_down_oprand1IsReg_o",[[177,1],[177,34]],[[177,12],[177,34]],["Main"],["variable","wire"]],["ID_down_oprand1IsReg_i",[[177,36],[177,69]],[[177,47],[177,69]],["Main"],["variable","wire"]],["ID_down_forwardSel0_o",[[179,1],[179,33]],[[179,12],[179,33]],["Main"],["variable","wire"]],["ID_down_forwardSel0_i",[[179,35],[179,67]],[[179,46],[179,67]],["Main"],["variable","wire"]],["ID_down_data0Ready_o",[[181,1],[181,32]],[[181,12],[181,32]],["Main"],["variable","wire"]],["ID_down_data0Ready_i",[[181,34],[181,65]],[[181,45],[181,65]],["Main"],["variable","wire"]],["ID_down_oprand1_o",[[183,1],[183,30]],[[183,13],[183,30]],["Main"],["variable","wire"]],["ID_down_oprand1_i",[[183,32],[183,61]],[[183,44],[183,61]],["Main"],["variable","wire"]],["ID_down_forwardSel1_o",[[185,1],[185,33]],[[185,12],[185,33]],["Main"],["variable","wire"]],["ID_down_forwardSel1_i",[[185,35],[185,67]],[[185,46],[185,67]],["Main"],["variable","wire"]],["ID_down_data1Ready_o",[[187,1],[187,32]],[[187,12],[187,32]],["Main"],["variable","wire"]],["ID_down_data1Ready_i",[[187,34],[187,65]],[[187,45],[187,65]],["Main"],["variable","wire"]],["ID_down_aluOprator_o",[[189,1],[189,33]],[[189,13],[189,33]],["Main"],["variable","wire"]],["ID_down_aluOprator_i",[[189,35],[189,67]],[[189,47],[189,67]],["Main"],["variable","wire"]],["ID_down_mduOperator_o",[[191,1],[191,33]],[[191,12],[191,33]],["Main"],["variable","wire"]],["ID_down_mduOperator_i",[[191,35],[191,67]],[[191,46],[191,67]],["Main"],["variable","wire"]],["ID_down_readHiLo_o",[[193,1],[193,30]],[[193,12],[193,30]],["Main"],["variable","wire"]],["ID_down_readHiLo_i",[[193,32],[193,61]],[[193,43],[193,61]],["Main"],["variable","wire"]],["ID_down_writeHiLo_o",[[195,1],[195,31]],[[195,12],[195,31]],["Main"],["variable","wire"]],["ID_down_writeHiLo_i",[[195,33],[195,63]],[[195,44],[195,63]],["Main"],["variable","wire"]],["ID_down_ExcCode_o",[[197,1],[197,29]],[[197,12],[197,29]],["Main"],["variable","wire"]],["ID_down_ExcCode_i",[[197,31],[197,59]],[[197,42],[197,59]],["Main"],["variable","wire"]],["ID_down_exceptionSel_o",[[199,1],[199,34]],[[199,12],[199,34]],["Main"],["variable","wire"]],["ID_down_exceptionSel_i",[[199,36],[199,69]],[[199,47],[199,69]],["Main"],["variable","wire"]],["ID_down_hasException_o",[[201,1],[201,34]],[[201,12],[201,34]],["Main"],["variable","wire"]],["ID_down_hasException_i",[[201,36],[201,69]],[[201,47],[201,69]],["Main"],["variable","wire"]],["ID_down_exceptionRisk_o",[[203,1],[203,35]],[[203,12],[203,35]],["Main"],["variable","wire"]],["ID_down_exceptionRisk_i",[[203,37],[203,71]],[[203,48],[203,71]],["Main"],["variable","wire"]],["ID_down_positionCp0_o",[[205,1],[205,33]],[[205,12],[205,33]],["Main"],["variable","wire"]],["ID_down_positionCp0_i",[[205,35],[205,67]],[[205,46],[205,67]],["Main"],["variable","wire"]],["ID_down_readCp0_o",[[207,1],[207,29]],[[207,12],[207,29]],["Main"],["variable","wire"]],["ID_down_readCp0_i",[[207,31],[207,59]],[[207,42],[207,59]],["Main"],["variable","wire"]],["ID_down_eret_o",[[209,1],[209,26]],[[209,12],[209,26]],["Main"],["variable","wire"]],["ID_down_eret_i",[[209,28],[209,53]],[[209,39],[209,53]],["Main"],["variable","wire"]],["ID_down_isRefill_o",[[211,1],[211,30]],[[211,12],[211,30]],["Main"],["variable","wire"]],["ID_down_isRefill_i",[[211,32],[211,61]],[[211,43],[211,61]],["Main"],["variable","wire"]],["ID_down_writeCp0_o",[[213,1],[213,30]],[[213,12],[213,30]],["Main"],["variable","wire"]],["ID_down_writeCp0_i",[[213,32],[213,61]],[[213,43],[213,61]],["Main"],["variable","wire"]],["ID_down_trapKind_o",[[215,1],[215,30]],[[215,12],[215,30]],["Main"],["variable","wire"]],["ID_down_trapKind_i",[[215,32],[215,61]],[[215,43],[215,61]],["Main"],["variable","wire"]],["ID_down_memReq_o",[[217,1],[217,28]],[[217,12],[217,28]],["Main"],["variable","wire"]],["ID_down_memReq_i",[[217,30],[217,57]],[[217,41],[217,57]],["Main"],["variable","wire"]],["ID_down_memWR_o",[[219,1],[219,27]],[[219,12],[219,27]],["Main"],["variable","wire"]],["ID_down_memWR_i",[[219,29],[219,55]],[[219,40],[219,55]],["Main"],["variable","wire"]],["ID_down_memAtom_o",[[221,1],[221,29]],[[221,12],[221,29]],["Main"],["variable","wire"]],["ID_down_memAtom_i",[[221,31],[221,59]],[[221,42],[221,59]],["Main"],["variable","wire"]],["ID_down_loadMode_o",[[223,1],[223,30]],[[223,12],[223,30]],["Main"],["variable","wire"]],["ID_down_loadMode_i",[[223,32],[223,61]],[[223,43],[223,61]],["Main"],["variable","wire"]],["ID_down_storeMode_o",[[225,1],[225,31]],[[225,12],[225,31]],["Main"],["variable","wire"]],["ID_down_storeMode_i",[[225,33],[225,63]],[[225,44],[225,63]],["Main"],["variable","wire"]],["ID_down_isTLBInst_o",[[227,1],[227,31]],[[227,12],[227,31]],["Main"],["variable","wire"]],["ID_down_isTLBInst_i",[[227,33],[227,63]],[[227,44],[227,63]],["Main"],["variable","wire"]],["ID_down_TLBInstOperator_o",[[229,1],[229,37]],[[229,12],[229,37]],["Main"],["variable","wire"]],["ID_down_TLBInstOperator_i",[[229,39],[229,75]],[[229,50],[229,75]],["Main"],["variable","wire"]],["ID_down_isCacheInst_o",[[231,1],[231,33]],[[231,12],[231,33]],["Main"],["variable","wire"]],["ID_down_isCacheInst_i",[[231,35],[231,67]],[[231,46],[231,67]],["Main"],["variable","wire"]],["ID_down_CacheOperator_o",[[233,1],[233,35]],[[233,12],[233,35]],["Main"],["variable","wire"]],["ID_down_CacheOperator_i",[[233,37],[233,71]],[[233,48],[233,71]],["Main"],["variable","wire"]],["DMMU_ExcCode_o",[[235,1],[235,26]],[[235,12],[235,26]],["Main"],["variable","wire"]],["DMMU_ExcCode_i",[[235,28],[235,53]],[[235,39],[235,53]],["Main"],["variable","wire"]],["DMMU_tlbRefill_o",[[237,1],[237,28]],[[237,12],[237,28]],["Main"],["variable","wire"]],["DMMU_tlbRefill_i",[[237,30],[237,57]],[[237,41],[237,57]],["Main"],["variable","wire"]],["data_tlbReq_o",[[239,1],[239,25]],[[239,12],[239,25]],["Main"],["variable","wire"]],["data_tlbReq_i",[[239,27],[239,51]],[[239,38],[239,51]],["Main"],["variable","wire"]],["data_vpn2_o",[[241,1],[241,24]],[[241,13],[241,24]],["Main"],["variable","wire"]],["data_vpn2_i",[[241,26],[241,49]],[[241,38],[241,49]],["Main"],["variable","wire"]],["data_oddPage_o",[[243,1],[243,26]],[[243,12],[243,26]],["Main"],["variable","wire"]],["data_oddPage_i",[[243,28],[243,53]],[[243,39],[243,53]],["Main"],["variable","wire"]],["data_asid_o",[[245,1],[245,23]],[[245,12],[245,23]],["Main"],["variable","wire"]],["data_asid_i",[[245,25],[245,47]],[[245,36],[245,47]],["Main"],["variable","wire"]],["w_enbale_o",[[247,1],[247,22]],[[247,12],[247,22]],["Main"],["variable","wire"]],["w_enbale_i",[[247,24],[247,45]],[[247,35],[247,45]],["Main"],["variable","wire"]],["w_index_o",[[249,1],[249,21]],[[249,12],[249,21]],["Main"],["variable","wire"]],["w_index_i",[[249,23],[249,43]],[[249,34],[249,43]],["Main"],["variable","wire"]],["w_vpn2_o",[[251,1],[251,21]],[[251,13],[251,21]],["Main"],["variable","wire"]],["w_vpn2_i",[[251,23],[251,43]],[[251,35],[251,43]],["Main"],["variable","wire"]],["w_asid_o",[[253,1],[253,20]],[[253,12],[253,20]],["Main"],["variable","wire"]],["w_asid_i",[[253,22],[253,41]],[[253,33],[253,41]],["Main"],["variable","wire"]],["w_mask_o",[[255,1],[255,21]],[[255,13],[255,21]],["Main"],["variable","wire"]],["w_mask_i",[[255,23],[255,43]],[[255,35],[255,43]],["Main"],["variable","wire"]],["w_g_o",[[257,1],[257,17]],[[257,12],[257,17]],["Main"],["variable","wire"]],["w_g_i",[[257,19],[257,35]],[[257,30],[257,35]],["Main"],["variable","wire"]],["w_pfn0_o",[[259,1],[259,21]],[[259,13],[259,21]],["Main"],["variable","wire"]],["w_pfn0_i",[[259,23],[259,43]],[[259,35],[259,43]],["Main"],["variable","wire"]],["w_flags0_o",[[261,1],[261,22]],[[261,12],[261,22]],["Main"],["variable","wire"]],["w_flags0_i",[[261,24],[261,45]],[[261,35],[261,45]],["Main"],["variable","wire"]],["w_pfn1_o",[[263,1],[263,21]],[[263,13],[263,21]],["Main"],["variable","wire"]],["w_pfn1_i",[[263,23],[263,43]],[[263,35],[263,43]],["Main"],["variable","wire"]],["w_flags1_o",[[265,1],[265,22]],[[265,12],[265,22]],["Main"],["variable","wire"]],["w_flags1_i",[[265,24],[265,45]],[[265,35],[265,45]],["Main"],["variable","wire"]],["r_enbale_o",[[267,1],[267,22]],[[267,12],[267,22]],["Main"],["variable","wire"]],["r_enbale_i",[[267,24],[267,45]],[[267,35],[267,45]],["Main"],["variable","wire"]],["r_index_o",[[269,1],[269,21]],[[269,12],[269,21]],["Main"],["variable","wire"]],["r_index_i",[[269,23],[269,43]],[[269,34],[269,43]],["Main"],["variable","wire"]],["DMMU_TLBPwrite_o",[[271,1],[271,28]],[[271,12],[271,28]],["Main"],["variable","wire"]],["DMMU_TLBPwrite_i",[[271,30],[271,57]],[[271,41],[271,57]],["Main"],["variable","wire"]],["DMMU_TLBRwrite_o",[[273,1],[273,28]],[[273,12],[273,28]],["Main"],["variable","wire"]],["DMMU_TLBRwrite_i",[[273,30],[273,57]],[[273,41],[273,57]],["Main"],["variable","wire"]],["DMMU_EntryHi_o",[[275,1],[275,27]],[[275,13],[275,27]],["Main"],["variable","wire"]],["DMMU_EntryHi_i",[[275,29],[275,55]],[[275,41],[275,55]],["Main"],["variable","wire"]],["DMMU_EntryLo0_o",[[277,1],[277,28]],[[277,13],[277,28]],["Main"],["variable","wire"]],["DMMU_EntryLo0_i",[[277,30],[277,57]],[[277,42],[277,57]],["Main"],["variable","wire"]],["DMMU_EntryLo1_o",[[279,1],[279,28]],[[279,13],[279,28]],["Main"],["variable","wire"]],["DMMU_EntryLo1_i",[[279,30],[279,57]],[[279,42],[279,57]],["Main"],["variable","wire"]],["DMMU_PageMask_o",[[281,1],[281,28]],[[281,13],[281,28]],["Main"],["variable","wire"]],["DMMU_PageMask_i",[[281,30],[281,57]],[[281,42],[281,57]],["Main"],["variable","wire"]],["DMMU_Index_o",[[283,1],[283,25]],[[283,13],[283,25]],["Main"],["variable","wire"]],["DMMU_Index_i",[[283,27],[283,51]],[[283,39],[283,51]],["Main"],["variable","wire"]],["IS_stopFetch_o",[[285,1],[285,26]],[[285,12],[285,26]],["Main"],["variable","wire"]],["IS_stopFetch_i",[[285,28],[285,53]],[[285,39],[285,53]],["Main"],["variable","wire"]],["IS_issueMode_o",[[287,1],[287,26]],[[287,12],[287,26]],["Main"],["variable","wire"]],["IS_issueMode_i",[[287,28],[287,53]],[[287,39],[287,53]],["Main"],["variable","wire"]],["IS_Inst_p_o",[[289,1],[289,24]],[[289,13],[289,24]],["Main"],["variable","wire"]],["IS_Inst_p_i",[[289,26],[289,49]],[[289,38],[289,49]],["Main"],["variable","wire"]],["IS_VAddr_p_o",[[291,1],[291,25]],[[291,13],[291,25]],["Main"],["variable","wire"]],["IS_VAddr_p_i",[[291,27],[291,51]],[[291,39],[291,51]],["Main"],["variable","wire"]],["IS_predDest_p_o",[[293,1],[293,28]],[[293,13],[293,28]],["Main"],["variable","wire"]],["IS_predDest_p_i",[[293,30],[293,57]],[[293,42],[293,57]],["Main"],["variable","wire"]],["IS_hasException_p_o",[[295,1],[295,31]],[[295,12],[295,31]],["Main"],["variable","wire"]],["IS_hasException_p_i",[[295,33],[295,63]],[[295,44],[295,63]],["Main"],["variable","wire"]],["IS_predTake_p_o",[[297,1],[297,27]],[[297,12],[297,27]],["Main"],["variable","wire"]],["IS_predTake_p_i",[[297,29],[297,55]],[[297,40],[297,55]],["Main"],["variable","wire"]],["IS_ExcCode_p_o",[[299,1],[299,26]],[[299,12],[299,26]],["Main"],["variable","wire"]],["IS_ExcCode_p_i",[[299,28],[299,53]],[[299,39],[299,53]],["Main"],["variable","wire"]],["IS_checkPoint_p_o",[[301,1],[301,30]],[[301,13],[301,30]],["Main"],["variable","wire"]],["IS_checkPoint_p_i",[[301,32],[301,61]],[[301,44],[301,61]],["Main"],["variable","wire"]],["IS_regReadNum_p_o",[[303,1],[303,30]],[[303,13],[303,30]],["Main"],["variable","wire"]],["IS_regReadNum_p_i",[[303,32],[303,61]],[[303,44],[303,61]],["Main"],["variable","wire"]],["IS_needRead_p_o",[[305,1],[305,27]],[[305,12],[305,27]],["Main"],["variable","wire"]],["IS_needRead_p_i",[[305,29],[305,55]],[[305,40],[305,55]],["Main"],["variable","wire"]],["IS_regWriteNum_p_o",[[307,1],[307,30]],[[307,12],[307,30]],["Main"],["variable","wire"]],["IS_regWriteNum_p_i",[[307,32],[307,61]],[[307,43],[307,61]],["Main"],["variable","wire"]],["IS_isRefill_p_o",[[309,1],[309,27]],[[309,12],[309,27]],["Main"],["variable","wire"]],["IS_isRefill_p_i",[[309,29],[309,55]],[[309,40],[309,55]],["Main"],["variable","wire"]],["WB_writeNum_w_o",[[311,1],[311,27]],[[311,12],[311,27]],["Main"],["variable","wire"]],["WB_writeNum_w_i",[[311,29],[311,55]],[[311,40],[311,55]],["Main"],["variable","wire"]],["WB_hasDangerous_w_o",[[313,1],[313,31]],[[313,12],[313,31]],["Main"],["variable","wire"]],["WB_hasDangerous_w_i",[[313,33],[313,63]],[[313,44],[313,63]],["Main"],["variable","wire"]],["WB_hasRisk_w_o",[[315,1],[315,26]],[[315,12],[315,26]],["Main"],["variable","wire"]],["WB_hasRisk_w_i",[[315,28],[315,53]],[[315,39],[315,53]],["Main"],["variable","wire"]],["WB_allowin_w_o",[[317,1],[317,26]],[[317,12],[317,26]],["Main"],["variable","wire"]],["WB_allowin_w_i",[[317,28],[317,53]],[[317,39],[317,53]],["Main"],["variable","wire"]],["WB_forwardData_w_o",[[319,1],[319,31]],[[319,13],[319,31]],["Main"],["variable","wire"]],["WB_forwardData_w_i",[[319,33],[319,63]],[[319,45],[319,63]],["Main"],["variable","wire"]],["WB_finalRes_w_o",[[321,1],[321,28]],[[321,13],[321,28]],["Main"],["variable","wire"]],["WB_finalRes_w_i",[[321,30],[321,57]],[[321,42],[321,57]],["Main"],["variable","wire"]],["WB_writeEnable_w_o",[[323,1],[323,30]],[[323,12],[323,30]],["Main"],["variable","wire"]],["WB_writeEnable_w_i",[[323,32],[323,61]],[[323,43],[323,61]],["Main"],["variable","wire"]],["CP0_Status_w_o",[[325,1],[325,27]],[[325,13],[325,27]],["Main"],["variable","wire"]],["CP0_Status_w_i",[[325,29],[325,55]],[[325,41],[325,55]],["Main"],["variable","wire"]],["CP0_Cause_w_o",[[327,1],[327,26]],[[327,13],[327,26]],["Main"],["variable","wire"]],["CP0_Cause_w_i",[[327,28],[327,53]],[[327,40],[327,53]],["Main"],["variable","wire"]],["CP0_Config_w_o",[[329,1],[329,27]],[[329,13],[329,27]],["Main"],["variable","wire"]],["CP0_Config_w_i",[[329,29],[329,55]],[[329,41],[329,55]],["Main"],["variable","wire"]],["CP0_readData_w_o",[[331,1],[331,29]],[[331,13],[331,29]],["Main"],["variable","wire"]],["CP0_readData_w_i",[[331,31],[331,59]],[[331,43],[331,59]],["Main"],["variable","wire"]],["CP0_excOccur_w_o",[[333,1],[333,28]],[[333,12],[333,28]],["Main"],["variable","wire"]],["CP0_excOccur_w_i",[[333,30],[333,57]],[[333,41],[333,57]],["Main"],["variable","wire"]],["CP0_excDestPC_w_o",[[335,1],[335,30]],[[335,13],[335,30]],["Main"],["variable","wire"]],["CP0_excDestPC_w_i",[[335,32],[335,61]],[[335,44],[335,61]],["Main"],["variable","wire"]],["CP0_nonBlockMark_w_o",[[337,1],[337,32]],[[337,12],[337,32]],["Main"],["variable","wire"]],["CP0_nonBlockMark_w_i",[[337,34],[337,65]],[[337,45],[337,65]],["Main"],["variable","wire"]],["CP0_EntryHi_w_o",[[339,1],[339,28]],[[339,13],[339,28]],["Main"],["variable","wire"]],["CP0_EntryHi_w_i",[[339,30],[339,57]],[[339,42],[339,57]],["Main"],["variable","wire"]],["CP0_EntryLo0_w_o",[[341,1],[341,29]],[[341,13],[341,29]],["Main"],["variable","wire"]],["CP0_EntryLo0_w_i",[[341,31],[341,59]],[[341,43],[341,59]],["Main"],["variable","wire"]],["CP0_EntryLo1_w_o",[[343,1],[343,29]],[[343,13],[343,29]],["Main"],["variable","wire"]],["CP0_EntryLo1_w_i",[[343,31],[343,59]],[[343,43],[343,59]],["Main"],["variable","wire"]],["CP0_PageMask_w_o",[[345,1],[345,29]],[[345,13],[345,29]],["Main"],["variable","wire"]],["CP0_PageMask_w_i",[[345,31],[345,59]],[[345,43],[345,59]],["Main"],["variable","wire"]],["CP0_Index_w_o",[[347,1],[347,26]],[[347,13],[347,26]],["Main"],["variable","wire"]],["CP0_Index_w_i",[[347,28],[347,53]],[[347,40],[347,53]],["Main"],["variable","wire"]],["CP0_Random_w_o",[[349,1],[349,27]],[[349,13],[349,27]],["Main"],["variable","wire"]],["CP0_Random_w_i",[[349,29],[349,55]],[[349,41],[349,55]],["Main"],["variable","wire"]],["CP0_exceptSeg_w_o",[[351,1],[351,29]],[[351,12],[351,29]],["Main"],["variable","wire"]],["CP0_exceptSeg_w_i",[[351,31],[351,59]],[[351,42],[351,59]],["Main"],["variable","wire"]],["REEXE_okToChange_w_o",[[353,1],[353,32]],[[353,12],[353,32]],["Main"],["variable","wire"]],["REEXE_okToChange_w_i",[[353,34],[353,65]],[[353,45],[353,65]],["Main"],["variable","wire"]],["REEXE_valid_w_o",[[355,1],[355,27]],[[355,12],[355,27]],["Main"],["variable","wire"]],["REEXE_valid_w_i",[[355,29],[355,55]],[[355,40],[355,55]],["Main"],["variable","wire"]],["REEXE_forwardMode_w_o",[[357,1],[357,33]],[[357,12],[357,33]],["Main"],["variable","wire"]],["REEXE_forwardMode_w_i",[[357,35],[357,67]],[[357,46],[357,67]],["Main"],["variable","wire"]],["REEXE_writeNum_w_o",[[359,1],[359,30]],[[359,12],[359,30]],["Main"],["variable","wire"]],["REEXE_writeNum_w_i",[[359,32],[359,61]],[[359,43],[359,61]],["Main"],["variable","wire"]],["REEXE_writeNum_o",[[361,1],[361,28]],[[361,12],[361,28]],["Main"],["variable","wire"]],["REEXE_writeNum_i",[[361,30],[361,57]],[[361,41],[361,57]],["Main"],["variable","wire"]],["REEXE_VAddr_o",[[363,1],[363,26]],[[363,13],[363,26]],["Main"],["variable","wire"]],["REEXE_VAddr_i",[[363,28],[363,53]],[[363,40],[363,53]],["Main"],["variable","wire"]],["REEXE_regData_o",[[365,1],[365,28]],[[365,13],[365,28]],["Main"],["variable","wire"]],["REEXE_regData_i",[[365,30],[365,57]],[[365,42],[365,57]],["Main"],["variable","wire"]],["inst_hit_o",[[367,1],[367,22]],[[367,12],[367,22]],["Main"],["variable","wire"]],["inst_hit_i",[[367,24],[367,45]],[[367,35],[367,45]],["Main"],["variable","wire"]],["inst_index_o",[[369,1],[369,24]],[[369,12],[369,24]],["Main"],["variable","wire"]],["inst_index_i",[[369,26],[369,49]],[[369,37],[369,49]],["Main"],["variable","wire"]],["inst_pfn_o",[[371,1],[371,23]],[[371,13],[371,23]],["Main"],["variable","wire"]],["inst_pfn_i",[[371,25],[371,47]],[[371,37],[371,47]],["Main"],["variable","wire"]],["inst_c_o",[[373,1],[373,20]],[[373,12],[373,20]],["Main"],["variable","wire"]],["inst_c_i",[[373,22],[373,41]],[[373,33],[373,41]],["Main"],["variable","wire"]],["inst_d_o",[[375,1],[375,20]],[[375,12],[375,20]],["Main"],["variable","wire"]],["inst_d_i",[[375,22],[375,41]],[[375,33],[375,41]],["Main"],["variable","wire"]],["inst_v_o",[[377,1],[377,20]],[[377,12],[377,20]],["Main"],["variable","wire"]],["inst_v_i",[[377,22],[377,41]],[[377,33],[377,41]],["Main"],["variable","wire"]],["data_index_o",[[379,1],[379,24]],[[379,12],[379,24]],["Main"],["variable","wire"]],["data_index_i",[[379,26],[379,49]],[[379,37],[379,49]],["Main"],["variable","wire"]],["data_pfn_o",[[381,1],[381,23]],[[381,13],[381,23]],["Main"],["variable","wire"]],["data_pfn_i",[[381,25],[381,47]],[[381,37],[381,47]],["Main"],["variable","wire"]],["data_hit_o",[[383,1],[383,22]],[[383,12],[383,22]],["Main"],["variable","wire"]],["data_hit_i",[[383,24],[383,45]],[[383,35],[383,45]],["Main"],["variable","wire"]],["data_c_o",[[385,1],[385,20]],[[385,12],[385,20]],["Main"],["variable","wire"]],["data_c_i",[[385,22],[385,41]],[[385,33],[385,41]],["Main"],["variable","wire"]],["data_d_o",[[387,1],[387,20]],[[387,12],[387,20]],["Main"],["variable","wire"]],["data_d_i",[[387,22],[387,41]],[[387,33],[387,41]],["Main"],["variable","wire"]],["data_v_o",[[389,1],[389,20]],[[389,12],[389,20]],["Main"],["variable","wire"]],["data_v_i",[[389,22],[389,41]],[[389,33],[389,41]],["Main"],["variable","wire"]],["r_vpn2_o",[[391,1],[391,21]],[[391,13],[391,21]],["Main"],["variable","wire"]],["r_vpn2_i",[[391,23],[391,43]],[[391,35],[391,43]],["Main"],["variable","wire"]],["r_asid_o",[[393,1],[393,20]],[[393,12],[393,20]],["Main"],["variable","wire"]],["r_asid_i",[[393,22],[393,41]],[[393,33],[393,41]],["Main"],["variable","wire"]],["r_mask_o",[[395,1],[395,21]],[[395,13],[395,21]],["Main"],["variable","wire"]],["r_mask_i",[[395,23],[395,43]],[[395,35],[395,43]],["Main"],["variable","wire"]],["r_g_o",[[397,1],[397,17]],[[397,12],[397,17]],["Main"],["variable","wire"]],["r_g_i",[[397,19],[397,35]],[[397,30],[397,35]],["Main"],["variable","wire"]],["r_pfn0_o",[[399,1],[399,21]],[[399,13],[399,21]],["Main"],["variable","wire"]],["r_pfn0_i",[[399,23],[399,43]],[[399,35],[399,43]],["Main"],["variable","wire"]],["r_flags0_o",[[401,1],[401,22]],[[401,12],[401,22]],["Main"],["variable","wire"]],["r_flags0_i",[[401,24],[401,45]],[[401,35],[401,45]],["Main"],["variable","wire"]],["r_pfn1_o",[[403,1],[403,21]],[[403,13],[403,21]],["Main"],["variable","wire"]],["r_pfn1_i",[[403,23],[403,43]],[[403,35],[403,43]],["Main"],["variable","wire"]],["r_flags1_o",[[405,1],[405,22]],[[405,12],[405,22]],["Main"],["variable","wire"]],["r_flags1_i",[[405,24],[405,45]],[[405,35],[405,45]],["Main"],["variable","wire"]],["MEM_forwardMode_w_o",[[407,1],[407,31]],[[407,12],[407,31]],["Main"],["variable","wire"]],["MEM_forwardMode_w_i",[[407,33],[407,63]],[[407,44],[407,63]],["Main"],["variable","wire"]],["MEM_writeNum_w_o",[[409,1],[409,28]],[[409,12],[409,28]],["Main"],["variable","wire"]],["MEM_writeNum_w_i",[[409,30],[409,57]],[[409,41],[409,57]],["Main"],["variable","wire"]],["MEM_hasDangerous_w_o",[[411,1],[411,32]],[[411,12],[411,32]],["Main"],["variable","wire"]],["MEM_hasDangerous_w_i",[[411,34],[411,65]],[[411,45],[411,65]],["Main"],["variable","wire"]],["MEM_hasRisk_w_o",[[413,1],[413,27]],[[413,12],[413,27]],["Main"],["variable","wire"]],["MEM_hasRisk_w_i",[[413,29],[413,55]],[[413,40],[413,55]],["Main"],["variable","wire"]],["MEM_allowin_w_o",[[415,1],[415,27]],[[415,12],[415,27]],["Main"],["variable","wire"]],["MEM_allowin_w_i",[[415,29],[415,55]],[[415,40],[415,55]],["Main"],["variable","wire"]],["MEM_valid_w_o",[[417,1],[417,25]],[[417,12],[417,25]],["Main"],["variable","wire"]],["MEM_valid_w_i",[[417,27],[417,51]],[[417,38],[417,51]],["Main"],["variable","wire"]],["MEM_ExcCode_w_o",[[419,1],[419,27]],[[419,12],[419,27]],["Main"],["variable","wire"]],["MEM_ExcCode_w_i",[[419,29],[419,55]],[[419,40],[419,55]],["Main"],["variable","wire"]],["MEM_hasException_w_o",[[421,1],[421,32]],[[421,12],[421,32]],["Main"],["variable","wire"]],["MEM_hasException_w_i",[[421,34],[421,65]],[[421,45],[421,65]],["Main"],["variable","wire"]],["MEM_isDelaySlot_w_o",[[423,1],[423,31]],[[423,12],[423,31]],["Main"],["variable","wire"]],["MEM_isDelaySlot_w_i",[[423,33],[423,63]],[[423,44],[423,63]],["Main"],["variable","wire"]],["MEM_exceptPC_w_o",[[425,1],[425,29]],[[425,13],[425,29]],["Main"],["variable","wire"]],["MEM_exceptPC_w_i",[[425,31],[425,59]],[[425,43],[425,59]],["Main"],["variable","wire"]],["MEM_exceptBadVAddr_w_o",[[427,1],[427,35]],[[427,13],[427,35]],["Main"],["variable","wire"]],["MEM_exceptBadVAddr_w_i",[[427,37],[427,71]],[[427,49],[427,71]],["Main"],["variable","wire"]],["MEM_eret_w_o",[[429,1],[429,24]],[[429,12],[429,24]],["Main"],["variable","wire"]],["MEM_eret_w_i",[[429,26],[429,49]],[[429,37],[429,49]],["Main"],["variable","wire"]],["MEM_positionCp0_w_o",[[431,1],[431,31]],[[431,12],[431,31]],["Main"],["variable","wire"]],["MEM_positionCp0_w_i",[[431,33],[431,63]],[[431,44],[431,63]],["Main"],["variable","wire"]],["MEM_writeData_w_o",[[433,1],[433,30]],[[433,13],[433,30]],["Main"],["variable","wire"]],["MEM_writeData_w_i",[[433,32],[433,61]],[[433,44],[433,61]],["Main"],["variable","wire"]],["MEM_nonBlockMark_w_o",[[435,1],[435,32]],[[435,12],[435,32]],["Main"],["variable","wire"]],["MEM_nonBlockMark_w_i",[[435,34],[435,65]],[[435,45],[435,65]],["Main"],["variable","wire"]],["MEM_isRefill_w_o",[[437,1],[437,28]],[[437,12],[437,28]],["Main"],["variable","wire"]],["MEM_isRefill_w_i",[[437,30],[437,57]],[[437,41],[437,57]],["Main"],["variable","wire"]],["MEM_isInterrupt_w_o",[[439,1],[439,31]],[[439,12],[439,31]],["Main"],["variable","wire"]],["MEM_isInterrupt_w_i",[[439,33],[439,63]],[[439,44],[439,63]],["Main"],["variable","wire"]],["MEM_writeCp0_w_o",[[441,1],[441,28]],[[441,12],[441,28]],["Main"],["variable","wire"]],["MEM_writeCp0_w_i",[[441,30],[441,57]],[[441,41],[441,57]],["Main"],["variable","wire"]],["MEM_exceptionRisk_o",[[443,1],[443,31]],[[443,12],[443,31]],["Main"],["variable","wire"]],["MEM_exceptionRisk_i",[[443,33],[443,63]],[[443,44],[443,63]],["Main"],["variable","wire"]],["MEM_writeNum_o",[[445,1],[445,26]],[[445,12],[445,26]],["Main"],["variable","wire"]],["MEM_writeNum_i",[[445,28],[445,53]],[[445,39],[445,53]],["Main"],["variable","wire"]],["MEM_VAddr_o",[[447,1],[447,24]],[[447,13],[447,24]],["Main"],["variable","wire"]],["MEM_VAddr_i",[[447,26],[447,49]],[[447,38],[447,49]],["Main"],["variable","wire"]],["MEM_rtData_o",[[449,1],[449,25]],[[449,13],[449,25]],["Main"],["variable","wire"]],["MEM_rtData_i",[[449,27],[449,51]],[[449,39],[449,51]],["Main"],["variable","wire"]],["MEM_memReq_o",[[451,1],[451,24]],[[451,12],[451,24]],["Main"],["variable","wire"]],["MEM_memReq_i",[[451,26],[451,49]],[[451,37],[451,49]],["Main"],["variable","wire"]],["MEM_isDangerous_o",[[453,1],[453,29]],[[453,12],[453,29]],["Main"],["variable","wire"]],["MEM_isDangerous_i",[[453,31],[453,59]],[[453,42],[453,59]],["Main"],["variable","wire"]],["MEM_finalRes_o",[[455,1],[455,27]],[[455,13],[455,27]],["Main"],["variable","wire"]],["MEM_finalRes_i",[[455,29],[455,55]],[[455,41],[455,55]],["Main"],["variable","wire"]],["MEM_alignCheck_o",[[457,1],[457,28]],[[457,12],[457,28]],["Main"],["variable","wire"]],["MEM_alignCheck_i",[[457,30],[457,57]],[[457,41],[457,57]],["Main"],["variable","wire"]],["MEM_loadSel_o",[[459,1],[459,26]],[[459,13],[459,26]],["Main"],["variable","wire"]],["MEM_loadSel_i",[[459,28],[459,53]],[[459,40],[459,53]],["Main"],["variable","wire"]],["PBA_writeNum_w_o",[[461,1],[461,28]],[[461,12],[461,28]],["Main"],["variable","wire"]],["PBA_writeNum_w_i",[[461,30],[461,57]],[[461,41],[461,57]],["Main"],["variable","wire"]],["PBA_okToChange_w_o",[[463,1],[463,30]],[[463,12],[463,30]],["Main"],["variable","wire"]],["PBA_okToChange_w_i",[[463,32],[463,61]],[[463,43],[463,61]],["Main"],["variable","wire"]],["PBA_forwardData_w_o",[[465,1],[465,32]],[[465,13],[465,32]],["Main"],["variable","wire"]],["PBA_forwardData_w_i",[[465,34],[465,65]],[[465,46],[465,65]],["Main"],["variable","wire"]],["PBA_writeEnable_w_o",[[467,1],[467,31]],[[467,12],[467,31]],["Main"],["variable","wire"]],["PBA_writeEnable_w_i",[[467,33],[467,63]],[[467,44],[467,63]],["Main"],["variable","wire"]],["SBA_okToChange_w_o",[[469,1],[469,30]],[[469,12],[469,30]],["Main"],["variable","wire"]],["SBA_okToChange_w_i",[[469,32],[469,61]],[[469,43],[469,61]],["Main"],["variable","wire"]],["SBA_valid_w_o",[[471,1],[471,25]],[[471,12],[471,25]],["Main"],["variable","wire"]],["SBA_valid_w_i",[[471,27],[471,51]],[[471,38],[471,51]],["Main"],["variable","wire"]],["SBA_forwardMode_w_o",[[473,1],[473,31]],[[473,12],[473,31]],["Main"],["variable","wire"]],["SBA_forwardMode_w_i",[[473,33],[473,63]],[[473,44],[473,63]],["Main"],["variable","wire"]],["SBA_writeNum_w_o",[[475,1],[475,28]],[[475,12],[475,28]],["Main"],["variable","wire"]],["SBA_writeNum_w_i",[[475,30],[475,57]],[[475,41],[475,57]],["Main"],["variable","wire"]],["SBA_nonBlockDS_w_o",[[477,1],[477,30]],[[477,12],[477,30]],["Main"],["variable","wire"]],["SBA_nonBlockDS_w_i",[[477,32],[477,61]],[[477,43],[477,61]],["Main"],["variable","wire"]],["SBA_branchRisk_w_o",[[479,1],[479,30]],[[479,12],[479,30]],["Main"],["variable","wire"]],["SBA_branchRisk_w_i",[[479,32],[479,61]],[[479,43],[479,61]],["Main"],["variable","wire"]],["SBA_flush_w_o",[[481,1],[481,25]],[[481,12],[481,25]],["Main"],["variable","wire"]],["SBA_flush_w_i",[[481,27],[481,51]],[[481,38],[481,51]],["Main"],["variable","wire"]],["SBA_erroVAddr_w_o",[[483,1],[483,30]],[[483,13],[483,30]],["Main"],["variable","wire"]],["SBA_erroVAddr_w_i",[[483,32],[483,61]],[[483,44],[483,61]],["Main"],["variable","wire"]],["SBA_corrDest_w_o",[[485,1],[485,29]],[[485,13],[485,29]],["Main"],["variable","wire"]],["SBA_corrDest_w_i",[[485,31],[485,59]],[[485,43],[485,59]],["Main"],["variable","wire"]],["SBA_corrTake_w_o",[[487,1],[487,28]],[[487,12],[487,28]],["Main"],["variable","wire"]],["SBA_corrTake_w_i",[[487,30],[487,57]],[[487,41],[487,57]],["Main"],["variable","wire"]],["SBA_checkPoint_w_o",[[489,1],[489,31]],[[489,13],[489,31]],["Main"],["variable","wire"]],["SBA_checkPoint_w_i",[[489,33],[489,63]],[[489,45],[489,63]],["Main"],["variable","wire"]],["SBA_repairAction_w_o",[[491,1],[491,32]],[[491,12],[491,32]],["Main"],["variable","wire"]],["SBA_repairAction_w_i",[[491,34],[491,65]],[[491,45],[491,65]],["Main"],["variable","wire"]],["SBA_writeNum_o",[[493,1],[493,26]],[[493,12],[493,26]],["Main"],["variable","wire"]],["SBA_writeNum_i",[[493,28],[493,53]],[[493,39],[493,53]],["Main"],["variable","wire"]],["SBA_VAddr_o",[[495,1],[495,24]],[[495,13],[495,24]],["Main"],["variable","wire"]],["SBA_VAddr_i",[[495,26],[495,49]],[[495,38],[495,49]],["Main"],["variable","wire"]],["SBA_aluRes_o",[[497,1],[497,25]],[[497,13],[497,25]],["Main"],["variable","wire"]],["SBA_aluRes_i",[[497,27],[497,51]],[[497,39],[497,51]],["Main"],["variable","wire"]],["IF_predDest_p_o",[[499,1],[499,29]],[[499,14],[499,29]],["Main"],["variable","wire"]],["IF_predDest_p_i",[[499,31],[499,59]],[[499,44],[499,59]],["Main"],["variable","wire"]],["IF_predTake_p_o",[[501,1],[501,27]],[[501,12],[501,27]],["Main"],["variable","wire"]],["IF_predTake_p_i",[[501,29],[501,55]],[[501,40],[501,55]],["Main"],["variable","wire"]],["IF_predInfo_p_o",[[503,1],[503,29]],[[503,14],[503,29]],["Main"],["variable","wire"]],["IF_predInfo_p_i",[[503,31],[503,59]],[[503,44],[503,59]],["Main"],["variable","wire"]],["IF_instBasePC_o",[[505,1],[505,28]],[[505,13],[505,28]],["Main"],["variable","wire"]],["IF_instBasePC_i",[[505,30],[505,57]],[[505,42],[505,57]],["Main"],["variable","wire"]],["IF_valid_o",[[507,1],[507,22]],[[507,12],[507,22]],["Main"],["variable","wire"]],["IF_valid_i",[[507,24],[507,45]],[[507,35],[507,45]],["Main"],["variable","wire"]],["IF_instEnable_o",[[509,1],[509,27]],[[509,12],[509,27]],["Main"],["variable","wire"]],["IF_instEnable_i",[[509,29],[509,55]],[[509,40],[509,55]],["Main"],["variable","wire"]],["IF_inst_p_o",[[511,1],[511,25]],[[511,14],[511,25]],["Main"],["variable","wire"]],["IF_inst_p_i",[[511,27],[511,51]],[[511,40],[511,51]],["Main"],["variable","wire"]],["IF_instNum_o",[[513,1],[513,24]],[[513,12],[513,24]],["Main"],["variable","wire"]],["IF_instNum_i",[[513,26],[513,49]],[[513,37],[513,49]],["Main"],["variable","wire"]],["IF_hasException_o",[[515,1],[515,29]],[[515,12],[515,29]],["Main"],["variable","wire"]],["IF_hasException_i",[[515,31],[515,59]],[[515,42],[515,59]],["Main"],["variable","wire"]],["IF_ExcCode_o",[[517,1],[517,24]],[[517,12],[517,24]],["Main"],["variable","wire"]],["IF_ExcCode_i",[[517,26],[517,49]],[[517,37],[517,49]],["Main"],["variable","wire"]],["IF_isRefill_o",[[519,1],[519,25]],[[519,12],[519,25]],["Main"],["variable","wire"]],["IF_isRefill_i",[[519,27],[519,51]],[[519,38],[519,51]],["Main"],["variable","wire"]],["inst_tlbReq_o",[[521,1],[521,25]],[[521,12],[521,25]],["Main"],["variable","wire"]],["inst_tlbReq_i",[[521,27],[521,51]],[[521,38],[521,51]],["Main"],["variable","wire"]],["inst_vpn2_o",[[523,1],[523,24]],[[523,13],[523,24]],["Main"],["variable","wire"]],["inst_vpn2_i",[[523,26],[523,49]],[[523,38],[523,49]],["Main"],["variable","wire"]],["inst_oddPage_o",[[525,1],[525,26]],[[525,12],[525,26]],["Main"],["variable","wire"]],["inst_oddPage_i",[[525,28],[525,53]],[[525,39],[525,53]],["Main"],["variable","wire"]],["inst_asid_o",[[527,1],[527,23]],[[527,12],[527,23]],["Main"],["variable","wire"]],["inst_asid_i",[[527,25],[527,47]],[[527,36],[527,47]],["Main"],["variable","wire"]],["EXE_up_forwardMode_w_o",[[529,1],[529,34]],[[529,12],[529,34]],["Main"],["variable","wire"]],["EXE_up_forwardMode_w_i",[[529,36],[529,69]],[[529,47],[529,69]],["Main"],["variable","wire"]],["EXE_up_writeNum_w_o",[[531,1],[531,31]],[[531,12],[531,31]],["Main"],["variable","wire"]],["EXE_up_writeNum_w_i",[[531,33],[531,63]],[[531,44],[531,63]],["Main"],["variable","wire"]],["EXE_up_okToChange_w_o",[[533,1],[533,33]],[[533,12],[533,33]],["Main"],["variable","wire"]],["EXE_up_okToChange_w_i",[[533,35],[533,67]],[[533,46],[533,67]],["Main"],["variable","wire"]],["EXE_up_valid_w_o",[[535,1],[535,28]],[[535,12],[535,28]],["Main"],["variable","wire"]],["EXE_up_valid_w_i",[[535,30],[535,57]],[[535,41],[535,57]],["Main"],["variable","wire"]],["EXE_up_writeNum_o",[[537,1],[537,29]],[[537,12],[537,29]],["Main"],["variable","wire"]],["EXE_up_writeNum_i",[[537,31],[537,59]],[[537,42],[537,59]],["Main"],["variable","wire"]],["EXE_up_VAddr_o",[[539,1],[539,27]],[[539,13],[539,27]],["Main"],["variable","wire"]],["EXE_up_VAddr_i",[[539,29],[539,55]],[[539,41],[539,55]],["Main"],["variable","wire"]],["EXE_up_aluRes_o",[[541,1],[541,28]],[[541,13],[541,28]],["Main"],["variable","wire"]],["EXE_up_aluRes_i",[[541,30],[541,57]],[[541,42],[541,57]],["Main"],["variable","wire"]],["EXE_up_corrDest_o",[[543,1],[543,30]],[[543,13],[543,30]],["Main"],["variable","wire"]],["EXE_up_corrDest_i",[[543,32],[543,61]],[[543,44],[543,61]],["Main"],["variable","wire"]],["EXE_up_corrTake_o",[[545,1],[545,29]],[[545,12],[545,29]],["Main"],["variable","wire"]],["EXE_up_corrTake_i",[[545,31],[545,59]],[[545,42],[545,59]],["Main"],["variable","wire"]],["EXE_up_repairAction_o",[[547,1],[547,33]],[[547,12],[547,33]],["Main"],["variable","wire"]],["EXE_up_repairAction_i",[[547,35],[547,67]],[[547,46],[547,67]],["Main"],["variable","wire"]],["EXE_up_checkPoint_o",[[549,1],[549,32]],[[549,13],[549,32]],["Main"],["variable","wire"]],["EXE_up_checkPoint_i",[[549,34],[549,65]],[[549,46],[549,65]],["Main"],["variable","wire"]],["EXE_up_isBranch_o",[[551,1],[551,29]],[[551,12],[551,29]],["Main"],["variable","wire"]],["EXE_up_isBranch_i",[[551,31],[551,59]],[[551,42],[551,59]],["Main"],["variable","wire"]],["EXE_up_branchRisk_o",[[553,1],[553,31]],[[553,12],[553,31]],["Main"],["variable","wire"]],["EXE_up_branchRisk_i",[[553,33],[553,63]],[[553,44],[553,63]],["Main"],["variable","wire"]],["EXE_down_forwardMode_w_o",[[555,1],[555,36]],[[555,12],[555,36]],["Main"],["variable","wire"]],["EXE_down_forwardMode_w_i",[[555,38],[555,73]],[[555,49],[555,73]],["Main"],["variable","wire"]],["EXE_down_writeNum_w_o",[[557,1],[557,33]],[[557,12],[557,33]],["Main"],["variable","wire"]],["EXE_down_writeNum_w_i",[[557,35],[557,67]],[[557,46],[557,67]],["Main"],["variable","wire"]],["EXE_down_valid_w_o",[[559,1],[559,30]],[[559,12],[559,30]],["Main"],["variable","wire"]],["EXE_down_valid_w_i",[[559,32],[559,61]],[[559,43],[559,61]],["Main"],["variable","wire"]],["EXE_down_allowin_w_o",[[561,1],[561,32]],[[561,12],[561,32]],["Main"],["variable","wire"]],["EXE_down_allowin_w_i",[[561,34],[561,65]],[[561,45],[561,65]],["Main"],["variable","wire"]],["EXE_down_hasDangerous_w_o",[[563,1],[563,37]],[[563,12],[563,37]],["Main"],["variable","wire"]],["EXE_down_hasDangerous_w_i",[[563,39],[563,75]],[[563,50],[563,75]],["Main"],["variable","wire"]],["EXE_down_hasExceprion_w_o",[[565,1],[565,37]],[[565,12],[565,37]],["Main"],["variable","wire"]],["EXE_down_hasExceprion_w_i",[[565,39],[565,75]],[[565,50],[565,75]],["Main"],["variable","wire"]],["EXE_down_ExcCode_w_o",[[567,1],[567,32]],[[567,12],[567,32]],["Main"],["variable","wire"]],["EXE_down_ExcCode_w_i",[[567,34],[567,65]],[[567,45],[567,65]],["Main"],["variable","wire"]],["EXE_down_isDelaySlot_w_o",[[569,1],[569,36]],[[569,12],[569,36]],["Main"],["variable","wire"]],["EXE_down_isDelaySlot_w_i",[[569,38],[569,73]],[[569,49],[569,73]],["Main"],["variable","wire"]],["EXE_down_exceptPC_w_o",[[571,1],[571,34]],[[571,13],[571,34]],["Main"],["variable","wire"]],["EXE_down_exceptPC_w_i",[[571,36],[571,69]],[[571,48],[571,69]],["Main"],["variable","wire"]],["EXE_down_exceptBadVAddr_w_o",[[573,1],[573,40]],[[573,13],[573,40]],["Main"],["variable","wire"]],["EXE_down_exceptBadVAddr_w_i",[[573,42],[573,81]],[[573,54],[573,81]],["Main"],["variable","wire"]],["EXE_down_nonBlockMark_w_o",[[575,1],[575,37]],[[575,12],[575,37]],["Main"],["variable","wire"]],["EXE_down_nonBlockMark_w_i",[[575,39],[575,75]],[[575,50],[575,75]],["Main"],["variable","wire"]],["EXE_down_eret_w_o",[[577,1],[577,29]],[[577,12],[577,29]],["Main"],["variable","wire"]],["EXE_down_eret_w_i",[[577,31],[577,59]],[[577,42],[577,59]],["Main"],["variable","wire"]],["EXE_down_isRefill_w_o",[[579,1],[579,33]],[[579,12],[579,33]],["Main"],["variable","wire"]],["EXE_down_isRefill_w_i",[[579,35],[579,67]],[[579,46],[579,67]],["Main"],["variable","wire"]],["EXE_down_isInterrupt_w_o",[[581,1],[581,36]],[[581,12],[581,36]],["Main"],["variable","wire"]],["EXE_down_isInterrupt_w_i",[[581,38],[581,73]],[[581,49],[581,73]],["Main"],["variable","wire"]],["EXE_down_writeNum_o",[[583,1],[583,31]],[[583,12],[583,31]],["Main"],["variable","wire"]],["EXE_down_writeNum_i",[[583,33],[583,63]],[[583,44],[583,63]],["Main"],["variable","wire"]],["EXE_down_isDelaySlot_o",[[585,1],[585,34]],[[585,12],[585,34]],["Main"],["variable","wire"]],["EXE_down_isDelaySlot_i",[[585,36],[585,69]],[[585,47],[585,69]],["Main"],["variable","wire"]],["EXE_down_isDangerous_o",[[587,1],[587,34]],[[587,12],[587,34]],["Main"],["variable","wire"]],["EXE_down_isDangerous_i",[[587,36],[587,69]],[[587,47],[587,69]],["Main"],["variable","wire"]],["EXE_down_VAddr_o",[[589,1],[589,29]],[[589,13],[589,29]],["Main"],["variable","wire"]],["EXE_down_VAddr_i",[[589,31],[589,59]],[[589,43],[589,59]],["Main"],["variable","wire"]],["EXE_down_aluRes_o",[[591,1],[591,30]],[[591,13],[591,30]],["Main"],["variable","wire"]],["EXE_down_aluRes_i",[[591,32],[591,61]],[[591,44],[591,61]],["Main"],["variable","wire"]],["EXE_down_mduRes_o",[[593,1],[593,30]],[[593,13],[593,30]],["Main"],["variable","wire"]],["EXE_down_mduRes_i",[[593,32],[593,61]],[[593,44],[593,61]],["Main"],["variable","wire"]],["EXE_down_clRes_o",[[595,1],[595,28]],[[595,12],[595,28]],["Main"],["variable","wire"]],["EXE_down_clRes_i",[[595,30],[595,57]],[[595,41],[595,57]],["Main"],["variable","wire"]],["EXE_down_mulRes_o",[[597,1],[597,30]],[[597,13],[597,30]],["Main"],["variable","wire"]],["EXE_down_mulRes_i",[[597,32],[597,61]],[[597,44],[597,61]],["Main"],["variable","wire"]],["EXE_down_mathResSel_o",[[599,1],[599,33]],[[599,12],[599,33]],["Main"],["variable","wire"]],["EXE_down_mathResSel_i",[[599,35],[599,67]],[[599,46],[599,67]],["Main"],["variable","wire"]],["EXE_down_nonBlockDS_o",[[601,1],[601,33]],[[601,12],[601,33]],["Main"],["variable","wire"]],["EXE_down_nonBlockDS_i",[[601,35],[601,67]],[[601,46],[601,67]],["Main"],["variable","wire"]],["EXE_down_nonBlockMark_o",[[603,1],[603,35]],[[603,12],[603,35]],["Main"],["variable","wire"]],["EXE_down_nonBlockMark_i",[[603,37],[603,71]],[[603,48],[603,71]],["Main"],["variable","wire"]],["EXE_down_ExcCode_o",[[605,1],[605,30]],[[605,12],[605,30]],["Main"],["variable","wire"]],["EXE_down_ExcCode_i",[[605,32],[605,61]],[[605,43],[605,61]],["Main"],["variable","wire"]],["EXE_down_hasException_o",[[607,1],[607,35]],[[607,12],[607,35]],["Main"],["variable","wire"]],["EXE_down_hasException_i",[[607,37],[607,71]],[[607,48],[607,71]],["Main"],["variable","wire"]],["EXE_down_exceptionRisk_o",[[609,1],[609,36]],[[609,12],[609,36]],["Main"],["variable","wire"]],["EXE_down_exceptionRisk_i",[[609,38],[609,73]],[[609,49],[609,73]],["Main"],["variable","wire"]],["EXE_down_exceptBadVAddr_o",[[611,1],[611,38]],[[611,13],[611,38]],["Main"],["variable","wire"]],["EXE_down_exceptBadVAddr_i",[[611,40],[611,77]],[[611,52],[611,77]],["Main"],["variable","wire"]],["EXE_down_eret_o",[[613,1],[613,27]],[[613,12],[613,27]],["Main"],["variable","wire"]],["EXE_down_eret_i",[[613,29],[613,55]],[[613,40],[613,55]],["Main"],["variable","wire"]],["EXE_down_isRefill_o",[[615,1],[615,31]],[[615,12],[615,31]],["Main"],["variable","wire"]],["EXE_down_isRefill_i",[[615,33],[615,63]],[[615,44],[615,63]],["Main"],["variable","wire"]],["EXE_down_positionCp0_o",[[617,1],[617,34]],[[617,12],[617,34]],["Main"],["variable","wire"]],["EXE_down_positionCp0_i",[[617,36],[617,69]],[[617,47],[617,69]],["Main"],["variable","wire"]],["EXE_down_readCp0_o",[[619,1],[619,30]],[[619,12],[619,30]],["Main"],["variable","wire"]],["EXE_down_readCp0_i",[[619,32],[619,61]],[[619,43],[619,61]],["Main"],["variable","wire"]],["EXE_down_writeCp0_o",[[621,1],[621,31]],[[621,12],[621,31]],["Main"],["variable","wire"]],["EXE_down_writeCp0_i",[[621,33],[621,63]],[[621,44],[621,63]],["Main"],["variable","wire"]],["EXE_down_memReq_o",[[623,1],[623,29]],[[623,12],[623,29]],["Main"],["variable","wire"]],["EXE_down_memReq_i",[[623,31],[623,59]],[[623,42],[623,59]],["Main"],["variable","wire"]],["EXE_down_memWR_o",[[625,1],[625,28]],[[625,12],[625,28]],["Main"],["variable","wire"]],["EXE_down_memWR_i",[[625,30],[625,57]],[[625,41],[625,57]],["Main"],["variable","wire"]],["EXE_down_memEnable_o",[[627,1],[627,32]],[[627,12],[627,32]],["Main"],["variable","wire"]],["EXE_down_memEnable_i",[[627,34],[627,65]],[[627,45],[627,65]],["Main"],["variable","wire"]],["EXE_down_memAtom_o",[[629,1],[629,30]],[[629,12],[629,30]],["Main"],["variable","wire"]],["EXE_down_memAtom_i",[[629,32],[629,61]],[[629,43],[629,61]],["Main"],["variable","wire"]],["EXE_down_storeData_o",[[631,1],[631,33]],[[631,13],[631,33]],["Main"],["variable","wire"]],["EXE_down_storeData_i",[[631,35],[631,67]],[[631,47],[631,67]],["Main"],["variable","wire"]],["EXE_down_loadSel_o",[[633,1],[633,31]],[[633,13],[633,31]],["Main"],["variable","wire"]],["EXE_down_loadSel_i",[[633,33],[633,63]],[[633,45],[633,63]],["Main"],["variable","wire"]],["EXE_down_isTLBInst_o",[[635,1],[635,32]],[[635,12],[635,32]],["Main"],["variable","wire"]],["EXE_down_isTLBInst_i",[[635,34],[635,65]],[[635,45],[635,65]],["Main"],["variable","wire"]],["EXE_down_TLBInstOperator_o",[[637,1],[637,38]],[[637,12],[637,38]],["Main"],["variable","wire"]],["EXE_down_TLBInstOperator_i",[[637,40],[637,77]],[[637,51],[637,77]],["Main"],["variable","wire"]],["EXE_down_isCacheInst_o",[[639,1],[639,34]],[[639,12],[639,34]],["Main"],["variable","wire"]],["EXE_down_isCacheInst_i",[[639,36],[639,69]],[[639,47],[639,69]],["Main"],["variable","wire"]],["EXE_down_CacheOperator_o",[[641,1],[641,36]],[[641,12],[641,36]],["Main"],["variable","wire"]],["EXE_down_CacheOperator_i",[[641,38],[641,73]],[[641,49],[641,73]],["Main"],["variable","wire"]],["PREMEM_forwardMode_w_o",[[643,1],[643,34]],[[643,12],[643,34]],["Main"],["variable","wire"]],["PREMEM_forwardMode_w_i",[[643,36],[643,69]],[[643,47],[643,69]],["Main"],["variable","wire"]],["PREMEM_writeNum_w_o",[[645,1],[645,31]],[[645,12],[645,31]],["Main"],["variable","wire"]],["PREMEM_writeNum_w_i",[[645,33],[645,63]],[[645,44],[645,63]],["Main"],["variable","wire"]],["PREMEM_hasDangerous_w_o",[[647,1],[647,35]],[[647,12],[647,35]],["Main"],["variable","wire"]],["PREMEM_hasDangerous_w_i",[[647,37],[647,71]],[[647,48],[647,71]],["Main"],["variable","wire"]],["PREMEM_hasRisk_w_o",[[649,1],[649,30]],[[649,12],[649,30]],["Main"],["variable","wire"]],["PREMEM_hasRisk_w_i",[[649,32],[649,61]],[[649,43],[649,61]],["Main"],["variable","wire"]],["PREMEM_allowin_w_o",[[651,1],[651,30]],[[651,12],[651,30]],["Main"],["variable","wire"]],["PREMEM_allowin_w_i",[[651,32],[651,61]],[[651,43],[651,61]],["Main"],["variable","wire"]],["PREMEM_valid_w_o",[[653,1],[653,28]],[[653,12],[653,28]],["Main"],["variable","wire"]],["PREMEM_valid_w_i",[[653,30],[653,57]],[[653,41],[653,57]],["Main"],["variable","wire"]],["PREMEM_search_w_o",[[655,1],[655,29]],[[655,12],[655,29]],["Main"],["variable","wire"]],["PREMEM_search_w_i",[[655,31],[655,59]],[[655,42],[655,59]],["Main"],["variable","wire"]],["PREMEM_read_w_o",[[657,1],[657,27]],[[657,12],[657,27]],["Main"],["variable","wire"]],["PREMEM_read_w_i",[[657,29],[657,55]],[[657,40],[657,55]],["Main"],["variable","wire"]],["PREMEM_map_w_o",[[659,1],[659,26]],[[659,12],[659,26]],["Main"],["variable","wire"]],["PREMEM_map_w_i",[[659,28],[659,53]],[[659,39],[659,53]],["Main"],["variable","wire"]],["PREMEM_writeI_w_o",[[661,1],[661,29]],[[661,12],[661,29]],["Main"],["variable","wire"]],["PREMEM_writeI_w_i",[[661,31],[661,59]],[[661,42],[661,59]],["Main"],["variable","wire"]],["PREMEM_writeR_w_o",[[663,1],[663,29]],[[663,12],[663,29]],["Main"],["variable","wire"]],["PREMEM_writeR_w_i",[[663,31],[663,59]],[[663,42],[663,59]],["Main"],["variable","wire"]],["PREMEM_VAddr_w_o",[[665,1],[665,29]],[[665,13],[665,29]],["Main"],["variable","wire"]],["PREMEM_VAddr_w_i",[[665,31],[665,59]],[[665,43],[665,59]],["Main"],["variable","wire"]],["PREMEM_hasException_w_o",[[667,1],[667,35]],[[667,12],[667,35]],["Main"],["variable","wire"]],["PREMEM_hasException_w_i",[[667,37],[667,71]],[[667,48],[667,71]],["Main"],["variable","wire"]],["PREMEM_ExcCode_w_o",[[669,1],[669,30]],[[669,12],[669,30]],["Main"],["variable","wire"]],["PREMEM_ExcCode_w_i",[[669,32],[669,61]],[[669,43],[669,61]],["Main"],["variable","wire"]],["PREMEM_exceptBadVAddr_w_o",[[671,1],[671,38]],[[671,13],[671,38]],["Main"],["variable","wire"]],["PREMEM_exceptBadVAddr_w_i",[[671,40],[671,77]],[[671,52],[671,77]],["Main"],["variable","wire"]],["PREMEM_isDelaySlot_w_o",[[673,1],[673,34]],[[673,12],[673,34]],["Main"],["variable","wire"]],["PREMEM_isDelaySlot_w_i",[[673,36],[673,69]],[[673,47],[673,69]],["Main"],["variable","wire"]],["PREMEM_exceptPC_w_o",[[675,1],[675,32]],[[675,13],[675,32]],["Main"],["variable","wire"]],["PREMEM_exceptPC_w_i",[[675,34],[675,65]],[[675,46],[675,65]],["Main"],["variable","wire"]],["PREMEM_nonBlockMark_w_o",[[677,1],[677,35]],[[677,12],[677,35]],["Main"],["variable","wire"]],["PREMEM_nonBlockMark_w_i",[[677,37],[677,71]],[[677,48],[677,71]],["Main"],["variable","wire"]],["PREMEM_eret_w_o",[[679,1],[679,27]],[[679,12],[679,27]],["Main"],["variable","wire"]],["PREMEM_eret_w_i",[[679,29],[679,55]],[[679,40],[679,55]],["Main"],["variable","wire"]],["PREMEM_isRefill_w_o",[[681,1],[681,31]],[[681,12],[681,31]],["Main"],["variable","wire"]],["PREMEM_isRefill_w_i",[[681,33],[681,63]],[[681,44],[681,63]],["Main"],["variable","wire"]],["PREMEM_isInterrupt_w_o",[[683,1],[683,34]],[[683,12],[683,34]],["Main"],["variable","wire"]],["PREMEM_isInterrupt_w_i",[[683,36],[683,69]],[[683,47],[683,69]],["Main"],["variable","wire"]],["PREMEM_writeNum_o",[[685,1],[685,29]],[[685,12],[685,29]],["Main"],["variable","wire"]],["PREMEM_writeNum_i",[[685,31],[685,59]],[[685,42],[685,59]],["Main"],["variable","wire"]],["PREMEM_VAddr_o",[[687,1],[687,27]],[[687,13],[687,27]],["Main"],["variable","wire"]],["PREMEM_VAddr_i",[[687,29],[687,55]],[[687,41],[687,55]],["Main"],["variable","wire"]],["PREMEM_isDelaySlot_o",[[689,1],[689,32]],[[689,12],[689,32]],["Main"],["variable","wire"]],["PREMEM_isDelaySlot_i",[[689,34],[689,65]],[[689,45],[689,65]],["Main"],["variable","wire"]],["PREMEM_isDangerous_o",[[691,1],[691,32]],[[691,12],[691,32]],["Main"],["variable","wire"]],["PREMEM_isDangerous_i",[[691,34],[691,65]],[[691,45],[691,65]],["Main"],["variable","wire"]],["PREMEM_alignCheck_o",[[693,1],[693,31]],[[693,12],[693,31]],["Main"],["variable","wire"]],["PREMEM_alignCheck_i",[[693,33],[693,63]],[[693,44],[693,63]],["Main"],["variable","wire"]],["PREMEM_loadSel_o",[[695,1],[695,29]],[[695,13],[695,29]],["Main"],["variable","wire"]],["PREMEM_loadSel_i",[[695,31],[695,59]],[[695,43],[695,59]],["Main"],["variable","wire"]],["PREMEM_memReq_o",[[697,1],[697,27]],[[697,12],[697,27]],["Main"],["variable","wire"]],["PREMEM_memReq_i",[[697,29],[697,55]],[[697,40],[697,55]],["Main"],["variable","wire"]],["PREMEM_rtData_o",[[699,1],[699,28]],[[699,13],[699,28]],["Main"],["variable","wire"]],["PREMEM_rtData_i",[[699,30],[699,57]],[[699,42],[699,57]],["Main"],["variable","wire"]],["PREMEM_preliminaryRes_o",[[701,1],[701,36]],[[701,13],[701,36]],["Main"],["variable","wire"]],["PREMEM_preliminaryRes_i",[[701,38],[701,73]],[[701,50],[701,73]],["Main"],["variable","wire"]],["PREMEM_nonBlockMark_o",[[703,1],[703,33]],[[703,12],[703,33]],["Main"],["variable","wire"]],["PREMEM_nonBlockMark_i",[[703,35],[703,67]],[[703,46],[703,67]],["Main"],["variable","wire"]],["PREMEM_ExcCode_o",[[705,1],[705,28]],[[705,12],[705,28]],["Main"],["variable","wire"]],["PREMEM_ExcCode_i",[[705,30],[705,57]],[[705,41],[705,57]],["Main"],["variable","wire"]],["PREMEM_hasException_o",[[707,1],[707,33]],[[707,12],[707,33]],["Main"],["variable","wire"]],["PREMEM_hasException_i",[[707,35],[707,67]],[[707,46],[707,67]],["Main"],["variable","wire"]],["PREMEM_exceptionRisk_o",[[709,1],[709,34]],[[709,12],[709,34]],["Main"],["variable","wire"]],["PREMEM_exceptionRisk_i",[[709,36],[709,69]],[[709,47],[709,69]],["Main"],["variable","wire"]],["PREMEM_exceptBadVAddr_o",[[711,1],[711,36]],[[711,13],[711,36]],["Main"],["variable","wire"]],["PREMEM_exceptBadVAddr_i",[[711,38],[711,73]],[[711,50],[711,73]],["Main"],["variable","wire"]],["PREMEM_eret_o",[[713,1],[713,25]],[[713,12],[713,25]],["Main"],["variable","wire"]],["PREMEM_eret_i",[[713,27],[713,51]],[[713,38],[713,51]],["Main"],["variable","wire"]],["PREMEM_isRefill_o",[[715,1],[715,29]],[[715,12],[715,29]],["Main"],["variable","wire"]],["PREMEM_isRefill_i",[[715,31],[715,59]],[[715,42],[715,59]],["Main"],["variable","wire"]],["PREMEM_positionCp0_o",[[717,1],[717,32]],[[717,12],[717,32]],["Main"],["variable","wire"]],["PREMEM_positionCp0_i",[[717,34],[717,65]],[[717,45],[717,65]],["Main"],["variable","wire"]],["PREMEM_readCp0_o",[[719,1],[719,28]],[[719,12],[719,28]],["Main"],["variable","wire"]],["PREMEM_readCp0_i",[[719,30],[719,57]],[[719,41],[719,57]],["Main"],["variable","wire"]],["PREMEM_writeCp0_o",[[721,1],[721,29]],[[721,12],[721,29]],["Main"],["variable","wire"]],["PREMEM_writeCp0_i",[[721,31],[721,59]],[[721,42],[721,59]],["Main"],["variable","wire"]],["PREMEM_isCacheInst_o",[[723,1],[723,32]],[[723,12],[723,32]],["Main"],["variable","wire"]],["PREMEM_isCacheInst_i",[[723,34],[723,65]],[[723,45],[723,65]],["Main"],["variable","wire"]],["PREMEM_CacheOperator_o",[[725,1],[725,34]],[[725,12],[725,34]],["Main"],["variable","wire"]],["PREMEM_CacheOperator_i",[[725,36],[725,69]],[[725,47],[725,69]],["Main"],["variable","wire"]],["PREMEM_CacheAddress_o",[[727,1],[727,34]],[[727,13],[727,34]],["Main"],["variable","wire"]],["PREMEM_CacheAddress_i",[[727,36],[727,69]],[[727,48],[727,69]],["Main"],["variable","wire"]],["u_ID",[[730,0],[828,1]],[[730,4],[730,8]],["Main"],["instance","ID"]],["u_DataMemoryManagementUnit",[[830,0],[892,1]],[[830,26],[830,52]],["Main"],["instance","DataMemoryManagementUnit"]],["u_Issue",[[894,0],[925,1]],[[894,7],[894,14]],["Main"],["instance","Issue"]],["u_WriteBack",[[927,0],[954,1]],[[927,11],[927,22]],["Main"],["instance","WriteBack"]],["u_PrimaryExceptionProcessor",[[956,0],[1015,1]],[[956,27],[956,54]],["Main"],["instance","PrimaryExceptionProcessor"]],["u_REEXE",[[1017,0],[1033,1]],[[1017,7],[1017,14]],["Main"],["instance","REEXE"]],["u_TLB",[[1035,0],[1079,1]],[[1035,5],[1035,10]],["Main"],["instance","TLB"]],["u_MEM",[[1081,0],[1160,1]],[[1081,5],[1081,10]],["Main"],["instance","MEM"]],["u_PrimaryBranchAmend",[[1162,0],[1179,1]],[[1162,20],[1162,40]],["Main"],["instance","PrimaryBranchAmend"]],["u_SecondBranchAmend",[[1181,0],[1215,1]],[[1181,19],[1181,38]],["Main"],["instance","SecondBranchAmend"]],["u_IF",[[1217,0],[1263,1]],[[1217,4],[1217,8]],["Main"],["instance","IF"]],["u_EXEUP",[[1265,0],[1312,1]],[[1265,7],[1265,14]],["Main"],["instance","EXEUP"]],["u_EXEDOWN",[[1314,0],[1416,1]],[[1314,9],[1314,18]],["Main"],["instance","EXEDOWN"]],["u_PREMEM",[[1418,0],[1509,1]],[[1418,8],[1418,16]],["Main"],["instance","PREMEM"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/EXE/adder.v",[[[[[["adder",[[1,0],[10,7]],[[1,7],[1,12]],[],["module"]],[37,10]],[[["BUS",[[2,6],[2,23]],[[2,16],[2,19]],["adder"],["parameter-port","parameter"]],["add_a",[[4,9],[4,37]],[[4,32],[4,37]],["adder"],["port","wire"]],["add_b",[[4,38],[4,43]],[[4,38],[4,43]],["adder"],["port","add_a"]],["adder_op",[[5,9],[5,40]],[[5,32],[5,40]],["adder"],["port","wire"]],["cin_i",[[6,9],[6,33]],[[6,28],[6,33]],["adder"],["port","wire"]],["add_res",[[7,9],[7,39]],[[7,32],[7,39]],["adder"],["port","wire"]],["crFlag",[[8,9],[8,35]],[[8,29],[8,35]],["adder"],["port","wire"]],["overflow",[[9,9],[9,40]],[[9,32],[9,40]],["adder"],["port","wire"]],["sub_op",[[12,4],[12,15]],[[12,9],[12,15]],["adder"],["variable","wire"]],["slt_op",[[12,4],[12,22]],[[12,16],[12,22]],["adder"],["variable","sub_op"]],["sltu_op",[[12,4],[12,30]],[[12,23],[12,30]],["adder"],["variable","slt_op"]],["add_op",[[12,4],[12,37]],[[12,31],[12,37]],["adder"],["variable","sltu_op"]],["cin",[[13,4],[13,12]],[[13,9],[13,12]],["adder"],["variable","wire"]],["cout",[[13,4],[13,17]],[[13,13],[13,17]],["adder"],["variable","cin"]],["top_a",[[13,4],[13,23]],[[13,18],[13,23]],["adder"],["variable","cout"]],["top_b",[[13,4],[13,29]],[[13,24],[13,29]],["adder"],["variable","top_a"]],["add_sub_res",[[14,4],[14,30]],[[14,19],[14,30]],["adder"],["variable","wire"]],["data_a",[[14,4],[14,37]],[[14,31],[14,37]],["adder"],["variable","add_sub_res"]],["data_b",[[14,4],[14,44]],[[14,38],[14,44]],["adder"],["variable","data_a"]],["sltu_res",[[15,4],[15,27]],[[15,19],[15,27]],["adder"],["variable","wire"]],["slt_res",[[15,4],[15,35]],[[15,28],[15,35]],["adder"],["variable","sltu_res"]],["carry",[[23,4],[23,17]],[[23,12],[23,17]],["adder"],["variable","wire"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/EXE/ALU.v",[[[[[["ALU",[[2,0],[8,6]],[[2,7],[2,10]],[],["module"]],[57,10]],[[["scr0",[[3,8],[3,44]],[[3,40],[3,44]],["ALU"],["port","wire"]],["scr1",[[4,8],[4,39]],[[4,35],[4,39]],["ALU"],["port","wire"]],["aluop",[[5,8],[5,45]],[[5,40],[5,45]],["ALU"],["port","wire"]],["overflow",[[6,8],[6,48]],[[6,40],[6,48]],["ALU"],["port","wire"]],["aluso",[[7,8],[7,45]],[[7,40],[7,45]],["ALU"],["port","wire"]],["add_op",[[11,4],[11,33]],[[11,9],[11,15]],["ALU"],["variable","wire"]],["sub_op",[[12,4],[12,33]],[[12,9],[12,15]],["ALU"],["variable","wire"]],["and_op",[[13,4],[13,33]],[[13,9],[13,15]],["ALU"],["variable","wire"]],["or_op",[[14,4],[14,33]],[[14,9],[14,14]],["ALU"],["variable","wire"]],["nor_op",[[15,4],[15,33]],[[15,9],[15,15]],["ALU"],["variable","wire"]],["xor_op",[[16,4],[16,33]],[[16,9],[16,15]],["ALU"],["variable","wire"]],["slt_op",[[17,4],[17,33]],[[17,9],[17,15]],["ALU"],["variable","wire"]],["sltu_op",[[18,4],[18,34]],[[18,9],[18,16]],["ALU"],["variable","wire"]],["sll_op",[[19,4],[19,33]],[[19,9],[19,15]],["ALU"],["variable","wire"]],["srl_op",[[20,4],[20,33]],[[20,9],[20,15]],["ALU"],["variable","wire"]],["sra_op",[[21,4],[21,33]],[[21,9],[21,15]],["ALU"],["variable","wire"]],["lui_op",[[22,4],[22,33]],[[22,9],[22,15]],["ALU"],["variable","wire"]],["and_res",[[25,4],[25,23]],[[25,16],[25,23]],["ALU"],["variable","wire"]],["or_res",[[25,4],[25,30]],[[25,24],[25,30]],["ALU"],["variable","and_res"]],["nor_res",[[25,4],[25,38]],[[25,31],[25,38]],["ALU"],["variable","or_res"]],["xor_res",[[25,4],[25,46]],[[25,39],[25,46]],["ALU"],["variable","nor_res"]],["sll_res",[[25,4],[25,54]],[[25,47],[25,54]],["ALU"],["variable","xor_res"]],["srl_res",[[25,4],[25,62]],[[25,55],[25,62]],["ALU"],["variable","sll_res"]],["sra_res",[[25,4],[25,70]],[[25,63],[25,70]],["ALU"],["variable","srl_res"]],["lui_res",[[25,4],[25,78]],[[25,71],[25,78]],["ALU"],["variable","sra_res"]],["add_sub_res",[[35,4],[35,27]],[[35,16],[35,27]],["ALU"],["variable","wire"]],["crFlag",[[36,4],[36,22]],[[36,16],[36,22]],["ALU"],["variable","wire"]],["u_adder",[[37,4],[46,11]],[[37,22],[37,29]],["ALU"],["instance","adder"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/EXE/div.v",[[[[[["div",[[0,0],[10,2]],[[0,7],[0,10]],[],["module"]],[90,0]],[[["clk",[[1,4],[1,27]],[[1,24],[1,27]],["div"],["port","wire"]],["rst",[[2,4],[2,25]],[[2,22],[2,25]],["div"],["port","wire"]],["div",[[3,4],[3,27]],[[3,24],[3,27]],["div"],["port","wire"]],["div_signed",[[4,4],[4,34]],[[4,24],[4,34]],["div"],["port","wire"]],["x",[[5,4],[5,32]],[[5,31],[5,32]],["div"],["port","wire"]],["y",[[5,33],[5,34]],[[5,33],[5,34]],["div"],["port","x"]],["div_tready",[[6,4],[6,34]],[[6,24],[6,34]],["div"],["port","wire"]],["s",[[7,4],[7,32]],[[7,31],[7,32]],["div"],["port","wire"]],["r",[[7,33],[7,34]],[[7,33],[7,34]],["div"],["port","s"]],["complete",[[8,4],[8,32]],[[8,24],[8,32]],["div"],["port","wire"]],["timer_out",[[9,4],[9,39]],[[9,30],[9,39]],["div"],["port","wire"]],["x_sign",[[12,0],[12,11]],[[12,5],[12,11]],["div"],["variable","wire"]],["y_sign",[[12,0],[12,18]],[[12,12],[12,18]],["div"],["variable","x_sign"]],["first",[[13,0],[13,10]],[[13,5],[13,10]],["div"],["variable","wire"]],["x_abs",[[14,0],[14,17]],[[14,12],[14,17]],["div"],["variable","wire"]],["y_abs",[[14,0],[14,23]],[[14,18],[14,23]],["div"],["variable","x_abs"]],["timer",[[15,0],[15,15]],[[15,10],[15,15]],["div"],["variable","reg"]],["divisor",[[16,0],[16,18]],[[16,11],[16,18]],["div"],["variable","reg"]],["quotient_iter",[[16,0],[16,32]],[[16,19],[16,32]],["div"],["variable","divisor"]],["minuend",[[17,0],[17,18]],[[17,11],[17,18]],["div"],["variable","reg"]],["reminder_sign",[[18,0],[18,18]],[[18,5],[18,18]],["div"],["variable","wire"]],["quotient_sign",[[18,0],[18,32]],[[18,19],[18,32]],["div"],["variable","reminder_sign"]],["reminder_sign_r",[[19,0],[19,19]],[[19,4],[19,19]],["div"],["variable","reg"]],["quotient_sign_r",[[19,0],[19,35]],[[19,20],[19,35]],["div"],["variable","reminder_sign_r"]],["quotient_temp",[[20,0],[20,27]],[[20,14],[20,27]],["div"],["variable","wire"]],["minuend_back",[[21,0],[21,26]],[[21,14],[21,26]],["div"],["variable","wire"]],["pre_complete",[[22,0],[22,17]],[[22,5],[22,17]],["div"],["variable","wire"]],["have_data",[[23,0],[23,14]],[[23,5],[23,14]],["div"],["variable","reg"]],["quotient_temp_r",[[24,0],[24,26]],[[24,11],[24,26]],["div"],["variable","reg"]],["minuend_back_r",[[25,0],[25,25]],[[25,11],[25,25]],["div"],["variable","reg"]],["pre_complete_r",[[26,0],[26,18]],[[26,4],[26,18]],["div"],["variable","reg"]],["u_try_div_ans",[[63,0],[72,1]],[[63,13],[63,26]],["div"],["instance","try_div_ans"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/EXE/Divider.v",[[[[[["Divider",[[18,0],[30,2]],[[18,7],[18,14]],[],["module"]],[97,1]],[[["clk",[[19,4],[19,43]],[[19,40],[19,43]],["Divider"],["port","wire"]],["rst",[[20,4],[20,41]],[[20,38],[20,41]],["Divider"],["port","wire"]],["divReq",[[21,4],[21,46]],[[21,40],[21,46]],["Divider"],["port","wire"]],["cancel",[[22,4],[22,41]],[[22,35],[22,41]],["Divider"],["port","wire"]],["isSignedDiv",[[23,4],[23,51]],[[23,40],[23,51]],["Divider"],["port","wire"]],["divident_i",[[24,4],[24,50]],[[24,40],[24,50]],["Divider"],["port","wire"]],["divisor_i",[[25,4],[25,44]],[[25,35],[25,44]],["Divider"],["port","wire"]],["div_oprand_ok",[[26,4],[26,53]],[[26,40],[26,53]],["Divider"],["port","wire"]],["quotient_o",[[27,4],[27,50]],[[27,40],[27,50]],["Divider"],["port","wire"]],["reminder_o",[[28,4],[28,46]],[[28,36],[28,46]],["Divider"],["port","wire"]],["div_data_ok",[[29,4],[29,51]],[[29,40],[29,51]],["Divider"],["port","wire"]],["x_sign",[[32,4],[32,38]],[[32,32],[32,38]],["Divider"],["variable","wire"]],["y_sign",[[33,4],[33,38]],[[33,32],[33,38]],["Divider"],["variable","wire"]],["x_abs",[[34,4],[34,37]],[[34,32],[34,37]],["Divider"],["variable","wire"]],["y_abs",[[34,4],[34,43]],[[34,38],[34,43]],["Divider"],["variable","x_abs"]],["timer",[[35,4],[35,37]],[[35,32],[35,37]],["Divider"],["variable","reg"]],["divisor",[[36,4],[36,39]],[[36,32],[36,39]],["Divider"],["variable","reg"]],["quotient_iter",[[37,4],[37,45]],[[37,32],[37,45]],["Divider"],["variable","reg"]],["minuend",[[38,4],[38,39]],[[38,32],[38,39]],["Divider"],["variable","reg"]],["reminder_sign",[[39,4],[39,45]],[[39,32],[39,45]],["Divider"],["variable","wire"]],["quotient_sign",[[40,4],[40,45]],[[40,32],[40,45]],["Divider"],["variable","wire"]],["reminder_sign_r",[[41,4],[41,47]],[[41,32],[41,47]],["Divider"],["variable","reg"]],["quotient_sign_r",[[42,4],[42,47]],[[42,32],[42,47]],["Divider"],["variable","reg"]],["quotient_temp",[[43,4],[43,45]],[[43,32],[43,45]],["Divider"],["variable","wire"]],["minuend_back",[[44,4],[44,44]],[[44,32],[44,44]],["Divider"],["variable","wire"]],["pre_complete",[[45,4],[45,44]],[[45,32],[45,44]],["Divider"],["variable","wire"]],["have_data",[[46,4],[46,41]],[[46,32],[46,41]],["Divider"],["variable","reg"]],["u_try_div_ans",[[83,4],[92,5]],[[83,17],[83,30]],["Divider"],["instance","try_div_ans"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/EXE/ip_multiplier.v",[[[[[["ip_multiplier",[[0,0],[5,2]],[[0,7],[0,20]],[],["module"]],[30,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["ip_multiplier"],["port","wire"]],["rst",[[1,19],[1,22]],[[1,19],[1,22]],["ip_multiplier"],["port","clk"]],["A",[[2,4],[2,23]],[[2,22],[2,23]],["ip_multiplier"],["port","wire"]],["B",[[3,4],[3,23]],[[3,22],[3,23]],["ip_multiplier"],["port","wire"]],["P",[[4,4],[4,24]],[[4,23],[4,24]],["ip_multiplier"],["port","wire"]],["Multiplier_u",[[8,0],[14,1]],[[8,11],[8,23]],["ip_multiplier"],["instance","Multiplier"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/EXE/MultiDivideUnit.v",[[[[[["MultiDivideUnit",[[18,0],[33,2]],[[18,7],[18,22]],[],["module"]],[128,1]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["MultiDivideUnit"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["MultiDivideUnit"],["port","wire"]],["mulrReq",[[21,4],[21,42]],[[21,35],[21,42]],["MultiDivideUnit"],["port","wire"]],["mulr_data_ok",[[22,4],[22,48]],[[22,36],[22,48]],["MultiDivideUnit"],["port","wire"]],["MduReq",[[23,4],[23,44]],[[23,38],[23,44]],["MultiDivideUnit"],["port","wire"]],["cancel",[[24,4],[24,41]],[[24,35],[24,41]],["MultiDivideUnit"],["port","wire"]],["MDU_oprand",[[25,4],[25,48]],[[25,38],[25,48]],["MultiDivideUnit"],["port","wire"]],["MDU_HiLoData",[[26,4],[26,50]],[[26,38],[26,50]],["MultiDivideUnit"],["port","wire"]],["MDU_operator",[[27,4],[27,47]],[[27,35],[27,47]],["MultiDivideUnit"],["port","wire"]],["MDU_Oprand_ok",[[28,4],[28,52]],[[28,39],[28,52]],["MultiDivideUnit"],["port","wire"]],["MDU_data_ok",[[29,4],[29,50]],[[29,39],[29,50]],["MultiDivideUnit"],["port","wire"]],["MDU_writeEnable",[[30,4],[30,51]],[[30,36],[30,51]],["MultiDivideUnit"],["port","wire"]],["HiLo_busy",[[31,4],[31,48]],[[31,39],[31,48]],["MultiDivideUnit"],["port","reg"]],["MDU_writeData_p",[[32,4],[32,51]],[[32,36],[32,51]],["MultiDivideUnit"],["port","wire"]],["mulReq",[[44,4],[44,38]],[[44,32],[44,38]],["MultiDivideUnit"],["variable","wire"]],["isSignedMul",[[45,4],[45,43]],[[45,32],[45,43]],["MultiDivideUnit"],["variable","wire"]],["isAccumlate",[[46,4],[46,43]],[[46,32],[46,43]],["MultiDivideUnit"],["variable","wire"]],["add_sub_op",[[47,4],[47,42]],[[47,32],[47,42]],["MultiDivideUnit"],["variable","wire"]],["mulOprand_ok",[[48,4],[48,44]],[[48,32],[48,44]],["MultiDivideUnit"],["variable","wire"]],["mulData_ok",[[49,4],[49,42]],[[49,32],[49,42]],["MultiDivideUnit"],["variable","wire"]],["mulRes",[[50,4],[50,38]],[[50,32],[50,38]],["MultiDivideUnit"],["variable","wire"]],["divReq",[[51,4],[51,38]],[[51,32],[51,38]],["MultiDivideUnit"],["variable","wire"]],["isSignedDiv",[[52,4],[52,43]],[[52,32],[52,43]],["MultiDivideUnit"],["variable","wire"]],["divident_i",[[53,4],[53,42]],[[53,32],[53,42]],["MultiDivideUnit"],["variable","wire"]],["divisor_i",[[54,4],[54,41]],[[54,32],[54,41]],["MultiDivideUnit"],["variable","wire"]],["div_oprand_ok",[[55,4],[55,45]],[[55,32],[55,45]],["MultiDivideUnit"],["variable","wire"]],["quotient_o",[[56,4],[56,42]],[[56,32],[56,42]],["MultiDivideUnit"],["variable","wire"]],["reminder_o",[[57,4],[57,42]],[[57,32],[57,42]],["MultiDivideUnit"],["variable","wire"]],["div_data_ok",[[58,4],[58,43]],[[58,32],[58,43]],["MultiDivideUnit"],["variable","wire"]],["oprand_up",[[63,4],[63,49]],[[63,32],[63,41]],["MultiDivideUnit"],["variable","wire"]],["MyMultiplier_u",[[66,4],[80,5]],[[66,17],[66,31]],["MultiDivideUnit"],["instance","MyMultiplier"]],["Divider_u",[[87,4],[100,5]],[[87,12],[87,21]],["MultiDivideUnit"],["instance","Divider"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/EXE/MyMultiplier.v",[[[[[["MyMultiplier",[[18,0],[31,2]],[[18,7],[18,19]],[],["module"]],[139,1]],[[["clk",[[19,4],[19,38]],[[19,35],[19,38]],["MyMultiplier"],["port","wire"]],["rst",[[20,4],[20,38]],[[20,35],[20,38]],["MyMultiplier"],["port","wire"]],["mulReq",[[21,4],[21,41]],[[21,35],[21,41]],["MyMultiplier"],["port","wire"]],["cancel",[[22,4],[22,41]],[[22,35],[22,41]],["MyMultiplier"],["port","wire"]],["isSignedMul",[[23,4],[23,46]],[[23,35],[23,46]],["MyMultiplier"],["port","wire"]],["isAccumlate",[[24,4],[24,46]],[[24,35],[24,46]],["MyMultiplier"],["port","wire"]],["add_sub_op",[[25,4],[25,45]],[[25,35],[25,45]],["MyMultiplier"],["port","wire"]],["mulOprand",[[26,4],[26,44]],[[26,35],[26,44]],["MyMultiplier"],["port","wire"]],["HiLoData",[[27,4],[27,43]],[[27,35],[27,43]],["MyMultiplier"],["port","wire"]],["mulOprand_ok",[[28,4],[28,48]],[[28,36],[28,48]],["MyMultiplier"],["port","wire"]],["mulData_ok",[[29,4],[29,49]],[[29,39],[29,49]],["MyMultiplier"],["port","wire"]],["mulRes",[[30,4],[30,42]],[[30,36],[30,42]],["MyMultiplier"],["port","wire"]],["add_a",[[42,4],[42,41]],[[42,36],[42,41]],["MyMultiplier"],["variable","wire"]],["add_b",[[43,4],[43,41]],[[43,36],[43,41]],["MyMultiplier"],["variable","wire"]],["adder_op",[[44,4],[44,44]],[[44,36],[44,44]],["MyMultiplier"],["variable","wire"]],["add_res",[[45,4],[45,43]],[[45,36],[45,43]],["MyMultiplier"],["variable","wire"]],["overflow",[[46,4],[46,44]],[[46,36],[46,44]],["MyMultiplier"],["variable","wire"]],["crFlag",[[51,4],[51,34]],[[51,28],[51,34]],["MyMultiplier"],["variable","wire"]],["cin_i",[[52,4],[52,33]],[[52,28],[52,33]],["MyMultiplier"],["variable","wire"]],["oprand",[[53,4],[53,49]],[[53,28],[53,34]],["MyMultiplier"],["variable","wire"]],["mulOprand_up",[[54,4],[54,49]],[[54,28],[54,40]],["MyMultiplier"],["variable","wire"]],["res",[[55,4],[55,31]],[[55,28],[55,31]],["MyMultiplier"],["variable","wire"]],["timer",[[56,4],[56,33]],[[56,28],[56,33]],["MyMultiplier"],["variable","reg"]],["start",[[57,4],[57,33]],[[57,28],[57,33]],["MyMultiplier"],["variable","reg"]],["Multiplier_u",[[65,4],[72,5]],[[65,18],[65,30]],["MyMultiplier"],["instance","ip_multiplier"]],["multOnly_data",[[74,4],[74,53]],[[74,28],[74,41]],["MyMultiplier"],["variable","wire"]],["adder_u",[[76,4],[85,5]],[[76,36],[76,43]],["MyMultiplier"],["instance","adder"]],["upBound",[[88,4],[88,21]],[[88,14],[88,21]],["MyMultiplier"],["variable","reg"]],["isAccumlate_r",[[89,4],[89,21]],[[89,8],[89,21]],["MyMultiplier"],["variable","reg"]],["add_sub_op_r",[[90,4],[90,20]],[[90,8],[90,20]],["MyMultiplier"],["variable","reg"]],["multiRes",[[113,4],[113,32]],[[113,24],[113,32]],["MyMultiplier"],["variable","reg"]],["adderRes",[[114,4],[114,32]],[[114,24],[114,32]],["MyMultiplier"],["variable","reg"]],["savedCin",[[115,4],[115,32]],[[115,24],[115,32]],["MyMultiplier"],["variable","reg"]],["accuRes",[[133,4],[133,59]],[[133,31],[133,38]],["MyMultiplier"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/EXE/try_div_ans.v",[[[[[["try_div_ans",[[1,0],[9,6]],[[1,7],[1,18]],[],["module"]],[19,8]],[[["minuend",[[2,4],[2,29]],[[2,22],[2,29]],["try_div_ans"],["port","wire"]],["divisor",[[3,4],[3,29]],[[3,22],[3,29]],["try_div_ans"],["port","wire"]],["timer",[[4,4],[4,26]],[[4,21],[4,26]],["try_div_ans"],["port","wire"]],["quotient_iter",[[5,4],[5,35]],[[5,22],[5,35]],["try_div_ans"],["port","wire"]],["quotient_temp",[[6,4],[6,36]],[[6,23],[6,36]],["try_div_ans"],["port","wire"]],["minuend_back",[[7,4],[7,35]],[[7,23],[7,35]],["try_div_ans"],["port","wire"]],["pre_complete",[[8,4],[8,28]],[[8,16],[8,28]],["try_div_ans"],["port","wire"]],["diff",[[11,0],[11,16]],[[11,12],[11,16]],["try_div_ans"],["variable","wire"]],["minuend_new",[[12,0],[12,23]],[[12,12],[12,23]],["try_div_ans"],["variable","wire"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/ID/Arbitrator.v",[[[[[["Arbitrator",[[18,0],[42,2]],[[18,7],[18,17]],[],["module"]],[258,1]],[[["IQ_supplyValid",[[19,4],[19,60]],[[19,46],[19,60]],["Arbitrator"],["port","wire"]],["IQ_inst_p",[[20,4],[20,55]],[[20,46],[20,55]],["Arbitrator"],["port","wire"]],["IQ_VAddr_p",[[21,4],[21,56]],[[21,46],[21,56]],["Arbitrator"],["port","wire"]],["IQ_hasException_p",[[22,4],[22,63]],[[22,46],[22,63]],["Arbitrator"],["port","wire"]],["IQ_ExcCode_p",[[23,4],[23,60]],[[23,48],[23,60]],["Arbitrator"],["port","wire"]],["IQ_isRefill_p",[[24,4],[24,56]],[[24,43],[24,56]],["Arbitrator"],["port","wire"]],["IQ_predDest_p",[[25,4],[25,61]],[[25,48],[25,61]],["Arbitrator"],["port","wire"]],["IQ_predTake_p",[[26,4],[26,61]],[[26,48],[26,61]],["Arbitrator"],["port","wire"]],["IQ_checkPoint_p",[[27,4],[27,63]],[[27,48],[27,63]],["Arbitrator"],["port","wire"]],["AB_Inst_p",[[29,4],[29,53]],[[29,44],[29,53]],["Arbitrator"],["port","wire"]],["AB_VAddr_p",[[30,4],[30,57]],[[30,47],[30,57]],["Arbitrator"],["port","wire"]],["AB_predDest_p",[[31,4],[31,61]],[[31,48],[31,61]],["Arbitrator"],["port","wire"]],["AB_hasException_p",[[32,4],[32,64]],[[32,47],[32,64]],["Arbitrator"],["port","wire"]],["AB_predTake_p",[[33,4],[33,61]],[[33,48],[33,61]],["Arbitrator"],["port","wire"]],["AB_ExcCode_p",[[34,4],[34,60]],[[34,48],[34,60]],["Arbitrator"],["port","wire"]],["AB_isRefill_p",[[35,4],[35,61]],[[35,48],[35,61]],["Arbitrator"],["port","wire"]],["AB_checkPoint_p",[[36,4],[36,63]],[[36,48],[36,63]],["Arbitrator"],["port","wire"]],["AB_issueMode_w",[[38,4],[38,58]],[[38,44],[38,58]],["Arbitrator"],["port","wire"]],["AB_regReadNum_p_w",[[39,4],[39,61]],[[39,44],[39,61]],["Arbitrator"],["port","wire"]],["AB_needRead_p_w",[[40,4],[40,59]],[[40,44],[40,59]],["Arbitrator"],["port","wire"]],["AB_regWriteNum_p_w",[[41,4],[41,62]],[[41,44],[41,62]],["Arbitrator"],["port","wire"]],["instMode",[[43,4],[43,45]],[[43,28],[43,36]],["Arbitrator"],["variable","wire"]],["ReadRs",[[44,4],[44,45]],[[44,28],[44,34]],["Arbitrator"],["variable","wire"]],["ReadRt",[[45,4],[45,45]],[[45,28],[45,34]],["Arbitrator"],["variable","wire"]],["writeRd",[[46,4],[46,45]],[[46,28],[46,35]],["Arbitrator"],["variable","wire"]],["isNeedRs",[[47,4],[47,45]],[[47,28],[47,36]],["Arbitrator"],["variable","wire"]],["isNeedRt",[[48,4],[48,45]],[[48,28],[48,36]],["Arbitrator"],["variable","wire"]],["isNeedRd",[[49,4],[49,45]],[[49,28],[49,36]],["Arbitrator"],["variable","wire"]],["IQ_regReadNum_up",[[50,4],[50,53]],[[50,28],[50,44]],["Arbitrator"],["variable","wire"]],["IQ_regWriteNum_up",[[51,4],[51,53]],[[51,28],[51,45]],["Arbitrator"],["variable","wire"]],["IQ_needRead_up",[[52,4],[52,53]],[[52,28],[52,42]],["Arbitrator"],["variable","wire"]],["AB_regReadNum_up",[[53,4],[53,53]],[[53,28],[53,44]],["Arbitrator"],["variable","wire"]],["AB_regWriteNum_up",[[54,4],[54,53]],[[54,28],[54,45]],["Arbitrator"],["variable","wire"]],["AB_needRead_up",[[55,4],[55,53]],[[55,28],[55,42]],["Arbitrator"],["variable","wire"]],["allInfo_i",[[58,4],[64,39]],[[64,25],[64,34]],["Arbitrator"],["variable","wire"]],["allInfo_o",[[58,4],[64,57]],[[64,42],[64,51]],["Arbitrator"],["variable","allInfo_i"]],["AB_VAddr_up",[[65,4],[65,67]],[[65,40],[65,51]],["Arbitrator"],["variable","wire"]],["AB_inst_up",[[66,4],[66,67]],[[66,40],[66,50]],["Arbitrator"],["variable","wire"]],["AB_hasException_up",[[67,4],[67,67]],[[67,40],[67,58]],["Arbitrator"],["variable","wire"]],["AB_isRefill_up",[[68,4],[68,67]],[[68,40],[68,54]],["Arbitrator"],["variable","wire"]],["AB_ExcCode_up",[[69,4],[69,67]],[[69,40],[69,53]],["Arbitrator"],["variable","wire"]],["AB_predDest_up",[[70,4],[70,67]],[[70,40],[70,54]],["Arbitrator"],["variable","wire"]],["AB_predTake_up",[[71,4],[71,67]],[[71,40],[71,54]],["Arbitrator"],["variable","wire"]],["AB_checkPoint_up",[[72,4],[72,67]],[[72,40],[72,56]],["Arbitrator"],["variable","wire"]],["IQ_VAddr_up",[[84,4],[84,67]],[[84,40],[84,51]],["Arbitrator"],["variable","wire"]],["IQ_inst_up",[[85,4],[85,67]],[[85,40],[85,50]],["Arbitrator"],["variable","wire"]],["IQ_hasException_up",[[86,4],[86,67]],[[86,40],[86,58]],["Arbitrator"],["variable","wire"]],["IQ_ExcCode_up",[[87,4],[87,67]],[[87,40],[87,53]],["Arbitrator"],["variable","wire"]],["IQ_isRefill_up",[[88,4],[88,67]],[[88,40],[88,54]],["Arbitrator"],["variable","wire"]],["IQ_predDest_up",[[89,4],[89,67]],[[89,40],[89,54]],["Arbitrator"],["variable","wire"]],["IQ_predTake_up",[[90,4],[90,67]],[[90,40],[90,54]],["Arbitrator"],["variable","wire"]],["IQ_checkPoint_up",[[91,4],[91,67]],[[91,40],[91,56]],["Arbitrator"],["variable","wire"]],["kindConflict0",[[133,4],[133,88]],[[133,12],[133,25]],["Arbitrator"],["variable","wire"]],["kindConflict1",[[134,4],[134,62]],[[134,12],[134,25]],["Arbitrator"],["variable","wire"]],["dual_kindConflict",[[135,4],[135,64]],[[135,12],[135,29]],["Arbitrator"],["variable","wire"]],["single_kindConflict",[[136,4],[136,66]],[[136,12],[136,31]],["Arbitrator"],["variable","wire"]],["dataConflict",[[138,4],[138,126]],[[138,12],[138,24]],["Arbitrator"],["variable","wire"]],["inst",[[153,4],[153,41]],[[153,28],[153,32]],["Arbitrator"],["variable","wire"]],["writeToRt",[[156,12],[156,26]],[[156,17],[156,26]],["Arbitrator"],["variable","wire"]],["link",[[157,12],[157,21]],[[157,17],[157,21]],["Arbitrator"],["variable","wire"]],["temp__0",[[163,0],[163,94]],[[163,5],[163,12]],["Arbitrator"],["variable","wire"]],["temp__1",[[164,0],[164,81]],[[164,5],[164,12]],["Arbitrator"],["variable","wire"]],["temp__2",[[165,0],[165,81]],[[165,5],[165,12]],["Arbitrator"],["variable","wire"]],["temp__3",[[166,0],[166,94]],[[166,5],[166,12]],["Arbitrator"],["variable","wire"]],["temp__4",[[167,0],[167,94]],[[167,5],[167,12]],["Arbitrator"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/ID/Decorder.v",[[[[[["Decorder",[[18,0],[59,2]],[[18,7],[18,15]],[],["module"]],[433,0]],[[["AB_Inst_p",[[19,4],[19,42]],[[19,33],[19,42]],["Decorder"],["port","wire"]],["up_oprand0_sel",[[24,4],[24,57]],[[24,43],[24,57]],["Decorder"],["port","wire"]],["up_oprand1_sel",[[25,4],[25,57]],[[25,43],[25,57]],["Decorder"],["port","wire"]],["down_oprand0_sel",[[26,4],[26,59]],[[26,43],[26,59]],["Decorder"],["port","wire"]],["down_oprand1_sel",[[27,4],[27,59]],[[27,43],[27,59]],["Decorder"],["port","wire"]],["decorderExcCode_p",[[28,4],[28,57]],[[28,40],[28,57]],["Decorder"],["port","wire"]],["decorderException_p",[[29,4],[29,59]],[[29,40],[29,59]],["Decorder"],["port","wire"]],["ID_exceptionRisk_p",[[30,4],[30,61]],[[30,43],[30,61]],["Decorder"],["port","wire"]],["extendAction_p",[[31,4],[31,58]],[[31,44],[31,58]],["Decorder"],["port","wire"]],["ID_up_aluOprator_o",[[32,4],[32,58]],[[32,40],[32,58]],["Decorder"],["port","wire"]],["ID_down_aluOprator_o",[[33,4],[33,60]],[[33,40],[33,60]],["Decorder"],["port","wire"]],["ID_down_exceptionSel_o",[[34,4],[34,62]],[[34,40],[34,62]],["Decorder"],["port","wire"]],["ID_down_trapKind_o",[[35,4],[35,58]],[[35,40],[35,58]],["Decorder"],["port","wire"]],["ID_up_branchKind_o",[[38,4],[38,58]],[[38,40],[38,58]],["Decorder"],["port","wire"]],["ID_up_branchRisk_o",[[39,4],[39,58]],[[39,40],[39,58]],["Decorder"],["port","wire"]],["ID_up_repairAction_o",[[40,4],[40,60]],[[40,40],[40,60]],["Decorder"],["port","wire"]],["ID_down_isDangerous_o",[[42,4],[42,61]],[[42,40],[42,61]],["Decorder"],["port","wire"]],["ID_down_mduOperator_o",[[43,4],[43,61]],[[43,40],[43,61]],["Decorder"],["port","wire"]],["ID_down_readHiLo_o",[[44,4],[44,58]],[[44,40],[44,58]],["Decorder"],["port","wire"]],["ID_down_writeHiLo_o",[[45,4],[45,59]],[[45,40],[45,59]],["Decorder"],["port","wire"]],["ID_down_readCp0_o",[[46,4],[46,57]],[[46,40],[46,57]],["Decorder"],["port","wire"]],["ID_down_writeCp0_o",[[47,4],[47,58]],[[47,40],[47,58]],["Decorder"],["port","wire"]],["ID_down_eret_o",[[48,4],[48,54]],[[48,40],[48,54]],["Decorder"],["port","wire"]],["ID_down_memReq_o",[[49,4],[49,56]],[[49,40],[49,56]],["Decorder"],["port","wire"]],["ID_down_memWR_o",[[50,4],[50,55]],[[50,40],[50,55]],["Decorder"],["port","wire"]],["ID_down_memAtom_o",[[51,4],[51,57]],[[51,40],[51,57]],["Decorder"],["port","wire"]],["ID_down_loadMode_o",[[52,4],[52,61]],[[52,43],[52,61]],["Decorder"],["port","wire"]],["ID_down_storeMode_o",[[53,4],[53,62]],[[53,43],[53,62]],["Decorder"],["port","wire"]],["ID_down_isTLBInst_o",[[54,4],[54,59]],[[54,40],[54,59]],["Decorder"],["port","wire"]],["ID_down_TLBInstOperator_o",[[55,4],[55,65]],[[55,40],[55,65]],["Decorder"],["port","wire"]],["ID_down_isCacheInst_o",[[56,4],[56,61]],[[56,40],[56,61]],["Decorder"],["port","wire"]],["inst",[[61,4],[61,34]],[[61,24],[61,28]],["Decorder"],["variable","wire"]],["oprand0_sel_up",[[64,4],[64,57]],[[64,32],[64,46]],["Decorder"],["variable","wire"]],["oprand1_sel_up",[[65,4],[65,57]],[[65,32],[65,46]],["Decorder"],["variable","wire"]],["decorderException_up",[[66,4],[66,57]],[[66,32],[66,52]],["Decorder"],["variable","wire"]],["decorderExcCode_up",[[67,4],[67,57]],[[67,32],[67,50]],["Decorder"],["variable","wire"]],["exceptionRisk_up",[[68,4],[68,57]],[[68,32],[68,48]],["Decorder"],["variable","wire"]],["extendAction_up",[[69,4],[69,57]],[[69,32],[69,47]],["Decorder"],["variable","wire"]],["aluOprator_up",[[70,4],[70,57]],[[70,32],[70,45]],["Decorder"],["variable","wire"]],["exceptionSel_up",[[71,4],[71,57]],[[71,32],[71,47]],["Decorder"],["variable","wire"]],["trapKind_up",[[72,4],[72,57]],[[72,32],[72,43]],["Decorder"],["variable","wire"]],["temp_0_0",[[91,0],[91,82]],[[91,5],[91,13]],["Decorder"],["variable","wire"]],["temp_0_1",[[92,0],[92,82]],[[92,5],[92,13]],["Decorder"],["variable","wire"]],["temp_0_2",[[93,0],[93,95]],[[93,5],[93,13]],["Decorder"],["variable","wire"]],["temp_0_3",[[94,0],[94,95]],[[94,5],[94,13]],["Decorder"],["variable","wire"]],["temp_0_4",[[95,0],[95,95]],[[95,5],[95,13]],["Decorder"],["variable","wire"]],["temp_1_0",[[298,0],[298,95]],[[298,5],[298,13]],["Decorder"],["variable","wire"]],["temp_1_1",[[299,0],[299,82]],[[299,5],[299,13]],["Decorder"],["variable","wire"]],["temp_2_0",[[344,0],[344,30]],[[344,5],[344,13]],["Decorder"],["variable","wire"]],["temp_2_1",[[345,0],[345,82]],[[345,5],[345,13]],["Decorder"],["variable","wire"]],["temp_2_2",[[346,0],[346,95]],[[346,5],[346,13]],["Decorder"],["variable","wire"]],["temp_2_3",[[347,0],[347,95]],[[347,5],[347,13]],["Decorder"],["variable","wire"]],["temp_2_4",[[348,0],[348,95]],[[348,5],[348,13]],["Decorder"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/ID/ImmExtender.v",[[[[[["ImmExtender",[[18,0],[22,2]],[[18,7],[18,18]],[],["module"]],[27,1]],[[["inst_index",[[19,4],[19,45]],[[19,35],[19,45]],["ImmExtender"],["port","wire"]],["extendAction",[[20,4],[20,47]],[[20,35],[20,47]],["ImmExtender"],["port","wire"]],["extendedRes",[[21,4],[21,47]],[[21,36],[21,47]],["ImmExtender"],["port","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/ID/InstQueue.v",[[[[[["InstQueue",[[21,0],[68,2]],[[21,7],[21,16]],[],["module"]],[235,1]],[[["clk",[[22,4],[22,31]],[[22,28],[22,31]],["InstQueue"],["port","wire"]],["rst",[[23,4],[23,31]],[[23,28],[23,31]],["InstQueue"],["port","wire"]],["SBA_flush_w_i",[[25,4],[25,52]],[[25,39],[25,52]],["InstQueue"],["port","wire"]],["CP0_excOccur_w_i",[[26,4],[26,58]],[[26,42],[26,58]],["InstQueue"],["port","wire"]],["IS_upDateMode_i",[[32,4],[32,54]],[[32,39],[32,54]],["InstQueue"],["port","wire"]],["IF_predDest_p_i",[[34,4],[34,59]],[[34,44],[34,59]],["InstQueue"],["port","wire"]],["IF_predTake_p_i",[[35,4],[35,59]],[[35,44],[35,59]],["InstQueue"],["port","wire"]],["IF_predInfo_p_i",[[36,4],[36,59]],[[36,44],[36,59]],["InstQueue"],["port","wire"]],["IF_instBasePC_i",[[38,4],[38,56]],[[38,41],[38,56]],["InstQueue"],["port","wire"]],["IF_valid_i",[[40,4],[40,51]],[[40,41],[40,51]],["InstQueue"],["port","wire"]],["IF_instEnable_i",[[41,4],[41,59]],[[41,44],[41,59]],["InstQueue"],["port","wire"]],["IF_inst_p_i",[[42,4],[42,55]],[[42,44],[42,55]],["InstQueue"],["port","wire"]],["IF_instNum_i",[[43,4],[43,56]],[[43,44],[43,56]],["InstQueue"],["port","wire"]],["IF_hasException_i",[[45,4],[45,59]],[[45,42],[45,59]],["InstQueue"],["port","wire"]],["IF_ExcCode_i",[[46,4],[46,54]],[[46,42],[46,54]],["InstQueue"],["port","wire"]],["IF_isRefill_i",[[47,4],[47,55]],[[47,42],[47,55]],["InstQueue"],["port","wire"]],["IQ_supplyValid",[[53,4],[53,61]],[[53,47],[53,61]],["InstQueue"],["port","reg"]],["IQ_inst_p",[[54,4],[54,56]],[[54,47],[54,56]],["InstQueue"],["port","wire"]],["IQ_VAddr_p",[[55,4],[55,57]],[[55,47],[55,57]],["InstQueue"],["port","wire"]],["IQ_hasException_p",[[56,4],[56,64]],[[56,47],[56,64]],["InstQueue"],["port","wire"]],["IQ_ExcCode_p",[[57,4],[57,60]],[[57,48],[57,60]],["InstQueue"],["port","wire"]],["IQ_isRefill_p",[[58,4],[58,61]],[[58,48],[58,61]],["InstQueue"],["port","wire"]],["IQ_predDest_p",[[59,4],[59,61]],[[59,48],[59,61]],["InstQueue"],["port","wire"]],["IQ_predTake_p",[[60,4],[60,61]],[[60,48],[60,61]],["InstQueue"],["port","wire"]],["IQ_checkPoint_p",[[61,4],[61,63]],[[61,48],[61,63]],["InstQueue"],["port","wire"]],["IQ_full",[[63,4],[63,55]],[[63,48],[63,55]],["InstQueue"],["port","wire"]],["IQ_empty",[[64,4],[64,56]],[[64,48],[64,56]],["InstQueue"],["port","wire"]],["IS_stopFetch_o",[[65,4],[65,58]],[[65,44],[65,58]],["InstQueue"],["port","wire"]],["IQ_number_w",[[66,4],[66,59]],[[66,48],[66,59]],["InstQueue"],["port","wire"]],["head",[[70,4],[70,25]],[[70,21],[70,25]],["InstQueue"],["variable","reg"]],["tail",[[71,4],[71,25]],[[71,21],[71,25]],["InstQueue"],["variable","reg"]],["needClear",[[72,4],[72,57]],[[72,12],[72,21]],["InstQueue"],["variable","wire"]],["queue",[[73,4],[73,46]],[[73,20],[73,25]],["InstQueue"],["variable","reg"]],["IF_inst_up",[[80,4],[80,61]],[[80,36],[80,46]],["InstQueue"],["variable","wire"]],["IF_predDest_up",[[81,4],[81,61]],[[81,36],[81,50]],["InstQueue"],["variable","wire"]],["IF_predTake_up",[[82,4],[82,61]],[[82,36],[82,50]],["InstQueue"],["variable","wire"]],["IF_predInfo_up",[[83,4],[83,61]],[[83,36],[83,50]],["InstQueue"],["variable","wire"]],["IF_instBasePC_up",[[84,4],[84,58]],[[84,33],[84,49]],["InstQueue"],["variable","wire"]],["packedInfo",[[102,4],[102,41]],[[102,24],[102,34]],["InstQueue"],["variable","wire"]],["ok_toWrite",[[117,4],[117,39]],[[117,9],[117,19]],["InstQueue"],["variable","wire"]],["IF_supplyNum",[[141,4],[144,81]],[[141,18],[141,30]],["InstQueue"],["variable","wire"]],["nextNumber",[[145,4],[145,105]],[[145,24],[145,34]],["InstQueue"],["variable","wire"]],["enough",[[146,4],[146,38]],[[146,12],[146,18]],["InstQueue"],["variable","wire"]],["IQ_VAddr_up",[[160,4],[160,69]],[[160,40],[160,51]],["InstQueue"],["variable","wire"]],["IQ_inst_up",[[161,4],[161,69]],[[161,40],[161,50]],["InstQueue"],["variable","wire"]],["IQ_hasException_up",[[162,4],[162,66]],[[162,37],[162,55]],["InstQueue"],["variable","wire"]],["IQ_ExcCode_up",[[163,4],[163,69]],[[163,40],[163,53]],["InstQueue"],["variable","wire"]],["IQ_predDest_up",[[164,4],[164,69]],[[164,40],[164,54]],["InstQueue"],["variable","wire"]],["IQ_predTake_up",[[165,4],[165,69]],[[165,40],[165,54]],["InstQueue"],["variable","wire"]],["IQ_checkPoint_up",[[166,4],[166,69]],[[166,40],[166,56]],["InstQueue"],["variable","wire"]],["IQ_isRefill_up",[[167,4],[167,69]],[[167,40],[167,54]],["InstQueue"],["variable","wire"]],["number",[[168,4],[168,52]],[[168,40],[168,46]],["InstQueue"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/ID/RegFile.v",[[[[[["RegFile",[[18,0],[32,2]],[[18,7],[18,14]],[],["module"]],[118,null]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["RegFile"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["RegFile"],["port","wire"]],["AB_regReadNum_p_w",[[22,4],[22,52]],[[22,35],[22,52]],["RegFile"],["port","wire"]],["readData_p_o",[[23,4],[23,48]],[[23,36],[23,48]],["RegFile"],["port","wire"]],["PBA_writeEnable_w_i",[[25,4],[25,54]],[[25,35],[25,54]],["RegFile"],["port","wire"]],["PBA_writeNum_w_i",[[26,4],[26,51]],[[26,35],[26,51]],["RegFile"],["port","wire"]],["PBA_forwardData_w_i",[[27,4],[27,54]],[[27,35],[27,54]],["RegFile"],["port","wire"]],["WB_writeEnable_w_i",[[29,4],[29,53]],[[29,35],[29,53]],["RegFile"],["port","wire"]],["WB_writeNum_w_i",[[30,4],[30,50]],[[30,35],[30,50]],["RegFile"],["port","wire"]],["WB_forwardData_w_i",[[31,4],[31,53]],[[31,35],[31,53]],["RegFile"],["port","wire"]],["WAW_coflict",[[41,4],[41,43]],[[41,32],[41,43]],["RegFile"],["variable","wire"]],["regfile",[[46,4],[46,50]],[[46,28],[46,35]],["RegFile"],["variable","reg"]],["readNum",[[47,4],[47,43]],[[47,22],[47,29]],["RegFile"],["variable","wire"]],["readData",[[48,4],[48,46]],[[48,25],[48,33]],["RegFile"],["variable","wire"]],["hasForward",[[49,4],[49,49]],[[49,28],[49,38]],["RegFile"],["variable","wire"]],["writeData",[[50,4],[50,49]],[[50,28],[50,37]],["RegFile"],["variable","wire"]],["writeEnable",[[51,4],[51,36]],[[51,25],[51,36]],["RegFile"],["variable","wire"]],["writeNum",[[52,4],[52,46]],[[52,25],[52,33]],["RegFile"],["variable","wire"]],["i",[[76,4],[76,12]],[[76,11],[76,12]],["RegFile"],["variable","genvar"]],["double_write",[[85,4],[85,52]],[[85,9],[85,21]],["RegFile"],["variable","wire"]],["single_write_first",[[86,4],[86,64]],[[86,9],[86,27]],["RegFile"],["variable","wire"]],["single_write_second",[[87,4],[87,99]],[[87,9],[87,28]],["RegFile"],["variable","wire"]],["t",[[88,4],[88,13]],[[88,12],[88,13]],["RegFile"],["variable","integer"]]],[],[[[["get_regfile",[[113,28],[114,32]],[[113,44],[114,8]],["RegFile"],["function"]],[118,null]],[[["num",[[114,14],[114,31]],[[114,28],[114,31]],["RegFile","get_regfile"],["port","byte"]]]]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/components/MyRAM.v",[[[[[["MyRAM",[[18,0],[29,2]],[[18,7],[18,12]],[],["module"]],[88,0]],[[["MY_NUMBER",[[19,4],[19,33]],[[19,14],[19,23]],["MyRAM"],["parameter-port","parameter"]],["MY_DATA_WIDTH",[[20,4],[20,32]],[[20,14],[20,27]],["MyRAM"],["parameter-port","parameter"]],["clk",[[23,4],[23,39]],[[23,36],[23,39]],["MyRAM"],["port","input"]],["wen",[[24,4],[24,39]],[[24,36],[24,39]],["MyRAM"],["port","input"]],["rAddr",[[25,4],[25,41]],[[25,36],[25,41]],["MyRAM"],["port","input"]],["wAddr",[[26,4],[26,41]],[[26,36],[26,41]],["MyRAM"],["port","input"]],["wdata",[[27,4],[27,41]],[[27,36],[27,41]],["MyRAM"],["port","input"]],["rdata",[[28,4],[28,41]],[[28,36],[28,41]],["MyRAM"],["port","output"]],["inst_data",[[30,4],[42,5]],[[34,6],[34,15]],["MyRAM"],["instance","simple_dual_wf"]]]]]]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/DataMemoryManagementUnit.v",[[[[[["DataMemoryManagementUnit",[[18,0],[108,2]],[[18,7],[18,31]],[],["module"]],[206,1]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["DataMemoryManagementUnit"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["DataMemoryManagementUnit"],["port","wire"]],["PREMEM_search_w_i",[[23,4],[23,56]],[[23,39],[23,56]],["DataMemoryManagementUnit"],["port","wire"]],["PREMEM_read_w_i",[[24,4],[24,54]],[[24,39],[24,54]],["DataMemoryManagementUnit"],["port","wire"]],["PREMEM_writeI_w_i",[[25,4],[25,56]],[[25,39],[25,56]],["DataMemoryManagementUnit"],["port","wire"]],["PREMEM_writeR_w_i",[[26,4],[26,56]],[[26,39],[26,56]],["DataMemoryManagementUnit"],["port","wire"]],["PREMEM_map_w_i",[[28,4],[28,53]],[[28,39],[28,53]],["DataMemoryManagementUnit"],["port","wire"]],["PREMEM_VAddr_w_i",[[30,4],[30,55]],[[30,39],[30,55]],["DataMemoryManagementUnit"],["port","wire"]],["DMMU_ExcCode_o",[[32,4],[32,54]],[[32,40],[32,54]],["DataMemoryManagementUnit"],["port","wire"]],["DMMU_tlbRefill_o",[[33,4],[33,56]],[[33,40],[33,56]],["DataMemoryManagementUnit"],["port","wire"]],["data_req",[[36,4],[36,47]],[[36,39],[36,47]],["DataMemoryManagementUnit"],["port","wire"]],["data_wr",[[38,4],[38,49]],[[38,42],[38,49]],["DataMemoryManagementUnit"],["port","wire"]],["data_index_ok",[[39,4],[39,52]],[[39,39],[39,52]],["DataMemoryManagementUnit"],["port","wire"]],["data_tag",[[40,4],[40,48]],[[40,40],[40,48]],["DataMemoryManagementUnit"],["port","wire"]],["data_unCache",[[41,4],[41,52]],[[41,40],[41,52]],["DataMemoryManagementUnit"],["port","wire"]],["data_hasException",[[43,4],[43,57]],[[43,40],[43,57]],["DataMemoryManagementUnit"],["port","wire"]],["data_tlbReq_o",[[48,4],[48,49]],[[48,36],[48,49]],["DataMemoryManagementUnit"],["port","wire"]],["data_vpn2_o",[[49,4],[49,43]],[[49,32],[49,43]],["DataMemoryManagementUnit"],["port","wire"]],["data_oddPage_o",[[50,4],[50,46]],[[50,32],[50,46]],["DataMemoryManagementUnit"],["port","wire"]],["data_asid_o",[[51,4],[51,43]],[[51,32],[51,43]],["DataMemoryManagementUnit"],["port","wire"]],["data_hit_i",[[52,4],[52,41]],[[52,31],[52,41]],["DataMemoryManagementUnit"],["port","wire"]],["data_index_i",[[53,4],[53,43]],[[53,31],[53,43]],["DataMemoryManagementUnit"],["port","wire"]],["data_pfn_i",[[54,4],[54,41]],[[54,31],[54,41]],["DataMemoryManagementUnit"],["port","wire"]],["data_c_i",[[55,4],[55,39]],[[55,31],[55,39]],["DataMemoryManagementUnit"],["port","wire"]],["data_d_i",[[56,4],[56,39]],[[56,31],[56,39]],["DataMemoryManagementUnit"],["port","wire"]],["data_v_i",[[57,4],[57,39]],[[57,31],[57,39]],["DataMemoryManagementUnit"],["port","wire"]],["w_enbale_o",[[59,4],[59,42]],[[59,32],[59,42]],["DataMemoryManagementUnit"],["port","wire"]],["w_index_o",[[60,4],[60,41]],[[60,32],[60,41]],["DataMemoryManagementUnit"],["port","wire"]],["w_vpn2_o",[[61,4],[61,40]],[[61,32],[61,40]],["DataMemoryManagementUnit"],["port","wire"]],["w_asid_o",[[62,4],[62,40]],[[62,32],[62,40]],["DataMemoryManagementUnit"],["port","wire"]],["w_mask_o",[[63,4],[63,40]],[[63,32],[63,40]],["DataMemoryManagementUnit"],["port","wire"]],["w_g_o",[[64,4],[64,37]],[[64,32],[64,37]],["DataMemoryManagementUnit"],["port","wire"]],["w_pfn0_o",[[65,4],[65,40]],[[65,32],[65,40]],["DataMemoryManagementUnit"],["port","wire"]],["w_flags0_o",[[66,4],[66,42]],[[66,32],[66,42]],["DataMemoryManagementUnit"],["port","wire"]],["w_pfn1_o",[[67,4],[67,40]],[[67,32],[67,40]],["DataMemoryManagementUnit"],["port","wire"]],["w_flags1_o",[[68,4],[68,42]],[[68,32],[68,42]],["DataMemoryManagementUnit"],["port","wire"]],["r_enbale_o",[[70,4],[70,42]],[[70,32],[70,42]],["DataMemoryManagementUnit"],["port","wire"]],["r_index_o",[[71,4],[71,41]],[[71,32],[71,41]],["DataMemoryManagementUnit"],["port","wire"]],["r_vpn2_i",[[72,4],[72,42]],[[72,34],[72,42]],["DataMemoryManagementUnit"],["port","wire"]],["r_asid_i",[[73,4],[73,39]],[[73,31],[73,39]],["DataMemoryManagementUnit"],["port","wire"]],["r_mask_i",[[74,4],[74,39]],[[74,31],[74,39]],["DataMemoryManagementUnit"],["port","wire"]],["r_g_i",[[75,4],[75,36]],[[75,31],[75,36]],["DataMemoryManagementUnit"],["port","wire"]],["r_pfn0_i",[[76,4],[76,39]],[[76,31],[76,39]],["DataMemoryManagementUnit"],["port","wire"]],["r_flags0_i",[[77,4],[77,41]],[[77,31],[77,41]],["DataMemoryManagementUnit"],["port","wire"]],["r_pfn1_i",[[78,4],[78,39]],[[78,31],[78,39]],["DataMemoryManagementUnit"],["port","wire"]],["r_flags1_i",[[79,4],[79,41]],[[79,31],[79,41]],["DataMemoryManagementUnit"],["port","wire"]],["DMMU_TLBPwrite_o",[[84,4],[84,59]],[[84,43],[84,59]],["DataMemoryManagementUnit"],["port","reg"]],["DMMU_TLBRwrite_o",[[85,4],[85,59]],[[85,43],[85,59]],["DataMemoryManagementUnit"],["port","reg"]],["DMMU_EntryHi_o",[[87,4],[87,57]],[[87,43],[87,57]],["DataMemoryManagementUnit"],["port","wire"]],["DMMU_EntryLo0_o",[[88,4],[88,58]],[[88,43],[88,58]],["DataMemoryManagementUnit"],["port","wire"]],["DMMU_EntryLo1_o",[[89,4],[89,58]],[[89,43],[89,58]],["DataMemoryManagementUnit"],["port","wire"]],["DMMU_PageMask_o",[[90,4],[90,58]],[[90,43],[90,58]],["DataMemoryManagementUnit"],["port","wire"]],["DMMU_Index_o",[[92,4],[92,55]],[[92,43],[92,55]],["DataMemoryManagementUnit"],["port","wire"]],["CP0_Config_w_i",[[96,4],[96,56]],[[96,42],[96,56]],["DataMemoryManagementUnit"],["port","wire"]],["CP0_EntryHi_w_i",[[98,4],[98,57]],[[98,42],[98,57]],["DataMemoryManagementUnit"],["port","wire"]],["CP0_EntryLo0_w_i",[[100,4],[100,58]],[[100,42],[100,58]],["DataMemoryManagementUnit"],["port","wire"]],["CP0_EntryLo1_w_i",[[101,4],[101,58]],[[101,42],[101,58]],["DataMemoryManagementUnit"],["port","wire"]],["CP0_PageMask_w_i",[[102,4],[102,58]],[[102,42],[102,58]],["DataMemoryManagementUnit"],["port","wire"]],["CP0_Index_w_i",[[104,4],[104,55]],[[104,42],[104,55]],["DataMemoryManagementUnit"],["port","wire"]],["CP0_Random_w_i",[[105,4],[105,56]],[[105,42],[105,56]],["DataMemoryManagementUnit"],["port","wire"]],["unmapTag",[[114,4],[114,40]],[[114,32],[114,40]],["DataMemoryManagementUnit"],["variable","reg"]],["isKseg0",[[119,4],[119,39]],[[119,32],[119,39]],["DataMemoryManagementUnit"],["variable","reg"]],["isKseg1",[[120,4],[120,39]],[[120,32],[120,39]],["DataMemoryManagementUnit"],["variable","reg"]],["isOther",[[121,4],[121,39]],[[121,32],[121,39]],["DataMemoryManagementUnit"],["variable","reg"]],["kseg0UnCache",[[122,4],[122,44]],[[122,32],[122,44]],["DataMemoryManagementUnit"],["variable","reg"]],["kseg1UnCache",[[123,4],[123,44]],[[123,32],[123,44]],["DataMemoryManagementUnit"],["variable","wire"]],["otherUnCache",[[124,4],[124,44]],[[124,32],[124,44]],["DataMemoryManagementUnit"],["variable","wire"]],["PCinput",[[125,4],[125,39]],[[125,32],[125,39]],["DataMemoryManagementUnit"],["variable","wire"]],["mapReq",[[135,4],[135,18]],[[135,12],[135,18]],["DataMemoryManagementUnit"],["variable","reg"]],["mapWR",[[136,4],[136,17]],[[136,12],[136,17]],["DataMemoryManagementUnit"],["variable","reg"]],["modifyException",[[165,4],[165,81]],[[165,12],[165,27]],["DataMemoryManagementUnit"],["variable","wire"]],["storeException",[[166,4],[166,72]],[[166,12],[166,26]],["DataMemoryManagementUnit"],["variable","wire"]],["loadException",[[167,4],[167,72]],[[167,12],[167,25]],["DataMemoryManagementUnit"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/EXEDOWN.v",[[[[[["EXEDOWN",[[17,0],[161,2]],[[17,7],[17,14]],[],["module"]],[639,10]],[[["clk",[[18,4],[18,42]],[[18,39],[18,42]],["EXEDOWN"],["port","wire"]],["rst",[[19,4],[19,42]],[[19,39],[19,42]],["EXEDOWN"],["port","wire"]],["ID_down_valid_w_i",[[24,4],[24,56]],[[24,39],[24,56]],["EXEDOWN"],["port","wire"]],["PREMEM_allowin_w_i",[[25,4],[25,57]],[[25,39],[25,57]],["EXEDOWN"],["port","wire"]],["EXE_up_okToChange_w_i",[[27,4],[27,60]],[[27,39],[27,60]],["EXEDOWN"],["port","wire"]],["PREMEM_hasRisk_w_i",[[29,4],[29,57]],[[29,39],[29,57]],["EXEDOWN"],["port","wire"]],["CP0_nonBlockMark_w_i",[[31,4],[31,59]],[[31,39],[31,59]],["EXEDOWN"],["port","wire"]],["SBA_nonBlockDS_w_i",[[32,4],[32,57]],[[32,39],[32,57]],["EXEDOWN"],["port","wire"]],["SBA_branchRisk_w_i",[[33,4],[33,57]],[[33,39],[33,57]],["EXEDOWN"],["port","wire"]],["SBA_flush_w_i",[[35,4],[35,52]],[[35,39],[35,52]],["EXEDOWN"],["port","wire"]],["CP0_excOccur_w_i",[[36,4],[36,55]],[[36,39],[36,55]],["EXEDOWN"],["port","wire"]],["CP0_exceptSeg_w_i",[[37,4],[37,56]],[[37,39],[37,56]],["EXEDOWN"],["port","wire"]],["WB_forwardData_w_i",[[38,4],[38,57]],[[38,39],[38,57]],["EXEDOWN"],["port","wire"]],["EXE_down_forwardMode_w_o",[[44,4],[44,64]],[[44,40],[44,64]],["EXEDOWN"],["port","wire"]],["EXE_down_writeNum_w_o",[[45,4],[45,61]],[[45,40],[45,61]],["EXEDOWN"],["port","wire"]],["EXE_down_valid_w_o",[[47,4],[47,58]],[[47,40],[47,58]],["EXEDOWN"],["port","wire"]],["EXE_down_allowin_w_o",[[48,4],[48,64]],[[48,44],[48,64]],["EXEDOWN"],["port","wire"]],["EXE_down_hasDangerous_w_o",[[50,4],[50,65]],[[50,40],[50,65]],["EXEDOWN"],["port","wire"]],["EXE_down_hasExceprion_w_o",[[51,1],[51,59]],[[51,34],[51,59]],["EXEDOWN"],["port","wire"]],["EXE_down_ExcCode_w_o",[[52,1],[52,55]],[[52,35],[52,55]],["EXEDOWN"],["port","wire"]],["EXE_down_isDelaySlot_w_o",[[53,4],[53,64]],[[53,40],[53,64]],["EXEDOWN"],["port","wire"]],["EXE_down_exceptPC_w_o",[[54,4],[54,61]],[[54,40],[54,61]],["EXEDOWN"],["port","wire"]],["EXE_down_exceptBadVAddr_w_o",[[55,4],[55,67]],[[55,40],[55,67]],["EXEDOWN"],["port","wire"]],["EXE_down_nonBlockMark_w_o",[[56,4],[56,65]],[[56,40],[56,65]],["EXEDOWN"],["port","wire"]],["EXE_down_eret_w_o",[[57,4],[57,57]],[[57,40],[57,57]],["EXEDOWN"],["port","wire"]],["EXE_down_isRefill_w_o",[[58,4],[58,61]],[[58,40],[58,61]],["EXEDOWN"],["port","wire"]],["EXE_down_isInterrupt_w_o",[[59,4],[59,64]],[[59,40],[59,64]],["EXEDOWN"],["port","wire"]],["ID_down_writeNum_i",[[67,4],[67,57]],[[67,39],[67,57]],["EXEDOWN"],["port","wire"]],["ID_down_readData_i",[[68,4],[68,57]],[[68,39],[68,57]],["EXEDOWN"],["port","wire"]],["ID_down_isDelaySlot_i",[[69,4],[69,60]],[[69,39],[69,60]],["EXEDOWN"],["port","wire"]],["ID_down_isDangerous_i",[[70,4],[70,60]],[[70,39],[70,60]],["EXEDOWN"],["port","wire"]],["ID_down_VAddr_i",[[71,4],[71,54]],[[71,39],[71,54]],["EXEDOWN"],["port","wire"]],["ID_down_oprand0_i",[[73,4],[73,56]],[[73,39],[73,56]],["EXEDOWN"],["port","wire"]],["ID_down_oprand0IsReg_i",[[74,4],[74,61]],[[74,39],[74,61]],["EXEDOWN"],["port","wire"]],["ID_down_oprand1IsReg_i",[[75,4],[75,61]],[[75,39],[75,61]],["EXEDOWN"],["port","wire"]],["ID_down_forwardSel0_i",[[76,4],[76,60]],[[76,39],[76,60]],["EXEDOWN"],["port","wire"]],["ID_down_data0Ready_i",[[77,4],[77,59]],[[77,39],[77,59]],["EXEDOWN"],["port","wire"]],["ID_down_oprand1_i",[[78,4],[78,56]],[[78,39],[78,56]],["EXEDOWN"],["port","wire"]],["ID_down_forwardSel1_i",[[79,4],[79,60]],[[79,39],[79,60]],["EXEDOWN"],["port","wire"]],["ID_down_data1Ready_i",[[80,4],[80,59]],[[80,39],[80,59]],["EXEDOWN"],["port","wire"]],["ID_down_aluOprator_i",[[81,4],[81,59]],[[81,39],[81,59]],["EXEDOWN"],["port","wire"]],["ID_down_mduOperator_i",[[83,4],[83,60]],[[83,39],[83,60]],["EXEDOWN"],["port","wire"]],["ID_down_readHiLo_i",[[84,4],[84,57]],[[84,39],[84,57]],["EXEDOWN"],["port","wire"]],["ID_down_writeHiLo_i",[[85,4],[85,58]],[[85,39],[85,58]],["EXEDOWN"],["port","wire"]],["ID_down_ExcCode_i",[[87,4],[87,59]],[[87,42],[87,59]],["EXEDOWN"],["port","wire"]],["ID_down_exceptionSel_i",[[88,4],[88,61]],[[88,39],[88,61]],["EXEDOWN"],["port","wire"]],["ID_down_hasException_i",[[89,4],[89,61]],[[89,39],[89,61]],["EXEDOWN"],["port","wire"]],["ID_down_eret_i",[[90,4],[90,53]],[[90,39],[90,53]],["EXEDOWN"],["port","wire"]],["ID_down_isRefill_i",[[91,4],[91,57]],[[91,39],[91,57]],["EXEDOWN"],["port","wire"]],["ID_down_exceptionRisk_i",[[92,4],[92,65]],[[92,42],[92,65]],["EXEDOWN"],["port","wire"]],["ID_up_branchRisk_i",[[93,4],[93,57]],[[93,39],[93,57]],["EXEDOWN"],["port","wire"]],["ID_down_positionCp0_i",[[94,4],[94,60]],[[94,39],[94,60]],["EXEDOWN"],["port","wire"]],["ID_down_readCp0_i",[[95,4],[95,56]],[[95,39],[95,56]],["EXEDOWN"],["port","wire"]],["ID_down_writeCp0_i",[[96,4],[96,57]],[[96,39],[96,57]],["EXEDOWN"],["port","wire"]],["ID_down_trapKind_i",[[97,4],[97,57]],[[97,39],[97,57]],["EXEDOWN"],["port","wire"]],["ID_down_memReq_i",[[99,4],[99,55]],[[99,39],[99,55]],["EXEDOWN"],["port","wire"]],["ID_down_memWR_i",[[100,4],[100,54]],[[100,39],[100,54]],["EXEDOWN"],["port","wire"]],["ID_down_memAtom_i",[[101,4],[101,56]],[[101,39],[101,56]],["EXEDOWN"],["port","wire"]],["ID_down_loadMode_i",[[102,4],[102,60]],[[102,42],[102,60]],["EXEDOWN"],["port","wire"]],["ID_down_storeMode_i",[[103,4],[103,61]],[[103,42],[103,61]],["EXEDOWN"],["port","wire"]],["ID_down_isTLBInst_i",[[105,4],[105,58]],[[105,39],[105,58]],["EXEDOWN"],["port","wire"]],["ID_down_TLBInstOperator_i",[[106,4],[106,64]],[[106,39],[106,64]],["EXEDOWN"],["port","wire"]],["ID_down_isCacheInst_i",[[108,4],[108,60]],[[108,39],[108,60]],["EXEDOWN"],["port","wire"]],["ID_down_CacheOperator_i",[[109,4],[109,62]],[[109,39],[109,62]],["EXEDOWN"],["port","wire"]],["EXE_up_aluRes_i",[[111,4],[111,54]],[[111,39],[111,54]],["EXEDOWN"],["port","wire"]],["EXE_down_aluRes_i",[[112,4],[112,56]],[[112,39],[112,56]],["EXEDOWN"],["port","wire"]],["SBA_aluRes_i",[[113,4],[113,51]],[[113,39],[113,51]],["EXEDOWN"],["port","wire"]],["REEXE_regData_i",[[114,4],[114,54]],[[114,39],[114,54]],["EXEDOWN"],["port","wire"]],["PREMEM_preliminaryRes_i",[[115,4],[115,62]],[[115,39],[115,62]],["EXEDOWN"],["port","wire"]],["MEM_finalRes_i",[[116,4],[116,53]],[[116,39],[116,53]],["EXEDOWN"],["port","wire"]],["EXE_down_writeNum_o",[[123,4],[123,59]],[[123,40],[123,59]],["EXEDOWN"],["port","wire"]],["EXE_down_isDelaySlot_o",[[124,4],[124,62]],[[124,40],[124,62]],["EXEDOWN"],["port","wire"]],["EXE_down_isDangerous_o",[[125,4],[125,62]],[[125,40],[125,62]],["EXEDOWN"],["port","wire"]],["EXE_down_VAddr_o",[[126,4],[126,56]],[[126,40],[126,56]],["EXEDOWN"],["port","wire"]],["EXE_down_aluRes_o",[[128,4],[128,60]],[[128,43],[128,60]],["EXEDOWN"],["port","wire"]],["EXE_down_mduRes_o",[[129,4],[129,57]],[[129,40],[129,57]],["EXEDOWN"],["port","wire"]],["EXE_down_clRes_o",[[130,4],[130,56]],[[130,40],[130,56]],["EXEDOWN"],["port","wire"]],["EXE_down_mulRes_o",[[131,4],[131,57]],[[131,40],[131,57]],["EXEDOWN"],["port","wire"]],["EXE_down_mathResSel_o",[[132,4],[132,61]],[[132,40],[132,61]],["EXEDOWN"],["port","wire"]],["EXE_down_nonBlockDS_o",[[133,4],[133,61]],[[133,40],[133,61]],["EXEDOWN"],["port","wire"]],["EXE_down_nonBlockMark_o",[[134,4],[134,63]],[[134,40],[134,63]],["EXEDOWN"],["port","wire"]],["EXE_down_ExcCode_o",[[136,4],[136,61]],[[136,43],[136,61]],["EXEDOWN"],["port","wire"]],["EXE_down_hasException_o",[[137,4],[137,63]],[[137,40],[137,63]],["EXEDOWN"],["port","wire"]],["EXE_down_exceptionRisk_o",[[138,4],[138,67]],[[138,43],[138,67]],["EXEDOWN"],["port","wire"]],["EXE_down_exceptBadVAddr_o",[[139,4],[139,65]],[[139,40],[139,65]],["EXEDOWN"],["port","wire"]],["EXE_down_eret_o",[[140,4],[140,55]],[[140,40],[140,55]],["EXEDOWN"],["port","wire"]],["EXE_down_isRefill_o",[[141,4],[141,59]],[[141,40],[141,59]],["EXEDOWN"],["port","wire"]],["EXE_down_positionCp0_o",[[142,4],[142,62]],[[142,40],[142,62]],["EXEDOWN"],["port","wire"]],["EXE_down_readCp0_o",[[143,4],[143,58]],[[143,40],[143,58]],["EXEDOWN"],["port","wire"]],["EXE_down_writeCp0_o",[[144,4],[144,59]],[[144,40],[144,59]],["EXEDOWN"],["port","wire"]],["EXE_down_memReq_o",[[147,4],[147,57]],[[147,40],[147,57]],["EXEDOWN"],["port","wire"]],["EXE_down_memWR_o",[[148,4],[148,56]],[[148,40],[148,56]],["EXEDOWN"],["port","wire"]],["EXE_down_memEnable_o",[[149,4],[149,60]],[[149,40],[149,60]],["EXEDOWN"],["port","wire"]],["EXE_down_memAtom_o",[[150,4],[150,58]],[[150,40],[150,58]],["EXEDOWN"],["port","wire"]],["EXE_down_storeData_o",[[151,4],[151,60]],[[151,40],[151,60]],["EXEDOWN"],["port","wire"]],["EXE_down_loadSel_o",[[152,4],[152,61]],[[152,43],[152,61]],["EXEDOWN"],["port","wire"]],["EXE_down_isTLBInst_o",[[154,4],[154,60]],[[154,40],[154,60]],["EXEDOWN"],["port","wire"]],["EXE_down_TLBInstOperator_o",[[155,4],[155,66]],[[155,40],[155,66]],["EXEDOWN"],["port","wire"]],["EXE_down_isCacheInst_o",[[157,4],[157,62]],[[157,40],[157,62]],["EXEDOWN"],["port","wire"]],["EXE_down_CacheOperator_o",[[158,4],[158,64]],[[158,40],[158,64]],["EXEDOWN"],["port","wire"]],["aluop",[[172,4],[172,37]],[[172,32],[172,37]],["EXEDOWN"],["variable","wire"]],["overflow",[[173,4],[173,40]],[[173,32],[173,40]],["EXEDOWN"],["variable","wire"]],["aluso",[[174,4],[174,37]],[[174,32],[174,37]],["EXEDOWN"],["variable","wire"]],["MduReq",[[175,4],[175,38]],[[175,32],[175,38]],["EXEDOWN"],["variable","wire"]],["MDU_oprand",[[176,4],[176,42]],[[176,32],[176,42]],["EXEDOWN"],["variable","wire"]],["MDU_HiLoData",[[177,4],[177,44]],[[177,32],[177,44]],["EXEDOWN"],["variable","wire"]],["MDU_operator",[[178,4],[178,44]],[[178,32],[178,44]],["EXEDOWN"],["variable","wire"]],["MDU_writeData_p",[[179,4],[179,47]],[[179,32],[179,47]],["EXEDOWN"],["variable","wire"]],["mulrReq",[[180,4],[180,39]],[[180,32],[180,39]],["EXEDOWN"],["variable","wire"]],["mulr_data_ok",[[181,4],[181,44]],[[181,32],[181,44]],["EXEDOWN"],["variable","wire"]],["scr",[[184,4],[184,49]],[[184,32],[184,35]],["EXEDOWN"],["variable","wire"]],["cancel",[[185,4],[185,38]],[[185,32],[185,38]],["EXEDOWN"],["variable","wire"]],["needClear",[[189,4],[189,29]],[[189,20],[189,29]],["EXEDOWN"],["variable","wire"]],["needUpdata",[[190,4],[190,30]],[[190,20],[190,30]],["EXEDOWN"],["variable","wire"]],["ID_down_writeNum_r_i",[[192,1],[192,38]],[[192,18],[192,38]],["EXEDOWN"],["variable","reg"]],["ID_down_readData_r_i",[[193,1],[193,44]],[[193,24],[193,44]],["EXEDOWN"],["variable","reg"]],["ID_down_isDelaySlot_r_i",[[194,1],[194,36]],[[194,13],[194,36]],["EXEDOWN"],["variable","reg"]],["ID_down_isDangerous_r_i",[[195,1],[195,36]],[[195,13],[195,36]],["EXEDOWN"],["variable","reg"]],["ID_down_VAddr_r_i",[[196,1],[196,39]],[[196,22],[196,39]],["EXEDOWN"],["variable","reg"]],["ID_down_oprand0_r_i",[[197,1],[197,41]],[[197,22],[197,41]],["EXEDOWN"],["variable","reg"]],["ID_down_oprand0IsReg_r_i",[[198,1],[198,37]],[[198,13],[198,37]],["EXEDOWN"],["variable","reg"]],["ID_down_oprand1IsReg_r_i",[[199,1],[199,37]],[[199,13],[199,37]],["EXEDOWN"],["variable","reg"]],["ID_down_forwardSel0_r_i",[[200,1],[200,46]],[[200,23],[200,46]],["EXEDOWN"],["variable","reg"]],["ID_down_data0Ready_r_i",[[201,1],[201,35]],[[201,13],[201,35]],["EXEDOWN"],["variable","reg"]],["ID_down_oprand1_r_i",[[202,1],[202,41]],[[202,22],[202,41]],["EXEDOWN"],["variable","reg"]],["ID_down_forwardSel1_r_i",[[203,1],[203,46]],[[203,23],[203,46]],["EXEDOWN"],["variable","reg"]],["ID_down_data1Ready_r_i",[[204,1],[204,35]],[[204,13],[204,35]],["EXEDOWN"],["variable","reg"]],["ID_down_aluOprator_r_i",[[205,1],[205,38]],[[205,16],[205,38]],["EXEDOWN"],["variable","reg"]],["ID_down_mduOperator_r_i",[[206,1],[206,39]],[[206,16],[206,39]],["EXEDOWN"],["variable","reg"]],["ID_down_readHiLo_r_i",[[207,1],[207,35]],[[207,15],[207,35]],["EXEDOWN"],["variable","reg"]],["ID_down_writeHiLo_r_i",[[208,1],[208,36]],[[208,15],[208,36]],["EXEDOWN"],["variable","reg"]],["ID_down_ExcCode_r_i",[[209,1],[209,37]],[[209,18],[209,37]],["EXEDOWN"],["variable","reg"]],["ID_down_exceptionSel_r_i",[[210,1],[210,48]],[[210,24],[210,48]],["EXEDOWN"],["variable","reg"]],["ID_down_hasException_r_i",[[211,1],[211,37]],[[211,13],[211,37]],["EXEDOWN"],["variable","reg"]],["ID_down_eret_r_i",[[212,1],[212,29]],[[212,13],[212,29]],["EXEDOWN"],["variable","reg"]],["ID_down_isRefill_r_i",[[213,1],[213,33]],[[213,13],[213,33]],["EXEDOWN"],["variable","reg"]],["ID_down_exceptionRisk_r_i",[[214,1],[214,38]],[[214,13],[214,38]],["EXEDOWN"],["variable","reg"]],["ID_up_branchRisk_r_i",[[215,1],[215,33]],[[215,13],[215,33]],["EXEDOWN"],["variable","reg"]],["ID_down_positionCp0_r_i",[[216,1],[216,46]],[[216,23],[216,46]],["EXEDOWN"],["variable","reg"]],["ID_down_readCp0_r_i",[[217,1],[217,32]],[[217,13],[217,32]],["EXEDOWN"],["variable","reg"]],["ID_down_writeCp0_r_i",[[218,1],[218,33]],[[218,13],[218,33]],["EXEDOWN"],["variable","reg"]],["ID_down_trapKind_r_i",[[219,1],[219,40]],[[219,20],[219,40]],["EXEDOWN"],["variable","reg"]],["ID_down_memReq_r_i",[[220,1],[220,31]],[[220,13],[220,31]],["EXEDOWN"],["variable","reg"]],["ID_down_memWR_r_i",[[221,1],[221,30]],[[221,13],[221,30]],["EXEDOWN"],["variable","reg"]],["ID_down_memAtom_r_i",[[222,1],[222,32]],[[222,13],[222,32]],["EXEDOWN"],["variable","reg"]],["ID_down_loadMode_r_i",[[223,1],[223,40]],[[223,20],[223,40]],["EXEDOWN"],["variable","reg"]],["ID_down_storeMode_r_i",[[224,1],[224,42]],[[224,21],[224,42]],["EXEDOWN"],["variable","reg"]],["ID_down_isTLBInst_r_i",[[225,1],[225,34]],[[225,13],[225,34]],["EXEDOWN"],["variable","reg"]],["ID_down_TLBInstOperator_r_i",[[226,1],[226,46]],[[226,19],[226,46]],["EXEDOWN"],["variable","reg"]],["ID_down_isCacheInst_r_i",[[227,1],[227,36]],[[227,13],[227,36]],["EXEDOWN"],["variable","reg"]],["ID_down_CacheOperator_r_i",[[228,1],[228,44]],[[228,19],[228,44]],["EXEDOWN"],["variable","reg"]],["EXE_up_aluRes_r_i",[[229,1],[229,39]],[[229,22],[229,39]],["EXEDOWN"],["variable","reg"]],["EXE_down_aluRes_r_i",[[230,1],[230,41]],[[230,22],[230,41]],["EXEDOWN"],["variable","reg"]],["SBA_aluRes_r_i",[[231,1],[231,36]],[[231,22],[231,36]],["EXEDOWN"],["variable","reg"]],["REEXE_regData_r_i",[[232,1],[232,39]],[[232,22],[232,39]],["EXEDOWN"],["variable","reg"]],["PREMEM_preliminaryRes_r_i",[[233,1],[233,47]],[[233,22],[233,47]],["EXEDOWN"],["variable","reg"]],["MEM_finalRes_r_i",[[234,1],[234,38]],[[234,22],[234,38]],["EXEDOWN"],["variable","reg"]],["hasData",[[330,4],[330,15]],[[330,8],[330,15]],["EXEDOWN"],["variable","reg"]],["ready",[[331,4],[331,14]],[[331,9],[331,14]],["EXEDOWN"],["variable","wire"]],["needFlush",[[334,4],[334,54]],[[334,9],[334,18]],["EXEDOWN"],["variable","wire"]],["EXE_down_hasRisk_w_o",[[348,4],[350,54]],[[348,9],[348,29]],["EXEDOWN"],["variable","wire"]],["isAluInst",[[353,4],[357,48]],[[353,12],[353,21]],["EXEDOWN"],["variable","wire"]],["ALU_u",[[361,4],[368,5]],[[361,8],[361,13]],["EXEDOWN"],["instance","ALU"]],["ID_down_oprand_up",[[372,4],[372,64]],[[372,37],[372,54]],["EXEDOWN"],["variable","wire"]],["ID_down_forwardSel_up",[[373,4],[373,64]],[[373,37],[373,58]],["EXEDOWN"],["variable","wire"]],["ID_down_dataReady_up",[[374,4],[374,64]],[[374,37],[374,57]],["EXEDOWN"],["variable","wire"]],["readData_up",[[379,4],[379,57]],[[379,36],[379,47]],["EXEDOWN"],["variable","wire"]],["updataRegFile_up",[[381,4],[381,57]],[[381,36],[381,52]],["EXEDOWN"],["variable","wire"]],["srcIsReg",[[382,4],[382,57]],[[382,36],[382,44]],["EXEDOWN"],["variable","wire"]],["wb_savedData",[[388,12],[388,44]],[[388,32],[388,44]],["EXEDOWN"],["variable","reg"]],["useSavedWb",[[389,12],[389,42]],[[389,32],[389,42]],["EXEDOWN"],["variable","reg"]],["wb_data",[[404,12],[404,88]],[[404,32],[404,39]],["EXEDOWN"],["variable","wire"]],["alignCheck",[[418,4],[418,80]],[[418,16],[418,26]],["EXEDOWN"],["variable","wire"]],["ByteEnable",[[419,4],[421,69]],[[419,16],[419,26]],["EXEDOWN"],["variable","wire"]],["HalfEnable",[[422,4],[423,69]],[[422,16],[422,26]],["EXEDOWN"],["variable","wire"]],["WordLeftEnable",[[424,4],[426,73]],[[424,16],[424,30]],["EXEDOWN"],["variable","wire"]],["WordRightEnable",[[427,4],[429,73]],[[427,16],[427,31]],["EXEDOWN"],["variable","wire"]],["isByte",[[430,4],[432,57]],[[430,9],[430,15]],["EXEDOWN"],["variable","wire"]],["isHalf",[[433,4],[435,57]],[[433,9],[433,15]],["EXEDOWN"],["variable","wire"]],["isLeft",[[436,4],[437,58]],[[436,9],[436,15]],["EXEDOWN"],["variable","wire"]],["isRight",[[438,4],[439,58]],[[438,9],[438,16]],["EXEDOWN"],["variable","wire"]],["lwl_sel",[[444,4],[446,79]],[[444,21],[444,28]],["EXEDOWN"],["variable","wire"]],["lwr_sel",[[447,4],[449,79]],[[447,21],[447,28]],["EXEDOWN"],["variable","wire"]],["sb_data",[[456,4],[456,63]],[[456,24],[456,31]],["EXEDOWN"],["variable","wire"]],["sh_data",[[457,4],[457,64]],[[457,24],[457,31]],["EXEDOWN"],["variable","wire"]],["combination",[[458,4],[458,41]],[[458,24],[458,35]],["EXEDOWN"],["variable","wire"]],["swl_data",[[462,4],[465,83]],[[462,24],[462,32]],["EXEDOWN"],["variable","wire"]],["swr_data",[[466,4],[469,78]],[[466,24],[466,32]],["EXEDOWN"],["variable","wire"]],["storeException",[[477,4],[478,116]],[[477,9],[477,23]],["EXEDOWN"],["variable","wire"]],["loadException",[[479,4],[480,114]],[[479,9],[479,22]],["EXEDOWN"],["variable","wire"]],["tlbRisk",[[481,4],[481,89]],[[481,9],[481,16]],["EXEDOWN"],["variable","wire"]],["equals",[[482,4],[482,27]],[[482,9],[482,15]],["EXEDOWN"],["variable","wire"]],["hasTrap",[[483,4],[485,80]],[[483,9],[483,16]],["EXEDOWN"],["variable","wire"]],["HiLo_busy",[[516,4],[516,34]],[[516,25],[516,34]],["EXEDOWN"],["variable","wire"]],["regHiLo",[[517,4],[517,37]],[[517,24],[517,31]],["EXEDOWN"],["variable","reg"]],["MDU_writeEnable",[[519,4],[519,30]],[[519,15],[519,30]],["EXEDOWN"],["variable","wire"]],["MDU_Oprand_ok",[[520,4],[520,37]],[[520,24],[520,37]],["EXEDOWN"],["variable","wire"]],["MDU_data_ok",[[521,4],[521,35]],[[521,24],[521,35]],["EXEDOWN"],["variable","wire"]],["MDU_writeData",[[522,4],[522,45]],[[522,24],[522,37]],["EXEDOWN"],["variable","wire"]],["MultiDivideUnit_u",[[523,4],[539,5]],[[523,20],[523,37]],["EXEDOWN"],["instance","MultiDivideUnit"]],["isMduWrite",[[552,4],[552,79]],[[552,9],[552,19]],["EXEDOWN"],["variable","wire"]],["isAccepted",[[556,4],[556,34]],[[556,24],[556,34]],["EXEDOWN"],["variable","reg"]],["mduConflict",[[572,4],[572,65]],[[572,9],[572,20]],["EXEDOWN"],["variable","wire"]],["HiLoConflict",[[574,4],[574,58]],[[574,9],[574,21]],["EXEDOWN"],["variable","wire"]],["writeHiLoConflict",[[576,4],[576,61]],[[576,9],[576,26]],["EXEDOWN"],["variable","wire"]],["clReq",[[600,4],[600,92]],[[600,9],[600,14]],["EXEDOWN"],["variable","wire"]],["countOne",[[601,4],[601,55]],[[601,9],[601,17]],["EXEDOWN"],["variable","wire"]],["clRes",[[602,4],[602,25]],[[602,20],[602,25]],["EXEDOWN"],["variable","reg"]],["position",[[603,4],[603,28]],[[603,20],[603,28]],["EXEDOWN"],["variable","reg"]],["cl_data_ok",[[604,4],[604,30]],[[604,20],[604,30]],["EXEDOWN"],["variable","reg"]],["cl_conflict",[[605,4],[605,54]],[[605,20],[605,31]],["EXEDOWN"],["variable","wire"]],["mulr_conflict",[[622,4],[622,64]],[[622,9],[622,22]],["EXEDOWN"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/EXEUP.v",[[[[[["EXEUP",[[18,0],[92,2]],[[18,7],[18,12]],[],["module"]],[353,1]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["EXEUP"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["EXEUP"],["port","wire"]],["ID_up_valid_w_i",[[25,4],[25,54]],[[25,39],[25,54]],["EXEUP"],["port","wire"]],["EXE_down_allowin_w_i",[[26,4],[26,59]],[[26,39],[26,59]],["EXEUP"],["port","wire"]],["SBA_flush_w_i",[[28,4],[28,52]],[[28,39],[28,52]],["EXEUP"],["port","wire"]],["CP0_excOccur_w_i",[[29,4],[29,55]],[[29,39],[29,55]],["EXEUP"],["port","wire"]],["CP0_exceptSeg_w_i",[[30,4],[30,56]],[[30,39],[30,56]],["EXEUP"],["port","wire"]],["WB_forwardData_w_i",[[32,4],[32,57]],[[32,39],[32,57]],["EXEUP"],["port","wire"]],["ID_up_VAddr_i",[[37,4],[37,52]],[[37,39],[37,52]],["EXEUP"],["port","wire"]],["ID_up_writeNum_i",[[38,4],[38,55]],[[38,39],[38,55]],["EXEUP"],["port","wire"]],["ID_up_readData_i",[[40,4],[40,55]],[[40,39],[40,55]],["EXEUP"],["port","wire"]],["ID_up_oprand0_i",[[42,4],[42,54]],[[42,39],[42,54]],["EXEUP"],["port","wire"]],["ID_up_oprand0IsReg_i",[[43,4],[43,59]],[[43,39],[43,59]],["EXEUP"],["port","wire"]],["ID_up_oprand1IsReg_i",[[44,4],[44,59]],[[44,39],[44,59]],["EXEUP"],["port","wire"]],["ID_up_forwardSel0_i",[[45,4],[45,58]],[[45,39],[45,58]],["EXEUP"],["port","wire"]],["ID_up_data0Ready_i",[[46,4],[46,57]],[[46,39],[46,57]],["EXEUP"],["port","wire"]],["ID_up_oprand1_i",[[47,4],[47,54]],[[47,39],[47,54]],["EXEUP"],["port","wire"]],["ID_up_forwardSel1_i",[[48,4],[48,58]],[[48,39],[48,58]],["EXEUP"],["port","wire"]],["ID_up_data1Ready_i",[[49,4],[49,57]],[[49,39],[49,57]],["EXEUP"],["port","wire"]],["ID_up_aluOprator_i",[[50,4],[50,57]],[[50,39],[50,57]],["EXEUP"],["port","wire"]],["ID_up_branchRisk_i",[[52,4],[52,60]],[[52,42],[52,60]],["EXEUP"],["port","wire"]],["ID_up_branchKind_i",[[53,4],[53,60]],[[53,42],[53,60]],["EXEUP"],["port","wire"]],["ID_up_repairAction_i",[[54,4],[54,59]],[[54,39],[54,59]],["EXEUP"],["port","wire"]],["ID_up_checkPoint_i",[[55,4],[55,57]],[[55,39],[55,57]],["EXEUP"],["port","wire"]],["ID_up_predDest_i",[[56,4],[56,55]],[[56,39],[56,55]],["EXEUP"],["port","wire"]],["ID_up_predTake_i",[[57,4],[57,55]],[[57,39],[57,55]],["EXEUP"],["port","wire"]],["EXE_up_aluRes_i",[[59,4],[59,54]],[[59,39],[59,54]],["EXEUP"],["port","wire"]],["EXE_down_aluRes_i",[[60,4],[60,56]],[[60,39],[60,56]],["EXEUP"],["port","wire"]],["SBA_aluRes_i",[[61,4],[61,51]],[[61,39],[61,51]],["EXEUP"],["port","wire"]],["REEXE_regData_i",[[62,4],[62,54]],[[62,39],[62,54]],["EXEUP"],["port","wire"]],["PREMEM_preliminaryRes_i",[[63,4],[63,62]],[[63,39],[63,62]],["EXEUP"],["port","wire"]],["MEM_finalRes_i",[[64,4],[64,53]],[[64,39],[64,53]],["EXEUP"],["port","wire"]],["EXE_up_forwardMode_w_o",[[70,4],[70,62]],[[70,40],[70,62]],["EXEUP"],["port","wire"]],["EXE_up_writeNum_w_o",[[71,4],[71,59]],[[71,40],[71,59]],["EXEUP"],["port","wire"]],["EXE_up_okToChange_w_o",[[73,4],[73,61]],[[73,40],[73,61]],["EXEUP"],["port","wire"]],["EXE_up_valid_w_o",[[74,4],[74,56]],[[74,40],[74,56]],["EXEUP"],["port","wire"]],["EXE_up_writeNum_o",[[79,4],[79,57]],[[79,40],[79,57]],["EXEUP"],["port","wire"]],["EXE_up_VAddr_o",[[80,4],[80,54]],[[80,40],[80,54]],["EXEUP"],["port","wire"]],["EXE_up_aluRes_o",[[82,4],[82,58]],[[82,43],[82,58]],["EXEUP"],["port","wire"]],["EXE_up_corrDest_o",[[85,4],[85,57]],[[85,40],[85,57]],["EXEUP"],["port","wire"]],["EXE_up_corrTake_o",[[86,4],[86,57]],[[86,40],[86,57]],["EXEUP"],["port","wire"]],["EXE_up_repairAction_o",[[87,4],[87,61]],[[87,40],[87,61]],["EXEUP"],["port","wire"]],["EXE_up_checkPoint_o",[[88,4],[88,59]],[[88,40],[88,59]],["EXEUP"],["port","wire"]],["EXE_up_isBranch_o",[[89,4],[89,57]],[[89,40],[89,57]],["EXEUP"],["port","wire"]],["EXE_up_branchRisk_o",[[90,4],[90,62]],[[90,43],[90,62]],["EXEUP"],["port","wire"]],["aluop",[[102,4],[102,37]],[[102,32],[102,37]],["EXEUP"],["variable","wire"]],["overflow",[[103,4],[103,40]],[[103,32],[103,40]],["EXEUP"],["variable","wire"]],["aluso",[[104,4],[104,37]],[[104,32],[104,37]],["EXEUP"],["variable","wire"]],["scr",[[107,4],[107,41]],[[107,32],[107,35]],["EXEUP"],["variable","wire"]],["needClear",[[111,4],[111,29]],[[111,20],[111,29]],["EXEUP"],["variable","wire"]],["needUpdata",[[112,4],[112,30]],[[112,20],[112,30]],["EXEUP"],["variable","wire"]],["ID_up_VAddr_r_i",[[114,1],[114,37]],[[114,22],[114,37]],["EXEUP"],["variable","reg"]],["ID_up_writeNum_r_i",[[115,1],[115,36]],[[115,18],[115,36]],["EXEUP"],["variable","reg"]],["ID_up_readData_r_i",[[116,1],[116,42]],[[116,24],[116,42]],["EXEUP"],["variable","reg"]],["ID_up_oprand0_r_i",[[117,1],[117,39]],[[117,22],[117,39]],["EXEUP"],["variable","reg"]],["ID_up_oprand0IsReg_r_i",[[118,1],[118,35]],[[118,13],[118,35]],["EXEUP"],["variable","reg"]],["ID_up_oprand1IsReg_r_i",[[119,1],[119,35]],[[119,13],[119,35]],["EXEUP"],["variable","reg"]],["ID_up_forwardSel0_r_i",[[120,1],[120,44]],[[120,23],[120,44]],["EXEUP"],["variable","reg"]],["ID_up_data0Ready_r_i",[[121,1],[121,33]],[[121,13],[121,33]],["EXEUP"],["variable","reg"]],["ID_up_oprand1_r_i",[[122,1],[122,39]],[[122,22],[122,39]],["EXEUP"],["variable","reg"]],["ID_up_forwardSel1_r_i",[[123,1],[123,44]],[[123,23],[123,44]],["EXEUP"],["variable","reg"]],["ID_up_data1Ready_r_i",[[124,1],[124,33]],[[124,13],[124,33]],["EXEUP"],["variable","reg"]],["ID_up_aluOprator_r_i",[[125,1],[125,36]],[[125,16],[125,36]],["EXEUP"],["variable","reg"]],["ID_up_branchRisk_r_i",[[126,1],[126,33]],[[126,13],[126,33]],["EXEUP"],["variable","reg"]],["ID_up_branchKind_r_i",[[127,1],[127,42]],[[127,22],[127,42]],["EXEUP"],["variable","reg"]],["ID_up_repairAction_r_i",[[128,1],[128,46]],[[128,24],[128,46]],["EXEUP"],["variable","reg"]],["ID_up_checkPoint_r_i",[[129,1],[129,45]],[[129,25],[129,45]],["EXEUP"],["variable","reg"]],["ID_up_predDest_r_i",[[130,1],[130,40]],[[130,22],[130,40]],["EXEUP"],["variable","reg"]],["ID_up_predTake_r_i",[[131,1],[131,31]],[[131,13],[131,31]],["EXEUP"],["variable","reg"]],["EXE_up_aluRes_r_i",[[132,1],[132,39]],[[132,22],[132,39]],["EXEUP"],["variable","reg"]],["EXE_down_aluRes_r_i",[[133,1],[133,41]],[[133,22],[133,41]],["EXEUP"],["variable","reg"]],["SBA_aluRes_r_i",[[134,1],[134,36]],[[134,22],[134,36]],["EXEUP"],["variable","reg"]],["REEXE_regData_r_i",[[135,1],[135,39]],[[135,22],[135,39]],["EXEUP"],["variable","reg"]],["PREMEM_preliminaryRes_r_i",[[136,1],[136,47]],[[136,22],[136,47]],["EXEUP"],["variable","reg"]],["MEM_finalRes_r_i",[[137,1],[137,38]],[[137,22],[137,38]],["EXEUP"],["variable","reg"]],["hasData",[[195,4],[195,15]],[[195,8],[195,15]],["EXEUP"],["variable","reg"]],["ready",[[196,4],[196,21]],[[196,9],[196,14]],["EXEUP"],["variable","wire"]],["exceptionClean",[[198,4],[198,78]],[[198,9],[198,23]],["EXEUP"],["variable","wire"]],["needFlush",[[199,4],[199,52]],[[199,9],[199,18]],["EXEUP"],["variable","wire"]],["ALU_u",[[216,4],[223,5]],[[216,8],[216,13]],["EXEUP"],["instance","ALU"]],["ID_up_oprand_up",[[227,4],[227,62]],[[227,37],[227,52]],["EXEUP"],["variable","wire"]],["ID_up_forwardSel_up",[[228,4],[228,62]],[[228,37],[228,56]],["EXEUP"],["variable","wire"]],["readData_up",[[233,4],[233,57]],[[233,36],[233,47]],["EXEUP"],["variable","wire"]],["updataRegFile_up",[[235,4],[235,57]],[[235,36],[235,52]],["EXEUP"],["variable","wire"]],["srcIsReg",[[236,4],[236,57]],[[236,36],[236,44]],["EXEUP"],["variable","wire"]],["wb_savedData",[[242,12],[242,44]],[[242,32],[242,44]],["EXEUP"],["variable","reg"]],["useSavedWb",[[243,12],[243,42]],[[243,32],[243,42]],["EXEUP"],["variable","reg"]],["wb_data",[[258,12],[258,88]],[[258,32],[258,39]],["EXEUP"],["variable","wire"]],["beq_take",[[276,4],[276,60]],[[276,9],[276,17]],["EXEUP"],["variable","wire"]],["bne_take",[[277,4],[277,29]],[[277,9],[277,17]],["EXEUP"],["variable","wire"]],["blt_take",[[278,4],[278,43]],[[278,9],[278,17]],["EXEUP"],["variable","wire"]],["bge_take",[[279,4],[279,29]],[[279,9],[279,17]],["EXEUP"],["variable","wire"]],["bgt_take",[[280,4],[280,78]],[[280,9],[280,17]],["EXEUP"],["variable","wire"]],["ble_take",[[281,4],[281,29]],[[281,9],[281,17]],["EXEUP"],["variable","wire"]],["isLink",[[288,4],[288,79]],[[288,9],[288,15]],["EXEUP"],["variable","wire"]],["newRasCheckpint",[[289,4],[289,43]],[[289,28],[289,43]],["EXEUP"],["variable","wire"]],["newRasTop",[[290,4],[290,80]],[[290,28],[290,37]],["EXEUP"],["variable","wire"]],["isJr",[[294,4],[294,60]],[[294,9],[294,13]],["EXEUP"],["variable","wire"]],["checkPoint",[[295,4],[298,49]],[[295,28],[295,38]],["EXEUP"],["variable","wire"]],["predictHit",[[308,4],[309,112]],[[308,12],[308,22]],["EXEUP"],["variable","wire"]],["truep",[[313,4],[313,20]],[[313,15],[313,20]],["EXEUP"],["variable","reg"]],["falsep",[[313,4],[313,27]],[[313,21],[313,27]],["EXEUP"],["variable","truep"]],["truehit",[[314,4],[314,22]],[[314,15],[314,22]],["EXEUP"],["variable","reg"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/ID.v",[[[[[["ID",[[18,0],[153,2]],[[18,7],[18,9]],[],["module"]],[445,1]],[[["clk",[[19,4],[19,20]],[[19,17],[19,20]],["ID"],["port","wire"]],["rst",[[20,4],[20,20]],[[20,17],[20,20]],["ID"],["port","wire"]],["IS_issueMode_i",[[25,4],[25,59]],[[25,45],[25,59]],["ID"],["port","wire"]],["IS_Inst_p_i",[[26,4],[26,56]],[[26,45],[26,56]],["ID"],["port","wire"]],["IS_VAddr_p_i",[[27,4],[27,57]],[[27,45],[27,57]],["ID"],["port","wire"]],["IS_predDest_p_i",[[28,4],[28,60]],[[28,45],[28,60]],["ID"],["port","wire"]],["IS_hasException_p_i",[[29,4],[29,64]],[[29,45],[29,64]],["ID"],["port","wire"]],["IS_predTake_p_i",[[30,4],[30,60]],[[30,45],[30,60]],["ID"],["port","wire"]],["IS_ExcCode_p_i",[[31,4],[31,59]],[[31,45],[31,59]],["ID"],["port","wire"]],["IS_checkPoint_p_i",[[32,4],[32,62]],[[32,45],[32,62]],["ID"],["port","wire"]],["IS_regReadNum_p_i",[[33,4],[33,62]],[[33,45],[33,62]],["ID"],["port","wire"]],["IS_needRead_p_i",[[34,4],[34,60]],[[34,45],[34,60]],["ID"],["port","wire"]],["IS_regWriteNum_p_i",[[35,4],[35,63]],[[35,45],[35,63]],["ID"],["port","wire"]],["IS_isRefill_p_i",[[36,4],[36,60]],[[36,45],[36,60]],["ID"],["port","wire"]],["SBA_flush_w_i",[[43,4],[43,28]],[[43,15],[43,28]],["ID"],["port","wire"]],["CP0_excOccur_w_i",[[44,4],[44,31]],[[44,15],[44,31]],["ID"],["port","wire"]],["EXE_down_allowin_w_i",[[46,4],[46,59]],[[46,39],[46,59]],["ID"],["port","wire"]],["PBA_writeEnable_w_i",[[48,4],[48,58]],[[48,39],[48,58]],["ID"],["port","wire"]],["PBA_writeNum_w_i",[[49,4],[49,55]],[[49,39],[49,55]],["ID"],["port","wire"]],["PBA_forwardData_w_i",[[50,4],[50,58]],[[50,39],[50,58]],["ID"],["port","wire"]],["WB_writeEnable_w_i",[[51,4],[51,57]],[[51,39],[51,57]],["ID"],["port","wire"]],["WB_writeNum_w_i",[[52,4],[52,54]],[[52,39],[52,54]],["ID"],["port","wire"]],["WB_finalRes_w_i",[[53,4],[53,54]],[[53,39],[53,54]],["ID"],["port","wire"]],["EXE_up_writeNum_w_i",[[56,4],[56,58]],[[56,39],[56,58]],["ID"],["port","wire"]],["EXE_down_writeNum_w_i",[[57,4],[57,60]],[[57,39],[57,60]],["ID"],["port","wire"]],["SBA_writeNum_w_i",[[58,4],[58,55]],[[58,39],[58,55]],["ID"],["port","wire"]],["MEM_writeNum_w_i",[[59,4],[59,55]],[[59,39],[59,55]],["ID"],["port","wire"]],["REEXE_writeNum_w_i",[[60,4],[60,57]],[[60,39],[60,57]],["ID"],["port","wire"]],["PREMEM_writeNum_w_i",[[61,4],[61,58]],[[61,39],[61,58]],["ID"],["port","wire"]],["EXE_up_forwardMode_w_i",[[63,4],[63,61]],[[63,39],[63,61]],["ID"],["port","wire"]],["MEM_forwardMode_w_i",[[64,4],[64,58]],[[64,39],[64,58]],["ID"],["port","wire"]],["EXE_down_forwardMode_w_i",[[65,4],[65,63]],[[65,39],[65,63]],["ID"],["port","wire"]],["SBA_forwardMode_w_i",[[66,4],[66,58]],[[66,39],[66,58]],["ID"],["port","wire"]],["PREMEM_forwardMode_w_i",[[67,4],[67,61]],[[67,39],[67,61]],["ID"],["port","wire"]],["REEXE_forwardMode_w_i",[[68,4],[68,60]],[[68,39],[68,60]],["ID"],["port","wire"]],["EXE_down_hasDangerous_w_i",[[70,4],[70,64]],[[70,39],[70,64]],["ID"],["port","wire"]],["MEM_hasDangerous_w_i",[[71,4],[71,59]],[[71,39],[71,59]],["ID"],["port","wire"]],["PREMEM_hasDangerous_w_i",[[72,4],[72,62]],[[72,39],[72,62]],["ID"],["port","wire"]],["WB_hasDangerous_w_i",[[73,4],[73,58]],[[73,39],[73,58]],["ID"],["port","wire"]],["ID_allowin_w_o",[[80,4],[80,54]],[[80,40],[80,54]],["ID"],["port","wire"]],["ID_down_valid_w_o",[[81,4],[81,57]],[[81,40],[81,57]],["ID"],["port","wire"]],["ID_up_valid_w_o",[[82,4],[82,55]],[[82,40],[82,55]],["ID"],["port","wire"]],["ID_up_writeNum_o",[[89,4],[89,56]],[[89,40],[89,56]],["ID"],["port","wire"]],["ID_up_readData_o",[[90,4],[90,56]],[[90,40],[90,56]],["ID"],["port","wire"]],["ID_up_VAddr_o",[[91,4],[91,53]],[[91,40],[91,53]],["ID"],["port","wire"]],["ID_up_oprand0_o",[[93,4],[93,55]],[[93,40],[93,55]],["ID"],["port","wire"]],["ID_up_oprand0IsReg_o",[[94,4],[94,60]],[[94,40],[94,60]],["ID"],["port","wire"]],["ID_up_oprand1IsReg_o",[[95,4],[95,60]],[[95,40],[95,60]],["ID"],["port","wire"]],["ID_up_forwardSel0_o",[[96,4],[96,59]],[[96,40],[96,59]],["ID"],["port","wire"]],["ID_up_data0Ready_o",[[97,4],[97,58]],[[97,40],[97,58]],["ID"],["port","wire"]],["ID_up_oprand1_o",[[98,4],[98,55]],[[98,40],[98,55]],["ID"],["port","wire"]],["ID_up_forwardSel1_o",[[99,4],[99,59]],[[99,40],[99,59]],["ID"],["port","wire"]],["ID_up_data1Ready_o",[[100,4],[100,58]],[[100,40],[100,58]],["ID"],["port","wire"]],["ID_up_aluOprator_o",[[101,4],[101,58]],[[101,40],[101,58]],["ID"],["port","wire"]],["ID_up_branchRisk_o",[[103,4],[103,61]],[[103,43],[103,61]],["ID"],["port","wire"]],["ID_up_repairAction_o",[[104,4],[104,60]],[[104,40],[104,60]],["ID"],["port","wire"]],["ID_up_predDest_o",[[105,4],[105,56]],[[105,40],[105,56]],["ID"],["port","wire"]],["ID_up_predTake_o",[[106,4],[106,56]],[[106,40],[106,56]],["ID"],["port","wire"]],["ID_up_checkPoint_o",[[107,4],[107,58]],[[107,40],[107,58]],["ID"],["port","wire"]],["ID_up_branchKind_o",[[108,4],[108,61]],[[108,43],[108,61]],["ID"],["port","wire"]],["ID_down_writeNum_o",[[110,4],[110,58]],[[110,40],[110,58]],["ID"],["port","wire"]],["ID_down_readData_o",[[111,4],[111,58]],[[111,40],[111,58]],["ID"],["port","wire"]],["ID_down_isDelaySlot_o",[[112,4],[112,61]],[[112,40],[112,61]],["ID"],["port","wire"]],["ID_down_isDangerous_o",[[113,4],[113,61]],[[113,40],[113,61]],["ID"],["port","wire"]],["ID_down_VAddr_o",[[114,4],[114,55]],[[114,40],[114,55]],["ID"],["port","wire"]],["ID_down_oprand0_o",[[116,4],[116,57]],[[116,40],[116,57]],["ID"],["port","wire"]],["ID_down_oprand0IsReg_o",[[117,4],[117,62]],[[117,40],[117,62]],["ID"],["port","wire"]],["ID_down_oprand1IsReg_o",[[118,4],[118,62]],[[118,40],[118,62]],["ID"],["port","wire"]],["ID_down_forwardSel0_o",[[119,4],[119,61]],[[119,40],[119,61]],["ID"],["port","wire"]],["ID_down_data0Ready_o",[[120,4],[120,60]],[[120,40],[120,60]],["ID"],["port","wire"]],["ID_down_oprand1_o",[[121,4],[121,57]],[[121,40],[121,57]],["ID"],["port","wire"]],["ID_down_forwardSel1_o",[[122,4],[122,61]],[[122,40],[122,61]],["ID"],["port","wire"]],["ID_down_data1Ready_o",[[123,4],[123,60]],[[123,40],[123,60]],["ID"],["port","wire"]],["ID_down_aluOprator_o",[[124,4],[124,60]],[[124,40],[124,60]],["ID"],["port","wire"]],["ID_down_mduOperator_o",[[126,4],[126,61]],[[126,40],[126,61]],["ID"],["port","wire"]],["ID_down_readHiLo_o",[[127,4],[127,58]],[[127,40],[127,58]],["ID"],["port","wire"]],["ID_down_writeHiLo_o",[[128,4],[128,59]],[[128,40],[128,59]],["ID"],["port","wire"]],["ID_down_ExcCode_o",[[130,4],[130,60]],[[130,43],[130,60]],["ID"],["port","wire"]],["ID_down_exceptionSel_o",[[131,4],[131,62]],[[131,40],[131,62]],["ID"],["port","wire"]],["ID_down_hasException_o",[[132,4],[132,62]],[[132,40],[132,62]],["ID"],["port","wire"]],["ID_down_exceptionRisk_o",[[133,4],[133,66]],[[133,43],[133,66]],["ID"],["port","wire"]],["ID_down_positionCp0_o",[[134,4],[134,61]],[[134,40],[134,61]],["ID"],["port","wire"]],["ID_down_readCp0_o",[[135,4],[135,57]],[[135,40],[135,57]],["ID"],["port","wire"]],["ID_down_eret_o",[[136,4],[136,54]],[[136,40],[136,54]],["ID"],["port","wire"]],["ID_down_isRefill_o",[[137,4],[137,58]],[[137,40],[137,58]],["ID"],["port","wire"]],["ID_down_writeCp0_o",[[138,4],[138,58]],[[138,40],[138,58]],["ID"],["port","wire"]],["ID_down_trapKind_o",[[139,4],[139,58]],[[139,40],[139,58]],["ID"],["port","wire"]],["ID_down_memReq_o",[[141,4],[141,56]],[[141,40],[141,56]],["ID"],["port","wire"]],["ID_down_memWR_o",[[142,4],[142,55]],[[142,40],[142,55]],["ID"],["port","wire"]],["ID_down_memAtom_o",[[143,4],[143,57]],[[143,40],[143,57]],["ID"],["port","wire"]],["ID_down_loadMode_o",[[144,4],[144,61]],[[144,43],[144,61]],["ID"],["port","wire"]],["ID_down_storeMode_o",[[145,4],[145,62]],[[145,43],[145,62]],["ID"],["port","wire"]],["ID_down_isTLBInst_o",[[147,4],[147,59]],[[147,40],[147,59]],["ID"],["port","wire"]],["ID_down_TLBInstOperator_o",[[148,4],[148,65]],[[148,40],[148,65]],["ID"],["port","wire"]],["ID_down_isCacheInst_o",[[150,4],[150,61]],[[150,40],[150,61]],["ID"],["port","wire"]],["ID_down_CacheOperator_o",[[151,4],[151,63]],[[151,40],[151,63]],["ID"],["port","wire"]],["needClear",[[157,4],[157,29]],[[157,20],[157,29]],["ID"],["variable","wire"]],["needUpdata",[[158,4],[158,30]],[[158,20],[158,30]],["ID"],["variable","wire"]],["IS_issueMode_r_i",[[160,1],[160,37]],[[160,21],[160,37]],["ID"],["variable","reg"]],["IS_Inst_p_r_i",[[161,1],[161,37]],[[161,24],[161,37]],["ID"],["variable","reg"]],["IS_VAddr_p_r_i",[[162,1],[162,38]],[[162,24],[162,38]],["ID"],["variable","reg"]],["IS_predDest_p_r_i",[[163,1],[163,41]],[[163,24],[163,41]],["ID"],["variable","reg"]],["IS_hasException_p_r_i",[[164,1],[164,34]],[[164,13],[164,34]],["ID"],["variable","reg"]],["IS_predTake_p_r_i",[[165,1],[165,30]],[[165,13],[165,30]],["ID"],["variable","reg"]],["IS_ExcCode_p_r_i",[[166,1],[166,36]],[[166,20],[166,36]],["ID"],["variable","reg"]],["IS_checkPoint_p_r_i",[[167,1],[167,46]],[[167,27],[167,46]],["ID"],["variable","reg"]],["IS_regReadNum_p_r_i",[[168,1],[168,39]],[[168,20],[168,39]],["ID"],["variable","reg"]],["IS_needRead_p_r_i",[[169,1],[169,30]],[[169,13],[169,30]],["ID"],["variable","reg"]],["IS_regWriteNum_p_r_i",[[170,1],[170,40]],[[170,20],[170,40]],["ID"],["variable","reg"]],["IS_isRefill_p_r_i",[[171,1],[171,30]],[[171,13],[171,30]],["ID"],["variable","reg"]],["AB_Inst_p",[[212,4],[212,64]],[[212,39],[212,48]],["ID"],["variable","wire"]],["AB_VAddr_p",[[213,4],[213,66]],[[213,39],[213,49]],["ID"],["variable","wire"]],["AB_predDest_p",[[214,4],[214,72]],[[214,39],[214,52]],["ID"],["variable","wire"]],["AB_hasException_p",[[215,4],[215,80]],[[215,39],[215,56]],["ID"],["variable","wire"]],["AB_predTake_p",[[216,4],[216,72]],[[216,39],[216,52]],["ID"],["variable","wire"]],["AB_ExcCode_p",[[217,4],[217,70]],[[217,39],[217,51]],["ID"],["variable","wire"]],["AB_checkPoint_p",[[218,4],[218,76]],[[218,39],[218,54]],["ID"],["variable","wire"]],["AB_issueMode_w",[[219,4],[219,72]],[[219,39],[219,53]],["ID"],["variable","wire"]],["AB_regReadNum_p_w",[[220,4],[220,78]],[[220,39],[220,56]],["ID"],["variable","wire"]],["AB_needRead_p_w",[[221,4],[221,74]],[[221,39],[221,54]],["ID"],["variable","wire"]],["AB_regWriteNum_p_w",[[222,4],[222,80]],[[222,39],[222,57]],["ID"],["variable","wire"]],["AB_isRefill_p",[[223,4],[223,72]],[[223,39],[223,52]],["ID"],["variable","wire"]],["readData_p_o",[[224,4],[224,51]],[[224,39],[224,51]],["ID"],["variable","wire"]],["ID_exceptionRisk_p",[[225,4],[225,57]],[[225,39],[225,57]],["ID"],["variable","wire"]],["decorderException_p",[[226,4],[226,58]],[[226,39],[226,58]],["ID"],["variable","wire"]],["extendAction_p",[[227,4],[227,53]],[[227,39],[227,53]],["ID"],["variable","wire"]],["decorderExcCode_p",[[228,4],[228,56]],[[228,39],[228,56]],["ID"],["variable","wire"]],["instOffset",[[231,4],[231,49]],[[231,39],[231,49]],["ID"],["variable","wire"]],["extendAction_up",[[232,4],[232,60]],[[232,39],[232,54]],["ID"],["variable","wire"]],["extendedRes_up",[[233,4],[233,60]],[[233,39],[233,53]],["ID"],["variable","wire"]],["AB_VAddr_up",[[236,4],[236,67]],[[236,40],[236,51]],["ID"],["variable","wire"]],["AB_inst_up",[[237,4],[237,67]],[[237,40],[237,50]],["ID"],["variable","wire"]],["AB_hasException_up",[[238,4],[238,67]],[[238,40],[238,58]],["ID"],["variable","wire"]],["AB_ExcCode_up",[[239,4],[239,67]],[[239,40],[239,53]],["ID"],["variable","wire"]],["AB_predDest_up",[[240,4],[240,67]],[[240,40],[240,54]],["ID"],["variable","wire"]],["AB_predTake_up",[[241,4],[241,67]],[[241,40],[241,54]],["ID"],["variable","wire"]],["AB_checkPoint_up",[[242,4],[242,67]],[[242,40],[242,56]],["ID"],["variable","wire"]],["RegFile_u",[[251,4],[265,5]],[[251,12],[251,21]],["ID"],["instance","RegFile"]],["readNum",[[266,4],[266,50]],[[266,28],[266,35]],["ID"],["variable","wire"]],["needRead",[[267,4],[267,50]],[[267,28],[267,36]],["ID"],["variable","wire"]],["Decorder_u",[[278,4],[320,5]],[[278,13],[278,23]],["ID"],["instance","Decorder"]],["ImmExtender_up",[[322,4],[327,5]],[[322,16],[322,30]],["ID"],["instance","ImmExtender"]],["ImmExtender_down",[[328,4],[333,5]],[[328,16],[328,32]],["ID"],["instance","ImmExtender"]],["saField_up",[[337,4],[337,45]],[[337,28],[337,38]],["ID"],["variable","wire"]],["up_oprand0_sel",[[343,4],[343,42]],[[343,28],[343,42]],["ID"],["variable","wire"]],["up_oprand1_sel",[[344,4],[344,42]],[[344,28],[344,42]],["ID"],["variable","wire"]],["down_oprand0_sel",[[345,4],[345,44]],[[345,28],[345,44]],["ID"],["variable","wire"]],["down_oprand1_sel",[[346,4],[346,44]],[[346,28],[346,44]],["ID"],["variable","wire"]],["oprand_sel",[[347,4],[347,50]],[[347,28],[347,38]],["ID"],["variable","wire"]],["partialDelaySlot",[[353,4],[353,143]],[[353,28],[353,44]],["ID"],["variable","wire"]],["forwardReady",[[364,4],[364,54]],[[364,28],[364,40]],["ID"],["variable","wire"]],["forwardWhich",[[365,4],[365,54]],[[365,28],[365,40]],["ID"],["variable","wire"]],["forwardSel",[[366,4],[366,54]],[[366,28],[366,38]],["ID"],["variable","wire"]],["WAR_conflict_up",[[368,4],[368,54]],[[368,28],[368,43]],["ID"],["variable","wire"]],["notZero",[[372,16],[372,47]],[[372,23],[372,30]],["ID"],["variable","wire"]],["decorderException_up",[[404,4],[404,53]],[[404,24],[404,44]],["ID"],["variable","wire"]],["decorderExcCode_up",[[406,4],[406,53]],[[406,24],[406,42]],["ID"],["variable","wire"]],["WAR_conflict",[[428,4],[428,128]],[[428,9],[428,21]],["ID"],["variable","wire"]],["hasDangerous",[[429,4],[429,123]],[[429,9],[429,21]],["ID"],["variable","wire"]],["stop",[[430,4],[430,44]],[[430,9],[430,13]],["ID"],["variable","wire"]],["ok_to_change",[[431,4],[431,83]],[[431,12],[431,24]],["ID"],["variable","wire"]],["ready",[[434,4],[434,22]],[[434,9],[434,14]],["ID"],["variable","wire"]],["needFlush",[[435,4],[435,54]],[[435,9],[435,18]],["ID"],["variable","wire"]],["valid_out",[[436,4],[438,42]],[[436,9],[436,18]],["ID"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF.v",[[[[[["IF",[[18,0],[73,2]],[[18,7],[18,9]],[],["module"]],[447,9]],[[["inst_req",[[20,4],[20,52]],[[20,44],[20,52]],["IF"],["port","wire"]],["inst_wr",[[21,4],[21,51]],[[21,44],[21,51]],["IF"],["port","wire"]],["inst_size",[[22,4],[22,53]],[[22,44],[22,53]],["IF"],["port","wire"]],["inst_index",[[23,4],[23,54]],[[23,44],[23,54]],["IF"],["port","wire"]],["inst_tag",[[24,4],[24,52]],[[24,44],[24,52]],["IF"],["port","wire"]],["inst_hasException",[[25,4],[25,61]],[[25,44],[25,61]],["IF"],["port","wire"]],["inst_unCache",[[26,4],[26,56]],[[26,44],[26,56]],["IF"],["port","wire"]],["inst_wdata",[[27,4],[27,54]],[[27,44],[27,54]],["IF"],["port","wire"]],["inst_rdata",[[28,4],[28,54]],[[28,44],[28,54]],["IF"],["port","wire"]],["inst_index_ok",[[29,4],[29,57]],[[29,44],[29,57]],["IF"],["port","wire"]],["inst_data_ok",[[30,4],[30,56]],[[30,44],[30,56]],["IF"],["port","wire"]],["IS_stopFetch_i",[[33,4],[33,49]],[[33,35],[33,49]],["IF"],["port","wire"]],["IF_predDest_p_o",[[34,4],[34,55]],[[34,40],[34,55]],["IF"],["port","wire"]],["IF_predTake_p_o",[[35,4],[35,55]],[[35,40],[35,55]],["IF"],["port","wire"]],["IF_predInfo_p_o",[[36,4],[36,55]],[[36,40],[36,55]],["IF"],["port","wire"]],["IF_instBasePC_o",[[37,4],[37,52]],[[37,37],[37,52]],["IF"],["port","wire"]],["IF_valid_o",[[38,4],[38,47]],[[38,37],[38,47]],["IF"],["port","wire"]],["IF_instEnable_o",[[39,4],[39,52]],[[39,37],[39,52]],["IF"],["port","wire"]],["IF_inst_p_o",[[40,4],[40,51]],[[40,40],[40,51]],["IF"],["port","wire"]],["IF_instNum_o",[[41,4],[41,52]],[[41,40],[41,52]],["IF"],["port","wire"]],["IF_hasException_o",[[42,4],[42,56]],[[42,39],[42,56]],["IF"],["port","wire"]],["IF_ExcCode_o",[[43,4],[43,51]],[[43,39],[43,51]],["IF"],["port","wire"]],["IF_isRefill_o",[[44,4],[44,49]],[[44,36],[44,49]],["IF"],["port","wire"]],["SBA_flush_w_i",[[47,4],[47,53]],[[47,40],[47,53]],["IF"],["port","wire"]],["SBA_erroVAddr_w_i",[[48,4],[48,57]],[[48,40],[48,57]],["IF"],["port","wire"]],["SBA_corrDest_w_i",[[49,4],[49,56]],[[49,40],[49,56]],["IF"],["port","wire"]],["SBA_corrTake_w_i",[[50,4],[50,56]],[[50,40],[50,56]],["IF"],["port","wire"]],["SBA_checkPoint_w_i",[[51,4],[51,53]],[[51,35],[51,53]],["IF"],["port","wire"]],["SBA_repairAction_w_i",[[52,4],[52,55]],[[52,35],[52,55]],["IF"],["port","wire"]],["CP0_excOccur_w_i",[[55,4],[55,56]],[[55,40],[55,56]],["IF"],["port","wire"]],["CP0_excDestPC_w_i",[[56,4],[56,57]],[[56,40],[56,57]],["IF"],["port","wire"]],["CP0_Config_w_i",[[57,4],[57,54]],[[57,40],[57,54]],["IF"],["port","wire"]],["inst_tlbReq_o",[[60,4],[60,53]],[[60,40],[60,53]],["IF"],["port","wire"]],["inst_vpn2_o",[[61,4],[61,47]],[[61,36],[61,47]],["IF"],["port","wire"]],["inst_oddPage_o",[[62,4],[62,50]],[[62,36],[62,50]],["IF"],["port","wire"]],["inst_asid_o",[[63,4],[63,47]],[[63,36],[63,47]],["IF"],["port","wire"]],["inst_hit_i",[[64,4],[64,45]],[[64,35],[64,45]],["IF"],["port","wire"]],["inst_index_i",[[65,4],[65,47]],[[65,35],[65,47]],["IF"],["port","wire"]],["inst_pfn_i",[[66,4],[66,45]],[[66,35],[66,45]],["IF"],["port","wire"]],["inst_c_i",[[67,4],[67,43]],[[67,35],[67,43]],["IF"],["port","wire"]],["inst_d_i",[[68,4],[68,43]],[[68,35],[68,43]],["IF"],["port","wire"]],["inst_v_i",[[69,4],[69,43]],[[69,35],[69,43]],["IF"],["port","wire"]],["clk",[[71,4],[71,18]],[[71,15],[71,18]],["IF"],["port","wire"]],["rst",[[72,4],[72,18]],[[72,15],[72,18]],["IF"],["port","wire"]],["BSC_repairAction_w_o",[[79,1],[79,32]],[[79,12],[79,32]],["IF"],["variable","wire"]],["BSC_repairAction_w_i",[[79,34],[79,65]],[[79,45],[79,65]],["IF"],["variable","wire"]],["BSC_allCheckPoint_w_o",[[81,1],[81,34]],[[81,13],[81,34]],["IF"],["variable","wire"]],["BSC_allCheckPoint_w_i",[[81,36],[81,69]],[[81,48],[81,69]],["IF"],["variable","wire"]],["BSC_erroVAdr_w_o",[[83,1],[83,29]],[[83,13],[83,29]],["IF"],["variable","wire"]],["BSC_erroVAdr_w_i",[[83,31],[83,59]],[[83,43],[83,59]],["IF"],["variable","wire"]],["BSC_correctTake_w_o",[[85,1],[85,31]],[[85,12],[85,31]],["IF"],["variable","wire"]],["BSC_correctTake_w_i",[[85,33],[85,63]],[[85,44],[85,63]],["IF"],["variable","wire"]],["BSC_correctDest_w_o",[[87,1],[87,32]],[[87,13],[87,32]],["IF"],["variable","wire"]],["BSC_correctDest_w_i",[[87,34],[87,65]],[[87,46],[87,65]],["IF"],["variable","wire"]],["BSC_needCancel_w_o",[[89,1],[89,30]],[[89,12],[89,30]],["IF"],["variable","wire"]],["BSC_needCancel_w_i",[[89,32],[89,61]],[[89,43],[89,61]],["IF"],["variable","wire"]],["BSC_isDiffRes_w_o",[[91,1],[91,29]],[[91,12],[91,29]],["IF"],["variable","wire"]],["BSC_isDiffRes_w_i",[[91,31],[91,59]],[[91,42],[91,59]],["IF"],["variable","wire"]],["BSC_fifthVAddr_w_o",[[93,1],[93,31]],[[93,13],[93,31]],["IF"],["variable","wire"]],["BSC_fifthVAddr_w_i",[[93,33],[93,63]],[[93,45],[93,63]],["IF"],["variable","wire"]],["BSC_validDest_w_o",[[95,1],[95,30]],[[95,13],[95,30]],["IF"],["variable","wire"]],["BSC_validDest_w_i",[[95,32],[95,61]],[[95,44],[95,61]],["IF"],["variable","wire"]],["BSC_needDelaySlot_w_o",[[97,1],[97,33]],[[97,12],[97,33]],["IF"],["variable","wire"]],["BSC_needDelaySlot_w_i",[[97,35],[97,67]],[[97,46],[97,67]],["IF"],["variable","wire"]],["BSC_DelaySlotIsGetted_w_o",[[99,1],[99,37]],[[99,12],[99,37]],["IF"],["variable","wire"]],["BSC_DelaySlotIsGetted_w_i",[[99,39],[99,75]],[[99,50],[99,75]],["IF"],["variable","wire"]],["PCG_needDelaySlot_o",[[101,1],[101,31]],[[101,12],[101,31]],["IF"],["variable","wire"]],["PCG_needDelaySlot_i",[[101,33],[101,63]],[[101,44],[101,63]],["IF"],["variable","wire"]],["PCG_VAddr_p_o",[[103,1],[103,27]],[[103,14],[103,27]],["IF"],["variable","wire"]],["PCG_VAddr_p_i",[[103,29],[103,55]],[[103,42],[103,55]],["IF"],["variable","wire"]],["MMU_ExcCode_o",[[105,1],[105,25]],[[105,12],[105,25]],["IF"],["variable","wire"]],["MMU_ExcCode_i",[[105,27],[105,51]],[[105,38],[105,51]],["IF"],["variable","wire"]],["MMU_hasException_o",[[107,1],[107,30]],[[107,12],[107,30]],["IF"],["variable","wire"]],["MMU_hasException_i",[[107,32],[107,61]],[[107,43],[107,61]],["IF"],["variable","wire"]],["MMU_isRefill_o",[[109,1],[109,26]],[[109,12],[109,26]],["IF"],["variable","wire"]],["MMU_isRefill_i",[[109,28],[109,53]],[[109,39],[109,53]],["IF"],["variable","wire"]],["BTB_fifthVAddr_o",[[111,1],[111,29]],[[111,13],[111,29]],["IF"],["variable","wire"]],["BTB_fifthVAddr_i",[[111,31],[111,59]],[[111,43],[111,59]],["IF"],["variable","wire"]],["BTB_predDest_p_o",[[113,1],[113,30]],[[113,14],[113,30]],["IF"],["variable","wire"]],["BTB_predDest_p_i",[[113,32],[113,61]],[[113,45],[113,61]],["IF"],["variable","wire"]],["BTB_predTake_p_o",[[115,1],[115,28]],[[115,12],[115,28]],["IF"],["variable","wire"]],["BTB_predTake_p_i",[[115,30],[115,57]],[[115,41],[115,57]],["IF"],["variable","wire"]],["BTB_instEnable_o",[[117,1],[117,28]],[[117,12],[117,28]],["IF"],["variable","wire"]],["BTB_instEnable_i",[[117,30],[117,57]],[[117,41],[117,57]],["IF"],["variable","wire"]],["BTB_validDest_o",[[119,1],[119,28]],[[119,13],[119,28]],["IF"],["variable","wire"]],["BTB_validDest_i",[[119,30],[119,57]],[[119,42],[119,57]],["IF"],["variable","wire"]],["BTB_validTake_o",[[121,1],[121,27]],[[121,12],[121,27]],["IF"],["variable","wire"]],["BTB_validTake_i",[[121,29],[121,55]],[[121,40],[121,55]],["IF"],["variable","wire"]],["BTB_needDelaySlot_o",[[123,1],[123,31]],[[123,12],[123,31]],["IF"],["variable","wire"]],["BTB_needDelaySlot_i",[[123,33],[123,63]],[[123,44],[123,63]],["IF"],["variable","wire"]],["BTB_DelaySlotIsGetted_o",[[125,1],[125,35]],[[125,12],[125,35]],["IF"],["variable","wire"]],["BTB_DelaySlotIsGetted_i",[[125,37],[125,71]],[[125,48],[125,71]],["IF"],["variable","wire"]],["PCR_ExcCode_o",[[127,1],[127,25]],[[127,12],[127,25]],["IF"],["variable","wire"]],["PCR_ExcCode_i",[[127,27],[127,51]],[[127,38],[127,51]],["IF"],["variable","wire"]],["PCR_hasException_o",[[129,1],[129,30]],[[129,12],[129,30]],["IF"],["variable","wire"]],["PCR_hasException_i",[[129,32],[129,61]],[[129,43],[129,61]],["IF"],["variable","wire"]],["PCR_needDelaySlot_o",[[131,1],[131,31]],[[131,12],[131,31]],["IF"],["variable","wire"]],["PCR_needDelaySlot_i",[[131,33],[131,63]],[[131,44],[131,63]],["IF"],["variable","wire"]],["PCR_VAddr_o",[[133,1],[133,24]],[[133,13],[133,24]],["IF"],["variable","wire"]],["PCR_VAddr_i",[[133,26],[133,49]],[[133,38],[133,49]],["IF"],["variable","wire"]],["PCR_lastVAddr_o",[[135,1],[135,28]],[[135,13],[135,28]],["IF"],["variable","wire"]],["PCR_lastVAddr_i",[[135,30],[135,57]],[[135,42],[135,57]],["IF"],["variable","wire"]],["PCR_instEnable_o",[[137,1],[137,28]],[[137,12],[137,28]],["IF"],["variable","wire"]],["PCR_instEnable_i",[[137,30],[137,57]],[[137,41],[137,57]],["IF"],["variable","wire"]],["DSP_predictPC_o",[[139,1],[139,28]],[[139,13],[139,28]],["IF"],["variable","wire"]],["DSP_predictPC_i",[[139,30],[139,57]],[[139,42],[139,57]],["IF"],["variable","wire"]],["DSP_needDelaySlot_o",[[141,1],[141,31]],[[141,12],[141,31]],["IF"],["variable","wire"]],["DSP_needDelaySlot_i",[[141,33],[141,63]],[[141,44],[141,63]],["IF"],["variable","wire"]],["SCT_allowin_w_o",[[143,1],[143,27]],[[143,12],[143,27]],["IF"],["variable","wire"]],["SCT_allowin_w_i",[[143,29],[143,55]],[[143,40],[143,55]],["IF"],["variable","wire"]],["SCT_valid_o",[[145,1],[145,23]],[[145,12],[145,23]],["IF"],["variable","wire"]],["SCT_valid_i",[[145,25],[145,47]],[[145,36],[145,47]],["IF"],["variable","wire"]],["SCT_predDest_p_o",[[147,1],[147,30]],[[147,14],[147,30]],["IF"],["variable","wire"]],["SCT_predDest_p_i",[[147,32],[147,61]],[[147,45],[147,61]],["IF"],["variable","wire"]],["SCT_predTake_p_o",[[149,1],[149,28]],[[149,12],[149,28]],["IF"],["variable","wire"]],["SCT_predTake_p_i",[[149,30],[149,57]],[[149,41],[149,57]],["IF"],["variable","wire"]],["SCT_BTBInstEnable_o",[[151,1],[151,31]],[[151,12],[151,31]],["IF"],["variable","wire"]],["SCT_BTBInstEnable_i",[[151,33],[151,63]],[[151,44],[151,63]],["IF"],["variable","wire"]],["SCT_BTBfifthVAddr_o",[[153,1],[153,32]],[[153,13],[153,32]],["IF"],["variable","wire"]],["SCT_BTBfifthVAddr_i",[[153,34],[153,65]],[[153,46],[153,65]],["IF"],["variable","wire"]],["SCT_needDelaySlot_o",[[155,1],[155,31]],[[155,12],[155,31]],["IF"],["variable","wire"]],["SCT_needDelaySlot_i",[[155,33],[155,63]],[[155,44],[155,63]],["IF"],["variable","wire"]],["SCT_BTBValidDest_o",[[157,1],[157,31]],[[157,13],[157,31]],["IF"],["variable","wire"]],["SCT_BTBValidDest_i",[[157,33],[157,63]],[[157,45],[157,63]],["IF"],["variable","wire"]],["SCT_BTBValidTake_o",[[159,1],[159,30]],[[159,12],[159,30]],["IF"],["variable","wire"]],["SCT_BTBValidTake_i",[[159,32],[159,61]],[[159,43],[159,61]],["IF"],["variable","wire"]],["SCT_originEnable_o",[[161,1],[161,30]],[[161,12],[161,30]],["IF"],["variable","wire"]],["SCT_originEnable_i",[[161,32],[161,61]],[[161,43],[161,61]],["IF"],["variable","wire"]],["SCT_VAddr_o",[[163,1],[163,24]],[[163,13],[163,24]],["IF"],["variable","wire"]],["SCT_VAddr_i",[[163,26],[163,49]],[[163,38],[163,49]],["IF"],["variable","wire"]],["SCT_hasException_o",[[165,1],[165,30]],[[165,12],[165,30]],["IF"],["variable","wire"]],["SCT_hasException_i",[[165,32],[165,61]],[[165,43],[165,61]],["IF"],["variable","wire"]],["SCT_ExcCode_o",[[167,1],[167,25]],[[167,12],[167,25]],["IF"],["variable","wire"]],["SCT_ExcCode_i",[[167,27],[167,51]],[[167,38],[167,51]],["IF"],["variable","wire"]],["SCT_isRefill_o",[[169,1],[169,26]],[[169,12],[169,26]],["IF"],["variable","wire"]],["SCT_isRefill_i",[[169,28],[169,53]],[[169,39],[169,53]],["IF"],["variable","wire"]],["FU_repairAction_w_o",[[171,1],[171,31]],[[171,12],[171,31]],["IF"],["variable","wire"]],["FU_repairAction_w_i",[[171,33],[171,63]],[[171,44],[171,63]],["IF"],["variable","wire"]],["FU_erroVAddr_w_o",[[173,1],[173,29]],[[173,13],[173,29]],["IF"],["variable","wire"]],["FU_erroVAddr_w_i",[[173,31],[173,59]],[[173,43],[173,59]],["IF"],["variable","wire"]],["FU_correctTake_w_o",[[175,1],[175,30]],[[175,12],[175,30]],["IF"],["variable","wire"]],["FU_correctTake_w_i",[[175,32],[175,61]],[[175,43],[175,61]],["IF"],["variable","wire"]],["FU_correctDest_w_o",[[177,1],[177,31]],[[177,13],[177,31]],["IF"],["variable","wire"]],["FU_correctDest_w_i",[[177,33],[177,63]],[[177,45],[177,63]],["IF"],["variable","wire"]],["FCT_valid_o",[[179,1],[179,23]],[[179,12],[179,23]],["IF"],["variable","wire"]],["FCT_valid_i",[[179,25],[179,47]],[[179,36],[179,47]],["IF"],["variable","wire"]],["FCT_predDest_p_o",[[181,1],[181,30]],[[181,14],[181,30]],["IF"],["variable","wire"]],["FCT_predDest_p_i",[[181,32],[181,61]],[[181,45],[181,61]],["IF"],["variable","wire"]],["FCT_predTake_p_o",[[183,1],[183,28]],[[183,12],[183,28]],["IF"],["variable","wire"]],["FCT_predTake_p_i",[[183,30],[183,57]],[[183,41],[183,57]],["IF"],["variable","wire"]],["FCT_BTBInstEnable_o",[[185,1],[185,31]],[[185,12],[185,31]],["IF"],["variable","wire"]],["FCT_BTBInstEnable_i",[[185,33],[185,63]],[[185,44],[185,63]],["IF"],["variable","wire"]],["FCT_BTBfifthVAddr_o",[[187,1],[187,32]],[[187,13],[187,32]],["IF"],["variable","wire"]],["FCT_BTBfifthVAddr_i",[[187,34],[187,65]],[[187,46],[187,65]],["IF"],["variable","wire"]],["FCT_needDelaySlot_o",[[189,1],[189,31]],[[189,12],[189,31]],["IF"],["variable","wire"]],["FCT_needDelaySlot_i",[[189,33],[189,63]],[[189,44],[189,63]],["IF"],["variable","wire"]],["FCT_BTBValidDest_o",[[191,1],[191,31]],[[191,13],[191,31]],["IF"],["variable","wire"]],["FCT_BTBValidDest_i",[[191,33],[191,63]],[[191,45],[191,63]],["IF"],["variable","wire"]],["FCT_BTBValidTake_o",[[193,1],[193,30]],[[193,12],[193,30]],["IF"],["variable","wire"]],["FCT_BTBValidTake_i",[[193,32],[193,61]],[[193,43],[193,61]],["IF"],["variable","wire"]],["FCT_originEnable_o",[[195,1],[195,30]],[[195,12],[195,30]],["IF"],["variable","wire"]],["FCT_originEnable_i",[[195,32],[195,61]],[[195,43],[195,61]],["IF"],["variable","wire"]],["FCT_VAddr_o",[[197,1],[197,24]],[[197,13],[197,24]],["IF"],["variable","wire"]],["FCT_VAddr_i",[[197,26],[197,49]],[[197,38],[197,49]],["IF"],["variable","wire"]],["FCT_hasException_o",[[199,1],[199,30]],[[199,12],[199,30]],["IF"],["variable","wire"]],["FCT_hasException_i",[[199,32],[199,61]],[[199,43],[199,61]],["IF"],["variable","wire"]],["FCT_ExcCode_o",[[201,1],[201,25]],[[201,12],[201,25]],["IF"],["variable","wire"]],["FCT_ExcCode_i",[[201,27],[201,51]],[[201,38],[201,51]],["IF"],["variable","wire"]],["FCT_isCanceled_o",[[203,1],[203,28]],[[203,12],[203,28]],["IF"],["variable","wire"]],["FCT_isCanceled_i",[[203,30],[203,57]],[[203,41],[203,57]],["IF"],["variable","wire"]],["u_BranchSelectCheck",[[206,0],[246,1]],[[206,19],[206,38]],["IF"],["instance","BranchSelectCheck"]],["u_PCGenerator",[[248,0],[255,1]],[[248,13],[248,26]],["IF"],["instance","PCGenerator"]],["u_MemoryManagementUnit",[[257,0],[282,1]],[[257,22],[257,44]],["IF"],["instance","MemoryManagementUnit"]],["u_BranchTargetBuffer",[[284,0],[303,1]],[[284,20],[284,40]],["IF"],["instance","BranchTargetBuffer"]],["u_PCRegister",[[305,0],[329,1]],[[305,12],[305,24]],["IF"],["instance","PCRegister"]],["u_DelaySlotProcessor",[[331,0],[344,1]],[[331,20],[331,40]],["IF"],["instance","DelaySlotProcessor"]],["u_SecondCacheTrace",[[346,0],[384,1]],[[346,18],[346,36]],["IF"],["instance","SecondCacheTrace"]],["u_FixUnit",[[386,0],[404,1]],[[386,9],[386,18]],["IF"],["instance","FixUnit"]],["u_FirstCacheTrace",[[406,0],[440,1]],[[406,17],[406,34]],["IF"],["instance","FirstCacheTrace"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/BranchSelectCheck.v",[[[[[["BranchSelectCheck",[[20,0],[78,2]],[[20,7],[20,24]],[],["module"]],[267,9]],[[["clk",[[21,4],[21,18]],[[21,15],[21,18]],["BranchSelectCheck"],["port","wire"]],["rst",[[22,4],[22,18]],[[22,15],[22,18]],["BranchSelectCheck"],["port","wire"]],["inst_rdata",[[24,4],[24,54]],[[24,44],[24,54]],["BranchSelectCheck"],["port","wire"]],["SCT_predDest_p_i",[[28,4],[28,58]],[[28,42],[28,58]],["BranchSelectCheck"],["port","wire"]],["SCT_predTake_p_i",[[29,4],[29,58]],[[29,42],[29,58]],["BranchSelectCheck"],["port","wire"]],["SCT_BTBInstEnable_i",[[30,4],[30,63]],[[30,44],[30,63]],["BranchSelectCheck"],["port","wire"]],["SCT_BTBfifthVAddr_i",[[31,4],[31,58]],[[31,39],[31,58]],["BranchSelectCheck"],["port","wire"]],["SCT_needDelaySlot_i",[[32,4],[32,58]],[[32,39],[32,58]],["BranchSelectCheck"],["port","wire"]],["SCT_BTBValidDest_i",[[33,4],[33,60]],[[33,42],[33,60]],["BranchSelectCheck"],["port","wire"]],["SCT_BTBValidTake_i",[[34,4],[34,57]],[[34,39],[34,57]],["BranchSelectCheck"],["port","wire"]],["SCT_originEnable_i",[[37,4],[37,60]],[[37,42],[37,60]],["BranchSelectCheck"],["port","wire"]],["SCT_VAddr_i",[[38,4],[38,53]],[[38,42],[38,53]],["BranchSelectCheck"],["port","wire"]],["SCT_hasException_i",[[39,4],[39,57]],[[39,39],[39,57]],["BranchSelectCheck"],["port","wire"]],["SCT_ExcCode_i",[[40,4],[40,55]],[[40,42],[40,55]],["BranchSelectCheck"],["port","wire"]],["SCT_isRefill_i",[[41,4],[41,53]],[[41,39],[41,53]],["BranchSelectCheck"],["port","wire"]],["SCT_valid_i",[[44,4],[44,50]],[[44,39],[44,50]],["BranchSelectCheck"],["port","wire"]],["BSC_repairAction_w_o",[[47,4],[47,56]],[[47,36],[47,56]],["BranchSelectCheck"],["port","wire"]],["BSC_allCheckPoint_w_o",[[48,4],[48,57]],[[48,36],[48,57]],["BranchSelectCheck"],["port","wire"]],["BSC_erroVAdr_w_o",[[49,4],[49,52]],[[49,36],[49,52]],["BranchSelectCheck"],["port","wire"]],["BSC_correctTake_w_o",[[50,4],[50,55]],[[50,36],[50,55]],["BranchSelectCheck"],["port","wire"]],["BSC_correctDest_w_o",[[51,4],[51,55]],[[51,36],[51,55]],["BranchSelectCheck"],["port","wire"]],["BSC_needCancel_w_o",[[54,4],[54,54]],[[54,36],[54,54]],["BranchSelectCheck"],["port","wire"]],["BSC_isDiffRes_w_o",[[55,4],[55,53]],[[55,36],[55,53]],["BranchSelectCheck"],["port","wire"]],["BSC_fifthVAddr_w_o",[[56,4],[56,54]],[[56,36],[56,54]],["BranchSelectCheck"],["port","wire"]],["BSC_validDest_w_o",[[57,4],[57,53]],[[57,36],[57,53]],["BranchSelectCheck"],["port","wire"]],["BSC_needDelaySlot_w_o",[[58,4],[58,57]],[[58,36],[58,57]],["BranchSelectCheck"],["port","wire"]],["BSC_DelaySlotIsGetted_w_o",[[59,4],[59,61]],[[59,36],[59,61]],["BranchSelectCheck"],["port","wire"]],["IF_predDest_p_o",[[63,4],[63,55]],[[63,40],[63,55]],["BranchSelectCheck"],["port","wire"]],["IF_predTake_p_o",[[64,4],[64,55]],[[64,40],[64,55]],["BranchSelectCheck"],["port","wire"]],["IF_predInfo_p_o",[[65,4],[65,55]],[[65,40],[65,55]],["BranchSelectCheck"],["port","wire"]],["IF_instBasePC_o",[[66,4],[66,51]],[[66,36],[66,51]],["BranchSelectCheck"],["port","wire"]],["IF_valid_o",[[68,4],[68,46]],[[68,36],[68,46]],["BranchSelectCheck"],["port","wire"]],["IF_instEnable_o",[[69,4],[69,51]],[[69,36],[69,51]],["BranchSelectCheck"],["port","wire"]],["IF_inst_p_o",[[70,4],[70,51]],[[70,40],[70,51]],["BranchSelectCheck"],["port","wire"]],["IF_instNum_o",[[71,4],[71,51]],[[71,39],[71,51]],["BranchSelectCheck"],["port","wire"]],["IF_hasException_o",[[73,4],[73,56]],[[73,39],[73,56]],["BranchSelectCheck"],["port","wire"]],["IF_isRefill_o",[[74,4],[74,49]],[[74,36],[74,49]],["BranchSelectCheck"],["port","wire"]],["IF_ExcCode_o",[[75,4],[75,51]],[[75,39],[75,51]],["BranchSelectCheck"],["port","wire"]],["isEnableSame",[[90,4],[90,44]],[[90,32],[90,44]],["BranchSelectCheck"],["variable","wire"]],["BPU_predTake_up",[[91,4],[91,53]],[[91,32],[91,47]],["BranchSelectCheck"],["variable","wire"]],["BPU_predDest_up",[[92,4],[92,53]],[[92,32],[92,47]],["BranchSelectCheck"],["variable","wire"]],["BPU_checkPoint_up",[[93,4],[93,55]],[[93,32],[93,49]],["BranchSelectCheck"],["variable","wire"]],["isPredictSame",[[94,4],[94,45]],[[94,32],[94,45]],["BranchSelectCheck"],["variable","wire"]],["BPU_checkPoint",[[95,4],[95,46]],[[95,32],[95,46]],["BranchSelectCheck"],["variable","wire"]],["baseAddr",[[96,4],[96,40]],[[96,32],[96,40]],["BranchSelectCheck"],["variable","wire"]],["offset",[[97,4],[97,38]],[[97,32],[97,38]],["BranchSelectCheck"],["variable","wire"]],["position",[[98,4],[98,40]],[[98,32],[98,40]],["BranchSelectCheck"],["variable","wire"]],["BPU_erroVAddr",[[99,4],[99,45]],[[99,32],[99,45]],["BranchSelectCheck"],["variable","wire"]],["actualEnable",[[101,4],[101,44]],[[101,32],[101,44]],["BranchSelectCheck"],["variable","wire"]],["firstValidBit",[[102,4],[102,45]],[[102,32],[102,45]],["BranchSelectCheck"],["variable","wire"]],["takeDestSel_p",[[103,4],[103,45]],[[103,32],[103,45]],["BranchSelectCheck"],["variable","wire"]],["now_RepairAction",[[104,4],[104,46]],[[104,30],[104,46]],["BranchSelectCheck"],["variable","wire"]],["validDest_o",[[105,4],[105,43]],[[105,32],[105,43]],["BranchSelectCheck"],["variable","wire"]],["validTake_o",[[106,4],[106,43]],[[106,32],[106,43]],["BranchSelectCheck"],["variable","wire"]],["inst_p",[[107,4],[107,37]],[[107,31],[107,37]],["BranchSelectCheck"],["variable","wire"]],["u_TakeDestDecorder",[[111,4],[116,5]],[[111,21],[111,39]],["BranchSelectCheck"],["instance","TakeDestDecorder"]],["takeDestSel",[[117,4],[117,38]],[[117,21],[117,32]],["BranchSelectCheck"],["variable","wire"]],["BTB_predDest_up",[[119,4],[119,45]],[[119,24],[119,39]],["BranchSelectCheck"],["variable","wire"]],["BTB_predTake_up",[[120,4],[120,59]],[[120,24],[120,39]],["BranchSelectCheck"],["variable","wire"]],["allCheckPoint_up",[[123,4],[123,57]],[[123,32],[123,48]],["BranchSelectCheck"],["variable","wire"]],["k",[[126,4],[126,12]],[[126,11],[126,12]],["BranchSelectCheck"],["variable","genvar"]],["i",[[133,4],[133,12]],[[133,11],[133,12]],["BranchSelectCheck"],["variable","genvar"]],["BPU_predDest_p",[[142,4],[142,42]],[[142,28],[142,42]],["BranchSelectCheck"],["variable","wire"]],["BPU_predTake_p",[[143,4],[143,42]],[[143,28],[143,42]],["BranchSelectCheck"],["variable","wire"]],["needDelaySlot",[[144,4],[144,25]],[[144,12],[144,25]],["BranchSelectCheck"],["variable","wire"]],["BranchFourToOne_u",[[147,4],[158,5]],[[147,20],[147,37]],["BranchSelectCheck"],["instance","BranchFourToOne"]],["instSelect_p",[[176,4],[176,40]],[[176,28],[176,40]],["BranchSelectCheck"],["variable","wire"]],["instSelect_up",[[177,4],[177,55]],[[177,28],[177,41]],["BranchSelectCheck"],["variable","wire"]],["u_Compressor",[[179,4],[185,5]],[[179,15],[179,27]],["BranchSelectCheck"],["instance","Compressor"]],["inst_up",[[187,4],[187,46]],[[187,31],[187,38]],["BranchSelectCheck"],["variable","wire"]],["allInfo_up",[[191,4],[192,28]],[[192,12],[192,22]],["BranchSelectCheck"],["variable","wire"]],["l",[[194,4],[194,12]],[[194,11],[194,12]],["BranchSelectCheck"],["variable","genvar"]],["compressedAll_up",[[205,4],[206,34]],[[206,12],[206,28]],["BranchSelectCheck"],["variable","wire"]],["compressedPCSeq",[[207,4],[207,35]],[[207,20],[207,35]],["BranchSelectCheck"],["variable","wire"]],["j",[[209,4],[209,12]],[[209,11],[209,12]],["BranchSelectCheck"],["variable","genvar"]],["compressedInst_up",[[218,4],[218,65]],[[218,32],[218,49]],["BranchSelectCheck"],["variable","wire"]],["compressedcheckPoint_up",[[219,4],[219,65]],[[219,32],[219,55]],["BranchSelectCheck"],["variable","wire"]],["compressedDest_up",[[220,4],[220,65]],[[220,32],[220,49]],["BranchSelectCheck"],["variable","wire"]],["compressedTake_up",[[221,4],[221,65]],[[221,32],[221,49]],["BranchSelectCheck"],["variable","wire"]],["t",[[223,4],[223,12]],[[223,11],[223,12]],["BranchSelectCheck"],["variable","genvar"]],["firstBranchInst",[[255,4],[255,39]],[[255,24],[255,39]],["BranchSelectCheck"],["variable","wire"]],["RepairDecorder_u",[[260,4],[265,5]],[[260,19],[260,35]],["BranchSelectCheck"],["instance","RepairDecorder"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/BranchTargetBuffer.v",[[[[[["BranchTargetBuffer",[[19,0],[43,2]],[[19,7],[19,25]],[],["module"]],[149,1]],[[["clk",[[20,4],[20,39]],[[20,36],[20,39]],["BranchTargetBuffer"],["port","wire"]],["rst",[[21,4],[21,39]],[[21,36],[21,39]],["BranchTargetBuffer"],["port","wire"]],["PCR_instEnable_i",[[22,4],[22,52]],[[22,36],[22,52]],["BranchTargetBuffer"],["port","wire"]],["PCG_VAddr_p_i",[[23,4],[23,49]],[[23,36],[23,49]],["BranchTargetBuffer"],["port","wire"]],["PCG_needDelaySlot_i",[[24,4],[24,50]],[[24,31],[24,50]],["BranchTargetBuffer"],["port","wire"]],["FU_repairAction_w_i",[[27,4],[27,54]],[[27,35],[27,54]],["BranchTargetBuffer"],["port","wire"]],["FU_erroVAddr_w_i",[[28,4],[28,51]],[[28,35],[28,51]],["BranchTargetBuffer"],["port","wire"]],["FU_correctTake_w_i",[[29,4],[29,53]],[[29,35],[29,53]],["BranchTargetBuffer"],["port","wire"]],["FU_correctDest_w_i",[[30,4],[30,53]],[[30,35],[30,53]],["BranchTargetBuffer"],["port","wire"]],["BTB_fifthVAddr_o",[[33,4],[33,52]],[[33,36],[33,52]],["BranchTargetBuffer"],["port","wire"]],["BTB_predDest_p_o",[[34,4],[34,52]],[[34,36],[34,52]],["BranchTargetBuffer"],["port","wire"]],["BTB_predTake_p_o",[[35,4],[35,52]],[[35,36],[35,52]],["BranchTargetBuffer"],["port","wire"]],["BTB_instEnable_o",[[36,4],[36,56]],[[36,40],[36,56]],["BranchTargetBuffer"],["port","wire"]],["BTB_validDest_o",[[39,4],[39,51]],[[39,36],[39,51]],["BranchTargetBuffer"],["port","wire"]],["BTB_validTake_o",[[40,4],[40,51]],[[40,36],[40,51]],["BranchTargetBuffer"],["port","wire"]],["BTB_needDelaySlot_o",[[41,4],[41,55]],[[41,36],[41,55]],["BranchTargetBuffer"],["port","wire"]],["BTB_DelaySlotIsGetted_o",[[42,4],[42,59]],[[42,36],[42,59]],["BranchTargetBuffer"],["port","wire"]],["firstValidBit",[[60,4],[60,45]],[[60,32],[60,45]],["BranchTargetBuffer"],["variable","wire"]],["needDelaySlot",[[61,4],[61,45]],[[61,32],[61,45]],["BranchTargetBuffer"],["variable","wire"]],["VAddr_i",[[64,4],[64,39]],[[64,32],[64,39]],["BranchTargetBuffer"],["variable","wire"]],["nextVAddr_i",[[65,4],[65,43]],[[65,32],[65,43]],["BranchTargetBuffer"],["variable","wire"]],["seq_dest",[[68,4],[68,37]],[[68,24],[68,32]],["BranchTargetBuffer"],["variable","wire"]],["PCG_VAddr_up",[[82,4],[82,49]],[[82,28],[82,40]],["BranchTargetBuffer"],["variable","wire"]],["BTB_predDest_up",[[84,4],[84,49]],[[84,28],[84,43]],["BranchTargetBuffer"],["variable","wire"]],["BTB_predTake_up",[[86,4],[86,49]],[[86,28],[86,43]],["BranchTargetBuffer"],["variable","wire"]],["predDest_up",[[88,4],[88,49]],[[88,28],[88,39]],["BranchTargetBuffer"],["variable","wire"]],["number",[[89,4],[89,49]],[[89,28],[89,34]],["BranchTargetBuffer"],["variable","wire"]],["btbReg",[[103,12],[103,44]],[[103,24],[103,30]],["BranchTargetBuffer"],["variable","reg"]],["btbTag",[[104,12],[104,52]],[[104,32],[104,38]],["BranchTargetBuffer"],["variable","reg"]],["btbValid",[[105,12],[105,40]],[[105,32],[105,40]],["BranchTargetBuffer"],["variable","reg"]],["searchAddr",[[107,12],[107,78]],[[107,35],[107,45]],["BranchTargetBuffer"],["variable","wire"]],["tagHit",[[108,12],[108,81]],[[108,20],[108,26]],["BranchTargetBuffer"],["variable","wire"]],["validHit",[[109,12],[109,51]],[[109,20],[109,28]],["BranchTargetBuffer"],["variable","wire"]],["wen",[[113,12],[115,60]],[[113,20],[113,23]],["BranchTargetBuffer"],["variable","wire"]],["repairAddr",[[117,12],[117,78]],[[117,36],[117,46]],["BranchTargetBuffer"],["variable","wire"]],["repairTag",[[118,12],[118,78]],[[118,36],[118,45]],["BranchTargetBuffer"],["variable","wire"]],["fakeEnable",[[134,4],[134,77]],[[134,16],[134,26]],["BranchTargetBuffer"],["variable","wire"]],["BranchFourToOne_u",[[135,4],[146,5]],[[135,20],[135,37]],["BranchTargetBuffer"],["instance","BranchFourToOne"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"],null,null,[["BTB_ENRTY_NUM",[[95,4],[96,4]],[[95,12],[95,25]],["source.systemverilog"],["macro"]],["BTB_TAG",[[96,4],[97,4]],[[96,12],[96,19]],["source.systemverilog"],["macro"]],["PC_INDEX_L",[[97,4],[98,4]],[[97,12],[97,22]],["source.systemverilog"],["macro"]],["PC_INDEX_H",[[98,4],[99,4]],[[98,12],[98,22]],["source.systemverilog"],["macro"]],["BTB_INDEX",[[99,4],[100,4]],[[99,12],[99,21]],["source.systemverilog"],["macro"]],["BTB_ADDR",[[100,4],[101,4]],[[100,12],[100,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/components/BranchFourToOne.v",[[[[[["BranchFourToOne",[[18,0],[29,2]],[[18,7],[18,22]],[],["module"]],[67,1]],[[["fifthPC_i",[[19,4],[19,44]],[[19,35],[19,44]],["BranchFourToOne"],["port","wire"]],["originEnable_i",[[20,4],[20,49]],[[20,35],[20,49]],["BranchFourToOne"],["port","wire"]],["predTake_p_i",[[21,4],[21,47]],[[21,35],[21,47]],["BranchFourToOne"],["port","wire"]],["predDest_p_i",[[22,4],[22,47]],[[22,35],[22,47]],["BranchFourToOne"],["port","wire"]],["validDest_o",[[24,4],[24,47]],[[24,36],[24,47]],["BranchFourToOne"],["port","wire"]],["validTake_o",[[25,4],[25,47]],[[25,36],[25,47]],["BranchFourToOne"],["port","wire"]],["actualEnable_o",[[26,4],[26,50]],[[26,36],[26,50]],["BranchFourToOne"],["port","wire"]],["needDelaySlot",[[27,4],[27,49]],[[27,36],[27,49]],["BranchFourToOne"],["port","wire"]],["firstValidBit",[[28,4],[28,49]],[[28,36],[28,49]],["BranchFourToOne"],["port","wire"]],["predTake",[[30,4],[30,41]],[[30,20],[30,28]],["BranchFourToOne"],["variable","wire"]],["predDest",[[32,4],[32,50]],[[32,29],[32,37]],["BranchFourToOne"],["variable","wire"]],["isFirstBranch",[[34,4],[34,33]],[[34,20],[34,33]],["BranchFourToOne"],["variable","wire"]],["branchEnable",[[45,4],[45,40]],[[45,28],[45,40]],["BranchFourToOne"],["variable","wire"]],["validBDest_up",[[52,4],[52,51]],[[52,29],[52,42]],["BranchFourToOne"],["variable","wire"]],["validNDest_up",[[53,4],[54,80]],[[53,29],[53,42]],["BranchFourToOne"],["variable","wire"]],["i",[[56,4],[56,12]],[[56,11],[56,12]],["BranchFourToOne"],["variable","genvar"]],["NoBranch",[[61,4],[61,37]],[[61,9],[61,17]],["BranchFourToOne"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/components/Compressor.v",[[[[[["Compressor",[[19,0],[24,2]],[[19,7],[19,17]],[],["module"]],[68,33]],[[["actualEnable",[[20,4],[20,43]],[[20,31],[20,43]],["Compressor"],["port","wire"]],["outputEnable",[[21,4],[21,44]],[[21,32],[21,44]],["Compressor"],["port","wire"]],["outputNumber",[[22,4],[22,44]],[[22,32],[22,44]],["Compressor"],["port","wire"]],["instSelect_p",[[23,4],[23,44]],[[23,32],[23,44]],["Compressor"],["port","wire"]],["instSelect",[[25,4],[25,47]],[[25,24],[25,34]],["Compressor"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/components/RepairDecorder.v",[[[[[["RepairDecorder",[[18,0],[22,2]],[[18,7],[18,21]],[],["module"]],[105,1]],[[["inst",[[19,4],[19,39]],[[19,35],[19,39]],["RepairDecorder"],["port","wire"]],["isDiffRes",[[20,4],[20,44]],[[20,35],[20,44]],["RepairDecorder"],["port","wire"]],["now_RepairAction",[[21,4],[21,52]],[[21,36],[21,52]],["RepairDecorder"],["port","wire"]],["now_RepairAction_m",[[55,4],[55,47]],[[55,29],[55,47]],["RepairDecorder"],["variable","wire"]],["isRsFull",[[65,4],[65,40]],[[65,32],[65,40]],["RepairDecorder"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/components/TakeDestDecorder.v",[[[[[["TakeDestDecorder",[[18,0],[22,2]],[[18,7],[18,23]],[],["module"]],[80,1]],[[["inst_rdata",[[19,4],[19,45]],[[19,35],[19,45]],["TakeDestDecorder"],["port","wire"]],["SCT_valid_i",[[20,4],[20,46]],[[20,35],[20,46]],["TakeDestDecorder"],["port","wire"]],["takeDestSel_p",[[21,4],[21,49]],[[21,36],[21,49]],["TakeDestDecorder"],["port","wire"]],["inst",[[23,4],[23,34]],[[23,24],[23,28]],["TakeDestDecorder"],["variable","wire"]],["takeDestSel",[[25,4],[25,45]],[[25,23],[25,34]],["TakeDestDecorder"],["variable","wire"]],["takeDestSel_m",[[26,4],[26,45]],[[26,23],[26,36]],["TakeDestDecorder"],["variable","wire"]],["isJRInst",[[39,4],[39,41]],[[39,24],[39,32]],["TakeDestDecorder"],["variable","wire"]],["isRsFull",[[40,4],[40,41]],[[40,24],[40,32]],["TakeDestDecorder"],["variable","wire"]],["i",[[42,4],[42,12]],[[42,11],[42,12]],["TakeDestDecorder"],["variable","genvar"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/DelaySlotProcessor.v",[[[[[["DelaySlotProcessor",[[18,0],[32,2]],[[18,7],[18,25]],[],["module"]],[38,11]],[[["BTB_fifthVAddr_i",[[19,4],[19,51]],[[19,35],[19,51]],["DelaySlotProcessor"],["port","wire"]],["BTB_validDest_i",[[20,4],[20,50]],[[20,35],[20,50]],["DelaySlotProcessor"],["port","wire"]],["BTB_needDelaySlot_i",[[21,4],[21,54]],[[21,35],[21,54]],["DelaySlotProcessor"],["port","wire"]],["BTB_DelaySlotIsGetted_i",[[22,4],[22,58]],[[22,35],[22,58]],["DelaySlotProcessor"],["port","wire"]],["BSC_fifthVAddr_w_i",[[24,4],[24,53]],[[24,35],[24,53]],["DelaySlotProcessor"],["port","wire"]],["BSC_validDest_w_i",[[25,4],[25,52]],[[25,35],[25,52]],["DelaySlotProcessor"],["port","wire"]],["BSC_needDelaySlot_w_i",[[26,4],[26,56]],[[26,35],[26,56]],["DelaySlotProcessor"],["port","wire"]],["BSC_DelaySlotIsGetted_w_i",[[27,4],[27,60]],[[27,35],[27,60]],["DelaySlotProcessor"],["port","wire"]],["BSC_isDiffRes_w_i",[[28,4],[28,52]],[[28,35],[28,52]],["DelaySlotProcessor"],["port","wire"]],["DSP_predictPC_o",[[30,4],[30,51]],[[30,36],[30,51]],["DelaySlotProcessor"],["port","wire"]],["DSP_needDelaySlot_o",[[31,4],[31,55]],[[31,36],[31,55]],["DelaySlotProcessor"],["port","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/FirstCacheTrace.v",[[[[[["FirstCacheTrace",[[18,0],[68,2]],[[18,7],[18,22]],[],["module"]],[113,1]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["FirstCacheTrace"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["FirstCacheTrace"],["port","wire"]],["inst_req",[[23,4],[23,43]],[[23,35],[23,43]],["FirstCacheTrace"],["port","wire"]],["inst_index_ok",[[24,4],[24,48]],[[24,35],[24,48]],["FirstCacheTrace"],["port","wire"]],["PCR_instEnable_i",[[27,4],[27,56]],[[27,40],[27,56]],["FirstCacheTrace"],["port","wire"]],["PCR_VAddr_i",[[28,4],[28,51]],[[28,40],[28,51]],["FirstCacheTrace"],["port","wire"]],["PCR_ExcCode_i",[[29,4],[29,52]],[[29,39],[29,52]],["FirstCacheTrace"],["port","wire"]],["PCR_hasException_i",[[30,4],[30,54]],[[30,36],[30,54]],["FirstCacheTrace"],["port","wire"]],["BSC_needCancel_w_i",[[33,4],[33,53]],[[33,35],[33,53]],["FirstCacheTrace"],["port","wire"]],["CP0_excOccur_w_i",[[34,4],[34,51]],[[34,35],[34,51]],["FirstCacheTrace"],["port","wire"]],["SBA_flush_w_i",[[35,4],[35,48]],[[35,35],[35,48]],["FirstCacheTrace"],["port","wire"]],["BTB_predDest_p_i",[[38,4],[38,51]],[[38,35],[38,51]],["FirstCacheTrace"],["port","wire"]],["BTB_predTake_p_i",[[39,4],[39,51]],[[39,35],[39,51]],["FirstCacheTrace"],["port","wire"]],["BTB_fifthVAddr_i",[[40,4],[40,51]],[[40,35],[40,51]],["FirstCacheTrace"],["port","wire"]],["BTB_instEnable_i",[[41,4],[41,56]],[[41,40],[41,56]],["FirstCacheTrace"],["port","wire"]],["BTB_validDest_i",[[43,4],[43,50]],[[43,35],[43,50]],["FirstCacheTrace"],["port","wire"]],["BTB_validTake_i",[[44,4],[44,50]],[[44,35],[44,50]],["FirstCacheTrace"],["port","wire"]],["PCG_needDelaySlot_i",[[46,4],[46,54]],[[46,35],[46,54]],["FirstCacheTrace"],["port","wire"]],["SCT_allowin_w_i",[[48,4],[48,50]],[[48,35],[48,50]],["FirstCacheTrace"],["port","wire"]],["FCT_valid_o",[[49,4],[49,50]],[[49,39],[49,50]],["FirstCacheTrace"],["port","wire"]],["FCT_predDest_p_o",[[53,4],[53,52]],[[53,36],[53,52]],["FirstCacheTrace"],["port","reg"]],["FCT_predTake_p_o",[[54,4],[54,52]],[[54,36],[54,52]],["FirstCacheTrace"],["port","reg"]],["FCT_BTBInstEnable_o",[[55,4],[55,59]],[[55,40],[55,59]],["FirstCacheTrace"],["port","reg"]],["FCT_BTBfifthVAddr_o",[[56,4],[56,58]],[[56,39],[56,58]],["FirstCacheTrace"],["port","reg"]],["FCT_needDelaySlot_o",[[57,4],[57,58]],[[57,39],[57,58]],["FirstCacheTrace"],["port","reg"]],["FCT_BTBValidDest_o",[[59,4],[59,57]],[[59,39],[59,57]],["FirstCacheTrace"],["port","reg"]],["FCT_BTBValidTake_o",[[60,4],[60,57]],[[60,39],[60,57]],["FirstCacheTrace"],["port","reg"]],["FCT_originEnable_o",[[62,4],[62,54]],[[62,36],[62,54]],["FirstCacheTrace"],["port","reg"]],["FCT_VAddr_o",[[63,4],[63,50]],[[63,39],[63,50]],["FirstCacheTrace"],["port","reg"]],["FCT_hasException_o",[[64,4],[64,57]],[[64,39],[64,57]],["FirstCacheTrace"],["port","reg"]],["FCT_ExcCode_o",[[65,4],[65,52]],[[65,39],[65,52]],["FirstCacheTrace"],["port","reg"]],["FCT_isCanceled_o",[[66,4],[66,55]],[[66,39],[66,55]],["FirstCacheTrace"],["port","reg"]],["hasData",[[69,4],[69,15]],[[69,8],[69,15]],["FirstCacheTrace"],["variable","reg"]],["needCancel",[[71,4],[71,79]],[[71,9],[71,19]],["FirstCacheTrace"],["variable","wire"]],["myAsset",[[73,4],[73,67]],[[73,9],[73,16]],["FirstCacheTrace"],["variable","wire"]],["ready_go",[[74,4],[74,46]],[[74,9],[74,17]],["FirstCacheTrace"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/FixUnit.v",[[[[[["FixUnit",[[18,0],[38,2]],[[18,7],[18,14]],[],["module"]],[44,1]],[[["SBA_flush_w_i",[[20,4],[20,53]],[[20,40],[20,53]],["FixUnit"],["port","wire"]],["SBA_erroVAddr_w_i",[[21,4],[21,57]],[[21,40],[21,57]],["FixUnit"],["port","wire"]],["SBA_corrDest_w_i",[[22,4],[22,56]],[[22,40],[22,56]],["FixUnit"],["port","wire"]],["SBA_corrTake_w_i",[[23,4],[23,56]],[[23,40],[23,56]],["FixUnit"],["port","wire"]],["SBA_checkPoint_w_i",[[24,4],[24,53]],[[24,35],[24,53]],["FixUnit"],["port","wire"]],["SBA_repairAction_w_i",[[25,4],[25,55]],[[25,35],[25,55]],["FixUnit"],["port","wire"]],["BSC_isDiffRes_w_i",[[27,4],[27,52]],[[27,35],[27,52]],["FixUnit"],["port","wire"]],["BSC_repairAction_w_i",[[28,4],[28,55]],[[28,35],[28,55]],["FixUnit"],["port","wire"]],["BSC_allCheckPoint_w_i",[[29,4],[29,56]],[[29,35],[29,56]],["FixUnit"],["port","wire"]],["BSC_erroVAdr_w_i",[[30,4],[30,51]],[[30,35],[30,51]],["FixUnit"],["port","wire"]],["BSC_correctTake_w_i",[[31,4],[31,54]],[[31,35],[31,54]],["FixUnit"],["port","wire"]],["BSC_correctDest_w_i",[[32,4],[32,54]],[[32,35],[32,54]],["FixUnit"],["port","wire"]],["FU_repairAction_w_o",[[34,4],[34,55]],[[34,36],[34,55]],["FixUnit"],["port","wire"]],["FU_erroVAddr_w_o",[[35,4],[35,52]],[[35,36],[35,52]],["FixUnit"],["port","wire"]],["FU_correctTake_w_o",[[36,4],[36,54]],[[36,36],[36,54]],["FixUnit"],["port","wire"]],["FU_correctDest_w_o",[[37,4],[37,54]],[[37,36],[37,54]],["FixUnit"],["port","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/GlobalHistoryTable.v",[[[[[["GlobalHistoryTable",[[18,0],[46,2]],[[18,7],[18,25]],[],["module"]],[132,0]],[[["clk",[[19,4],[19,22]],[[19,19],[19,22]],["GlobalHistoryTable"],["port","wire"]],["rst",[[20,4],[20,22]],[[20,19],[20,22]],["GlobalHistoryTable"],["port","wire"]],["inst_index_ok",[[22,4],[22,32]],[[22,19],[22,32]],["GlobalHistoryTable"],["port","wire"]],["inst_req",[[23,4],[23,27]],[[23,19],[23,27]],["GlobalHistoryTable"],["port","wire"]],["PCR_VAddr_i",[[26,4],[26,50]],[[26,39],[26,50]],["GlobalHistoryTable"],["port","wire"]],["BTB_fifthVAddr_i",[[27,4],[27,55]],[[27,39],[27,55]],["GlobalHistoryTable"],["port","wire"]],["GHT_checkPoint_p_o",[[28,4],[28,58]],[[28,40],[28,58]],["GlobalHistoryTable"],["port","wire"]],["GHT_predDest_p_o",[[29,4],[29,56]],[[29,40],[29,56]],["GlobalHistoryTable"],["port","wire"]],["GHT_predTake_p_o",[[30,4],[30,56]],[[30,40],[30,56]],["GlobalHistoryTable"],["port","wire"]],["FU_repairAction_w_i",[[40,4],[40,54]],[[40,35],[40,54]],["GlobalHistoryTable"],["port","wire"]],["FU_allCheckPoint_w_i",[[41,4],[41,55]],[[41,35],[41,55]],["GlobalHistoryTable"],["port","wire"]],["FU_erroVAddr_w_i",[[42,4],[42,51]],[[42,35],[42,51]],["GlobalHistoryTable"],["port","wire"]],["FU_correctTake_w_i",[[43,4],[43,53]],[[43,35],[43,53]],["GlobalHistoryTable"],["port","wire"]],["FU_correctDest_w_i",[[44,4],[44,53]],[[44,35],[44,53]],["GlobalHistoryTable"],["port","wire"]],["ITEM_NUM",[[47,4],[47,30]],[[47,15],[47,23]],["GlobalHistoryTable"],["localparam"]],["HIS_REG",[[48,4],[48,28]],[[48,15],[48,22]],["GlobalHistoryTable"],["localparam"]],["DATA_WID",[[49,4],[49,29]],[[49,15],[49,23]],["GlobalHistoryTable"],["localparam"]],["checkPoint",[[53,4],[53,43]],[[53,27],[53,37]],["GlobalHistoryTable"],["variable","wire"]],["seq_dest",[[55,4],[55,36]],[[55,23],[55,31]],["GlobalHistoryTable"],["variable","reg"]],["destination",[[56,4],[56,40]],[[56,24],[56,35]],["GlobalHistoryTable"],["variable","wire"]],["vAddr",[[64,4],[64,41]],[[64,28],[64,33]],["GlobalHistoryTable"],["variable","wire"]],["number",[[65,4],[65,41]],[[65,28],[65,34]],["GlobalHistoryTable"],["variable","wire"]],["ghr",[[76,4],[76,26]],[[76,23],[76,26]],["GlobalHistoryTable"],["variable","reg"]],["add_ghr",[[77,4],[78,128]],[[77,12],[77,19]],["GlobalHistoryTable"],["variable","wire"]],["reset_ghr",[[79,4],[80,132]],[[79,12],[79,21]],["GlobalHistoryTable"],["variable","wire"]],["rAddr",[[94,12],[94,41]],[[94,36],[94,41]],["GlobalHistoryTable"],["variable","wire"]],["wAddr",[[95,12],[95,41]],[[95,36],[95,41]],["GlobalHistoryTable"],["variable","wire"]],["wen",[[96,12],[96,39]],[[96,36],[96,39]],["GlobalHistoryTable"],["variable","wire"]],["wdata",[[97,12],[97,41]],[[97,36],[97,41]],["GlobalHistoryTable"],["variable","wire"]],["rdata",[[98,12],[98,41]],[[98,36],[98,41]],["GlobalHistoryTable"],["variable","wire"]],["mem",[[99,12],[111,13]],[[103,12],[103,15]],["GlobalHistoryTable"],["instance","MyRAM"]],["counter",[[114,12],[114,52]],[[114,23],[114,30]],["GlobalHistoryTable"],["variable","wire"]],["maxStatu",[[121,12],[121,101]],[[121,19],[121,27]],["GlobalHistoryTable"],["variable","wire"]],["nextStatu",[[122,12],[122,118]],[[122,25],[122,34]],["GlobalHistoryTable"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"],null,null,[["MEM_ADDR",[[50,4],[51,4]],[[50,12],[50,20]],["source.systemverilog"],["macro"]],["GHT_PC_INDEX",[[51,4],[52,4]],[[51,12],[51,24]],["source.systemverilog"],["macro"]]]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/MemoryManagementUnit.v",[[[[[["MemoryManagementUnit",[[19,0],[52,2]],[[19,7],[19,27]],[],["module"]],[118,1]],[[["clk",[[20,4],[20,18]],[[20,15],[20,18]],["MemoryManagementUnit"],["port","wire"]],["rst",[[21,4],[21,18]],[[21,15],[21,18]],["MemoryManagementUnit"],["port","wire"]],["PCR_VAddr_i",[[23,4],[23,42]],[[23,31],[23,42]],["MemoryManagementUnit"],["port","wire"]],["FCT_hasException_i",[[25,4],[25,49]],[[25,31],[25,49]],["MemoryManagementUnit"],["port","wire"]],["CP0_Config_w_i",[[27,4],[27,50]],[[27,36],[27,50]],["MemoryManagementUnit"],["port","wire"]],["inst_tlbReq_o",[[30,4],[30,49]],[[30,36],[30,49]],["MemoryManagementUnit"],["port","wire"]],["inst_vpn2_o",[[31,4],[31,43]],[[31,32],[31,43]],["MemoryManagementUnit"],["port","wire"]],["inst_oddPage_o",[[32,4],[32,46]],[[32,32],[32,46]],["MemoryManagementUnit"],["port","wire"]],["inst_asid_o",[[33,4],[33,43]],[[33,32],[33,43]],["MemoryManagementUnit"],["port","wire"]],["inst_hit_i",[[34,4],[34,41]],[[34,31],[34,41]],["MemoryManagementUnit"],["port","wire"]],["inst_index_i",[[35,4],[35,43]],[[35,31],[35,43]],["MemoryManagementUnit"],["port","wire"]],["inst_pfn_i",[[36,4],[36,41]],[[36,31],[36,41]],["MemoryManagementUnit"],["port","wire"]],["inst_c_i",[[37,4],[37,39]],[[37,31],[37,39]],["MemoryManagementUnit"],["port","wire"]],["inst_d_i",[[38,4],[38,39]],[[38,31],[38,39]],["MemoryManagementUnit"],["port","wire"]],["inst_v_i",[[39,4],[39,39]],[[39,31],[39,39]],["MemoryManagementUnit"],["port","wire"]],["MMU_ExcCode_o",[[41,4],[41,46]],[[41,33],[41,46]],["MemoryManagementUnit"],["port","wire"]],["MMU_hasException_o",[[42,4],[42,51]],[[42,33],[42,51]],["MemoryManagementUnit"],["port","wire"]],["MMU_isRefill_o",[[43,4],[43,46]],[[43,32],[43,46]],["MemoryManagementUnit"],["port","wire"]],["inst_req",[[46,4],[46,39]],[[46,31],[46,39]],["MemoryManagementUnit"],["port","wire"]],["inst_index_ok",[[47,4],[47,44]],[[47,31],[47,44]],["MemoryManagementUnit"],["port","wire"]],["inst_tag",[[48,4],[48,41]],[[48,33],[48,41]],["MemoryManagementUnit"],["port","wire"]],["inst_hasException",[[49,4],[49,50]],[[49,33],[49,50]],["MemoryManagementUnit"],["port","wire"]],["inst_unCache",[[50,4],[50,45]],[[50,33],[50,45]],["MemoryManagementUnit"],["port","wire"]],["unmapTag",[[58,4],[58,40]],[[58,32],[58,40]],["MemoryManagementUnit"],["variable","reg"]],["isKseg0",[[63,4],[63,39]],[[63,32],[63,39]],["MemoryManagementUnit"],["variable","reg"]],["isKseg1",[[64,4],[64,39]],[[64,32],[64,39]],["MemoryManagementUnit"],["variable","reg"]],["isOther",[[65,4],[65,39]],[[65,32],[65,39]],["MemoryManagementUnit"],["variable","reg"]],["kseg0UnCache",[[66,4],[66,44]],[[66,32],[66,44]],["MemoryManagementUnit"],["variable","reg"]],["kseg1UnCache",[[67,4],[67,44]],[[67,32],[67,44]],["MemoryManagementUnit"],["variable","wire"]],["otherUnCache",[[68,4],[68,44]],[[68,32],[68,44]],["MemoryManagementUnit"],["variable","wire"]],["PCinput",[[69,4],[69,39]],[[69,32],[69,39]],["MemoryManagementUnit"],["variable","wire"]],["startPoint",[[83,4],[83,49]],[[83,24],[83,34]],["MemoryManagementUnit"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/PCGenerator.v",[[[[[["PCGenerator",[[18,0],[24,2]],[[18,7],[18,18]],[],["module"]],[52,1]],[[["PCR_needDelaySlot_i",[[19,4],[19,55]],[[19,36],[19,55]],["PCGenerator"],["port","wire"]],["PCR_VAddr_i",[[20,4],[20,47]],[[20,36],[20,47]],["PCGenerator"],["port","wire"]],["PCR_lastVAddr_i",[[21,4],[21,46]],[[21,31],[21,46]],["PCGenerator"],["port","wire"]],["PCG_needDelaySlot_o",[[22,4],[22,51]],[[22,32],[22,51]],["PCGenerator"],["port","wire"]],["PCG_VAddr_p_o",[[23,4],[23,49]],[[23,36],[23,49]],["PCGenerator"],["port","wire"]],["firstPC",[[33,4],[33,53]],[[33,46],[33,53]],["PCGenerator"],["variable","wire"]],["secondPC",[[34,4],[34,54]],[[34,46],[34,54]],["PCGenerator"],["variable","wire"]],["thirdPC",[[35,4],[35,53]],[[35,46],[35,53]],["PCGenerator"],["variable","wire"]],["fourthPC",[[36,4],[36,54]],[[36,46],[36,54]],["PCGenerator"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/PCRegister.v",[[[[[["PCRegister",[[26,0],[67,2]],[[26,7],[26,17]],[],["module"]],[138,1]],[[["clk",[[27,4],[27,27]],[[27,24],[27,27]],["PCRegister"],["port","wire"]],["rst",[[28,4],[28,27]],[[28,24],[28,27]],["PCRegister"],["port","wire"]],["inst_req",[[30,4],[30,44]],[[30,36],[30,44]],["PCRegister"],["port","wire"]],["inst_wr",[[31,4],[31,43]],[[31,36],[31,43]],["PCRegister"],["port","wire"]],["inst_size",[[32,4],[32,45]],[[32,36],[32,45]],["PCRegister"],["port","wire"]],["inst_index",[[33,4],[33,47]],[[33,37],[33,47]],["PCRegister"],["port","wire"]],["inst_wdata",[[34,4],[34,46]],[[34,36],[34,46]],["PCRegister"],["port","wire"]],["inst_index_ok",[[35,4],[35,49]],[[35,36],[35,49]],["PCRegister"],["port","wire"]],["IS_stopFetch_i",[[38,4],[38,45]],[[38,31],[38,45]],["PCRegister"],["port","wire"]],["DSP_predictPC_i",[[41,4],[41,46]],[[41,31],[41,46]],["PCRegister"],["port","wire"]],["DSP_needDelaySlot_i",[[42,4],[42,50]],[[42,31],[42,50]],["PCRegister"],["port","wire"]],["SBA_flush_w_i",[[45,4],[45,49]],[[45,36],[45,49]],["PCRegister"],["port","wire"]],["SBA_corrDest_w_i",[[46,4],[46,52]],[[46,36],[46,52]],["PCRegister"],["port","wire"]],["BSC_isDiffRes_w_i",[[47,4],[47,48]],[[47,31],[47,48]],["PCRegister"],["port","wire"]],["CP0_excOccur_w_i",[[50,4],[50,52]],[[50,36],[50,52]],["PCRegister"],["port","wire"]],["CP0_excDestPC_w_i",[[51,4],[51,53]],[[51,36],[51,53]],["PCRegister"],["port","wire"]],["PCR_ExcCode_o",[[55,4],[55,46]],[[55,33],[55,46]],["PCRegister"],["port","wire"]],["PCR_hasException_o",[[56,4],[56,51]],[[56,33],[56,51]],["PCRegister"],["port","wire"]],["PCR_needDelaySlot_o",[[59,4],[59,51]],[[59,32],[59,51]],["PCRegister"],["port","reg"]],["PCR_VAddr_o",[[62,4],[62,47]],[[62,36],[62,47]],["PCRegister"],["port","wire"]],["PCR_lastVAddr_o",[[63,4],[63,50]],[[63,35],[63,50]],["PCRegister"],["port","wire"]],["PCR_instEnable_o",[[64,4],[64,52]],[[64,36],[64,52]],["PCRegister"],["port","wire"]],["useDSP",[[79,4],[79,38]],[[79,32],[79,38]],["PCRegister"],["variable","wire"]],["nextNotAlignedPC",[[80,4],[80,48]],[[80,32],[80,48]],["PCRegister"],["variable","reg"]],["wordBoundary",[[81,4],[81,44]],[[81,32],[81,44]],["PCRegister"],["variable","wire"]],["nextAlignedPC",[[82,4],[82,45]],[[82,32],[82,45]],["PCRegister"],["variable","wire"]],["temp_enable",[[83,4],[83,43]],[[83,32],[83,43]],["PCRegister"],["variable","reg"]],["position",[[84,4],[84,40]],[[84,32],[84,40]],["PCRegister"],["variable","wire"]],["temp_instEnable",[[85,4],[85,47]],[[85,32],[85,47]],["PCRegister"],["variable","wire"]],["lastBase",[[86,4],[86,40]],[[86,32],[86,40]],["PCRegister"],["variable","wire"]],["ok_to_change",[[98,4],[101,41]],[[98,12],[98,24]],["PCRegister"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/ReturnAddressStack.v",[[[[[["ReturnAddressStack",[[28,0],[53,2]],[[28,7],[28,25]],[],["module"]],[116,0]],[[["clk",[[29,4],[29,18]],[[29,15],[29,18]],["ReturnAddressStack"],["port","wire"]],["rst",[[30,4],[30,18]],[[30,15],[30,18]],["ReturnAddressStack"],["port","wire"]],["inst_index_ok",[[32,4],[32,32]],[[32,19],[32,32]],["ReturnAddressStack"],["port","wire"]],["inst_req",[[33,4],[33,27]],[[33,19],[33,27]],["ReturnAddressStack"],["port","wire"]],["PCR_VAddr_i",[[36,4],[36,46]],[[36,35],[36,46]],["ReturnAddressStack"],["port","wire"]],["BTB_fifthVAddr_i",[[37,4],[37,51]],[[37,35],[37,51]],["ReturnAddressStack"],["port","wire"]],["RAS_predDest_p_o",[[38,4],[38,52]],[[38,36],[38,52]],["ReturnAddressStack"],["port","wire"]],["RAS_checkPoint_p_o",[[39,4],[39,57]],[[39,39],[39,57]],["ReturnAddressStack"],["port","wire"]],["FU_repairAction_w_i",[[49,4],[49,54]],[[49,35],[49,54]],["ReturnAddressStack"],["port","wire"]],["FU_allCheckPoint_w_i",[[50,4],[50,55]],[[50,35],[50,55]],["ReturnAddressStack"],["port","wire"]],["FU_erroVAddr_w_i",[[51,4],[51,51]],[[51,35],[51,51]],["ReturnAddressStack"],["port","wire"]],["checkPoint",[[55,4],[55,44]],[[55,28],[55,38]],["ReturnAddressStack"],["variable","wire"]],["destination",[[57,4],[57,41]],[[57,24],[57,35]],["ReturnAddressStack"],["variable","wire"]],["ITEM_NUM",[[64,4],[64,30]],[[64,15],[64,23]],["ReturnAddressStack"],["localparam"]],["DATA_WID",[[65,4],[65,29]],[[65,15],[65,23]],["ReturnAddressStack"],["localparam"]],["HIS_REG",[[66,4],[66,28]],[[66,15],[66,22]],["ReturnAddressStack"],["localparam"]],["rAddr",[[67,4],[67,45]],[[67,40],[67,45]],["ReturnAddressStack"],["variable","wire"]],["wAddr",[[68,4],[68,45]],[[68,40],[68,45]],["ReturnAddressStack"],["variable","wire"]],["wen",[[69,4],[69,43]],[[69,40],[69,43]],["ReturnAddressStack"],["variable","wire"]],["wdata",[[70,4],[70,45]],[[70,40],[70,45]],["ReturnAddressStack"],["variable","wire"]],["rdata",[[71,4],[71,45]],[[71,40],[71,45]],["ReturnAddressStack"],["variable","wire"]],["stack",[[72,4],[84,5]],[[76,4],[76,9]],["ReturnAddressStack"],["instance","MyRAM"]],["push",[[85,4],[85,102]],[[85,12],[85,16]],["ReturnAddressStack"],["variable","wire"]],["pop",[[86,4],[86,101]],[[86,12],[86,15]],["ReturnAddressStack"],["variable","wire"]],["repair",[[87,4],[87,105]],[[87,12],[87,18]],["ReturnAddressStack"],["variable","wire"]],["top",[[88,4],[88,42]],[[88,39],[88,42]],["ReturnAddressStack"],["variable","reg"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/IF/SecondCacheTrace.v",[[[[[["SecondCacheTrace",[[18,0],[76,2]],[[18,7],[18,23]],[],["module"]],[118,9]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["SecondCacheTrace"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["SecondCacheTrace"],["port","wire"]],["inst_data_ok",[[23,4],[23,47]],[[23,35],[23,47]],["SecondCacheTrace"],["port","wire"]],["BSC_needCancel_w_i",[[26,4],[26,53]],[[26,35],[26,53]],["SecondCacheTrace"],["port","wire"]],["CP0_excOccur_w_i",[[27,4],[27,51]],[[27,35],[27,51]],["SecondCacheTrace"],["port","wire"]],["SBA_flush_w_i",[[28,4],[28,48]],[[28,35],[28,48]],["SecondCacheTrace"],["port","wire"]],["MMU_ExcCode_i",[[31,4],[31,51]],[[31,38],[31,51]],["SecondCacheTrace"],["port","wire"]],["MMU_hasException_i",[[32,4],[32,53]],[[32,35],[32,53]],["SecondCacheTrace"],["port","wire"]],["MMU_isRefill_i",[[33,4],[33,49]],[[33,35],[33,49]],["SecondCacheTrace"],["port","wire"]],["SCT_allowin_w_o",[[36,4],[36,47]],[[36,32],[36,47]],["SecondCacheTrace"],["port","wire"]],["SCT_valid_o",[[37,4],[37,43]],[[37,32],[37,43]],["SecondCacheTrace"],["port","wire"]],["FCT_valid_i",[[41,4],[41,49]],[[41,38],[41,49]],["SecondCacheTrace"],["port","wire"]],["FCT_VAddr_i",[[42,4],[42,49]],[[42,38],[42,49]],["SecondCacheTrace"],["port","wire"]],["FCT_hasException_i",[[43,4],[43,53]],[[43,35],[43,53]],["SecondCacheTrace"],["port","wire"]],["FCT_ExcCode_i",[[44,4],[44,48]],[[44,35],[44,48]],["SecondCacheTrace"],["port","wire"]],["FCT_isCanceled_i",[[45,4],[45,48]],[[45,32],[45,48]],["SecondCacheTrace"],["port","wire"]],["FCT_predDest_p_i",[[46,4],[46,53]],[[46,37],[46,53]],["SecondCacheTrace"],["port","wire"]],["FCT_predTake_p_i",[[47,4],[47,53]],[[47,37],[47,53]],["SecondCacheTrace"],["port","wire"]],["FCT_BTBInstEnable_i",[[50,4],[50,59]],[[50,40],[50,59]],["SecondCacheTrace"],["port","wire"]],["FCT_BTBfifthVAddr_i",[[51,4],[51,54]],[[51,35],[51,54]],["SecondCacheTrace"],["port","wire"]],["FCT_needDelaySlot_i",[[52,4],[52,54]],[[52,35],[52,54]],["SecondCacheTrace"],["port","wire"]],["FCT_originEnable_i",[[54,4],[54,56]],[[54,38],[54,56]],["SecondCacheTrace"],["port","wire"]],["FCT_BTBValidDest_i",[[55,4],[55,53]],[[55,35],[55,53]],["SecondCacheTrace"],["port","wire"]],["FCT_BTBValidTake_i",[[56,4],[56,53]],[[56,35],[56,53]],["SecondCacheTrace"],["port","wire"]],["SCT_predDest_p_o",[[60,4],[60,56]],[[60,40],[60,56]],["SecondCacheTrace"],["port","reg"]],["SCT_predTake_p_o",[[61,4],[61,56]],[[61,40],[61,56]],["SecondCacheTrace"],["port","reg"]],["SCT_BTBInstEnable_o",[[62,4],[62,63]],[[62,44],[62,63]],["SecondCacheTrace"],["port","reg"]],["SCT_BTBfifthVAddr_o",[[63,4],[63,62]],[[63,43],[63,62]],["SecondCacheTrace"],["port","reg"]],["SCT_needDelaySlot_o",[[64,4],[64,62]],[[64,43],[64,62]],["SecondCacheTrace"],["port","reg"]],["SCT_BTBValidDest_o",[[65,4],[65,61]],[[65,43],[65,61]],["SecondCacheTrace"],["port","reg"]],["SCT_BTBValidTake_o",[[66,4],[66,61]],[[66,43],[66,61]],["SecondCacheTrace"],["port","reg"]],["SCT_originEnable_o",[[69,4],[69,58]],[[69,40],[69,58]],["SecondCacheTrace"],["port","reg"]],["SCT_VAddr_o",[[70,4],[70,54]],[[70,43],[70,54]],["SecondCacheTrace"],["port","reg"]],["SCT_hasException_o",[[71,4],[71,61]],[[71,43],[71,61]],["SecondCacheTrace"],["port","reg"]],["SCT_ExcCode_o",[[72,4],[72,56]],[[72,43],[72,56]],["SecondCacheTrace"],["port","reg"]],["SCT_isRefill_o",[[73,4],[73,57]],[[73,43],[73,57]],["SecondCacheTrace"],["port","reg"]],["SCT_isCanceled_o",[[77,4],[77,49]],[[77,33],[77,49]],["SecondCacheTrace"],["variable","reg"]],["hasData",[[78,4],[78,15]],[[78,8],[78,15]],["SecondCacheTrace"],["variable","reg"]],["needCancel",[[81,4],[81,79]],[[81,9],[81,19]],["SecondCacheTrace"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/Issue.v",[[[[[["Issue",[[18,0],[71,2]],[[18,7],[18,12]],[],["module"]],[164,0]],[[["clk",[[19,4],[19,52]],[[19,49],[19,52]],["Issue"],["port","wire"]],["rst",[[20,4],[20,52]],[[20,49],[20,52]],["Issue"],["port","wire"]],["IF_inst_p_i",[[25,4],[25,63]],[[25,52],[25,63]],["Issue"],["port","wire"]],["IF_predDest_p_i",[[26,4],[26,67]],[[26,52],[26,67]],["Issue"],["port","wire"]],["IF_predTake_p_i",[[27,4],[27,67]],[[27,52],[27,67]],["Issue"],["port","wire"]],["IF_predInfo_p_i",[[28,4],[28,67]],[[28,52],[28,67]],["Issue"],["port","wire"]],["IF_instBasePC_i",[[29,4],[29,64]],[[29,49],[29,64]],["Issue"],["port","wire"]],["IF_valid_i",[[30,4],[30,59]],[[30,49],[30,59]],["Issue"],["port","wire"]],["IF_instEnable_i",[[31,4],[31,64]],[[31,49],[31,64]],["Issue"],["port","wire"]],["IF_instNum_i",[[32,4],[32,64]],[[32,52],[32,64]],["Issue"],["port","wire"]],["IF_hasException_i",[[33,4],[33,67]],[[33,50],[33,67]],["Issue"],["port","wire"]],["IF_ExcCode_i",[[34,4],[34,62]],[[34,50],[34,62]],["Issue"],["port","wire"]],["IF_isRefill_i",[[35,4],[35,60]],[[35,47],[35,60]],["Issue"],["port","wire"]],["SBA_flush_w_i",[[42,4],[42,56]],[[42,43],[42,56]],["Issue"],["port","wire"]],["CP0_excOccur_w_i",[[43,4],[43,59]],[[43,43],[43,59]],["Issue"],["port","wire"]],["ID_allowin_w_i",[[45,4],[45,57]],[[45,43],[45,57]],["Issue"],["port","wire"]],["IS_stopFetch_o",[[52,4],[52,62]],[[52,48],[52,62]],["Issue"],["port","wire"]],["IS_issueMode_o",[[58,4],[58,60]],[[58,46],[58,60]],["Issue"],["port","wire"]],["IS_Inst_p_o",[[59,4],[59,57]],[[59,46],[59,57]],["Issue"],["port","wire"]],["IS_VAddr_p_o",[[60,4],[60,58]],[[60,46],[60,58]],["Issue"],["port","wire"]],["IS_predDest_p_o",[[61,4],[61,61]],[[61,46],[61,61]],["Issue"],["port","wire"]],["IS_hasException_p_o",[[62,4],[62,65]],[[62,46],[62,65]],["Issue"],["port","wire"]],["IS_predTake_p_o",[[63,4],[63,61]],[[63,46],[63,61]],["Issue"],["port","wire"]],["IS_ExcCode_p_o",[[64,4],[64,60]],[[64,46],[64,60]],["Issue"],["port","wire"]],["IS_checkPoint_p_o",[[65,4],[65,63]],[[65,46],[65,63]],["Issue"],["port","wire"]],["IS_regReadNum_p_o",[[66,4],[66,63]],[[66,46],[66,63]],["Issue"],["port","wire"]],["IS_needRead_p_o",[[67,4],[67,61]],[[67,46],[67,61]],["Issue"],["port","wire"]],["IS_regWriteNum_p_o",[[68,4],[68,64]],[[68,46],[68,64]],["Issue"],["port","wire"]],["IS_isRefill_p_o",[[69,4],[69,61]],[[69,46],[69,61]],["Issue"],["port","wire"]],["IQ_supplyValid",[[82,4],[82,53]],[[82,39],[82,53]],["Issue"],["variable","wire"]],["IQ_VAddr_p",[[83,4],[83,49]],[[83,39],[83,49]],["Issue"],["variable","wire"]],["IQ_inst_p",[[84,4],[84,48]],[[84,39],[84,48]],["Issue"],["variable","wire"]],["IQ_hasException_p",[[85,4],[85,56]],[[85,39],[85,56]],["Issue"],["variable","wire"]],["IQ_ExcCode_p",[[86,4],[86,51]],[[86,39],[86,51]],["Issue"],["variable","wire"]],["IQ_predDest_p",[[87,4],[87,52]],[[87,39],[87,52]],["Issue"],["variable","wire"]],["IQ_predTake_p",[[88,4],[88,52]],[[88,39],[88,52]],["Issue"],["variable","wire"]],["IQ_checkPoint_p",[[89,4],[89,54]],[[89,39],[89,54]],["Issue"],["variable","wire"]],["IQ_full",[[90,4],[90,46]],[[90,39],[90,46]],["Issue"],["variable","wire"]],["IQ_empty",[[91,4],[91,47]],[[91,39],[91,47]],["Issue"],["variable","wire"]],["IQ_number_w",[[92,4],[92,50]],[[92,39],[92,50]],["Issue"],["variable","wire"]],["IQ_isRefill_p",[[93,4],[93,52]],[[93,39],[93,52]],["Issue"],["variable","wire"]],["IS_upDateMode_i",[[96,4],[96,30]],[[96,15],[96,30]],["Issue"],["variable","wire"]],["InstQueue_u",[[98,4],[135,5]],[[98,14],[98,25]],["Issue"],["instance","InstQueue"]],["Arbitrator_u",[[137,4],[160,5]],[[137,15],[137,27]],["Issue"],["instance","Arbitrator"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/MEM.v",[[[[[["MEM",[[18,0],[132,2]],[[18,7],[18,10]],[],["module"]],[286,1]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["MEM"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["MEM"],["port","wire"]],["WB_allowin_w_i",[[26,4],[26,53]],[[26,39],[26,53]],["MEM"],["port","wire"]],["PREMEM_valid_w_i",[[27,4],[27,55]],[[27,39],[27,55]],["MEM"],["port","wire"]],["REEXE_okToChange_w_i",[[29,4],[29,59]],[[29,39],[29,59]],["MEM"],["port","wire"]],["WB_hasRisk_w_i",[[31,4],[31,56]],[[31,42],[31,56]],["MEM"],["port","wire"]],["CP0_excOccur_w_i",[[33,4],[33,55]],[[33,39],[33,55]],["MEM"],["port","wire"]],["CP0_exceptSeg_w_i",[[34,4],[34,56]],[[34,39],[34,56]],["MEM"],["port","wire"]],["CP0_readData_w_i",[[35,4],[35,55]],[[35,39],[35,55]],["MEM"],["port","wire"]],["data_hasException",[[37,4],[37,56]],[[37,39],[37,56]],["MEM"],["port","wire"]],["DMMU_tlbRefill_i",[[38,4],[38,55]],[[38,39],[38,55]],["MEM"],["port","wire"]],["DMMU_ExcCode_i",[[39,4],[39,53]],[[39,39],[39,53]],["MEM"],["port","wire"]],["CP0_Cause_w_i",[[40,4],[40,52]],[[40,39],[40,52]],["MEM"],["port","wire"]],["CP0_Status_w_i",[[41,4],[41,53]],[[41,39],[41,53]],["MEM"],["port","wire"]],["data_data_ok",[[43,4],[43,51]],[[43,39],[43,51]],["MEM"],["port","wire"]],["MEM_forwardMode_w_o",[[49,4],[49,59]],[[49,40],[49,59]],["MEM"],["port","wire"]],["MEM_writeNum_w_o",[[50,4],[50,56]],[[50,40],[50,56]],["MEM"],["port","wire"]],["MEM_hasDangerous_w_o",[[52,4],[52,60]],[[52,40],[52,60]],["MEM"],["port","wire"]],["MEM_hasRisk_w_o",[[54,4],[54,55]],[[54,40],[54,55]],["MEM"],["port","wire"]],["MEM_allowin_w_o",[[56,4],[56,55]],[[56,40],[56,55]],["MEM"],["port","wire"]],["MEM_valid_w_o",[[57,4],[57,53]],[[57,40],[57,53]],["MEM"],["port","wire"]],["MEM_ExcCode_w_o",[[75,4],[75,58]],[[75,43],[75,58]],["MEM"],["port","wire"]],["MEM_hasException_w_o",[[76,4],[76,60]],[[76,40],[76,60]],["MEM"],["port","wire"]],["MEM_isDelaySlot_w_o",[[77,4],[77,59]],[[77,40],[77,59]],["MEM"],["port","wire"]],["MEM_exceptPC_w_o",[[78,4],[78,56]],[[78,40],[78,56]],["MEM"],["port","wire"]],["MEM_exceptBadVAddr_w_o",[[79,4],[79,62]],[[79,40],[79,62]],["MEM"],["port","wire"]],["MEM_eret_w_o",[[80,4],[80,52]],[[80,40],[80,52]],["MEM"],["port","wire"]],["MEM_positionCp0_w_o",[[81,4],[81,59]],[[81,40],[81,59]],["MEM"],["port","wire"]],["MEM_writeData_w_o",[[82,4],[82,57]],[[82,40],[82,57]],["MEM"],["port","wire"]],["MEM_nonBlockMark_w_o",[[83,4],[83,60]],[[83,40],[83,60]],["MEM"],["port","wire"]],["MEM_isRefill_w_o",[[84,4],[84,56]],[[84,40],[84,56]],["MEM"],["port","wire"]],["MEM_isInterrupt_w_o",[[85,4],[85,59]],[[85,40],[85,59]],["MEM"],["port","wire"]],["MEM_writeCp0_w_o",[[86,4],[86,56]],[[86,40],[86,56]],["MEM"],["port","wire"]],["PREMEM_writeNum_i",[[92,4],[92,59]],[[92,42],[92,59]],["MEM"],["port","wire"]],["PREMEM_VAddr_i",[[93,4],[93,53]],[[93,39],[93,53]],["MEM"],["port","wire"]],["PREMEM_isDelaySlot_i",[[94,4],[94,59]],[[94,39],[94,59]],["MEM"],["port","wire"]],["PREMEM_isDangerous_i",[[95,4],[95,59]],[[95,39],[95,59]],["MEM"],["port","wire"]],["PREMEM_alignCheck_i",[[96,4],[96,58]],[[96,39],[96,58]],["MEM"],["port","wire"]],["PREMEM_loadSel_i",[[98,4],[98,58]],[[98,42],[98,58]],["MEM"],["port","wire"]],["PREMEM_memReq_i",[[99,4],[99,57]],[[99,42],[99,57]],["MEM"],["port","wire"]],["PREMEM_preliminaryRes_i",[[101,4],[101,65]],[[101,42],[101,65]],["MEM"],["port","wire"]],["PREMEM_nonBlockMark_i",[[102,4],[102,60]],[[102,39],[102,60]],["MEM"],["port","wire"]],["PREMEM_rtData_i",[[103,4],[103,54]],[[103,39],[103,54]],["MEM"],["port","wire"]],["PREMEM_ExcCode_i",[[105,4],[105,58]],[[105,42],[105,58]],["MEM"],["port","wire"]],["PREMEM_hasException_i",[[106,4],[106,60]],[[106,39],[106,60]],["MEM"],["port","wire"]],["PREMEM_exceptBadVAddr_i",[[107,4],[107,62]],[[107,39],[107,62]],["MEM"],["port","wire"]],["PREMEM_eret_i",[[108,4],[108,52]],[[108,39],[108,52]],["MEM"],["port","wire"]],["PREMEM_isRefill_i",[[109,4],[109,56]],[[109,39],[109,56]],["MEM"],["port","wire"]],["PREMEM_exceptionRisk_i",[[110,4],[110,64]],[[110,42],[110,64]],["MEM"],["port","wire"]],["PREMEM_positionCp0_i",[[111,4],[111,59]],[[111,39],[111,59]],["MEM"],["port","wire"]],["PREMEM_readCp0_i",[[112,4],[112,55]],[[112,39],[112,55]],["MEM"],["port","wire"]],["PREMEM_writeCp0_i",[[113,4],[113,56]],[[113,39],[113,56]],["MEM"],["port","wire"]],["PREMEM_isCacheInst_i",[[115,4],[115,59]],[[115,39],[115,59]],["MEM"],["port","wire"]],["PREMEM_CacheOperator_i",[[116,4],[116,61]],[[116,39],[116,61]],["MEM"],["port","wire"]],["PREMEM_CacheAddress_i",[[117,4],[117,60]],[[117,39],[117,60]],["MEM"],["port","wire"]],["MEM_exceptionRisk_o",[[122,4],[122,59]],[[122,40],[122,59]],["MEM"],["port","wire"]],["MEM_writeNum_o",[[123,4],[123,54]],[[123,40],[123,54]],["MEM"],["port","wire"]],["MEM_VAddr_o",[[124,4],[124,51]],[[124,40],[124,51]],["MEM"],["port","wire"]],["MEM_rtData_o",[[125,4],[125,52]],[[125,40],[125,52]],["MEM"],["port","wire"]],["MEM_memReq_o",[[126,4],[126,52]],[[126,40],[126,52]],["MEM"],["port","wire"]],["MEM_isDangerous_o",[[127,4],[127,57]],[[127,40],[127,57]],["MEM"],["port","wire"]],["MEM_finalRes_o",[[128,4],[128,57]],[[128,43],[128,57]],["MEM"],["port","wire"]],["MEM_alignCheck_o",[[129,4],[129,56]],[[129,40],[129,56]],["MEM"],["port","wire"]],["MEM_loadSel_o",[[130,4],[130,56]],[[130,43],[130,56]],["MEM"],["port","wire"]],["needClear",[[138,4],[138,29]],[[138,20],[138,29]],["MEM"],["variable","wire"]],["needUpdata",[[139,4],[139,30]],[[139,20],[139,30]],["MEM"],["variable","wire"]],["PREMEM_writeNum_r_i",[[141,1],[141,37]],[[141,18],[141,37]],["MEM"],["variable","reg"]],["PREMEM_VAddr_r_i",[[142,1],[142,38]],[[142,22],[142,38]],["MEM"],["variable","reg"]],["PREMEM_isDelaySlot_r_i",[[143,1],[143,35]],[[143,13],[143,35]],["MEM"],["variable","reg"]],["PREMEM_isDangerous_r_i",[[144,1],[144,35]],[[144,13],[144,35]],["MEM"],["variable","reg"]],["PREMEM_alignCheck_r_i",[[145,1],[145,34]],[[145,13],[145,34]],["MEM"],["variable","reg"]],["PREMEM_loadSel_r_i",[[146,1],[146,37]],[[146,19],[146,37]],["MEM"],["variable","reg"]],["PREMEM_memReq_r_i",[[147,1],[147,30]],[[147,13],[147,30]],["MEM"],["variable","reg"]],["PREMEM_preliminaryRes_r_i",[[148,1],[148,47]],[[148,22],[148,47]],["MEM"],["variable","reg"]],["PREMEM_nonBlockMark_r_i",[[149,1],[149,36]],[[149,13],[149,36]],["MEM"],["variable","reg"]],["PREMEM_rtData_r_i",[[150,1],[150,39]],[[150,22],[150,39]],["MEM"],["variable","reg"]],["PREMEM_ExcCode_r_i",[[151,1],[151,36]],[[151,18],[151,36]],["MEM"],["variable","reg"]],["PREMEM_hasException_r_i",[[152,1],[152,36]],[[152,13],[152,36]],["MEM"],["variable","reg"]],["PREMEM_exceptBadVAddr_r_i",[[153,1],[153,47]],[[153,22],[153,47]],["MEM"],["variable","reg"]],["PREMEM_eret_r_i",[[154,1],[154,28]],[[154,13],[154,28]],["MEM"],["variable","reg"]],["PREMEM_isRefill_r_i",[[155,1],[155,32]],[[155,13],[155,32]],["MEM"],["variable","reg"]],["PREMEM_exceptionRisk_r_i",[[156,1],[156,37]],[[156,13],[156,37]],["MEM"],["variable","reg"]],["PREMEM_positionCp0_r_i",[[157,1],[157,45]],[[157,23],[157,45]],["MEM"],["variable","reg"]],["PREMEM_readCp0_r_i",[[158,1],[158,31]],[[158,13],[158,31]],["MEM"],["variable","reg"]],["PREMEM_writeCp0_r_i",[[159,1],[159,32]],[[159,13],[159,32]],["MEM"],["variable","reg"]],["PREMEM_isCacheInst_r_i",[[160,1],[160,35]],[[160,13],[160,35]],["MEM"],["variable","reg"]],["PREMEM_CacheOperator_r_i",[[161,1],[161,43]],[[161,19],[161,43]],["MEM"],["variable","reg"]],["PREMEM_CacheAddress_r_i",[[162,1],[162,45]],[[162,22],[162,45]],["MEM"],["variable","reg"]],["hasData",[[216,4],[216,15]],[[216,8],[216,15]],["MEM"],["variable","reg"]],["ready",[[217,4],[217,51]],[[217,9],[217,14]],["MEM"],["variable","wire"]],["needFlush",[[221,4],[221,70]],[[221,9],[221,18]],["MEM"],["variable","wire"]],["cannotForward",[[239,4],[239,84]],[[239,12],[239,25]],["MEM"],["variable","wire"]],["has_int",[[253,4],[254,59]],[[253,9],[253,16]],["MEM"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/PREMEM.v",[[[[[["PREMEM",[[17,0],[145,2]],[[17,7],[17,13]],[],["module"]],[358,1]],[[["clk",[[18,4],[18,18]],[[18,15],[18,18]],["PREMEM"],["port","wire"]],["rst",[[19,4],[19,18]],[[19,15],[19,18]],["PREMEM"],["port","wire"]],["MEM_allowin_w_i",[[24,4],[24,54]],[[24,39],[24,54]],["PREMEM"],["port","wire"]],["EXE_down_valid_w_i",[[25,4],[25,57]],[[25,39],[25,57]],["PREMEM"],["port","wire"]],["SBA_okToChange_w_i",[[27,4],[27,57]],[[27,39],[27,57]],["PREMEM"],["port","wire"]],["MEM_hasRisk_w_i",[[29,4],[29,57]],[[29,42],[29,57]],["PREMEM"],["port","wire"]],["CP0_excOccur_w_i",[[31,4],[31,55]],[[31,39],[31,55]],["PREMEM"],["port","wire"]],["CP0_exceptSeg_w_i",[[32,4],[32,56]],[[32,39],[32,56]],["PREMEM"],["port","wire"]],["SBA_flush_w_i",[[33,4],[33,52]],[[33,39],[33,52]],["PREMEM"],["port","wire"]],["data_index_ok",[[35,4],[35,52]],[[35,39],[35,52]],["PREMEM"],["port","wire"]],["PREMEM_forwardMode_w_o",[[41,4],[41,62]],[[41,40],[41,62]],["PREMEM"],["port","wire"]],["PREMEM_writeNum_w_o",[[42,4],[42,59]],[[42,40],[42,59]],["PREMEM"],["port","wire"]],["PREMEM_hasDangerous_w_o",[[44,4],[44,63]],[[44,40],[44,63]],["PREMEM"],["port","wire"]],["PREMEM_hasRisk_w_o",[[46,4],[46,58]],[[46,40],[46,58]],["PREMEM"],["port","wire"]],["PREMEM_allowin_w_o",[[48,4],[48,58]],[[48,40],[48,58]],["PREMEM"],["port","wire"]],["PREMEM_valid_w_o",[[49,4],[49,56]],[[49,40],[49,56]],["PREMEM"],["port","wire"]],["data_index",[[51,4],[51,50]],[[51,40],[51,50]],["PREMEM"],["port","wire"]],["data_req",[[52,4],[52,48]],[[52,40],[52,48]],["PREMEM"],["port","wire"]],["data_wr",[[53,4],[53,50]],[[53,43],[53,50]],["PREMEM"],["port","wire"]],["data_size",[[54,4],[54,49]],[[54,40],[54,49]],["PREMEM"],["port","wire"]],["data_wstrb",[[55,4],[55,50]],[[55,40],[55,50]],["PREMEM"],["port","wire"]],["data_wdata",[[56,4],[56,50]],[[56,40],[56,50]],["PREMEM"],["port","wire"]],["PREMEM_search_w_o",[[58,4],[58,57]],[[58,40],[58,57]],["PREMEM"],["port","wire"]],["PREMEM_read_w_o",[[59,4],[59,55]],[[59,40],[59,55]],["PREMEM"],["port","wire"]],["PREMEM_map_w_o",[[60,4],[60,54]],[[60,40],[60,54]],["PREMEM"],["port","wire"]],["PREMEM_writeI_w_o",[[61,4],[61,57]],[[61,40],[61,57]],["PREMEM"],["port","wire"]],["PREMEM_writeR_w_o",[[62,4],[62,57]],[[62,40],[62,57]],["PREMEM"],["port","wire"]],["PREMEM_VAddr_w_o",[[63,4],[63,56]],[[63,40],[63,56]],["PREMEM"],["port","wire"]],["PREMEM_hasException_w_o",[[65,4],[65,63]],[[65,40],[65,63]],["PREMEM"],["port","wire"]],["PREMEM_ExcCode_w_o",[[66,4],[66,61]],[[66,43],[66,61]],["PREMEM"],["port","wire"]],["PREMEM_exceptBadVAddr_w_o",[[67,4],[67,65]],[[67,40],[67,65]],["PREMEM"],["port","wire"]],["PREMEM_isDelaySlot_w_o",[[68,4],[68,62]],[[68,40],[68,62]],["PREMEM"],["port","wire"]],["PREMEM_exceptPC_w_o",[[69,4],[69,59]],[[69,40],[69,59]],["PREMEM"],["port","wire"]],["PREMEM_nonBlockMark_w_o",[[70,4],[70,63]],[[70,40],[70,63]],["PREMEM"],["port","wire"]],["PREMEM_eret_w_o",[[71,4],[71,55]],[[71,40],[71,55]],["PREMEM"],["port","wire"]],["PREMEM_isRefill_w_o",[[72,4],[72,59]],[[72,40],[72,59]],["PREMEM"],["port","wire"]],["PREMEM_isInterrupt_w_o",[[73,4],[73,62]],[[73,40],[73,62]],["PREMEM"],["port","wire"]],["EXE_down_writeNum_i",[[78,4],[78,58]],[[78,39],[78,58]],["PREMEM"],["port","wire"]],["EXE_down_isDelaySlot_i",[[79,4],[79,61]],[[79,39],[79,61]],["PREMEM"],["port","wire"]],["EXE_down_isDangerous_i",[[80,4],[80,61]],[[80,39],[80,61]],["PREMEM"],["port","wire"]],["EXE_down_VAddr_i",[[81,4],[81,55]],[[81,39],[81,55]],["PREMEM"],["port","wire"]],["EXE_down_aluRes_i",[[83,4],[83,59]],[[83,42],[83,59]],["PREMEM"],["port","wire"]],["EXE_down_mduRes_i",[[84,4],[84,56]],[[84,39],[84,56]],["PREMEM"],["port","wire"]],["EXE_down_clRes_i",[[85,4],[85,55]],[[85,39],[85,55]],["PREMEM"],["port","wire"]],["EXE_down_mulRes_i",[[86,4],[86,56]],[[86,39],[86,56]],["PREMEM"],["port","wire"]],["EXE_down_mathResSel_i",[[87,4],[87,60]],[[87,39],[87,60]],["PREMEM"],["port","wire"]],["EXE_down_nonBlockMark_i",[[88,4],[88,62]],[[88,39],[88,62]],["PREMEM"],["port","wire"]],["EXE_up_branchRisk_i",[[90,4],[90,58]],[[90,39],[90,58]],["PREMEM"],["port","wire"]],["EXE_down_ExcCode_i",[[91,4],[91,60]],[[91,42],[91,60]],["PREMEM"],["port","wire"]],["EXE_down_hasException_i",[[92,4],[92,62]],[[92,39],[92,62]],["PREMEM"],["port","wire"]],["EXE_down_exceptionRisk_i",[[93,4],[93,66]],[[93,42],[93,66]],["PREMEM"],["port","wire"]],["EXE_down_exceptBadVAddr_i",[[94,4],[94,64]],[[94,39],[94,64]],["PREMEM"],["port","wire"]],["EXE_down_eret_i",[[95,4],[95,54]],[[95,39],[95,54]],["PREMEM"],["port","wire"]],["EXE_down_isRefill_i",[[96,4],[96,58]],[[96,39],[96,58]],["PREMEM"],["port","wire"]],["EXE_down_positionCp0_i",[[97,4],[97,61]],[[97,39],[97,61]],["PREMEM"],["port","wire"]],["EXE_down_readCp0_i",[[98,4],[98,57]],[[98,39],[98,57]],["PREMEM"],["port","wire"]],["EXE_down_writeCp0_i",[[99,4],[99,58]],[[99,39],[99,58]],["PREMEM"],["port","wire"]],["EXE_down_memReq_i",[[101,4],[101,56]],[[101,39],[101,56]],["PREMEM"],["port","wire"]],["EXE_down_memWR_i",[[102,4],[102,55]],[[102,39],[102,55]],["PREMEM"],["port","wire"]],["EXE_down_memEnable_i",[[103,4],[103,59]],[[103,39],[103,59]],["PREMEM"],["port","wire"]],["EXE_down_memAtom_i",[[104,4],[104,57]],[[104,39],[104,57]],["PREMEM"],["port","wire"]],["EXE_down_storeData_i",[[105,4],[105,59]],[[105,39],[105,59]],["PREMEM"],["port","wire"]],["EXE_down_loadSel_i",[[106,4],[106,60]],[[106,42],[106,60]],["PREMEM"],["port","wire"]],["EXE_down_isTLBInst_i",[[108,4],[108,59]],[[108,39],[108,59]],["PREMEM"],["port","wire"]],["EXE_down_TLBInstOperator_i",[[109,4],[109,65]],[[109,39],[109,65]],["PREMEM"],["port","wire"]],["EXE_down_isCacheInst_i",[[111,4],[111,61]],[[111,39],[111,61]],["PREMEM"],["port","wire"]],["EXE_down_CacheOperator_i",[[112,4],[112,63]],[[112,39],[112,63]],["PREMEM"],["port","wire"]],["PREMEM_writeNum_o",[[118,4],[118,60]],[[118,43],[118,60]],["PREMEM"],["port","wire"]],["PREMEM_VAddr_o",[[119,4],[119,54]],[[119,40],[119,54]],["PREMEM"],["port","wire"]],["PREMEM_isDelaySlot_o",[[120,4],[120,60]],[[120,40],[120,60]],["PREMEM"],["port","wire"]],["PREMEM_isDangerous_o",[[121,4],[121,60]],[[121,40],[121,60]],["PREMEM"],["port","wire"]],["PREMEM_alignCheck_o",[[122,4],[122,59]],[[122,40],[122,59]],["PREMEM"],["port","wire"]],["PREMEM_loadSel_o",[[124,4],[124,59]],[[124,43],[124,59]],["PREMEM"],["port","wire"]],["PREMEM_memReq_o",[[125,4],[125,55]],[[125,40],[125,55]],["PREMEM"],["port","wire"]],["PREMEM_rtData_o",[[126,4],[126,58]],[[126,43],[126,58]],["PREMEM"],["port","wire"]],["PREMEM_preliminaryRes_o",[[128,4],[128,66]],[[128,43],[128,66]],["PREMEM"],["port","wire"]],["PREMEM_nonBlockMark_o",[[129,4],[129,61]],[[129,40],[129,61]],["PREMEM"],["port","wire"]],["PREMEM_ExcCode_o",[[131,4],[131,59]],[[131,43],[131,59]],["PREMEM"],["port","wire"]],["PREMEM_hasException_o",[[132,4],[132,61]],[[132,40],[132,61]],["PREMEM"],["port","wire"]],["PREMEM_exceptionRisk_o",[[133,4],[133,65]],[[133,43],[133,65]],["PREMEM"],["port","wire"]],["PREMEM_exceptBadVAddr_o",[[134,4],[134,63]],[[134,40],[134,63]],["PREMEM"],["port","wire"]],["PREMEM_eret_o",[[135,4],[135,53]],[[135,40],[135,53]],["PREMEM"],["port","wire"]],["PREMEM_isRefill_o",[[136,4],[136,57]],[[136,40],[136,57]],["PREMEM"],["port","wire"]],["PREMEM_positionCp0_o",[[137,4],[137,60]],[[137,40],[137,60]],["PREMEM"],["port","wire"]],["PREMEM_readCp0_o",[[138,4],[138,56]],[[138,40],[138,56]],["PREMEM"],["port","wire"]],["PREMEM_writeCp0_o",[[139,4],[139,57]],[[139,40],[139,57]],["PREMEM"],["port","wire"]],["PREMEM_isCacheInst_o",[[141,4],[141,60]],[[141,40],[141,60]],["PREMEM"],["port","wire"]],["PREMEM_CacheOperator_o",[[142,4],[142,62]],[[142,40],[142,62]],["PREMEM"],["port","wire"]],["PREMEM_CacheAddress_o",[[143,4],[143,61]],[[143,40],[143,61]],["PREMEM"],["port","wire"]],["needClear",[[151,4],[151,29]],[[151,20],[151,29]],["PREMEM"],["variable","wire"]],["needUpdata",[[152,4],[152,30]],[[152,20],[152,30]],["PREMEM"],["variable","wire"]],["EXE_down_writeNum_r_i",[[154,1],[154,39]],[[154,18],[154,39]],["PREMEM"],["variable","reg"]],["EXE_down_isDelaySlot_r_i",[[155,1],[155,37]],[[155,13],[155,37]],["PREMEM"],["variable","reg"]],["EXE_down_isDangerous_r_i",[[156,1],[156,37]],[[156,13],[156,37]],["PREMEM"],["variable","reg"]],["EXE_down_VAddr_r_i",[[157,1],[157,40]],[[157,22],[157,40]],["PREMEM"],["variable","reg"]],["EXE_down_aluRes_r_i",[[158,1],[158,41]],[[158,22],[158,41]],["PREMEM"],["variable","reg"]],["EXE_down_mduRes_r_i",[[159,1],[159,41]],[[159,22],[159,41]],["PREMEM"],["variable","reg"]],["EXE_down_clRes_r_i",[[160,1],[160,31]],[[160,13],[160,31]],["PREMEM"],["variable","reg"]],["EXE_down_mulRes_r_i",[[161,1],[161,41]],[[161,22],[161,41]],["PREMEM"],["variable","reg"]],["EXE_down_mathResSel_r_i",[[162,1],[162,42]],[[162,19],[162,42]],["PREMEM"],["variable","reg"]],["EXE_down_nonBlockMark_r_i",[[163,1],[163,38]],[[163,13],[163,38]],["PREMEM"],["variable","reg"]],["EXE_up_branchRisk_r_i",[[164,1],[164,34]],[[164,13],[164,34]],["PREMEM"],["variable","reg"]],["EXE_down_ExcCode_r_i",[[165,1],[165,38]],[[165,18],[165,38]],["PREMEM"],["variable","reg"]],["EXE_down_hasException_r_i",[[166,1],[166,38]],[[166,13],[166,38]],["PREMEM"],["variable","reg"]],["EXE_down_exceptionRisk_r_i",[[167,1],[167,39]],[[167,13],[167,39]],["PREMEM"],["variable","reg"]],["EXE_down_exceptBadVAddr_r_i",[[168,1],[168,49]],[[168,22],[168,49]],["PREMEM"],["variable","reg"]],["EXE_down_eret_r_i",[[169,1],[169,30]],[[169,13],[169,30]],["PREMEM"],["variable","reg"]],["EXE_down_isRefill_r_i",[[170,1],[170,34]],[[170,13],[170,34]],["PREMEM"],["variable","reg"]],["EXE_down_positionCp0_r_i",[[171,1],[171,47]],[[171,23],[171,47]],["PREMEM"],["variable","reg"]],["EXE_down_readCp0_r_i",[[172,1],[172,33]],[[172,13],[172,33]],["PREMEM"],["variable","reg"]],["EXE_down_writeCp0_r_i",[[173,1],[173,34]],[[173,13],[173,34]],["PREMEM"],["variable","reg"]],["EXE_down_memReq_r_i",[[174,1],[174,32]],[[174,13],[174,32]],["PREMEM"],["variable","reg"]],["EXE_down_memWR_r_i",[[175,1],[175,31]],[[175,13],[175,31]],["PREMEM"],["variable","reg"]],["EXE_down_memEnable_r_i",[[176,1],[176,35]],[[176,13],[176,35]],["PREMEM"],["variable","reg"]],["EXE_down_memAtom_r_i",[[177,1],[177,33]],[[177,13],[177,33]],["PREMEM"],["variable","reg"]],["EXE_down_storeData_r_i",[[178,1],[178,44]],[[178,22],[178,44]],["PREMEM"],["variable","reg"]],["EXE_down_loadSel_r_i",[[179,1],[179,39]],[[179,19],[179,39]],["PREMEM"],["variable","reg"]],["EXE_down_isTLBInst_r_i",[[180,1],[180,35]],[[180,13],[180,35]],["PREMEM"],["variable","reg"]],["EXE_down_TLBInstOperator_r_i",[[181,1],[181,47]],[[181,19],[181,47]],["PREMEM"],["variable","reg"]],["EXE_down_isCacheInst_r_i",[[182,1],[182,37]],[[182,13],[182,37]],["PREMEM"],["variable","reg"]],["EXE_down_CacheOperator_r_i",[[183,1],[183,45]],[[183,19],[183,45]],["PREMEM"],["variable","reg"]],["isLLinst",[[252,4],[252,86]],[[252,9],[252,17]],["PREMEM"],["variable","wire"]],["isSCinst",[[253,4],[253,85]],[[253,9],[253,17]],["PREMEM"],["variable","wire"]],["LLbit",[[254,4],[254,13]],[[254,8],[254,13]],["PREMEM"],["variable","reg"]],["hasData",[[266,4],[266,15]],[[266,8],[266,15]],["PREMEM"],["variable","reg"]],["cache_noAccept",[[268,4],[268,66]],[[268,11],[268,25]],["PREMEM"],["variable","wire"]],["store_conflict",[[269,4],[269,67]],[[269,11],[269,25]],["PREMEM"],["variable","wire"]],["tlb_conflict",[[270,4],[270,70]],[[270,11],[270,23]],["PREMEM"],["variable","wire"]],["ready",[[271,4],[271,68]],[[271,9],[271,14]],["PREMEM"],["variable","wire"]],["needFlush",[[275,4],[275,73]],[[275,9],[275,18]],["PREMEM"],["variable","wire"]],["pre_valid",[[276,4],[276,57]],[[276,9],[276,18]],["PREMEM"],["variable","wire"]],["ok_to_do_tlbInst",[[291,4],[291,104]],[[291,11],[291,27]],["PREMEM"],["variable","wire"]],["size",[[308,4],[309,69]],[[308,15],[308,19]],["PREMEM"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/PrimaryBranchAmend.v",[[],null,0]],["/home/hgh/code/chong/mycpu/core/Main/PrimaryExceptionProcessor.v",[[[[[["PrimaryExceptionProcessor",[[19,0],[92,2]],[[19,7],[19,32]],[],["module"]],[461,null]],[[["clk",[[20,4],[20,42]],[[20,39],[20,42]],["PrimaryExceptionProcessor"],["port","wire"]],["rst",[[21,4],[21,42]],[[21,39],[21,42]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_writeCp0_w_i",[[23,4],[23,55]],[[23,39],[23,55]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_positionCp0_w_i",[[24,4],[24,58]],[[24,39],[24,58]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_writeData_w_i",[[25,4],[25,56]],[[25,39],[25,56]],["PrimaryExceptionProcessor"],["port","wire"]],["DMMU_TLBPwrite_i",[[27,4],[27,55]],[[27,39],[27,55]],["PrimaryExceptionProcessor"],["port","wire"]],["DMMU_TLBRwrite_i",[[28,4],[28,55]],[[28,39],[28,55]],["PrimaryExceptionProcessor"],["port","wire"]],["DMMU_Index_i",[[29,4],[29,54]],[[29,42],[29,54]],["PrimaryExceptionProcessor"],["port","wire"]],["DMMU_EntryHi_i",[[30,4],[30,56]],[[30,42],[30,56]],["PrimaryExceptionProcessor"],["port","wire"]],["DMMU_EntryLo0_i",[[31,4],[31,57]],[[31,42],[31,57]],["PrimaryExceptionProcessor"],["port","wire"]],["DMMU_EntryLo1_i",[[32,4],[32,57]],[[32,42],[32,57]],["PrimaryExceptionProcessor"],["port","wire"]],["DMMU_PageMask_i",[[33,4],[33,57]],[[33,42],[33,57]],["PrimaryExceptionProcessor"],["port","wire"]],["WB_hasRisk_w_i",[[37,4],[37,53]],[[37,39],[37,53]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_hasException_w_i",[[38,4],[38,59]],[[38,39],[38,59]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_ExcCode_w_i",[[39,4],[39,57]],[[39,42],[39,57]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_isDelaySlot_w_i",[[40,4],[40,58]],[[40,39],[40,58]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_exceptPC_w_i",[[41,4],[41,55]],[[41,39],[41,55]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_exceptBadVAddr_w_i",[[42,4],[42,61]],[[42,39],[42,61]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_nonBlockMark_w_i",[[43,4],[43,59]],[[43,39],[43,59]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_eret_w_i",[[44,4],[44,51]],[[44,39],[44,51]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_isRefill_w_i",[[45,4],[45,55]],[[45,39],[45,55]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_isInterrupt_w_i",[[46,4],[46,58]],[[46,39],[46,58]],["PrimaryExceptionProcessor"],["port","wire"]],["MEM_hasRisk_w_i",[[50,4],[50,54]],[[50,39],[50,54]],["PrimaryExceptionProcessor"],["port","wire"]],["PREMEM_hasException_w_i",[[51,4],[51,62]],[[51,39],[51,62]],["PrimaryExceptionProcessor"],["port","wire"]],["PREMEM_ExcCode_w_i",[[52,4],[52,60]],[[52,42],[52,60]],["PrimaryExceptionProcessor"],["port","wire"]],["PREMEM_isDelaySlot_w_i",[[53,4],[53,61]],[[53,39],[53,61]],["PrimaryExceptionProcessor"],["port","wire"]],["PREMEM_exceptPC_w_i",[[54,4],[54,58]],[[54,39],[54,58]],["PrimaryExceptionProcessor"],["port","wire"]],["PREMEM_exceptBadVAddr_w_i",[[55,4],[55,64]],[[55,39],[55,64]],["PrimaryExceptionProcessor"],["port","wire"]],["PREMEM_nonBlockMark_w_i",[[56,4],[56,62]],[[56,39],[56,62]],["PrimaryExceptionProcessor"],["port","wire"]],["PREMEM_eret_w_i",[[57,4],[57,54]],[[57,39],[57,54]],["PrimaryExceptionProcessor"],["port","wire"]],["PREMEM_isRefill_w_i",[[58,4],[58,58]],[[58,39],[58,58]],["PrimaryExceptionProcessor"],["port","wire"]],["PREMEM_isInterrupt_w_i",[[59,4],[59,61]],[[59,39],[59,61]],["PrimaryExceptionProcessor"],["port","wire"]],["PREMEM_hasRisk_w_i",[[62,4],[62,57]],[[62,39],[62,57]],["PrimaryExceptionProcessor"],["port","wire"]],["EXE_down_hasExceprion_w_i",[[63,1],[63,58]],[[63,33],[63,58]],["PrimaryExceptionProcessor"],["port","wire"]],["EXE_down_ExcCode_w_i",[[64,1],[64,54]],[[64,34],[64,54]],["PrimaryExceptionProcessor"],["port","wire"]],["EXE_down_isDelaySlot_w_i",[[65,4],[65,63]],[[65,39],[65,63]],["PrimaryExceptionProcessor"],["port","wire"]],["EXE_down_exceptPC_w_i",[[66,4],[66,60]],[[66,39],[66,60]],["PrimaryExceptionProcessor"],["port","wire"]],["EXE_down_exceptBadVAddr_w_i",[[67,4],[67,66]],[[67,39],[67,66]],["PrimaryExceptionProcessor"],["port","wire"]],["EXE_down_nonBlockMark_w_i",[[68,4],[68,64]],[[68,39],[68,64]],["PrimaryExceptionProcessor"],["port","wire"]],["EXE_down_eret_w_i",[[69,4],[69,56]],[[69,39],[69,56]],["PrimaryExceptionProcessor"],["port","wire"]],["EXE_down_isRefill_w_i",[[70,4],[70,60]],[[70,39],[70,60]],["PrimaryExceptionProcessor"],["port","wire"]],["EXE_down_isInterrupt_w_i",[[71,4],[71,63]],[[71,39],[71,63]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_Status_w_o",[[74,4],[74,54]],[[74,40],[74,54]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_Cause_w_o",[[75,4],[75,53]],[[75,40],[75,53]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_Config_w_o",[[76,4],[76,54]],[[76,40],[76,54]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_readData_w_o",[[79,4],[79,56]],[[79,40],[79,56]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_excOccur_w_o",[[80,4],[80,56]],[[80,40],[80,56]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_excDestPC_w_o",[[81,4],[81,57]],[[81,40],[81,57]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_nonBlockMark_w_o",[[82,4],[82,60]],[[82,40],[82,60]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_EntryHi_w_o",[[83,4],[83,55]],[[83,40],[83,55]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_EntryLo0_w_o",[[84,4],[84,56]],[[84,40],[84,56]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_EntryLo1_w_o",[[85,4],[85,56]],[[85,40],[85,56]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_PageMask_w_o",[[86,4],[86,56]],[[86,40],[86,56]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_Index_w_o",[[87,4],[87,53]],[[87,40],[87,53]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_Random_w_o",[[88,4],[88,54]],[[88,40],[88,54]],["PrimaryExceptionProcessor"],["port","wire"]],["CP0_exceptSeg_w_o",[[89,4],[89,57]],[[89,40],[89,57]],["PrimaryExceptionProcessor"],["port","wire"]],["ext_int",[[91,4],[91,51]],[[91,44],[91,51]],["PrimaryExceptionProcessor"],["port","wire"]],["Index",[[94,4],[94,40]],[[94,35],[94,40]],["PrimaryExceptionProcessor"],["variable","wire"]],["EntryLo0",[[95,4],[95,43]],[[95,35],[95,43]],["PrimaryExceptionProcessor"],["variable","wire"]],["EntryLo1",[[96,4],[96,43]],[[96,35],[96,43]],["PrimaryExceptionProcessor"],["variable","wire"]],["BadVAdder",[[97,4],[97,44]],[[97,35],[97,44]],["PrimaryExceptionProcessor"],["variable","wire"]],["Count",[[98,4],[98,40]],[[98,35],[98,40]],["PrimaryExceptionProcessor"],["variable","wire"]],["EntryHi",[[99,4],[99,42]],[[99,35],[99,42]],["PrimaryExceptionProcessor"],["variable","wire"]],["Compare",[[100,4],[100,42]],[[100,35],[100,42]],["PrimaryExceptionProcessor"],["variable","wire"]],["Status",[[101,4],[101,41]],[[101,35],[101,41]],["PrimaryExceptionProcessor"],["variable","wire"]],["Cause",[[102,4],[102,40]],[[102,35],[102,40]],["PrimaryExceptionProcessor"],["variable","wire"]],["EPC",[[103,4],[103,38]],[[103,35],[103,38]],["PrimaryExceptionProcessor"],["variable","wire"]],["Config",[[104,4],[104,41]],[[104,35],[104,41]],["PrimaryExceptionProcessor"],["variable","wire"]],["Config1",[[105,4],[105,42]],[[105,35],[105,42]],["PrimaryExceptionProcessor"],["variable","wire"]],["TLBPwrite",[[109,4],[109,53]],[[109,25],[109,34]],["PrimaryExceptionProcessor"],["variable","wire"]],["TLBRwrite",[[110,4],[110,53]],[[110,25],[110,34]],["PrimaryExceptionProcessor"],["variable","wire"]],["tlbwIndex",[[111,4],[111,54]],[[111,28],[111,37]],["PrimaryExceptionProcessor"],["variable","wire"]],["tlbwEntryHi",[[112,4],[112,56]],[[112,28],[112,39]],["PrimaryExceptionProcessor"],["variable","wire"]],["tlbwEntryLo0",[[113,4],[113,57]],[[113,28],[113,40]],["PrimaryExceptionProcessor"],["variable","wire"]],["tlbwEntryLo1",[[114,4],[114,57]],[[114,28],[114,40]],["PrimaryExceptionProcessor"],["variable","wire"]],["tlbwPageMask",[[115,4],[115,57]],[[115,28],[115,40]],["PrimaryExceptionProcessor"],["variable","wire"]],["mtc0_wen",[[117,4],[117,58]],[[117,28],[117,36]],["PrimaryExceptionProcessor"],["variable","wire"]],["mtc0_addr",[[118,4],[118,61]],[[118,28],[118,37]],["PrimaryExceptionProcessor"],["variable","wire"]],["mfc0_addr",[[119,4],[119,61]],[[119,28],[119,37]],["PrimaryExceptionProcessor"],["variable","wire"]],["mtc0_wdata",[[120,4],[120,59]],[[120,28],[120,38]],["PrimaryExceptionProcessor"],["variable","wire"]],["EXE_packedInfo",[[124,4],[132,9]],[[124,21],[124,35]],["PrimaryExceptionProcessor"],["variable","wire"]],["MEM_packedInfo",[[133,4],[141,9]],[[133,21],[133,35]],["PrimaryExceptionProcessor"],["variable","wire"]],["PREMEM_packedInfo",[[142,4],[150,9]],[[142,21],[142,38]],["PrimaryExceptionProcessor"],["variable","wire"]],["selectedInfo",[[151,4],[153,80]],[[151,21],[151,33]],["PrimaryExceptionProcessor"],["variable","wire"]],["hasException",[[154,4],[154,40]],[[154,28],[154,40]],["PrimaryExceptionProcessor"],["variable","wire"]],["ExcCode",[[155,4],[155,35]],[[155,28],[155,35]],["PrimaryExceptionProcessor"],["variable","wire"]],["isDelaySlot",[[156,4],[156,39]],[[156,28],[156,39]],["PrimaryExceptionProcessor"],["variable","wire"]],["exceptPC",[[157,4],[157,36]],[[157,28],[157,36]],["PrimaryExceptionProcessor"],["variable","wire"]],["nonBlockMark",[[158,4],[158,40]],[[158,28],[158,40]],["PrimaryExceptionProcessor"],["variable","wire"]],["eret",[[159,4],[159,32]],[[159,28],[159,32]],["PrimaryExceptionProcessor"],["variable","wire"]],["exceptBadVAddr",[[160,4],[160,42]],[[160,28],[160,42]],["PrimaryExceptionProcessor"],["variable","wire"]],["isExceptionInNormal",[[170,4],[170,82]],[[170,12],[170,31]],["PrimaryExceptionProcessor"],["variable","wire"]],["Status_exl",[[178,4],[178,19]],[[178,9],[178,19]],["PrimaryExceptionProcessor"],["variable","reg"]],["Status_im",[[195,4],[195,37]],[[195,28],[195,37]],["PrimaryExceptionProcessor"],["variable","reg"]],["Status_ie",[[206,4],[206,21]],[[206,12],[206,21]],["PrimaryExceptionProcessor"],["variable","reg"]],["Cause_bd",[[220,4],[220,16]],[[220,8],[220,16]],["PrimaryExceptionProcessor"],["variable","reg"]],["Cause_ti",[[231,4],[231,16]],[[231,8],[231,16]],["PrimaryExceptionProcessor"],["variable","reg"]],["Cause_ip",[[245,4],[245,32]],[[245,24],[245,32]],["PrimaryExceptionProcessor"],["variable","reg"]],["Cause_exccode",[[267,4],[267,37]],[[267,24],[267,37]],["PrimaryExceptionProcessor"],["variable","reg"]],["epc",[[280,4],[280,35]],[[280,32],[280,35]],["PrimaryExceptionProcessor"],["variable","reg"]],["badVaddr",[[292,4],[292,40]],[[292,32],[292,40]],["PrimaryExceptionProcessor"],["variable","reg"]],["badVaddrCode",[[293,4],[294,79]],[[293,12],[293,24]],["PrimaryExceptionProcessor"],["variable","wire"]],["count",[[303,4],[303,37]],[[303,32],[303,37]],["PrimaryExceptionProcessor"],["variable","reg"]],["tick",[[304,4],[304,36]],[[304,32],[304,36]],["PrimaryExceptionProcessor"],["variable","reg"]],["compare",[[326,4],[326,31]],[[326,24],[326,31]],["PrimaryExceptionProcessor"],["variable","reg"]],["Index_p",[[339,4],[339,19]],[[339,12],[339,19]],["PrimaryExceptionProcessor"],["variable","reg"]],["Index_index",[[350,4],[350,35]],[[350,24],[350,35]],["PrimaryExceptionProcessor"],["variable","reg"]],["entryLo0",[[363,4],[363,36]],[[363,28],[363,36]],["PrimaryExceptionProcessor"],["variable","reg"]],["entryLo1",[[378,4],[378,36]],[[378,28],[378,36]],["PrimaryExceptionProcessor"],["variable","reg"]],["entryHi",[[393,4],[393,35]],[[393,28],[393,35]],["PrimaryExceptionProcessor"],["variable","reg"]],["Config_k0",[[408,4],[408,29]],[[408,20],[408,29]],["PrimaryExceptionProcessor"],["variable","reg"]],["writeK0",[[440,4],[440,59]],[[440,12],[440,19]],["PrimaryExceptionProcessor"],["variable","wire"]]],[],[[[["get_cp0_count",[[457,30],[460,9]],[[458,21],[459,15]],["PrimaryExceptionProcessor"],["function"]],[461,null]],[]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"],null,null,[["ALL_INFO",[[122,4],[123,4]],[[122,12],[122,20]],["source.systemverilog"],["macro"]],["ALL_INFO_LEN",[[123,4],[124,4]],[[123,12],[123,24]],["source.systemverilog"],["macro"]]]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/REEXE.v",[[[[[["REEXE",[[18,0],[54,2]],[[18,7],[18,12]],[],["module"]],[105,1]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["REEXE"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["REEXE"],["port","wire"]],["SBA_valid_w_i",[[25,4],[25,52]],[[25,39],[25,52]],["REEXE"],["port","wire"]],["MEM_allowin_w_i",[[26,4],[26,54]],[[26,39],[26,54]],["REEXE"],["port","wire"]],["REEXE_okToChange_w_o",[[32,4],[32,60]],[[32,40],[32,60]],["REEXE"],["port","wire"]],["REEXE_valid_w_o",[[33,4],[33,55]],[[33,40],[33,55]],["REEXE"],["port","wire"]],["REEXE_forwardMode_w_o",[[35,4],[35,61]],[[35,40],[35,61]],["REEXE"],["port","wire"]],["REEXE_writeNum_w_o",[[36,4],[36,58]],[[36,40],[36,58]],["REEXE"],["port","wire"]],["SBA_writeNum_i",[[41,4],[41,53]],[[41,39],[41,53]],["REEXE"],["port","wire"]],["SBA_VAddr_i",[[42,4],[42,50]],[[42,39],[42,50]],["REEXE"],["port","wire"]],["SBA_aluRes_i",[[44,4],[44,54]],[[44,42],[44,54]],["REEXE"],["port","wire"]],["REEXE_writeNum_o",[[49,4],[49,56]],[[49,40],[49,56]],["REEXE"],["port","wire"]],["REEXE_VAddr_o",[[50,4],[50,53]],[[50,40],[50,53]],["REEXE"],["port","wire"]],["REEXE_regData_o",[[52,4],[52,58]],[[52,43],[52,58]],["REEXE"],["port","wire"]],["needClear",[[59,4],[59,29]],[[59,20],[59,29]],["REEXE"],["variable","wire"]],["needUpdata",[[60,4],[60,30]],[[60,20],[60,30]],["REEXE"],["variable","wire"]],["SBA_writeNum_r_i",[[62,1],[62,34]],[[62,18],[62,34]],["REEXE"],["variable","reg"]],["SBA_VAddr_r_i",[[63,1],[63,35]],[[63,22],[63,35]],["REEXE"],["variable","reg"]],["SBA_aluRes_r_i",[[64,1],[64,36]],[[64,22],[64,36]],["REEXE"],["variable","reg"]],["hasData",[[80,4],[80,15]],[[80,8],[80,15]],["REEXE"],["variable","reg"]],["ready",[[81,4],[81,21]],[[81,9],[81,14]],["REEXE"],["variable","wire"]],["needFlush",[[83,4],[83,25]],[[83,9],[83,18]],["REEXE"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/SecondBranchAmend.v",[[[[[["SecondBranchAmend",[[18,0],[77,2]],[[18,7],[18,24]],[],["module"]],[170,1]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["SecondBranchAmend"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["SecondBranchAmend"],["port","wire"]],["MEM_hasRisk_w_i",[[25,4],[25,54]],[[25,39],[25,54]],["SecondBranchAmend"],["port","wire"]],["CP0_excOccur_w_i",[[27,4],[27,55]],[[27,39],[27,55]],["SecondBranchAmend"],["port","wire"]],["CP0_exceptSeg_w_i",[[28,4],[28,56]],[[28,39],[28,56]],["SecondBranchAmend"],["port","wire"]],["EXE_up_valid_w_i",[[30,4],[30,55]],[[30,39],[30,55]],["SecondBranchAmend"],["port","wire"]],["PREMEM_allowin_w_i",[[31,4],[31,57]],[[31,39],[31,57]],["SecondBranchAmend"],["port","wire"]],["SBA_okToChange_w_o",[[37,4],[37,58]],[[37,40],[37,58]],["SecondBranchAmend"],["port","wire"]],["SBA_valid_w_o",[[38,4],[38,53]],[[38,40],[38,53]],["SecondBranchAmend"],["port","wire"]],["SBA_forwardMode_w_o",[[40,4],[40,59]],[[40,40],[40,59]],["SecondBranchAmend"],["port","wire"]],["SBA_writeNum_w_o",[[41,4],[41,56]],[[41,40],[41,56]],["SecondBranchAmend"],["port","wire"]],["SBA_nonBlockDS_w_o",[[42,4],[42,58]],[[42,40],[42,58]],["SecondBranchAmend"],["port","wire"]],["SBA_branchRisk_w_o",[[43,4],[43,58]],[[43,40],[43,58]],["SecondBranchAmend"],["port","wire"]],["SBA_flush_w_o",[[45,4],[45,57]],[[45,44],[45,57]],["SecondBranchAmend"],["port","wire"]],["SBA_erroVAddr_w_o",[[46,4],[46,61]],[[46,44],[46,61]],["SecondBranchAmend"],["port","wire"]],["SBA_corrDest_w_o",[[47,4],[47,60]],[[47,44],[47,60]],["SecondBranchAmend"],["port","wire"]],["SBA_corrTake_w_o",[[48,4],[48,60]],[[48,44],[48,60]],["SecondBranchAmend"],["port","wire"]],["SBA_checkPoint_w_o",[[49,4],[49,58]],[[49,40],[49,58]],["SecondBranchAmend"],["port","wire"]],["SBA_repairAction_w_o",[[50,4],[50,60]],[[50,40],[50,60]],["SecondBranchAmend"],["port","wire"]],["EXE_up_writeNum_i",[[55,4],[55,56]],[[55,39],[55,56]],["SecondBranchAmend"],["port","wire"]],["EXE_up_VAddr_i",[[56,4],[56,53]],[[56,39],[56,53]],["SecondBranchAmend"],["port","wire"]],["EXE_up_aluRes_i",[[58,4],[58,57]],[[58,42],[58,57]],["SecondBranchAmend"],["port","wire"]],["EXE_up_corrDest_i",[[61,4],[61,56]],[[61,39],[61,56]],["SecondBranchAmend"],["port","wire"]],["EXE_up_corrTake_i",[[62,4],[62,56]],[[62,39],[62,56]],["SecondBranchAmend"],["port","wire"]],["EXE_up_repairAction_i",[[63,4],[63,60]],[[63,39],[63,60]],["SecondBranchAmend"],["port","wire"]],["EXE_up_checkPoint_i",[[64,4],[64,58]],[[64,39],[64,58]],["SecondBranchAmend"],["port","wire"]],["EXE_up_branchRisk_i",[[65,4],[65,58]],[[65,39],[65,58]],["SecondBranchAmend"],["port","wire"]],["EXE_up_isBranch_i",[[66,4],[66,56]],[[66,39],[66,56]],["SecondBranchAmend"],["port","wire"]],["EXE_down_nonBlockDS_i",[[67,4],[67,60]],[[67,39],[67,60]],["SecondBranchAmend"],["port","wire"]],["SBA_writeNum_o",[[72,4],[72,54]],[[72,40],[72,54]],["SecondBranchAmend"],["port","wire"]],["SBA_VAddr_o",[[73,4],[73,51]],[[73,40],[73,51]],["SecondBranchAmend"],["port","wire"]],["SBA_aluRes_o",[[75,4],[75,55]],[[75,43],[75,55]],["SecondBranchAmend"],["port","wire"]],["had_branch_flush",[[80,4],[80,24]],[[80,8],[80,24]],["SecondBranchAmend"],["variable","reg"]],["needClear",[[83,4],[83,29]],[[83,20],[83,29]],["SecondBranchAmend"],["variable","wire"]],["needUpdata",[[84,4],[84,30]],[[84,20],[84,30]],["SecondBranchAmend"],["variable","wire"]],["EXE_up_writeNum_r_i",[[86,1],[86,37]],[[86,18],[86,37]],["SecondBranchAmend"],["variable","reg"]],["EXE_up_VAddr_r_i",[[87,1],[87,38]],[[87,22],[87,38]],["SecondBranchAmend"],["variable","reg"]],["EXE_up_aluRes_r_i",[[88,1],[88,39]],[[88,22],[88,39]],["SecondBranchAmend"],["variable","reg"]],["EXE_up_corrDest_r_i",[[89,1],[89,41]],[[89,22],[89,41]],["SecondBranchAmend"],["variable","reg"]],["EXE_up_corrTake_r_i",[[90,1],[90,32]],[[90,13],[90,32]],["SecondBranchAmend"],["variable","reg"]],["EXE_up_repairAction_r_i",[[91,1],[91,47]],[[91,24],[91,47]],["SecondBranchAmend"],["variable","reg"]],["EXE_up_checkPoint_r_i",[[92,1],[92,46]],[[92,25],[92,46]],["SecondBranchAmend"],["variable","reg"]],["EXE_up_branchRisk_r_i",[[93,1],[93,34]],[[93,13],[93,34]],["SecondBranchAmend"],["variable","reg"]],["EXE_up_isBranch_r_i",[[94,1],[94,32]],[[94,13],[94,32]],["SecondBranchAmend"],["variable","reg"]],["EXE_down_nonBlockDS_r_i",[[95,1],[95,36]],[[95,13],[95,36]],["SecondBranchAmend"],["variable","reg"]],["hasData",[[125,4],[125,15]],[[125,8],[125,15]],["SecondBranchAmend"],["variable","reg"]],["ready",[[126,4],[126,74]],[[126,9],[126,14]],["SecondBranchAmend"],["variable","wire"]],["needFlush",[[128,4],[128,70]],[[128,9],[128,18]],["SecondBranchAmend"],["variable","wire"]],["pre_valid",[[129,4],[129,55]],[[129,9],[129,18]],["SecondBranchAmend"],["variable","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/TLB.v",[[[[[["TLB",[[18,0],[68,2]],[[18,7],[18,10]],[],["module"]],[92,14]],[[["clk",[[19,4],[19,18]],[[19,15],[19,18]],["TLB"],["port","wire"]],["rst",[[20,4],[20,18]],[[20,15],[20,18]],["TLB"],["port","wire"]],["inst_tlbReq_i",[[22,4],[22,49]],[[22,36],[22,49]],["TLB"],["port","wire"]],["inst_vpn2_i",[[23,4],[23,42]],[[23,31],[23,42]],["TLB"],["port","wire"]],["inst_oddPage_i",[[24,4],[24,48]],[[24,34],[24,48]],["TLB"],["port","wire"]],["inst_asid_i",[[25,4],[25,42]],[[25,31],[25,42]],["TLB"],["port","wire"]],["inst_hit_o",[[26,4],[26,42]],[[26,32],[26,42]],["TLB"],["port","wire"]],["inst_index_o",[[27,4],[27,44]],[[27,32],[27,44]],["TLB"],["port","wire"]],["inst_pfn_o",[[28,4],[28,42]],[[28,32],[28,42]],["TLB"],["port","wire"]],["inst_c_o",[[29,4],[29,40]],[[29,32],[29,40]],["TLB"],["port","wire"]],["inst_d_o",[[30,4],[30,40]],[[30,32],[30,40]],["TLB"],["port","wire"]],["inst_v_o",[[31,4],[31,40]],[[31,32],[31,40]],["TLB"],["port","wire"]],["data_tlbReq_i",[[34,4],[34,49]],[[34,36],[34,49]],["TLB"],["port","wire"]],["data_vpn2_i",[[35,4],[35,42]],[[35,31],[35,42]],["TLB"],["port","wire"]],["data_oddPage_i",[[36,4],[36,45]],[[36,31],[36,45]],["TLB"],["port","wire"]],["data_asid_i",[[37,4],[37,42]],[[37,31],[37,42]],["TLB"],["port","wire"]],["data_index_o",[[38,4],[38,44]],[[38,32],[38,44]],["TLB"],["port","wire"]],["data_pfn_o",[[39,4],[39,42]],[[39,32],[39,42]],["TLB"],["port","wire"]],["data_hit_o",[[40,4],[40,42]],[[40,32],[40,42]],["TLB"],["port","wire"]],["data_c_o",[[41,4],[41,40]],[[41,32],[41,40]],["TLB"],["port","wire"]],["data_d_o",[[42,4],[42,40]],[[42,32],[42,40]],["TLB"],["port","wire"]],["data_v_o",[[43,4],[43,40]],[[43,32],[43,40]],["TLB"],["port","wire"]],["w_enbale_i",[[46,4],[46,41]],[[46,31],[46,41]],["TLB"],["port","wire"]],["w_index_i",[[47,4],[47,40]],[[47,31],[47,40]],["TLB"],["port","wire"]],["w_vpn2_i",[[48,4],[48,39]],[[48,31],[48,39]],["TLB"],["port","wire"]],["w_asid_i",[[49,4],[49,39]],[[49,31],[49,39]],["TLB"],["port","wire"]],["w_mask_i",[[50,4],[50,39]],[[50,31],[50,39]],["TLB"],["port","wire"]],["w_g_i",[[51,4],[51,36]],[[51,31],[51,36]],["TLB"],["port","wire"]],["w_pfn0_i",[[52,4],[52,39]],[[52,31],[52,39]],["TLB"],["port","wire"]],["w_flags0_i",[[53,4],[53,41]],[[53,31],[53,41]],["TLB"],["port","wire"]],["w_pfn1_i",[[54,4],[54,39]],[[54,31],[54,39]],["TLB"],["port","wire"]],["w_flags1_i",[[55,4],[55,41]],[[55,31],[55,41]],["TLB"],["port","wire"]],["r_enbale_i",[[58,4],[58,41]],[[58,31],[58,41]],["TLB"],["port","wire"]],["r_index_i",[[59,4],[59,40]],[[59,31],[59,40]],["TLB"],["port","wire"]],["r_vpn2_o",[[60,4],[60,43]],[[60,35],[60,43]],["TLB"],["port","wire"]],["r_asid_o",[[61,4],[61,40]],[[61,32],[61,40]],["TLB"],["port","wire"]],["r_mask_o",[[62,4],[62,40]],[[62,32],[62,40]],["TLB"],["port","wire"]],["r_g_o",[[63,4],[63,37]],[[63,32],[63,37]],["TLB"],["port","wire"]],["r_pfn0_o",[[64,4],[64,40]],[[64,32],[64,40]],["TLB"],["port","wire"]],["r_flags0_o",[[65,4],[65,42]],[[65,32],[65,42]],["TLB"],["port","wire"]],["r_pfn1_o",[[66,4],[66,40]],[[66,32],[66,40]],["TLB"],["port","wire"]],["r_flags1_o",[[67,4],[67,42]],[[67,32],[67,42]],["TLB"],["port","wire"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]],["/home/hgh/code/chong/mycpu/core/Main/WriteBack.v",[[],null,0]],["/home/hgh/code/chong/mycpu/core/MyDefines.v",[[null,[],null,null,[["/home/hgh/code/chong/mycpu/core/MyDefines.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["OPEN_CACHE",[[1,0],[2,0]],[[1,8],[1,18]],["source.systemverilog"],["macro"]],["REG_FILE",[[5,0],[6,0]],[[5,8],[5,16]],["source.systemverilog"],["macro"]],["HILO_FILE",[[6,0],[7,0]],[[6,8],[6,17]],["source.systemverilog"],["macro"]],["STARTPOINT",[[12,4],[13,4]],[[12,12],[12,22]],["source.systemverilog"],["macro"]],["STARTLINE",[[13,4],[14,0]],[[13,12],[13,21]],["source.systemverilog"],["macro"]],["ZEROWORD",[[16,0],[17,0]],[[16,8],[16,16]],["source.systemverilog"],["macro"]],["SINGLE_WORD_LEN",[[17,0],[18,0]],[[17,8],[17,23]],["source.systemverilog"],["macro"]],["SINGLE_WORD",[[18,0],[19,0]],[[18,8],[18,19]],["source.systemverilog"],["macro"]],["FOUR_WORDS",[[19,0],[20,0]],[[19,8],[19,18]],["source.systemverilog"],["macro"]],["TRUE",[[20,0],[21,0]],[[20,8],[20,12]],["source.systemverilog"],["macro"]],["FALSE",[[21,0],[22,0]],[[21,8],[21,13]],["source.systemverilog"],["macro"]],["SRAM_WRITE",[[22,0],[23,0]],[[22,8],[22,18]],["source.systemverilog"],["macro"]],["SRAM_READ",[[23,0],[24,0]],[[23,8],[23,17]],["source.systemverilog"],["macro"]],["EXCCODE",[[26,0],[27,0]],[[26,8],[26,15]],["source.systemverilog"],["macro"]],["EXCCODE_LEN",[[27,0],[28,0]],[[27,8],[27,19]],["source.systemverilog"],["macro"]],["NOEXCCODE",[[28,0],[29,0]],[[28,8],[28,17]],["source.systemverilog"],["macro"]],["INT",[[29,0],[30,0]],[[29,8],[29,11]],["source.systemverilog"],["macro"]],["MOD",[[30,0],[31,0]],[[30,8],[30,11]],["source.systemverilog"],["macro"]],["TLBL",[[31,0],[32,0]],[[31,8],[31,12]],["source.systemverilog"],["macro"]],["TLBS",[[32,0],[33,0]],[[32,8],[32,12]],["source.systemverilog"],["macro"]],["ADEL",[[33,0],[34,0]],[[33,8],[33,12]],["source.systemverilog"],["macro"]],["ADES",[[34,0],[35,0]],[[34,8],[34,12]],["source.systemverilog"],["macro"]],["SYS",[[35,0],[36,0]],[[35,8],[35,11]],["source.systemverilog"],["macro"]],["BP",[[36,0],[37,0]],[[36,8],[36,10]],["source.systemverilog"],["macro"]],["RI",[[37,0],[38,0]],[[37,8],[37,10]],["source.systemverilog"],["macro"]],["CPU",[[38,0],[39,0]],[[38,8],[38,11]],["source.systemverilog"],["macro"]],["OV",[[39,0],[40,0]],[[39,8],[39,10]],["source.systemverilog"],["macro"]],["TR",[[40,0],[41,0]],[[40,8],[40,10]],["source.systemverilog"],["macro"]],["CACHE_TAG",[[43,0],[44,0]],[[43,8],[43,17]],["source.systemverilog"],["macro"]],["CACHE_TAG_ZERO",[[44,0],[45,0]],[[44,8],[44,22]],["source.systemverilog"],["macro"]],["CACHE_INDEX",[[45,0],[46,0]],[[45,8],[45,19]],["source.systemverilog"],["macro"]],["CACHE_INDEX_ZERO",[[46,0],[47,0]],[[46,8],[46,24]],["source.systemverilog"],["macro"]],["INST_NUM_LEN",[[47,0],[48,0]],[[47,8],[47,20]],["source.systemverilog"],["macro"]],["INST_NUM",[[48,0],[49,0]],[[48,8],[48,16]],["source.systemverilog"],["macro"]],["B_SELECT",[[51,0],[52,0]],[[51,8],[51,16]],["source.systemverilog"],["macro"]],["B_SEL_LEN",[[52,0],[53,0]],[[52,8],[52,17]],["source.systemverilog"],["macro"]],["PHT_TAKE",[[53,0],[54,0]],[[53,8],[53,16]],["source.systemverilog"],["macro"]],["MUST_TAKE",[[54,0],[55,0]],[[54,8],[54,17]],["source.systemverilog"],["macro"]],["BTB_DEST",[[55,0],[56,0]],[[55,8],[55,16]],["source.systemverilog"],["macro"]],["IJTC_DEST",[[56,0],[57,0]],[[56,8],[56,17]],["source.systemverilog"],["macro"]],["RAS_DEST",[[57,0],[58,0]],[[57,8],[57,16]],["source.systemverilog"],["macro"]],["GHT_DEST_PC_LEN",[[62,0],[63,0]],[[62,8],[62,23]],["source.systemverilog"],["macro"]],["GHT_DEST_PC",[[63,0],[64,0]],[[63,8],[63,19]],["source.systemverilog"],["macro"]],["GHT_REG_LEN",[[66,0],[67,0]],[[66,8],[66,19]],["source.systemverilog"],["macro"]],["GHT_REG",[[67,0],[68,0]],[[67,8],[67,15]],["source.systemverilog"],["macro"]],["GHT_CHECK_BASE",[[68,0],[69,0]],[[68,8],[68,22]],["source.systemverilog"],["macro"]],["GHT_CHECK_REG",[[69,0],[70,0]],[[69,8],[69,21]],["source.systemverilog"],["macro"]],["GHT_CHECKPOINT_LEN",[[70,0],[71,0]],[[70,8],[70,26]],["source.systemverilog"],["macro"]],["GHT_CHECKPOINT",[[71,0],[72,0]],[[71,8],[71,22]],["source.systemverilog"],["macro"]],["PHT_COUNTER_LEN",[[75,0],[76,0]],[[75,8],[75,23]],["source.systemverilog"],["macro"]],["PHT_CHECK_COUNT",[[76,0],[77,0]],[[76,8],[76,23]],["source.systemverilog"],["macro"]],["PHT_CHECK_BASE",[[77,0],[78,0]],[[77,8],[77,22]],["source.systemverilog"],["macro"]],["PHT_CHECKPOINT_LEN",[[78,0],[79,0]],[[78,8],[78,26]],["source.systemverilog"],["macro"]],["PHT_CHECKPOINT",[[79,0],[80,0]],[[79,8],[79,22]],["source.systemverilog"],["macro"]],["RAS_SIZE",[[82,0],[83,0]],[[82,8],[82,16]],["source.systemverilog"],["macro"]],["RAS_PC_LEN",[[83,0],[84,0]],[[83,8],[83,18]],["source.systemverilog"],["macro"]],["RAS_WIDTH_LEN",[[84,0],[85,0]],[[84,8],[84,21]],["source.systemverilog"],["macro"]],["RAS_ENRTY_WIDTH",[[85,0],[86,0]],[[85,8],[85,23]],["source.systemverilog"],["macro"]],["RAS_ENRTY_NUM_LEN",[[86,0],[87,0]],[[86,8],[86,25]],["source.systemverilog"],["macro"]],["RAS_ENRTY_NUM",[[87,0],[88,0]],[[87,8],[87,21]],["source.systemverilog"],["macro"]],["RAS_CHECKPOINT_LEN",[[88,0],[89,0]],[[88,8],[88,26]],["source.systemverilog"],["macro"]],["RAS_CHECKPOINT",[[89,0],[90,0]],[[89,8],[89,22]],["source.systemverilog"],["macro"]],["RAS_CHECK_PC",[[90,0],[91,0]],[[90,8],[90,20]],["source.systemverilog"],["macro"]],["RAS_CHECK_TOP",[[91,0],[92,0]],[[91,8],[91,21]],["source.systemverilog"],["macro"]],["ALL_CHECKPOINT_LEN",[[93,0],[94,0]],[[93,8],[93,26]],["source.systemverilog"],["macro"]],["ALL_CHECKPOINT",[[94,0],[95,0]],[[94,8],[94,22]],["source.systemverilog"],["macro"]],["NO_CHECKPOINT",[[95,0],[96,0]],[[95,8],[95,21]],["source.systemverilog"],["macro"]],["REPAIR_ACTION",[[98,0],[99,0]],[[98,8],[98,21]],["source.systemverilog"],["macro"]],["NO_REPAIRE_ACTION",[[99,0],[100,0]],[[99,8],[99,25]],["source.systemverilog"],["macro"]],["REPAIR_ACTION_LEN",[[100,0],[101,0]],[[100,8],[100,25]],["source.systemverilog"],["macro"]],["NEED_REPAIR",[[101,0],[103,0]],[[101,8],[101,19]],["source.systemverilog"],["macro"]],["PHT_ACTION",[[103,0],[104,0]],[[103,8],[103,18]],["source.systemverilog"],["macro"]],["PHT_REPAIRE",[[104,0],[105,0]],[[104,8],[104,19]],["source.systemverilog"],["macro"]],["PHT_DIRECT",[[105,0],[106,0]],[[105,8],[105,18]],["source.systemverilog"],["macro"]],["PHT_NOACTION",[[106,0],[107,0]],[[106,8],[106,20]],["source.systemverilog"],["macro"]],["RAS_ACTION",[[108,0],[109,0]],[[108,8],[108,18]],["source.systemverilog"],["macro"]],["RAS_PUSH",[[109,0],[110,0]],[[109,8],[109,16]],["source.systemverilog"],["macro"]],["RAS_POP",[[110,0],[111,0]],[[110,8],[110,15]],["source.systemverilog"],["macro"]],["RAS_REPAIRE",[[111,0],[112,0]],[[111,8],[111,19]],["source.systemverilog"],["macro"]],["RAS_NOACTION",[[112,0],[114,0]],[[112,8],[112,20]],["source.systemverilog"],["macro"]],["IJTC_ACTION",[[114,0],[115,0]],[[114,8],[114,19]],["source.systemverilog"],["macro"]],["IJTC_UPDATA_REG",[[115,0],[116,0]],[[115,8],[115,23]],["source.systemverilog"],["macro"]],["IJTC_REPAIRE",[[116,0],[117,0]],[[116,8],[116,20]],["source.systemverilog"],["macro"]],["IJTC_DIRECT",[[117,0],[118,0]],[[117,8],[117,19]],["source.systemverilog"],["macro"]],["IJTC_NOACTION",[[118,0],[119,0]],[[118,8],[118,21]],["source.systemverilog"],["macro"]],["BTB_ACTION",[[120,0],[121,0]],[[120,8],[120,18]],["source.systemverilog"],["macro"]],["BTB_REPAIRE",[[121,0],[122,0]],[[121,8],[121,19]],["source.systemverilog"],["macro"]],["BTB_NOACTION",[[122,0],[123,0]],[[122,8],[122,20]],["source.systemverilog"],["macro"]],["TEST1",[[124,0],[125,0]],[[124,8],[124,13]],["source.systemverilog"],["macro"]],["IQ_ENTRY_LEN",[[125,0],[126,0]],[[125,8],[125,20]],["source.systemverilog"],["macro"]],["IQ_LENTH",[[126,0],[127,0]],[[126,8],[126,16]],["source.systemverilog"],["macro"]],["IQ_VALID",[[127,0],[128,0]],[[127,8],[127,16]],["source.systemverilog"],["macro"]],["IQ_VALID_SINGLE",[[128,0],[129,0]],[[128,8],[128,23]],["source.systemverilog"],["macro"]],["IQ_VALID_DUAL",[[129,0],[130,0]],[[129,8],[129,21]],["source.systemverilog"],["macro"]],["IQ_VALID_NON",[[130,0],[131,0]],[[130,8],[130,20]],["source.systemverilog"],["macro"]],["IQ_CAPABILITY",[[131,0],[132,0]],[[131,8],[131,21]],["source.systemverilog"],["macro"]],["IQ_GAP",[[132,0],[133,0]],[[132,8],[132,14]],["source.systemverilog"],["macro"]],["IQ_NUMBER_BIT",[[133,0],[134,0]],[[133,8],[133,21]],["source.systemverilog"],["macro"]],["IQ_POINT_BIT",[[134,0],[135,0]],[[134,8],[134,20]],["source.systemverilog"],["macro"]],["IQ_NUMBER_WID",[[135,0],[137,0]],[[135,8],[135,21]],["source.systemverilog"],["macro"]],["IQ_CAP_WIDTH",[[137,0],[138,0]],[[137,8],[137,20]],["source.systemverilog"],["macro"]],["IQ_POINT",[[138,0],[139,0]],[[138,8],[138,16]],["source.systemverilog"],["macro"]],["IQ_NUMBER",[[139,0],[140,0]],[[139,8],[139,17]],["source.systemverilog"],["macro"]],["IQ_POINT_SIGN",[[140,0],[141,0]],[[140,8],[140,21]],["source.systemverilog"],["macro"]],["NO_DEMAND",[[143,0],[144,0]],[[143,8],[143,17]],["source.systemverilog"],["macro"]],["ONE_DEMAND",[[144,0],[145,0]],[[144,8],[144,18]],["source.systemverilog"],["macro"]],["TWO_DEMAND",[[145,0],[146,0]],[[145,8],[145,18]],["source.systemverilog"],["macro"]],["GPR_NUM",[[147,0],[148,0]],[[147,8],[147,15]],["source.systemverilog"],["macro"]],["GPR_NUM_LEN",[[148,0],[149,0]],[[148,8],[148,19]],["source.systemverilog"],["macro"]],["EXCEPRION_SEL_LEN",[[151,0],[152,0]],[[151,8],[151,25]],["source.systemverilog"],["macro"]],["EXCEPRION_SEL",[[152,0],[153,0]],[[152,8],[152,21]],["source.systemverilog"],["macro"]],["EXCEPRION_OV",[[153,0],[154,0]],[[153,8],[153,20]],["source.systemverilog"],["macro"]],["EXCEPRION_TR",[[154,0],[155,0]],[[154,8],[154,20]],["source.systemverilog"],["macro"]],["OPRAND_SEL",[[158,0],[159,0]],[[158,8],[158,18]],["source.systemverilog"],["macro"]],["OPRAND_SEL_LEN",[[159,0],[160,0]],[[159,8],[159,22]],["source.systemverilog"],["macro"]],["SEL_DELAYSLOT_PC",[[161,0],[162,0]],[[161,8],[161,24]],["source.systemverilog"],["macro"]],["SEL_SA_FIELD",[[162,0],[163,0]],[[162,8],[162,20]],["source.systemverilog"],["macro"]],["SEL_RS_DATA",[[163,0],[164,0]],[[163,8],[163,19]],["source.systemverilog"],["macro"]],["SEL_INST_OFFSET",[[165,0],[166,0]],[[165,8],[165,23]],["source.systemverilog"],["macro"]],["SEL_EXTENDED_IMM",[[166,0],[167,0]],[[166,8],[166,24]],["source.systemverilog"],["macro"]],["SEL_RT_DATA",[[167,0],[168,1]],[[167,8],[167,19]],["source.systemverilog"],["macro"]],["WRITENUM_SEL",[[169,0],[170,0]],[[169,8],[169,20]],["source.systemverilog"],["macro"]],["WRITENUM_SEL_LEN",[[170,0],[171,0]],[[170,8],[170,24]],["source.systemverilog"],["macro"]],["SEL_31GPR",[[171,0],[172,0]],[[171,8],[171,17]],["source.systemverilog"],["macro"]],["SEL_RT_NUM",[[172,0],[173,0]],[[172,8],[172,18]],["source.systemverilog"],["macro"]],["SEL_RD_NUM",[[173,0],[174,0]],[[173,8],[173,18]],["source.systemverilog"],["macro"]],["ISSUE_MODE",[[176,0],[177,0]],[[176,8],[176,18]],["source.systemverilog"],["macro"]],["NO_ISSUE",[[177,0],[178,0]],[[177,8],[177,16]],["source.systemverilog"],["macro"]],["SINGLE_ISSUE",[[178,0],[179,0]],[[178,8],[178,20]],["source.systemverilog"],["macro"]],["DUAL_ISSUE",[[179,0],[180,0]],[[179,8],[179,18]],["source.systemverilog"],["macro"]],["AT_SLOT_ZERO",[[180,0],[181,0]],[[180,8],[180,20]],["source.systemverilog"],["macro"]],["AT_SLOT_ONE",[[181,0],[182,0]],[[181,8],[181,19]],["source.systemverilog"],["macro"]],["EXTEND_ACTION",[[184,0],[185,0]],[[184,8],[184,21]],["source.systemverilog"],["macro"]],["EXTEND_ACTION_LEN",[[185,0],[186,0]],[[185,8],[185,25]],["source.systemverilog"],["macro"]],["ZERO_EXTEND_IMMED",[[186,0],[187,0]],[[186,8],[186,25]],["source.systemverilog"],["macro"]],["SIGN_EXTEND_IMMED",[[187,0],[188,0]],[[187,8],[187,25]],["source.systemverilog"],["macro"]],["ZERO_EXTEND_INDEX",[[188,0],[189,0]],[[188,8],[188,25]],["source.systemverilog"],["macro"]],["FORWARD_MODE",[[191,0],[192,0]],[[191,8],[191,20]],["source.systemverilog"],["macro"]],["FORWARD_MODE_LEN",[[192,0],[193,0]],[[192,8],[192,24]],["source.systemverilog"],["macro"]],["FORWARD_EXE_DOWN_BIT",[[193,0],[194,0]],[[193,8],[193,28]],["source.systemverilog"],["macro"]],["FORWARD_EXE_UP_BIT",[[194,0],[195,0]],[[194,8],[194,26]],["source.systemverilog"],["macro"]],["FORWARD_PREMEM_BIT",[[195,0],[196,0]],[[195,8],[195,26]],["source.systemverilog"],["macro"]],["FORWARD_SBA_BIT",[[196,0],[197,0]],[[196,8],[196,23]],["source.systemverilog"],["macro"]],["FORWARD_MEM_BIT",[[197,0],[198,0]],[[197,8],[197,23]],["source.systemverilog"],["macro"]],["FORWARD_REEXE_BIT",[[198,0],[199,0]],[[198,8],[198,25]],["source.systemverilog"],["macro"]],["FORWARD_ID_BIT",[[199,0],[200,0]],[[199,8],[199,22]],["source.systemverilog"],["macro"]],["FORWARD_MODE_EXE_DOWN",[[201,0],[202,0]],[[201,8],[201,29]],["source.systemverilog"],["macro"]],["FORWARD_MODE_EXE_UP",[[202,0],[203,0]],[[202,8],[202,27]],["source.systemverilog"],["macro"]],["FORWARD_MODE_PREMEM",[[203,0],[204,0]],[[203,8],[203,27]],["source.systemverilog"],["macro"]],["FORWARD_MODE_SBA",[[204,0],[205,0]],[[204,8],[204,24]],["source.systemverilog"],["macro"]],["FORWARD_MODE_MEM",[[205,0],[206,0]],[[205,8],[205,24]],["source.systemverilog"],["macro"]],["FORWARD_MODE_REEXE",[[206,0],[207,0]],[[206,8],[206,26]],["source.systemverilog"],["macro"]],["FORWARD_MODE_ID",[[207,0],[208,0]],[[207,8],[207,23]],["source.systemverilog"],["macro"]],["ALUOP_LEN",[[210,0],[211,0]],[[210,8],[210,17]],["source.systemverilog"],["macro"]],["ALUOP",[[211,0],[212,0]],[[211,8],[211,13]],["source.systemverilog"],["macro"]],["ALU_MOVN",[[212,0],[213,0]],[[212,8],[212,16]],["source.systemverilog"],["macro"]],["ALU_MOVZ",[[213,0],[214,0]],[[213,8],[213,16]],["source.systemverilog"],["macro"]],["ALU_ADD",[[214,0],[215,0]],[[214,8],[214,15]],["source.systemverilog"],["macro"]],["ALU_SUB",[[215,0],[216,0]],[[215,8],[215,15]],["source.systemverilog"],["macro"]],["ALU_AND",[[216,0],[217,0]],[[216,8],[216,15]],["source.systemverilog"],["macro"]],["ALU_OR",[[217,0],[218,0]],[[217,8],[217,14]],["source.systemverilog"],["macro"]],["ALU_NOR",[[218,0],[219,0]],[[218,8],[218,15]],["source.systemverilog"],["macro"]],["ALU_XOR",[[219,0],[220,0]],[[219,8],[219,15]],["source.systemverilog"],["macro"]],["ALU_SLT",[[220,0],[221,0]],[[220,8],[220,15]],["source.systemverilog"],["macro"]],["ALU_SLTU",[[221,0],[222,0]],[[221,8],[221,16]],["source.systemverilog"],["macro"]],["ALU_SLL",[[222,0],[223,0]],[[222,8],[222,15]],["source.systemverilog"],["macro"]],["ALU_SRL",[[223,0],[224,0]],[[223,8],[223,15]],["source.systemverilog"],["macro"]],["ALU_SRA",[[224,0],[225,0]],[[224,8],[224,15]],["source.systemverilog"],["macro"]],["ALU_LUI",[[225,0],[226,0]],[[225,8],[225,15]],["source.systemverilog"],["macro"]],["MDUOP",[[227,0],[228,0]],[[227,8],[227,13]],["source.systemverilog"],["macro"]],["MDUOP_LEN",[[228,0],[229,0]],[[228,8],[228,17]],["source.systemverilog"],["macro"]],["MDU_MULT",[[229,0],[230,0]],[[229,8],[229,16]],["source.systemverilog"],["macro"]],["MDU_MULU",[[230,0],[231,0]],[[230,8],[230,16]],["source.systemverilog"],["macro"]],["MDU_DIV",[[231,0],[232,0]],[[231,8],[231,15]],["source.systemverilog"],["macro"]],["MDU_DIVU",[[232,0],[233,0]],[[232,8],[232,16]],["source.systemverilog"],["macro"]],["MDU_ADD",[[233,0],[234,0]],[[233,8],[233,15]],["source.systemverilog"],["macro"]],["MDU_SUB",[[234,0],[235,0]],[[234,8],[234,15]],["source.systemverilog"],["macro"]],["MDU_MULR",[[235,0],[236,0]],[[235,8],[235,16]],["source.systemverilog"],["macro"]],["MDU_CLO",[[236,0],[237,0]],[[236,8],[236,15]],["source.systemverilog"],["macro"]],["MDU_CLZ",[[237,0],[239,0]],[[237,8],[237,15]],["source.systemverilog"],["macro"]],["MDU_REQ",[[239,0],[240,0]],[[239,8],[239,15]],["source.systemverilog"],["macro"]],["MDU_REQ_LEN",[[240,0],[241,0]],[[240,8],[240,19]],["source.systemverilog"],["macro"]],["MUL_REQ",[[241,0],[242,0]],[[241,8],[241,15]],["source.systemverilog"],["macro"]],["MUL_SIGN",[[242,0],[243,0]],[[242,8],[242,16]],["source.systemverilog"],["macro"]],["DIV_REQ",[[243,0],[244,0]],[[243,8],[243,15]],["source.systemverilog"],["macro"]],["DIV_SIGN",[[244,0],[245,0]],[[244,8],[244,16]],["source.systemverilog"],["macro"]],["MT_REQ",[[245,0],[246,0]],[[245,8],[245,14]],["source.systemverilog"],["macro"]],["MT_DEST",[[246,0],[247,0]],[[246,8],[246,15]],["source.systemverilog"],["macro"]],["ACCUM_REQ",[[247,0],[248,0]],[[247,8],[247,17]],["source.systemverilog"],["macro"]],["ACCUM_OP",[[248,0],[249,0]],[[248,8],[248,16]],["source.systemverilog"],["macro"]],["MATH_SEL",[[250,0],[251,0]],[[250,8],[250,16]],["source.systemverilog"],["macro"]],["MATH_SEL_LEN",[[251,0],[252,0]],[[251,8],[251,20]],["source.systemverilog"],["macro"]],["MATH_ALU",[[252,0],[253,0]],[[252,8],[252,16]],["source.systemverilog"],["macro"]],["MATH_MDU",[[253,0],[254,0]],[[253,8],[253,16]],["source.systemverilog"],["macro"]],["MATH_CL",[[254,0],[255,0]],[[254,8],[254,15]],["source.systemverilog"],["macro"]],["MATH_MULR",[[255,0],[256,0]],[[255,8],[255,17]],["source.systemverilog"],["macro"]],["TRAP_KIND",[[257,0],[258,0]],[[257,8],[257,17]],["source.systemverilog"],["macro"]],["TRAP_KIND_LEN",[[258,0],[259,0]],[[258,8],[258,21]],["source.systemverilog"],["macro"]],["TRAP_EQUAL",[[259,0],[260,0]],[[259,8],[259,18]],["source.systemverilog"],["macro"]],["TRAP_NEQUAL",[[260,0],[261,0]],[[260,8],[260,19]],["source.systemverilog"],["macro"]],["TRAP_LT_LTU",[[261,0],[262,0]],[[261,8],[261,19]],["source.systemverilog"],["macro"]],["TRAP_GE_GEU",[[262,0],[263,0]],[[262,8],[262,19]],["source.systemverilog"],["macro"]],["BRANCH_KIND",[[265,0],[266,0]],[[265,8],[265,19]],["source.systemverilog"],["macro"]],["BRANCH_KIND_LEN",[[266,0],[267,0]],[[266,8],[266,23]],["source.systemverilog"],["macro"]],["BRANCH_EQUAL",[[267,0],[268,0]],[[267,8],[267,20]],["source.systemverilog"],["macro"]],["BRANCH_NEQ",[[268,0],[269,0]],[[268,8],[268,18]],["source.systemverilog"],["macro"]],["BRANCH_GE",[[269,0],[270,0]],[[269,8],[269,17]],["source.systemverilog"],["macro"]],["BRANCH_LT",[[270,0],[271,0]],[[270,8],[270,17]],["source.systemverilog"],["macro"]],["BRANCH_LE",[[271,0],[272,0]],[[271,8],[271,17]],["source.systemverilog"],["macro"]],["BRANCH_GT",[[272,0],[273,0]],[[272,8],[272,17]],["source.systemverilog"],["macro"]],["HILO",[[275,0],[276,0]],[[275,8],[275,12]],["source.systemverilog"],["macro"]],["HI_WRITE",[[276,0],[277,0]],[[276,8],[276,16]],["source.systemverilog"],["macro"]],["LO_WRITE",[[277,0],[278,0]],[[277,8],[277,16]],["source.systemverilog"],["macro"]],["HI_READ",[[278,0],[279,0]],[[278,8],[278,15]],["source.systemverilog"],["macro"]],["LO_READ",[[279,0],[280,0]],[[279,8],[279,15]],["source.systemverilog"],["macro"]],["CP0_POSITION",[[281,0],[282,4]],[[281,8],[281,20]],["source.systemverilog"],["macro"]],["ADDR_STATUS",[[284,4],[285,4]],[[284,12],[284,23]],["source.systemverilog"],["macro"]],["BEV",[[285,4],[286,4]],[[285,12],[285,15]],["source.systemverilog"],["macro"]],["IM0",[[286,4],[287,4]],[[286,12],[286,15]],["source.systemverilog"],["macro"]],["IM1",[[287,4],[288,4]],[[287,12],[287,15]],["source.systemverilog"],["macro"]],["IM2",[[288,4],[289,4]],[[288,12],[288,15]],["source.systemverilog"],["macro"]],["IM3",[[289,4],[290,4]],[[289,12],[289,15]],["source.systemverilog"],["macro"]],["IM4",[[290,4],[291,4]],[[290,12],[290,15]],["source.systemverilog"],["macro"]],["IM5",[[291,4],[292,4]],[[291,12],[291,15]],["source.systemverilog"],["macro"]],["IM6",[[292,4],[293,4]],[[292,12],[292,15]],["source.systemverilog"],["macro"]],["IM7",[[293,4],[294,4]],[[293,12],[293,15]],["source.systemverilog"],["macro"]],["EXL",[[294,4],[295,4]],[[294,12],[294,15]],["source.systemverilog"],["macro"]],["IE",[[295,4],[296,4]],[[295,12],[295,14]],["source.systemverilog"],["macro"]],["ADDR_CAUSE",[[297,4],[298,4]],[[297,13],[297,23]],["source.systemverilog"],["macro"]],["BD",[[298,4],[299,4]],[[298,12],[298,14]],["source.systemverilog"],["macro"]],["TI",[[299,4],[300,4]],[[299,12],[299,14]],["source.systemverilog"],["macro"]],["IP0",[[300,4],[301,4]],[[300,12],[300,15]],["source.systemverilog"],["macro"]],["IP1",[[301,4],[302,4]],[[301,12],[301,15]],["source.systemverilog"],["macro"]],["IP2",[[302,4],[303,4]],[[302,12],[302,15]],["source.systemverilog"],["macro"]],["IP3",[[303,4],[304,4]],[[303,12],[303,15]],["source.systemverilog"],["macro"]],["IP4",[[304,4],[305,4]],[[304,12],[304,15]],["source.systemverilog"],["macro"]],["IP5",[[305,4],[306,4]],[[305,12],[305,15]],["source.systemverilog"],["macro"]],["IP6",[[306,4],[307,4]],[[306,12],[306,15]],["source.systemverilog"],["macro"]],["IP7",[[307,4],[308,4]],[[307,12],[307,15]],["source.systemverilog"],["macro"]],["ADDR_COMPARE",[[309,4],[310,4]],[[309,13],[309,25]],["source.systemverilog"],["macro"]],["ADDR_COUNT",[[312,4],[313,4]],[[312,13],[312,23]],["source.systemverilog"],["macro"]],["ADDR_EPC",[[315,4],[316,4]],[[315,13],[315,21]],["source.systemverilog"],["macro"]],["ADDR_BADVADDR",[[318,4],[319,4]],[[318,13],[318,26]],["source.systemverilog"],["macro"]],["P",[[321,4],[322,4]],[[321,16],[321,17]],["source.systemverilog"],["macro"]],["INDEX",[[322,4],[323,4]],[[322,16],[322,21]],["source.systemverilog"],["macro"]],["ADDR_INDEX",[[323,4],[324,4]],[[323,16],[323,26]],["source.systemverilog"],["macro"]],["LO_FPN",[[326,4],[327,4]],[[326,16],[326,22]],["source.systemverilog"],["macro"]],["LO_C",[[327,4],[328,4]],[[327,16],[327,20]],["source.systemverilog"],["macro"]],["LO_D",[[328,4],[329,4]],[[328,16],[328,20]],["source.systemverilog"],["macro"]],["LO_V",[[329,4],[330,4]],[[329,16],[329,20]],["source.systemverilog"],["macro"]],["LO_G",[[330,4],[331,4]],[[330,16],[330,20]],["source.systemverilog"],["macro"]],["ADDR_ENRTYLO0",[[331,4],[332,4]],[[331,16],[331,29]],["source.systemverilog"],["macro"]],["ADDR_ENRTYLO1",[[334,4],[335,4]],[[334,16],[334,29]],["source.systemverilog"],["macro"]],["HI_VPN",[[337,4],[338,4]],[[337,16],[337,22]],["source.systemverilog"],["macro"]],["HI_ASID",[[338,4],[339,4]],[[338,16],[338,23]],["source.systemverilog"],["macro"]],["ADDR_ENRTYHI",[[339,4],[340,4]],[[339,16],[339,28]],["source.systemverilog"],["macro"]],["K0",[[342,4],[343,4]],[[342,12],[342,14]],["source.systemverilog"],["macro"]],["ADDR_CONFIG",[[343,4],[344,4]],[[343,12],[343,23]],["source.systemverilog"],["macro"]],["MMU_SIZE",[[346,4],[347,4]],[[346,12],[346,20]],["source.systemverilog"],["macro"]],["IS",[[347,4],[348,4]],[[347,12],[347,14]],["source.systemverilog"],["macro"]],["IL",[[348,4],[349,4]],[[348,12],[348,14]],["source.systemverilog"],["macro"]],["IA",[[349,4],[350,4]],[[349,12],[349,14]],["source.systemverilog"],["macro"]],["DS",[[350,4],[351,4]],[[350,12],[350,14]],["source.systemverilog"],["macro"]],["DL",[[351,4],[352,4]],[[351,12],[351,14]],["source.systemverilog"],["macro"]],["DA",[[352,4],[353,4]],[[352,12],[352,14]],["source.systemverilog"],["macro"]],["ADDR_CONFIG1",[[353,4],[354,4]],[[353,12],[353,24]],["source.systemverilog"],["macro"]],["REQ_LOAD",[[357,0],[358,0]],[[357,8],[357,16]],["source.systemverilog"],["macro"]],["REQ_STORE",[[358,0],[359,0]],[[358,8],[358,17]],["source.systemverilog"],["macro"]],["TLB_INST",[[360,0],[361,0]],[[360,8],[360,16]],["source.systemverilog"],["macro"]],["TLB_INST_LEN",[[361,0],[362,0]],[[361,8],[361,20]],["source.systemverilog"],["macro"]],["TLB_INST_TBLP",[[362,0],[363,0]],[[362,8],[362,21]],["source.systemverilog"],["macro"]],["TLB_INST_TBLRI",[[363,0],[364,0]],[[363,8],[363,22]],["source.systemverilog"],["macro"]],["TLB_INST_TBLWI",[[364,0],[365,0]],[[364,8],[364,22]],["source.systemverilog"],["macro"]],["TLB_INST_TBLWR",[[365,0],[366,0]],[[365,8],[365,22]],["source.systemverilog"],["macro"]],["CACHE_OP",[[367,0],[368,0]],[[367,8],[367,16]],["source.systemverilog"],["macro"]],["STAGE",[[369,0],[370,0]],[[369,8],[369,13]],["source.systemverilog"],["macro"]],["SATGE_LEN",[[370,0],[371,0]],[[370,8],[370,17]],["source.systemverilog"],["macro"]],["SATGE_DATAOK",[[371,0],[372,0]],[[371,8],[371,20]],["source.systemverilog"],["macro"]],["STAGE_EXE_UP",[[372,0],[373,0]],[[372,8],[372,20]],["source.systemverilog"],["macro"]],["STAGE_EXE_DOWN",[[373,0],[374,0]],[[373,8],[373,22]],["source.systemverilog"],["macro"]],["STAGE_SBA",[[374,0],[375,0]],[[374,8],[374,17]],["source.systemverilog"],["macro"]],["STAGE_PERMEM",[[375,0],[376,0]],[[375,8],[375,20]],["source.systemverilog"],["macro"]],["STAGE_REEXE",[[376,0],[377,0]],[[376,8],[376,19]],["source.systemverilog"],["macro"]],["STAGE_MEM",[[377,0],[378,0]],[[377,8],[377,17]],["source.systemverilog"],["macro"]],["STAGE_PBA",[[378,0],[379,0]],[[378,8],[378,17]],["source.systemverilog"],["macro"]],["STAGE_WB",[[379,0],[380,0]],[[379,8],[379,16]],["source.systemverilog"],["macro"]],["LOAD_MODE",[[382,0],[383,0]],[[382,8],[382,17]],["source.systemverilog"],["macro"]],["LOAD_MODE_LB",[[383,0],[384,0]],[[383,8],[383,20]],["source.systemverilog"],["macro"]],["LOAD_MODE_LBU",[[384,0],[385,0]],[[384,8],[384,21]],["source.systemverilog"],["macro"]],["LOAD_MODE_LH",[[385,0],[386,0]],[[385,8],[385,20]],["source.systemverilog"],["macro"]],["LOAD_MODE_LHU",[[386,0],[387,0]],[[386,8],[386,21]],["source.systemverilog"],["macro"]],["LOAD_MODE_LW",[[387,0],[388,0]],[[387,8],[387,20]],["source.systemverilog"],["macro"]],["LOAD_MODE_LWL",[[388,0],[389,0]],[[388,8],[388,21]],["source.systemverilog"],["macro"]],["LOAD_MODE_LWR",[[389,0],[391,0]],[[389,8],[389,21]],["source.systemverilog"],["macro"]],["LOAD_SEL",[[391,0],[392,0]],[[391,8],[391,16]],["source.systemverilog"],["macro"]],["LOAD_SEL_LB",[[392,0],[393,0]],[[392,8],[392,19]],["source.systemverilog"],["macro"]],["LOAD_SEL_LBU",[[393,0],[394,0]],[[393,8],[393,20]],["source.systemverilog"],["macro"]],["LOAD_SEL_LH",[[394,0],[395,0]],[[394,8],[394,19]],["source.systemverilog"],["macro"]],["LOAD_SEL_LHU",[[395,0],[396,0]],[[395,8],[395,20]],["source.systemverilog"],["macro"]],["LOAD_SEL_LW",[[396,0],[397,0]],[[396,8],[396,19]],["source.systemverilog"],["macro"]],["LOAD_SEL_R1",[[397,0],[398,0]],[[397,8],[397,19]],["source.systemverilog"],["macro"]],["LOAD_SEL_R2",[[398,0],[399,0]],[[398,8],[398,19]],["source.systemverilog"],["macro"]],["LOAD_SEL_R3",[[399,0],[400,0]],[[399,8],[399,19]],["source.systemverilog"],["macro"]],["LOAD_SEL_L0",[[400,0],[401,0]],[[400,8],[400,19]],["source.systemverilog"],["macro"]],["LOAD_SEL_L1",[[401,0],[402,0]],[[401,8],[401,19]],["source.systemverilog"],["macro"]],["LOAD_SEL_L2",[[402,0],[403,0]],[[402,8],[402,19]],["source.systemverilog"],["macro"]],["LOAD_LB_BIT",[[403,0],[404,0]],[[403,8],[403,19]],["source.systemverilog"],["macro"]],["LOAD_LBU_BIT",[[404,0],[405,0]],[[404,8],[404,20]],["source.systemverilog"],["macro"]],["LOAD_LH_BIT",[[405,0],[406,0]],[[405,8],[405,19]],["source.systemverilog"],["macro"]],["LOAD_LHU_BIT",[[406,0],[407,0]],[[406,8],[406,20]],["source.systemverilog"],["macro"]],["LOAD_LW_BIT",[[407,0],[408,0]],[[407,8],[407,19]],["source.systemverilog"],["macro"]],["LOAD_R1_BIT",[[408,0],[409,0]],[[408,8],[408,19]],["source.systemverilog"],["macro"]],["LOAD_R2_BIT",[[409,0],[410,0]],[[409,8],[409,19]],["source.systemverilog"],["macro"]],["LOAD_R3_BIT",[[410,0],[411,0]],[[410,8],[410,19]],["source.systemverilog"],["macro"]],["LOAD_L0_BIT",[[411,0],[412,0]],[[411,8],[411,19]],["source.systemverilog"],["macro"]],["LOAD_L1_BIT",[[412,0],[413,0]],[[412,8],[412,19]],["source.systemverilog"],["macro"]],["LOAD_L2_BIT",[[413,0],[415,0]],[[413,8],[413,19]],["source.systemverilog"],["macro"]],["STORE_MODE",[[415,0],[416,0]],[[415,8],[415,18]],["source.systemverilog"],["macro"]],["STORE_MODE_SB",[[416,0],[417,0]],[[416,8],[416,21]],["source.systemverilog"],["macro"]],["STORE_MODE_SH",[[417,0],[418,0]],[[417,8],[417,21]],["source.systemverilog"],["macro"]],["STORE_MODE_SW",[[418,0],[419,0]],[[418,8],[418,21]],["source.systemverilog"],["macro"]],["STORE_MODE_SWL",[[419,0],[420,0]],[[419,8],[419,22]],["source.systemverilog"],["macro"]],["STORE_MODE_SWR",[[420,0],[421,0]],[[420,8],[420,22]],["source.systemverilog"],["macro"]],["TLB_VPN",[[423,0],[424,0]],[[423,8],[423,15]],["source.systemverilog"],["macro"]],["TLB_ASID",[[424,0],[425,0]],[[424,8],[424,16]],["source.systemverilog"],["macro"]],["TLB_ODD_PAGE",[[425,0],[426,0]],[[425,8],[425,20]],["source.systemverilog"],["macro"]],["TLB_EVEN_PAGE",[[426,0],[427,0]],[[426,8],[426,21]],["source.systemverilog"],["macro"]],["TLB_PFN",[[427,0],[428,0]],[[427,8],[427,15]],["source.systemverilog"],["macro"]],["CBITS",[[429,0],[430,0]],[[429,8],[429,13]],["source.systemverilog"],["macro"]],["UNCACHED",[[430,0],[431,0]],[[430,8],[430,16]],["source.systemverilog"],["macro"]],["CACHED",[[431,0],[432,0]],[[431,8],[431,14]],["source.systemverilog"],["macro"]],["VPN2",[[432,0],[433,0]],[[432,8],[432,12]],["source.systemverilog"],["macro"]],["ASID",[[433,0],[434,0]],[[433,8],[433,12]],["source.systemverilog"],["macro"]],["MASK",[[434,0],[435,0]],[[434,8],[434,12]],["source.systemverilog"],["macro"]],["PFN0",[[435,0],[436,0]],[[435,8],[435,12]],["source.systemverilog"],["macro"]],["FLAG0",[[436,0],[437,0]],[[436,8],[436,13]],["source.systemverilog"],["macro"]],["PFN1",[[437,0],[438,0]],[[437,8],[437,12]],["source.systemverilog"],["macro"]],["FLAG1",[[438,0],[439,0]],[[438,8],[438,13]],["source.systemverilog"],["macro"]],["TLB_SIZE",[[439,0],[440,0]],[[439,8],[439,16]],["source.systemverilog"],["macro"]],["TLB_ENTRY_NUM",[[440,0],[441,0]],[[440,8],[440,21]],["source.systemverilog"],["macro"]],["TLB_WIDTH",[[441,0],[442,0]],[[441,8],[441,17]],["source.systemverilog"],["macro"]],["PACK_ARRAY",[[444,0],[451,0]],[[444,8],[444,18]],["source.systemverilog"],["macro"]],["UNPACK_ARRAY",[[453,0],[460,16]],[[453,8],[453,20]],["source.systemverilog"],["macro"]],["EXCEP_SEG_LEN",[[462,0],[463,0]],[[462,8],[462,21]],["source.systemverilog"],["macro"]],["EXCEP_SEG",[[463,0],[464,0]],[[463,8],[463,17]],["source.systemverilog"],["macro"]],["EXCEP_EXE",[[464,0],[465,0]],[[464,8],[464,17]],["source.systemverilog"],["macro"]],["EXCEP_PREMEM",[[465,0],[466,0]],[[465,8],[465,20]],["source.systemverilog"],["macro"]],["EXCEP_MEM",[[466,0],[467,0]],[[466,8],[466,17]],["source.systemverilog"],["macro"]],["EXCEP_WB",[[467,0],[468,0]],[[467,8],[467,16]],["source.systemverilog"],["macro"]],["EXCEP_EXE_CODE",[[468,0],[469,0]],[[468,8],[468,22]],["source.systemverilog"],["macro"]],["EXCEP_PREMEM_CODE",[[469,0],[470,0]],[[469,8],[469,25]],["source.systemverilog"],["macro"]],["EXCEP_MEM_CODE",[[470,0],[471,0]],[[470,8],[470,22]],["source.systemverilog"],["macro"]],["EXCEP_WB_CODE",[[471,0],[472,0]],[[471,8],[471,21]],["source.systemverilog"],["macro"]]]],null,0]],["/home/hgh/code/chong/mycpu/mycpu_top.v",[[[[[["mycpu_top",[[2,0],[53,2]],[[2,7],[2,16]],[],["module"]],[206,9]],[[["ext_int",[[3,4],[3,26]],[[3,19],[3,26]],["mycpu_top"],["port","input"]],["aclk",[[5,4],[5,23]],[[5,19],[5,23]],["mycpu_top"],["port","input"]],["aresetn",[[6,4],[6,26]],[[6,19],[6,26]],["mycpu_top"],["port","input"]],["arid",[[8,4],[8,23]],[[8,19],[8,23]],["mycpu_top"],["port","output"]],["araddr",[[9,4],[9,25]],[[9,19],[9,25]],["mycpu_top"],["port","output"]],["arlen",[[10,4],[10,24]],[[10,19],[10,24]],["mycpu_top"],["port","output"]],["arsize",[[11,4],[11,25]],[[11,19],[11,25]],["mycpu_top"],["port","output"]],["arburst",[[12,4],[12,26]],[[12,19],[12,26]],["mycpu_top"],["port","output"]],["arlock",[[13,4],[13,25]],[[13,19],[13,25]],["mycpu_top"],["port","output"]],["arcache",[[14,4],[14,26]],[[14,19],[14,26]],["mycpu_top"],["port","output"]],["arprot",[[15,4],[15,25]],[[15,19],[15,25]],["mycpu_top"],["port","output"]],["arvalid",[[16,4],[16,26]],[[16,19],[16,26]],["mycpu_top"],["port","output"]],["arready",[[17,4],[17,26]],[[17,19],[17,26]],["mycpu_top"],["port","input"]],["rid",[[19,4],[19,22]],[[19,19],[19,22]],["mycpu_top"],["port","input"]],["rdata",[[20,4],[20,24]],[[20,19],[20,24]],["mycpu_top"],["port","input"]],["rresp",[[21,4],[21,24]],[[21,19],[21,24]],["mycpu_top"],["port","input"]],["rlast",[[22,4],[22,24]],[[22,19],[22,24]],["mycpu_top"],["port","input"]],["rvalid",[[23,4],[23,25]],[[23,19],[23,25]],["mycpu_top"],["port","input"]],["rready",[[24,4],[24,25]],[[24,19],[24,25]],["mycpu_top"],["port","output"]],["awid",[[26,4],[26,23]],[[26,19],[26,23]],["mycpu_top"],["port","output"]],["awaddr",[[27,4],[27,25]],[[27,19],[27,25]],["mycpu_top"],["port","output"]],["awlen",[[28,4],[28,24]],[[28,19],[28,24]],["mycpu_top"],["port","output"]],["awsize",[[29,4],[29,25]],[[29,19],[29,25]],["mycpu_top"],["port","output"]],["awburst",[[30,4],[30,26]],[[30,19],[30,26]],["mycpu_top"],["port","output"]],["awlock",[[31,4],[31,25]],[[31,19],[31,25]],["mycpu_top"],["port","output"]],["awcache",[[32,4],[32,26]],[[32,19],[32,26]],["mycpu_top"],["port","output"]],["awprot",[[33,4],[33,25]],[[33,19],[33,25]],["mycpu_top"],["port","output"]],["awvalid",[[34,4],[34,26]],[[34,19],[34,26]],["mycpu_top"],["port","output"]],["awready",[[35,4],[35,26]],[[35,19],[35,26]],["mycpu_top"],["port","input"]],["wid",[[37,4],[37,22]],[[37,19],[37,22]],["mycpu_top"],["port","output"]],["wdata",[[38,4],[38,24]],[[38,19],[38,24]],["mycpu_top"],["port","output"]],["wstrb",[[39,4],[39,24]],[[39,19],[39,24]],["mycpu_top"],["port","output"]],["wlast",[[40,4],[40,24]],[[40,19],[40,24]],["mycpu_top"],["port","output"]],["wvalid",[[41,4],[41,25]],[[41,19],[41,25]],["mycpu_top"],["port","output"]],["wready",[[42,4],[42,25]],[[42,19],[42,25]],["mycpu_top"],["port","input"]],["bid",[[44,4],[44,22]],[[44,19],[44,22]],["mycpu_top"],["port","input"]],["bresp",[[45,4],[45,24]],[[45,19],[45,24]],["mycpu_top"],["port","input"]],["bvalid",[[46,4],[46,25]],[[46,19],[46,25]],["mycpu_top"],["port","input"]],["bready",[[47,4],[47,25]],[[47,19],[47,25]],["mycpu_top"],["port","output"]],["debug_wb_pc",[[49,4],[49,32]],[[49,21],[49,32]],["mycpu_top"],["port","output"]],["debug_wb_rf_wen",[[50,4],[50,36]],[[50,21],[50,36]],["mycpu_top"],["port","output"]],["debug_wb_rf_wnum",[[51,4],[51,37]],[[51,21],[51,37]],["mycpu_top"],["port","output"]],["debug_wb_rf_wdata",[[52,4],[52,38]],[[52,21],[52,38]],["mycpu_top"],["port","output"]],["inst_rdata",[[55,4],[55,42]],[[55,32],[55,42]],["mycpu_top"],["variable","wire"]],["inst_index_ok",[[56,4],[56,45]],[[56,32],[56,45]],["mycpu_top"],["variable","wire"]],["inst_data_ok",[[57,4],[57,44]],[[57,32],[57,44]],["mycpu_top"],["variable","wire"]],["data_rdata",[[58,4],[58,42]],[[58,32],[58,42]],["mycpu_top"],["variable","wire"]],["data_index_ok",[[59,4],[59,45]],[[59,32],[59,45]],["mycpu_top"],["variable","wire"]],["data_data_ok",[[60,4],[60,44]],[[60,32],[60,44]],["mycpu_top"],["variable","wire"]],["inst_req",[[61,4],[61,40]],[[61,32],[61,40]],["mycpu_top"],["variable","wire"]],["inst_wr",[[62,4],[62,39]],[[62,32],[62,39]],["mycpu_top"],["variable","wire"]],["inst_size",[[63,4],[63,41]],[[63,32],[63,41]],["mycpu_top"],["variable","wire"]],["inst_index",[[64,4],[64,42]],[[64,32],[64,42]],["mycpu_top"],["variable","wire"]],["inst_tag",[[65,4],[65,40]],[[65,32],[65,40]],["mycpu_top"],["variable","wire"]],["inst_hasException",[[66,4],[66,49]],[[66,32],[66,49]],["mycpu_top"],["variable","wire"]],["inst_unCache",[[67,4],[67,44]],[[67,32],[67,44]],["mycpu_top"],["variable","wire"]],["inst_wdata",[[68,4],[68,42]],[[68,32],[68,42]],["mycpu_top"],["variable","wire"]],["data_req",[[69,4],[69,40]],[[69,32],[69,40]],["mycpu_top"],["variable","wire"]],["data_wr",[[70,4],[70,39]],[[70,32],[70,39]],["mycpu_top"],["variable","wire"]],["data_size",[[71,4],[71,41]],[[71,32],[71,41]],["mycpu_top"],["variable","wire"]],["data_index",[[72,4],[72,42]],[[72,32],[72,42]],["mycpu_top"],["variable","wire"]],["data_tag",[[73,4],[73,40]],[[73,32],[73,40]],["mycpu_top"],["variable","wire"]],["data_unCache",[[74,4],[74,44]],[[74,32],[74,44]],["mycpu_top"],["variable","wire"]],["data_hasException",[[75,4],[75,49]],[[75,32],[75,49]],["mycpu_top"],["variable","wire"]],["data_wstrb",[[76,4],[76,42]],[[76,32],[76,42]],["mycpu_top"],["variable","wire"]],["data_wdata",[[77,4],[77,42]],[[77,32],[77,42]],["mycpu_top"],["variable","wire"]],["debug_wb_pc0",[[78,4],[78,44]],[[78,32],[78,44]],["mycpu_top"],["variable","wire"]],["debug_wb_pc1",[[79,4],[79,44]],[[79,32],[79,44]],["mycpu_top"],["variable","wire"]],["debug_wb_rf_wen0",[[80,4],[80,48]],[[80,32],[80,48]],["mycpu_top"],["variable","wire"]],["debug_wb_rf_wen1",[[81,4],[81,48]],[[81,32],[81,48]],["mycpu_top"],["variable","wire"]],["debug_wb_rf_wnum0",[[82,4],[82,49]],[[82,32],[82,49]],["mycpu_top"],["variable","wire"]],["debug_wb_rf_wnum1",[[83,4],[83,49]],[[83,32],[83,49]],["mycpu_top"],["variable","wire"]],["debug_wb_rf_wdata0",[[84,4],[84,50]],[[84,32],[84,50]],["mycpu_top"],["variable","wire"]],["debug_wb_rf_wdata1",[[85,4],[85,50]],[[85,32],[85,50]],["mycpu_top"],["variable","wire"]],["u_Main",[[86,4],[122,5]],[[86,10],[86,16]],["mycpu_top"],["instance","Main"]],["u_cache_top",[[123,4],[205,1]],[[123,15],[123,26]],["mycpu_top"],["instance","cache_top"]]]]]],["/home/hgh/code/chong/mycpu/core/MyDefines.v"]],null,0]]]}