0.7
2020.2
May 22 2025
00:13:55
C:/Users/Administrator/Desktop/project_4/project_4.srcs/sources_1/new/symmetrization.sv,1755253346,systemVerilog,,C:/Users/Administrator/Desktop/project_5/project_5.srcs/sources_1/new/uart_rx.sv,,symmetrization,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Administrator/Desktop/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Administrator/Desktop/project_5/project_5.srcs/sources_1/new/impl_top.sv,1755505948,systemVerilog,,C:/Users/Administrator/Desktop/project_4/project_4.srcs/sources_1/new/symmetrization.sv,,impl_top,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Administrator/Desktop/project_5/project_5.srcs/sources_1/new/tb.sv,1755506652,systemVerilog,,,,tb,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Administrator/Desktop/project_5/project_5.srcs/sources_1/new/uart_rx.sv,1755188787,systemVerilog,,C:/Users/Administrator/Desktop/project_5/project_5.srcs/sources_1/new/uart_tx.sv,,uart_rx,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Administrator/Desktop/project_5/project_5.srcs/sources_1/new/uart_tx.sv,1755188768,systemVerilog,,C:/Users/Administrator/Desktop/project_5/project_5.srcs/sources_1/new/tb.sv,,uart_tx,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
