#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jan 31 15:42:30 2024
# Process ID: 13496
# Current directory: E:/PROYECTO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14232 E:\PROYECTO\PROYECTO.xpr
# Log file: E:/PROYECTO/vivado.log
# Journal file: E:/PROYECTO\vivado.jou
# Running On: PTO0809, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 16943 MB
#-----------------------------------------------------------
start_gui
open_project E:/PROYECTO/PROYECTO.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at s:/software/electronica/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/PROYECTO' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/PROYECTO/PROYECTO.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/electronica/xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3019.062 ; gain = 525.074
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Jan 31 15:49:02 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 31 15:50:38 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-17:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3037.977 ; gain = 12.219
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB3ECAA
set_property PROGRAM.FILE {E:/PROYECTO/PROYECTO.runs/impl_1/sintesis.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/PROYECTO/PROYECTO.runs/impl_1/sintesis.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/PROYECTO/PROYECTO.srcs/utils_1/imports/synth_1/juego.dcp with file E:/PROYECTO/PROYECTO.runs/synth_1/sintesis.dcp
launch_runs impl_1 -jobs 4
[Wed Jan 31 15:57:17 2024] Launched synth_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/synth_1/runme.log
[Wed Jan 31 15:57:17 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 31 15:59:24 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/PROYECTO/PROYECTO.runs/impl_1/sintesis.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/PROYECTO/PROYECTO.srcs/utils_1/imports/synth_1/juego.dcp with file E:/PROYECTO/PROYECTO.runs/synth_1/sintesis.dcp
launch_runs impl_1 -jobs 4
[Wed Jan 31 16:04:38 2024] Launched synth_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/synth_1/runme.log
[Wed Jan 31 16:04:38 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Jan 31 16:07:43 2024] Launched synth_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/synth_1/runme.log
[Wed Jan 31 16:07:43 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 31 16:10:20 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3458.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4144.086 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4144.086 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4144.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4253.859 ; gain = 1157.992
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/PROYECTO/PROYECTO.runs/impl_1/sintesis.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Jan 31 16:27:52 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/PROYECTO/PROYECTO.srcs/utils_1/imports/synth_1/juego.dcp with file E:/PROYECTO/PROYECTO.runs/synth_1/sintesis.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 31 16:29:15 2024] Launched synth_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/synth_1/runme.log
[Wed Jan 31 16:29:15 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Jan 31 16:31:03 2024] Launched synth_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/synth_1/runme.log
[Wed Jan 31 16:31:03 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 31 16:33:20 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/PROYECTO/PROYECTO.runs/impl_1/sintesis.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/PROYECTO/PROYECTO.srcs/utils_1/imports/synth_1/juego.dcp with file E:/PROYECTO/PROYECTO.runs/synth_1/sintesis.dcp
launch_runs impl_1 -jobs 4
[Wed Jan 31 16:50:29 2024] Launched synth_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/synth_1/runme.log
[Wed Jan 31 16:50:29 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Jan 31 16:52:27 2024] Launched synth_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/synth_1/runme.log
[Wed Jan 31 16:52:27 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/PROYECTO/PROYECTO.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Jan 31 16:54:21 2024] Launched synth_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/synth_1/runme.log
[Wed Jan 31 16:54:21 2024] Launched impl_1...
Run output will be captured here: E:/PROYECTO/PROYECTO.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 31 16:59:02 2024...
