$date
	Thu Jan 11 22:48:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ( output_2_module_1 $end
$var wire 1 ) output_1_module_1 $end
$var wire 1 ! Z $end
$var reg 2 * reg_output [1:0] $end
$scope module Module_1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ) output_1_module_1 $end
$var wire 1 ( output_2_module_1 $end
$upscope $end
$scope module Module_2 $end
$var wire 1 ! Z $end
$var wire 1 + input_1_module_2 $end
$var wire 1 , input_2_module_2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
b0 *
1)
0(
1'
1&
0%
0$
0#
0"
1!
$end
#50
0&
#100
1+
b1 *
1&
1"
0'
#150
0&
#200
1&
0"
1#
#250
0&
#300
0)
1&
1"
#350
0&
#400
0+
b0 *
1)
1&
0"
0#
1$
#450
0&
#500
1+
b1 *
1&
1"
#550
0&
#600
1&
0"
1#
#650
0&
#700
1&
1"
#750
0&
#800
0!
1,
b11 *
1)
1&
0"
0#
0$
1(
1%
#850
0&
#900
1&
1"
#950
0&
#1000
1&
0"
1#
#1050
0&
#1100
0)
1&
1"
#1150
0&
#1200
1!
0+
b10 *
1)
1&
0"
0#
1$
#1250
0&
#1300
0!
1+
b11 *
1&
1"
#1350
0&
#1400
1&
0"
1#
#1450
0&
#1500
1&
1"
#1550
0&
#1600
1&
