

================================================================
== Vitis HLS Report for 'nn_inference_Pipeline_loop13'
================================================================
* Date:           Tue Nov 25 19:16:03 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  28.216 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.360 us|  0.360 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1   |       10|       10|         2|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_idx = alloca i32 1"   --->   Operation 5 'alloca' 'max_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 6 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%max_idx_1 = alloca i32 1"   --->   Operation 7 'alloca' 'max_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %max_idx_1"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 -999.9, i32 %max_val"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %max_idx"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer3PA16_fPA10_KfPA10_f.exit"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %max_idx_1" [FPGA_AI/src/hls/matmul.cpp:95]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "%icmp_ln95 = icmp_eq  i4 %i, i4 10" [FPGA_AI/src/hls/matmul.cpp:95]   --->   Operation 14 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln95 = add i4 %i, i4 1" [FPGA_AI/src/hls/matmul.cpp:95]   --->   Operation 16 'add' 'add_ln95' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split, void %_Z13hw_act_layer3PA10_fRi.exit.exitStub" [FPGA_AI/src/hls/matmul.cpp:95]   --->   Operation 17 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln97_cast = zext i4 %i" [FPGA_AI/src/hls/matmul.cpp:95]   --->   Operation 18 'zext' 'trunc_ln97_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_output3_0_addr = getelementptr i32 %temp_output3_0, i64 0, i64 %trunc_ln97_cast" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 19 'getelementptr' 'temp_output3_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%max_val_1 = load i4 %temp_output3_0_addr" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 20 'load' 'max_val_1' <Predicate = (!icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln95 = store i4 %add_ln95, i4 %max_idx_1" [FPGA_AI/src/hls/matmul.cpp:95]   --->   Operation 21 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%max_idx_load = load i32 %max_idx"   --->   Operation 47 'load' 'max_idx_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_idx_out, i32 %max_idx_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 28.2>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%max_idx_load_1 = load i32 %max_idx" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 22 'load' 'max_idx_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%max_val_load = load i32 %max_val" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 23 'load' 'max_val_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [FPGA_AI/src/hls/matmul.cpp:93]   --->   Operation 24 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%max_val_1 = load i4 %temp_output3_0_addr" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 25 'load' 'max_val_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln97 = bitcast i32 %max_val_1" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 26 'bitcast' 'bitcast_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97, i32 23, i32 30" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 27 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %bitcast_ln97" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 28 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln97_1 = bitcast i32 %max_val_load" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 29 'bitcast' 'bitcast_ln97_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_1, i32 23, i32 30" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 30 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i32 %bitcast_ln97_1" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 31 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.55ns)   --->   "%icmp_ln97 = icmp_ne  i8 %tmp_4, i8 255" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 32 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.44ns)   --->   "%icmp_ln97_1 = icmp_eq  i23 %trunc_ln97, i23 0" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 33 'icmp' 'icmp_ln97_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%or_ln97 = or i1 %icmp_ln97_1, i1 %icmp_ln97" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 34 'or' 'or_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.55ns)   --->   "%icmp_ln97_2 = icmp_ne  i8 %tmp_5, i8 255" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 35 'icmp' 'icmp_ln97_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.44ns)   --->   "%icmp_ln97_3 = icmp_eq  i23 %trunc_ln97_1, i23 0" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 36 'icmp' 'icmp_ln97_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%or_ln97_1 = or i1 %icmp_ln97_3, i1 %icmp_ln97_2" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 37 'or' 'or_ln97_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (22.6ns)   --->   "%tmp_6 = fcmp_ogt  i32 %max_val_1, i32 %max_val_load" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 38 'fcmp' 'tmp_6' <Predicate = true> <Delay = 22.6> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 22.6> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%and_ln97 = and i1 %tmp_6, i1 %or_ln97" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 39 'and' 'and_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln97_1 = and i1 %and_ln97, i1 %or_ln97_1" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 40 'and' 'and_ln97_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i4 %i" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 41 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.69ns)   --->   "%max_idx_4 = select i1 %and_ln97_1, i32 %zext_ln97, i32 %max_idx_load_1" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 42 'select' 'max_idx_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.69ns)   --->   "%max_val_2 = select i1 %and_ln97_1, i32 %max_val_1, i32 %max_val_load" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 43 'select' 'max_val_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %max_val_2, i32 %max_val" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 44 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %max_idx_4, i32 %max_idx" [FPGA_AI/src/hls/matmul.cpp:97]   --->   Operation 45 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer3PA16_fPA10_KfPA10_f.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp_output3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_idx_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_idx             (alloca           ) [ 011]
max_val             (alloca           ) [ 011]
max_idx_1           (alloca           ) [ 010]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i                   (load             ) [ 011]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln95           (icmp             ) [ 010]
empty               (speclooptripcount) [ 000]
add_ln95            (add              ) [ 000]
br_ln95             (br               ) [ 000]
trunc_ln97_cast     (zext             ) [ 000]
temp_output3_0_addr (getelementptr    ) [ 011]
store_ln95          (store            ) [ 000]
max_idx_load_1      (load             ) [ 000]
max_val_load        (load             ) [ 000]
specloopname_ln93   (specloopname     ) [ 000]
max_val_1           (load             ) [ 000]
bitcast_ln97        (bitcast          ) [ 000]
tmp_4               (partselect       ) [ 000]
trunc_ln97          (trunc            ) [ 000]
bitcast_ln97_1      (bitcast          ) [ 000]
tmp_5               (partselect       ) [ 000]
trunc_ln97_1        (trunc            ) [ 000]
icmp_ln97           (icmp             ) [ 000]
icmp_ln97_1         (icmp             ) [ 000]
or_ln97             (or               ) [ 000]
icmp_ln97_2         (icmp             ) [ 000]
icmp_ln97_3         (icmp             ) [ 000]
or_ln97_1           (or               ) [ 000]
tmp_6               (fcmp             ) [ 000]
and_ln97            (and              ) [ 000]
and_ln97_1          (and              ) [ 000]
zext_ln97           (zext             ) [ 000]
max_idx_4           (select           ) [ 000]
max_val_2           (select           ) [ 000]
store_ln97          (store            ) [ 000]
store_ln97          (store            ) [ 000]
br_ln0              (br               ) [ 000]
max_idx_load        (load             ) [ 000]
write_ln0           (write            ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp_output3_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_idx_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_idx_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="max_idx_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_idx/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="max_val_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="max_idx_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_idx_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="temp_output3_0_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output3_0_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_6_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln95_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln95_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="trunc_ln97_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln97_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln95_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="max_idx_load_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_idx_load_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="max_val_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bitcast_ln97_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln97/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="0" index="3" bw="6" slack="0"/>
<pin id="137" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln97_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bitcast_ln97_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln97_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_5_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln97_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln97_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln97_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="23" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="or_ln97_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln97/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln97_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97_2/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln97_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="23" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97_3/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="or_ln97_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln97_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="and_ln97_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln97/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="and_ln97_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln97_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln97_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="max_idx_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_idx_4/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="max_val_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_2/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln97_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln97_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="max_idx_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_idx_load/1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="max_idx_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_idx "/>
</bind>
</comp>

<comp id="253" class="1005" name="max_val_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="260" class="1005" name="max_idx_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="max_idx_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="275" class="1005" name="temp_output3_0_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="temp_output3_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="42" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="96" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="120"><net_src comp="105" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="131"><net_src comp="70" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="128" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="124" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="146" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="132" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="142" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="164" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="150" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="160" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="182" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="76" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="176" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="194" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="220"><net_src comp="206" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="121" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="206" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="70" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="124" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="215" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="248"><net_src comp="44" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="48" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="263"><net_src comp="52" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="270"><net_src comp="96" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="278"><net_src comp="63" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="70" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_idx_out | {1 }
 - Input state : 
	Port: nn_inference_Pipeline_loop13 : temp_output3_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln95 : 2
		add_ln95 : 2
		br_ln95 : 3
		trunc_ln97_cast : 2
		temp_output3_0_addr : 3
		max_val_1 : 4
		store_ln95 : 3
		max_idx_load : 1
		write_ln0 : 2
	State 2
		bitcast_ln97 : 1
		tmp_4 : 2
		trunc_ln97 : 2
		bitcast_ln97_1 : 1
		tmp_5 : 2
		trunc_ln97_1 : 2
		icmp_ln97 : 3
		icmp_ln97_1 : 3
		or_ln97 : 4
		icmp_ln97_2 : 3
		icmp_ln97_3 : 3
		or_ln97_1 : 4
		tmp_6 : 1
		and_ln97 : 4
		and_ln97_1 : 4
		max_idx_4 : 4
		max_val_2 : 4
		store_ln97 : 5
		store_ln97 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|  select  |    max_idx_4_fu_215    |    0    |    32   |
|          |    max_val_2_fu_223    |    0    |    32   |
|----------|------------------------|---------|---------|
|          |     icmp_ln95_fu_99    |    0    |    9    |
|          |    icmp_ln97_fu_164    |    0    |    11   |
|   icmp   |   icmp_ln97_1_fu_170   |    0    |    15   |
|          |   icmp_ln97_2_fu_182   |    0    |    11   |
|          |   icmp_ln97_3_fu_188   |    0    |    15   |
|----------|------------------------|---------|---------|
|    add   |     add_ln95_fu_105    |    0    |    13   |
|----------|------------------------|---------|---------|
|    or    |     or_ln97_fu_176     |    0    |    2    |
|          |    or_ln97_1_fu_194    |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |     and_ln97_fu_200    |    0    |    2    |
|          |    and_ln97_1_fu_206   |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  |  write_ln0_write_fu_56 |    0    |    0    |
|----------|------------------------|---------|---------|
|   fcmp   |       tmp_6_fu_76      |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   | trunc_ln97_cast_fu_111 |    0    |    0    |
|          |    zext_ln97_fu_212    |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      tmp_4_fu_132      |    0    |    0    |
|          |      tmp_5_fu_150      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln97_fu_142   |    0    |    0    |
|          |   trunc_ln97_1_fu_160  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   146   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_267         |    4   |
|     max_idx_1_reg_260     |    4   |
|      max_idx_reg_245      |   32   |
|      max_val_reg_253      |   32   |
|temp_output3_0_addr_reg_275|    4   |
+---------------------------+--------+
|           Total           |   76   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   146  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   76   |   155  |
+-----------+--------+--------+--------+
