<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1625" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1625{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t2_1625{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1625{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_1625{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1625{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1625{left:360px;bottom:901px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_1625{left:70px;bottom:817px;letter-spacing:-0.12px;}
#t8_1625{left:70px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t9_1625{left:70px;bottom:778px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_1625{left:70px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_1625{left:70px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_1625{left:70px;bottom:709px;letter-spacing:-0.13px;}
#td_1625{left:70px;bottom:684px;letter-spacing:-0.14px;word-spacing:0.06px;}
#te_1625{left:70px;bottom:666px;letter-spacing:-0.11px;}
#tf_1625{left:91px;bottom:648px;letter-spacing:-0.14px;}
#tg_1625{left:70px;bottom:629px;letter-spacing:-0.15px;}
#th_1625{left:91px;bottom:611px;letter-spacing:-0.14px;}
#ti_1625{left:70px;bottom:574px;letter-spacing:-0.12px;}
#tj_1625{left:91px;bottom:556px;letter-spacing:-0.12px;}
#tk_1625{left:70px;bottom:538px;letter-spacing:-0.11px;}
#tl_1625{left:91px;bottom:519px;letter-spacing:-0.12px;}
#tm_1625{left:70px;bottom:501px;letter-spacing:-0.12px;}
#tn_1625{left:70px;bottom:464px;letter-spacing:-0.12px;}
#to_1625{left:70px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_1625{left:70px;bottom:411px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tq_1625{left:70px;bottom:386px;letter-spacing:-0.13px;}
#tr_1625{left:70px;bottom:368px;letter-spacing:-0.13px;}
#ts_1625{left:70px;bottom:350px;letter-spacing:-0.13px;}
#tt_1625{left:70px;bottom:331px;letter-spacing:-0.13px;}
#tu_1625{left:70px;bottom:313px;letter-spacing:-0.13px;}
#tv_1625{left:70px;bottom:295px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_1625{left:70px;bottom:260px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tx_1625{left:70px;bottom:237px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#ty_1625{left:70px;bottom:202px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tz_1625{left:70px;bottom:179px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t10_1625{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t11_1625{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t12_1625{left:314px;bottom:1065px;letter-spacing:-0.13px;}
#t13_1625{left:314px;bottom:1050px;letter-spacing:-0.18px;}
#t14_1625{left:358px;bottom:1065px;letter-spacing:-0.12px;}
#t15_1625{left:358px;bottom:1050px;letter-spacing:-0.1px;word-spacing:-1.16px;}
#t16_1625{left:358px;bottom:1034px;letter-spacing:-0.12px;}
#t17_1625{left:431px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t18_1625{left:431px;bottom:1050px;letter-spacing:-0.12px;}
#t19_1625{left:556px;bottom:1065px;letter-spacing:-0.12px;}
#t1a_1625{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#t1b_1625{left:79px;bottom:995px;letter-spacing:-0.14px;}
#t1c_1625{left:79px;bottom:978px;letter-spacing:-0.13px;}
#t1d_1625{left:314px;bottom:1011px;}
#t1e_1625{left:358px;bottom:1011px;letter-spacing:-0.11px;}
#t1f_1625{left:431px;bottom:1011px;letter-spacing:-0.15px;}
#t1g_1625{left:556px;bottom:1011px;letter-spacing:-0.12px;}
#t1h_1625{left:556px;bottom:995px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t1i_1625{left:556px;bottom:978px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_1625{left:556px;bottom:961px;letter-spacing:-0.12px;}
#t1k_1625{left:84px;bottom:880px;letter-spacing:-0.15px;}
#t1l_1625{left:165px;bottom:880px;letter-spacing:-0.13px;}
#t1m_1625{left:270px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1n_1625{left:423px;bottom:880px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1o_1625{left:582px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1p_1625{left:740px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1q_1625{left:99px;bottom:855px;}
#t1r_1625{left:165px;bottom:855px;letter-spacing:-0.11px;}
#t1s_1625{left:259px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_1625{left:419px;bottom:855px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1u_1625{left:574px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_1625{left:761px;bottom:855px;letter-spacing:-0.12px;}

.s1_1625{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1625{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1625{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1625{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1625{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1625{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1625{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_1625{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1625" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1625Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1625" style="-webkit-user-select: none;"><object width="935" height="1210" data="1625/1625.svg" type="image/svg+xml" id="pdf1625" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1625" class="t s1_1625">VDIVSH—Divide Scalar FP16 Values </span>
<span id="t2_1625" class="t s2_1625">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1625" class="t s1_1625">Vol. 2C </span><span id="t4_1625" class="t s1_1625">5-149 </span>
<span id="t5_1625" class="t s3_1625">VDIVSH—Divide Scalar FP16 Values </span>
<span id="t6_1625" class="t s4_1625">Instruction Operand Encoding </span>
<span id="t7_1625" class="t s5_1625">Description </span>
<span id="t8_1625" class="t s6_1625">This instruction divides the low FP16 value from the first source operand by the corresponding value in the second </span>
<span id="t9_1625" class="t s6_1625">source operand, storing the FP16 result in the destination operand. Bits 127:16 of the destination operand are </span>
<span id="ta_1625" class="t s6_1625">copied from the corresponding bits of the first source operand. Bits MAXVL-1:128 of the destination operand are </span>
<span id="tb_1625" class="t s6_1625">zeroed. The low FP16 element of the destination is updated according to the writemask. </span>
<span id="tc_1625" class="t s5_1625">Operation </span>
<span id="td_1625" class="t s7_1625">VDIVSH (EVEX Encoded Versions) </span>
<span id="te_1625" class="t s8_1625">IF EVEX.b = 1 and SRC2 is a register: </span>
<span id="tf_1625" class="t s8_1625">SET_RM(EVEX.RC) </span>
<span id="tg_1625" class="t s8_1625">ELSE </span>
<span id="th_1625" class="t s8_1625">SET_RM(MXCSR.RC) </span>
<span id="ti_1625" class="t s8_1625">IF k1[0] OR *no writemask*: </span>
<span id="tj_1625" class="t s8_1625">DEST.fp16[0] := SRC1.fp16[0] / SRC2.fp16[0] </span>
<span id="tk_1625" class="t s8_1625">ELSE IF *zeroing*: </span>
<span id="tl_1625" class="t s8_1625">DEST.fp16[0] := 0 </span>
<span id="tm_1625" class="t s8_1625">// else dest.fp16[0] remains unchanged </span>
<span id="tn_1625" class="t s8_1625">DEST[127:16] := SRC1[127:16] </span>
<span id="to_1625" class="t s8_1625">DEST[MAXVL-1:128] := 0 </span>
<span id="tp_1625" class="t s5_1625">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tq_1625" class="t s8_1625">VDIVSH __m128h _mm_div_round_sh (__m128h a, __m128h b, int rounding); </span>
<span id="tr_1625" class="t s8_1625">VDIVSH __m128h _mm_mask_div_round_sh (__m128h src, __mmask8 k, __m128h a, __m128h b, int rounding); </span>
<span id="ts_1625" class="t s8_1625">VDIVSH __m128h _mm_maskz_div_round_sh (__mmask8 k, __m128h a, __m128h b, int rounding); </span>
<span id="tt_1625" class="t s8_1625">VDIVSH __m128h _mm_div_sh (__m128h a, __m128h b); </span>
<span id="tu_1625" class="t s8_1625">VDIVSH __m128h _mm_mask_div_sh (__m128h src, __mmask8 k, __m128h a, __m128h b); </span>
<span id="tv_1625" class="t s8_1625">VDIVSH __m128h _mm_maskz_div_sh (__mmask8 k, __m128h a, __m128h b); </span>
<span id="tw_1625" class="t s5_1625">SIMD Floating-Point Exceptions </span>
<span id="tx_1625" class="t s6_1625">Invalid, Underflow, Overflow, Precision, Denormal, Zero. </span>
<span id="ty_1625" class="t s5_1625">Other Exceptions </span>
<span id="tz_1625" class="t s6_1625">EVEX-encoded instructions, see Table 2-47, “Type E3 Class Exception Conditions.” </span>
<span id="t10_1625" class="t s7_1625">Opcode/ </span>
<span id="t11_1625" class="t s7_1625">Instruction </span>
<span id="t12_1625" class="t s7_1625">Op/ </span>
<span id="t13_1625" class="t s7_1625">En </span>
<span id="t14_1625" class="t s7_1625">64/32 </span>
<span id="t15_1625" class="t s7_1625">bit Mode </span>
<span id="t16_1625" class="t s7_1625">Support </span>
<span id="t17_1625" class="t s7_1625">CPUID Feature </span>
<span id="t18_1625" class="t s7_1625">Flag </span>
<span id="t19_1625" class="t s7_1625">Description </span>
<span id="t1a_1625" class="t s8_1625">EVEX.LLIG.F3.MAP5.W0 5E /r </span>
<span id="t1b_1625" class="t s8_1625">VDIVSH xmm1{k1}{z}, xmm2, xmm3/ </span>
<span id="t1c_1625" class="t s8_1625">m16 {er} </span>
<span id="t1d_1625" class="t s8_1625">A </span><span id="t1e_1625" class="t s8_1625">V/V </span><span id="t1f_1625" class="t s8_1625">AVX512-FP16 </span><span id="t1g_1625" class="t s8_1625">Divide low FP16 value in xmm2 by low FP16 </span>
<span id="t1h_1625" class="t s8_1625">value in xmm3/m16, and store the result in xmm1 </span>
<span id="t1i_1625" class="t s8_1625">subject to writemask k1. Bits 127:16 of xmm2 </span>
<span id="t1j_1625" class="t s8_1625">are copied to xmm1[127:16]. </span>
<span id="t1k_1625" class="t s7_1625">Op/En </span><span id="t1l_1625" class="t s7_1625">Tuple </span><span id="t1m_1625" class="t s7_1625">Operand 1 </span><span id="t1n_1625" class="t s7_1625">Operand 2 </span><span id="t1o_1625" class="t s7_1625">Operand 3 </span><span id="t1p_1625" class="t s7_1625">Operand 4 </span>
<span id="t1q_1625" class="t s8_1625">A </span><span id="t1r_1625" class="t s8_1625">Scalar </span><span id="t1s_1625" class="t s8_1625">ModRM:reg (w) </span><span id="t1t_1625" class="t s8_1625">VEX.vvvv (r) </span><span id="t1u_1625" class="t s8_1625">ModRM:r/m (r) </span><span id="t1v_1625" class="t s8_1625">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
