blk_mem_gen_6.v,verilog,xil_defaultlib,../../../../G14_Final_project.gen/sources_1/ip/blk_mem_gen_6/sim/blk_mem_gen_6.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
