|MiniProject
horiz_sync_out <= VGA_SYNC:inst2.horiz_sync_out
clk => altpll1:inst.inclk0
left_clk <= MOUSE:inst12.left_button
mouse_data <> MOUSE:inst12.mouse_data
mouse_clk <> MOUSE:inst12.mouse_clk
right_clk <= MOUSE:inst12.right_button
pb0 => inst17.IN0
pb2 => game_fsm:inst1.PB1
sw0 => game_fsm:inst1.PB2
sw1 => game_fsm:inst1.SW_pause
vert_sync_out <= VGA_SYNC:inst2.vert_sync_out
blue_out[0] <= VGA_SYNC:inst2.blue_out[0]
blue_out[1] <= VGA_SYNC:inst2.blue_out[1]
blue_out[2] <= VGA_SYNC:inst2.blue_out[2]
blue_out[3] <= VGA_SYNC:inst2.blue_out[3]
green_out[0] <= VGA_SYNC:inst2.green_out[0]
green_out[1] <= VGA_SYNC:inst2.green_out[1]
green_out[2] <= VGA_SYNC:inst2.green_out[2]
green_out[3] <= VGA_SYNC:inst2.green_out[3]
red_out[0] <= VGA_SYNC:inst2.red_out[0]
red_out[1] <= VGA_SYNC:inst2.red_out[1]
red_out[2] <= VGA_SYNC:inst2.red_out[2]
red_out[3] <= VGA_SYNC:inst2.red_out[3]


|MiniProject|VGA_SYNC:inst2
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out[0]~reg0.CLK
clock_25Mhz => blue_out[1]~reg0.CLK
clock_25Mhz => blue_out[2]~reg0.CLK
clock_25Mhz => blue_out[3]~reg0.CLK
clock_25Mhz => green_out[0]~reg0.CLK
clock_25Mhz => green_out[1]~reg0.CLK
clock_25Mhz => green_out[2]~reg0.CLK
clock_25Mhz => green_out[3]~reg0.CLK
clock_25Mhz => red_out[0]~reg0.CLK
clock_25Mhz => red_out[1]~reg0.CLK
clock_25Mhz => red_out[2]~reg0.CLK
clock_25Mhz => red_out[3]~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red[0] => red_out[0]~reg0.DATAIN
red[1] => red_out[1]~reg0.DATAIN
red[2] => red_out[2]~reg0.DATAIN
red[3] => red_out.IN1
green[0] => green_out[0]~reg0.DATAIN
green[1] => green_out[1]~reg0.DATAIN
green[2] => green_out[2]~reg0.DATAIN
green[3] => green_out.IN1
blue[0] => blue_out[0]~reg0.DATAIN
blue[1] => blue_out[1]~reg0.DATAIN
blue[2] => blue_out[2]~reg0.DATAIN
blue[3] => blue_out.IN1
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|altpll1:inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|MiniProject|altpll1:inst|altpll:altpll_component
inclk[0] => altpll1_altpll:auto_generated.inclk[0]
inclk[1] => altpll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll1_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MiniProject|altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8
pb1 => flappy_bird:game.pb1
pb2 => flappy_bird:game.pb2
clk => flappy_bird:game.clk
clk => menu:menu_screen.clk
clk => gameover:game_over_screen.clk
vert_sync => flappy_bird:game.vert_sync
vert_sync => menu:menu_screen.vert_sync
vert_sync => gameover:game_over_screen.vert_sync
reset => flappy_bird:game.reset
reset => menu:menu_screen.reset
reset => gameover:game_over_screen.reset
pause => flappy_bird:game.pause
pause => menu:menu_screen.pause
pause => gameover:game_over_screen.pause
pixel_row[0] => flappy_bird:game.pixel_row[0]
pixel_row[0] => menu:menu_screen.pixel_row[0]
pixel_row[0] => gameover:game_over_screen.pixel_row[0]
pixel_row[1] => flappy_bird:game.pixel_row[1]
pixel_row[1] => menu:menu_screen.pixel_row[1]
pixel_row[1] => gameover:game_over_screen.pixel_row[1]
pixel_row[2] => flappy_bird:game.pixel_row[2]
pixel_row[2] => menu:menu_screen.pixel_row[2]
pixel_row[2] => gameover:game_over_screen.pixel_row[2]
pixel_row[3] => flappy_bird:game.pixel_row[3]
pixel_row[3] => menu:menu_screen.pixel_row[3]
pixel_row[3] => gameover:game_over_screen.pixel_row[3]
pixel_row[4] => flappy_bird:game.pixel_row[4]
pixel_row[4] => menu:menu_screen.pixel_row[4]
pixel_row[4] => gameover:game_over_screen.pixel_row[4]
pixel_row[5] => flappy_bird:game.pixel_row[5]
pixel_row[5] => menu:menu_screen.pixel_row[5]
pixel_row[5] => gameover:game_over_screen.pixel_row[5]
pixel_row[6] => flappy_bird:game.pixel_row[6]
pixel_row[6] => menu:menu_screen.pixel_row[6]
pixel_row[6] => gameover:game_over_screen.pixel_row[6]
pixel_row[7] => flappy_bird:game.pixel_row[7]
pixel_row[7] => menu:menu_screen.pixel_row[7]
pixel_row[7] => gameover:game_over_screen.pixel_row[7]
pixel_row[8] => flappy_bird:game.pixel_row[8]
pixel_row[8] => menu:menu_screen.pixel_row[8]
pixel_row[8] => gameover:game_over_screen.pixel_row[8]
pixel_row[9] => flappy_bird:game.pixel_row[9]
pixel_row[9] => menu:menu_screen.pixel_row[9]
pixel_row[9] => gameover:game_over_screen.pixel_row[9]
pixel_column[0] => flappy_bird:game.pixel_column[0]
pixel_column[0] => menu:menu_screen.pixel_column[0]
pixel_column[0] => gameover:game_over_screen.pixel_column[0]
pixel_column[1] => flappy_bird:game.pixel_column[1]
pixel_column[1] => menu:menu_screen.pixel_column[1]
pixel_column[1] => gameover:game_over_screen.pixel_column[1]
pixel_column[2] => flappy_bird:game.pixel_column[2]
pixel_column[2] => menu:menu_screen.pixel_column[2]
pixel_column[2] => gameover:game_over_screen.pixel_column[2]
pixel_column[3] => flappy_bird:game.pixel_column[3]
pixel_column[3] => menu:menu_screen.pixel_column[3]
pixel_column[3] => gameover:game_over_screen.pixel_column[3]
pixel_column[4] => flappy_bird:game.pixel_column[4]
pixel_column[4] => menu:menu_screen.pixel_column[4]
pixel_column[4] => gameover:game_over_screen.pixel_column[4]
pixel_column[5] => flappy_bird:game.pixel_column[5]
pixel_column[5] => menu:menu_screen.pixel_column[5]
pixel_column[5] => gameover:game_over_screen.pixel_column[5]
pixel_column[6] => flappy_bird:game.pixel_column[6]
pixel_column[6] => menu:menu_screen.pixel_column[6]
pixel_column[6] => gameover:game_over_screen.pixel_column[6]
pixel_column[7] => flappy_bird:game.pixel_column[7]
pixel_column[7] => menu:menu_screen.pixel_column[7]
pixel_column[7] => gameover:game_over_screen.pixel_column[7]
pixel_column[8] => flappy_bird:game.pixel_column[8]
pixel_column[8] => menu:menu_screen.pixel_column[8]
pixel_column[8] => gameover:game_over_screen.pixel_column[8]
pixel_column[9] => flappy_bird:game.pixel_column[9]
pixel_column[9] => menu:menu_screen.pixel_column[9]
pixel_column[9] => gameover:game_over_screen.pixel_column[9]
mode[0] => Equal0.IN3
mode[0] => Equal1.IN3
mode[0] => flappy_bird:game.mode[0]
mode[1] => Equal0.IN2
mode[1] => Equal1.IN2
mode[1] => flappy_bird:game.mode[1]
hit <= hit$latch.DB_MAX_OUTPUT_PORT_TYPE
red[0] <= <VCC>
red[1] <= <VCC>
red[2] <= <VCC>
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= <VCC>
green[1] <= <VCC>
green[2] <= <VCC>
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= <VCC>
blue[1] <= <VCC>
blue[2] <= <VCC>
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|flappy_bird:game
pb1 => bird_move:bird.pb1
pb2 => bird_move:bird.pb2
clk => char_rom:textscore.clock
clk => char_rom:textlives.clock
clk => pipe_move:pipe.clk
clk => bird_move:bird.clk
vert_sync => pipe_move:pipe.vert_sync
vert_sync => bird_move:bird.vert_sync
reset => rst1.IN1
reset => bird_move:bird.reset
pause => pipe_move:pipe.pause
pause => bird_move:bird.pause
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan6.IN20
pixel_row[0] => pipe_move:pipe.pixel_row[0]
pixel_row[0] => bird_move:bird.pixel_row[0]
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan6.IN19
pixel_row[1] => char_rom:textscore.font_row[0]
pixel_row[1] => char_rom:textlives.font_row[0]
pixel_row[1] => pipe_move:pipe.pixel_row[1]
pixel_row[1] => bird_move:bird.pixel_row[1]
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan5.IN18
pixel_row[2] => LessThan6.IN18
pixel_row[2] => char_rom:textscore.font_row[1]
pixel_row[2] => char_rom:textlives.font_row[1]
pixel_row[2] => pipe_move:pipe.pixel_row[2]
pixel_row[2] => bird_move:bird.pixel_row[2]
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan5.IN17
pixel_row[3] => LessThan6.IN17
pixel_row[3] => char_rom:textscore.font_row[2]
pixel_row[3] => char_rom:textlives.font_row[2]
pixel_row[3] => pipe_move:pipe.pixel_row[3]
pixel_row[3] => bird_move:bird.pixel_row[3]
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan5.IN16
pixel_row[4] => LessThan6.IN16
pixel_row[4] => pipe_move:pipe.pixel_row[4]
pixel_row[4] => bird_move:bird.pixel_row[4]
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan5.IN15
pixel_row[5] => LessThan6.IN15
pixel_row[5] => pipe_move:pipe.pixel_row[5]
pixel_row[5] => bird_move:bird.pixel_row[5]
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan5.IN14
pixel_row[6] => LessThan6.IN14
pixel_row[6] => pipe_move:pipe.pixel_row[6]
pixel_row[6] => bird_move:bird.pixel_row[6]
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan5.IN13
pixel_row[7] => LessThan6.IN13
pixel_row[7] => pipe_move:pipe.pixel_row[7]
pixel_row[7] => bird_move:bird.pixel_row[7]
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan5.IN12
pixel_row[8] => LessThan6.IN12
pixel_row[8] => pipe_move:pipe.pixel_row[8]
pixel_row[8] => bird_move:bird.pixel_row[8]
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan5.IN11
pixel_row[9] => LessThan6.IN11
pixel_row[9] => pipe_move:pipe.pixel_row[9]
pixel_row[9] => bird_move:bird.pixel_row[9]
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => pipe_move:pipe.pixel_column[0]
pixel_column[0] => bird_move:bird.pixel_column[0]
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => char_rom:textscore.font_col[0]
pixel_column[1] => char_rom:textlives.font_col[0]
pixel_column[1] => pipe_move:pipe.pixel_column[1]
pixel_column[1] => bird_move:bird.pixel_column[1]
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => char_rom:textscore.font_col[1]
pixel_column[2] => char_rom:textlives.font_col[1]
pixel_column[2] => pipe_move:pipe.pixel_column[2]
pixel_column[2] => bird_move:bird.pixel_column[2]
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => char_rom:textscore.font_col[2]
pixel_column[3] => char_rom:textlives.font_col[2]
pixel_column[3] => pipe_move:pipe.pixel_column[3]
pixel_column[3] => bird_move:bird.pixel_column[3]
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => pipe_move:pipe.pixel_column[4]
pixel_column[4] => bird_move:bird.pixel_column[4]
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => pipe_move:pipe.pixel_column[5]
pixel_column[5] => bird_move:bird.pixel_column[5]
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => pipe_move:pipe.pixel_column[6]
pixel_column[6] => bird_move:bird.pixel_column[6]
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => pipe_move:pipe.pixel_column[7]
pixel_column[7] => bird_move:bird.pixel_column[7]
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => pipe_move:pipe.pixel_column[8]
pixel_column[8] => bird_move:bird.pixel_column[8]
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => pipe_move:pipe.pixel_column[9]
pixel_column[9] => bird_move:bird.pixel_column[9]
mode[0] => pipe_move:pipe.mode[0]
mode[0] => bird_move:bird.mode[0]
mode[1] => pipe_move:pipe.mode[1]
mode[1] => bird_move:bird.mode[1]
score0_out[0] <= bird_move:bird.score0_out[0]
score0_out[1] <= bird_move:bird.score0_out[1]
score0_out[2] <= bird_move:bird.score0_out[2]
score0_out[3] <= bird_move:bird.score0_out[3]
score0_out[4] <= bird_move:bird.score0_out[4]
score0_out[5] <= bird_move:bird.score0_out[5]
score1_out[0] <= bird_move:bird.score1_out[0]
score1_out[1] <= bird_move:bird.score1_out[1]
score1_out[2] <= bird_move:bird.score1_out[2]
score1_out[3] <= bird_move:bird.score1_out[3]
score1_out[4] <= bird_move:bird.score1_out[4]
score1_out[5] <= bird_move:bird.score1_out[5]
score2_out[0] <= bird_move:bird.score2_out[0]
score2_out[1] <= bird_move:bird.score2_out[1]
score2_out[2] <= bird_move:bird.score2_out[2]
score2_out[3] <= bird_move:bird.score2_out[3]
score2_out[4] <= bird_move:bird.score2_out[4]
score2_out[5] <= bird_move:bird.score2_out[5]
hit <= bird_move:bird.hit
text_on <= text_on.DB_MAX_OUTPUT_PORT_TYPE
bird_on <= bird_move:bird.bird_on
pipe_on <= pipe_move:pipe.pipe_on


|MiniProject|display:inst8|flappy_bird:game|char_rom:textscore
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|flappy_bird:game|char_rom:textscore|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|flappy_bird:game|char_rom:textscore|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|display:inst8|flappy_bird:game|char_rom:textlives
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|flappy_bird:game|char_rom:textlives|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|flappy_bird:game|char_rom:textlives|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|display:inst8|flappy_bird:game|pipe_move:pipe
clk => LFSR:rand.clk
vert_sync => pipe_center_2[0].CLK
vert_sync => pipe_center_2[1].CLK
vert_sync => pipe_center_2[2].CLK
vert_sync => pipe_center_2[3].CLK
vert_sync => pipe_center_2[4].CLK
vert_sync => pipe_center_2[5].CLK
vert_sync => pipe_center_2[6].CLK
vert_sync => pipe_center_2[7].CLK
vert_sync => pipe_center_2[8].CLK
vert_sync => pipe_center_1[0].CLK
vert_sync => pipe_center_1[1].CLK
vert_sync => pipe_center_1[2].CLK
vert_sync => pipe_center_1[3].CLK
vert_sync => pipe_center_1[4].CLK
vert_sync => pipe_center_1[5].CLK
vert_sync => pipe_center_1[6].CLK
vert_sync => pipe_center_1[7].CLK
vert_sync => pipe_center_1[8].CLK
vert_sync => pipe_x_motion[0].CLK
vert_sync => pipe_x_motion[1].CLK
vert_sync => pipe_x_motion[2].CLK
vert_sync => pipe_x_motion[3].CLK
vert_sync => pipe_x_motion[4].CLK
vert_sync => pipe_x_motion[5].CLK
vert_sync => pipe_x_motion[6].CLK
vert_sync => pipe_x_motion[7].CLK
vert_sync => pipe_x_motion[8].CLK
vert_sync => pipe_x_motion[9].CLK
vert_sync => pipe_x_motion[10].CLK
vert_sync => pipe_x_pos_2[0].CLK
vert_sync => pipe_x_pos_2[1].CLK
vert_sync => pipe_x_pos_2[2].CLK
vert_sync => pipe_x_pos_2[3].CLK
vert_sync => pipe_x_pos_2[4].CLK
vert_sync => pipe_x_pos_2[5].CLK
vert_sync => pipe_x_pos_2[6].CLK
vert_sync => pipe_x_pos_2[7].CLK
vert_sync => pipe_x_pos_2[8].CLK
vert_sync => pipe_x_pos_2[9].CLK
vert_sync => pipe_x_pos_2[10].CLK
vert_sync => pipe_x_pos_1[0].CLK
vert_sync => pipe_x_pos_1[1].CLK
vert_sync => pipe_x_pos_1[2].CLK
vert_sync => pipe_x_pos_1[3].CLK
vert_sync => pipe_x_pos_1[4].CLK
vert_sync => pipe_x_pos_1[5].CLK
vert_sync => pipe_x_pos_1[6].CLK
vert_sync => pipe_x_pos_1[7].CLK
vert_sync => pipe_x_pos_1[8].CLK
vert_sync => pipe_x_pos_1[9].CLK
vert_sync => pipe_x_pos_1[10].CLK
vert_sync => \Move_Pipe:level_score[1].CLK
vert_sync => \Move_Pipe:level_score[2].CLK
vert_sync => \Move_Pipe:level_score[3].CLK
vert_sync => \Move_Pipe:level_score[4].CLK
vert_sync => \Move_Pipe:level_score[5].CLK
vert_sync => \Move_Pipe:level_score[6].CLK
vert_sync => \Move_Pipe:level_score[7].CLK
vert_sync => \Move_Pipe:level_score[8].CLK
vert_sync => \Move_Pipe:level_score[9].CLK
vert_sync => \Move_Pipe:level_val[0].CLK
vert_sync => \Move_Pipe:level_val[1].CLK
vert_sync => \Move_Pipe:level_val[2].CLK
vert_sync => \Move_Pipe:level_val[3].CLK
reset => pipe_center_2[0].PRESET
reset => pipe_center_2[1].PRESET
reset => pipe_center_2[2].PRESET
reset => pipe_center_2[3].PRESET
reset => pipe_center_2[4].PRESET
reset => pipe_center_2[5].PRESET
reset => pipe_center_2[6].PRESET
reset => pipe_center_2[7].PRESET
reset => pipe_center_2[8].ACLR
reset => pipe_center_1[0].ACLR
reset => pipe_center_1[1].ACLR
reset => pipe_center_1[2].ACLR
reset => pipe_center_1[3].PRESET
reset => pipe_center_1[4].ACLR
reset => pipe_center_1[5].ACLR
reset => pipe_center_1[6].PRESET
reset => pipe_center_1[7].PRESET
reset => pipe_center_1[8].ACLR
reset => pipe_x_motion[0].ACLR
reset => pipe_x_motion[1].PRESET
reset => pipe_x_motion[2].ACLR
reset => pipe_x_motion[3].ACLR
reset => pipe_x_motion[4].ACLR
reset => pipe_x_motion[5].ACLR
reset => pipe_x_motion[6].ACLR
reset => pipe_x_motion[7].ACLR
reset => pipe_x_motion[8].ACLR
reset => pipe_x_motion[9].ACLR
reset => pipe_x_motion[10].ACLR
reset => pipe_x_pos_2[0].ACLR
reset => pipe_x_pos_2[1].ACLR
reset => pipe_x_pos_2[2].ACLR
reset => pipe_x_pos_2[3].ACLR
reset => pipe_x_pos_2[4].ACLR
reset => pipe_x_pos_2[5].ACLR
reset => pipe_x_pos_2[6].PRESET
reset => pipe_x_pos_2[7].PRESET
reset => pipe_x_pos_2[8].PRESET
reset => pipe_x_pos_2[9].PRESET
reset => pipe_x_pos_2[10].ACLR
reset => pipe_x_pos_1[0].ACLR
reset => pipe_x_pos_1[1].ACLR
reset => pipe_x_pos_1[2].ACLR
reset => pipe_x_pos_1[3].ACLR
reset => pipe_x_pos_1[4].ACLR
reset => pipe_x_pos_1[5].ACLR
reset => pipe_x_pos_1[6].ACLR
reset => pipe_x_pos_1[7].PRESET
reset => pipe_x_pos_1[8].ACLR
reset => pipe_x_pos_1[9].PRESET
reset => pipe_x_pos_1[10].ACLR
reset => \Move_Pipe:level_score[1].ALOAD
reset => \Move_Pipe:level_score[2].ALOAD
reset => \Move_Pipe:level_score[3].ALOAD
reset => \Move_Pipe:level_score[4].ALOAD
reset => \Move_Pipe:level_score[5].ALOAD
reset => \Move_Pipe:level_score[6].ALOAD
reset => \Move_Pipe:level_score[7].ALOAD
reset => \Move_Pipe:level_score[8].ALOAD
reset => \Move_Pipe:level_score[9].ALOAD
reset => \Move_Pipe:level_val[0].PRESET
reset => \Move_Pipe:level_val[1].ACLR
reset => \Move_Pipe:level_val[2].ACLR
reset => \Move_Pipe:level_val[3].ACLR
reset => \Move_Pipe:level_score[0].LATCH_ENABLE
pause => pipe_center_2[1].ENA
pause => pipe_center_2[0].ENA
pause => pipe_center_2[2].ENA
pause => pipe_center_2[3].ENA
pause => pipe_center_2[4].ENA
pause => pipe_center_2[5].ENA
pause => pipe_center_2[6].ENA
pause => pipe_center_2[7].ENA
pause => pipe_center_2[8].ENA
pause => pipe_center_1[0].ENA
pause => pipe_center_1[1].ENA
pause => pipe_center_1[2].ENA
pause => pipe_center_1[3].ENA
pause => pipe_center_1[4].ENA
pause => pipe_center_1[5].ENA
pause => pipe_center_1[6].ENA
pause => pipe_center_1[7].ENA
pause => pipe_center_1[8].ENA
pause => pipe_x_motion[0].ENA
pause => pipe_x_motion[1].ENA
pause => pipe_x_motion[2].ENA
pause => pipe_x_motion[3].ENA
pause => pipe_x_motion[4].ENA
pause => pipe_x_motion[5].ENA
pause => pipe_x_motion[6].ENA
pause => pipe_x_motion[7].ENA
pause => pipe_x_motion[8].ENA
pause => pipe_x_motion[9].ENA
pause => pipe_x_motion[10].ENA
pause => pipe_x_pos_2[0].ENA
pause => pipe_x_pos_2[1].ENA
pause => pipe_x_pos_2[2].ENA
pause => pipe_x_pos_2[3].ENA
pause => pipe_x_pos_2[4].ENA
pause => pipe_x_pos_2[5].ENA
pause => pipe_x_pos_2[6].ENA
pause => pipe_x_pos_2[7].ENA
pause => pipe_x_pos_2[8].ENA
pause => pipe_x_pos_2[9].ENA
pause => pipe_x_pos_2[10].ENA
pause => pipe_x_pos_1[0].ENA
pause => pipe_x_pos_1[1].ENA
pause => pipe_x_pos_1[2].ENA
pause => pipe_x_pos_1[3].ENA
pause => pipe_x_pos_1[4].ENA
pause => pipe_x_pos_1[5].ENA
pause => pipe_x_pos_1[6].ENA
pause => pipe_x_pos_1[7].ENA
pause => pipe_x_pos_1[8].ENA
pause => pipe_x_pos_1[9].ENA
pause => pipe_x_pos_1[10].ENA
pause => \Move_Pipe:level_score[1].ENA
pause => \Move_Pipe:level_score[2].ENA
pause => \Move_Pipe:level_score[3].ENA
pause => \Move_Pipe:level_score[4].ENA
pause => \Move_Pipe:level_score[5].ENA
pause => \Move_Pipe:level_score[6].ENA
pause => \Move_Pipe:level_score[7].ENA
pause => \Move_Pipe:level_score[8].ENA
pause => \Move_Pipe:level_score[9].ENA
pause => \Move_Pipe:level_val[0].ENA
pause => \Move_Pipe:level_val[1].ENA
pause => \Move_Pipe:level_val[2].ENA
pause => \Move_Pipe:level_val[3].ENA
score[0] => Equal2.IN9
score[0] => \Move_Pipe:level_score[0].DATAIN
score[1] => Add7.IN18
score[1] => Equal2.IN8
score[2] => Add7.IN17
score[2] => Equal2.IN7
score[3] => Add7.IN16
score[3] => Equal2.IN6
score[4] => Add7.IN15
score[4] => Equal2.IN5
score[5] => Add7.IN14
score[5] => Equal2.IN4
score[6] => Add7.IN13
score[6] => Equal2.IN3
score[7] => Add7.IN12
score[7] => Equal2.IN2
score[8] => Add7.IN11
score[8] => Equal2.IN1
score[9] => Add7.IN10
score[9] => Equal2.IN0
mode[0] => Equal0.IN3
mode[0] => Equal1.IN3
mode[1] => Equal0.IN2
mode[1] => Equal1.IN2
pixel_row[0] => LessThan2.IN22
pixel_row[0] => LessThan3.IN11
pixel_row[0] => LessThan4.IN10
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan8.IN11
pixel_row[0] => LessThan9.IN10
pixel_row[1] => LessThan2.IN21
pixel_row[1] => LessThan3.IN10
pixel_row[1] => LessThan4.IN9
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan8.IN10
pixel_row[1] => LessThan9.IN9
pixel_row[2] => LessThan2.IN20
pixel_row[2] => LessThan3.IN9
pixel_row[2] => LessThan4.IN8
pixel_row[2] => LessThan5.IN18
pixel_row[2] => LessThan8.IN9
pixel_row[2] => LessThan9.IN8
pixel_row[3] => LessThan2.IN19
pixel_row[3] => LessThan3.IN8
pixel_row[3] => LessThan4.IN7
pixel_row[3] => LessThan5.IN17
pixel_row[3] => LessThan8.IN8
pixel_row[3] => LessThan9.IN7
pixel_row[4] => LessThan2.IN18
pixel_row[4] => LessThan3.IN7
pixel_row[4] => LessThan4.IN6
pixel_row[4] => LessThan5.IN16
pixel_row[4] => LessThan8.IN7
pixel_row[4] => LessThan9.IN6
pixel_row[5] => LessThan2.IN17
pixel_row[5] => LessThan3.IN6
pixel_row[5] => LessThan4.IN5
pixel_row[5] => LessThan5.IN15
pixel_row[5] => LessThan8.IN6
pixel_row[5] => LessThan9.IN5
pixel_row[6] => LessThan2.IN16
pixel_row[6] => LessThan3.IN5
pixel_row[6] => LessThan4.IN4
pixel_row[6] => LessThan5.IN14
pixel_row[6] => LessThan8.IN5
pixel_row[6] => LessThan9.IN4
pixel_row[7] => LessThan2.IN15
pixel_row[7] => LessThan3.IN4
pixel_row[7] => LessThan4.IN3
pixel_row[7] => LessThan5.IN13
pixel_row[7] => LessThan8.IN4
pixel_row[7] => LessThan9.IN3
pixel_row[8] => LessThan2.IN14
pixel_row[8] => LessThan3.IN3
pixel_row[8] => LessThan4.IN2
pixel_row[8] => LessThan5.IN12
pixel_row[8] => LessThan8.IN3
pixel_row[8] => LessThan9.IN2
pixel_row[9] => LessThan2.IN12
pixel_row[9] => LessThan2.IN13
pixel_row[9] => LessThan3.IN2
pixel_row[9] => LessThan4.IN1
pixel_row[9] => LessThan5.IN11
pixel_row[9] => LessThan8.IN2
pixel_row[9] => LessThan9.IN1
pixel_column[0] => Add4.IN20
pixel_column[0] => LessThan1.IN24
pixel_column[0] => LessThan7.IN24
pixel_column[1] => Add4.IN19
pixel_column[1] => LessThan1.IN23
pixel_column[1] => LessThan7.IN23
pixel_column[2] => Add4.IN18
pixel_column[2] => LessThan1.IN22
pixel_column[2] => LessThan7.IN22
pixel_column[3] => Add4.IN17
pixel_column[3] => LessThan1.IN21
pixel_column[3] => LessThan7.IN21
pixel_column[4] => Add4.IN16
pixel_column[4] => LessThan1.IN20
pixel_column[4] => LessThan7.IN20
pixel_column[5] => Add4.IN15
pixel_column[5] => LessThan1.IN19
pixel_column[5] => LessThan7.IN19
pixel_column[6] => Add4.IN14
pixel_column[6] => LessThan1.IN18
pixel_column[6] => LessThan7.IN18
pixel_column[7] => Add4.IN13
pixel_column[7] => LessThan1.IN17
pixel_column[7] => LessThan7.IN17
pixel_column[8] => Add4.IN12
pixel_column[8] => LessThan1.IN16
pixel_column[8] => LessThan7.IN16
pixel_column[9] => Add4.IN11
pixel_column[9] => LessThan1.IN15
pixel_column[9] => LessThan7.IN15
x_pos_1[0] <= pipe_x_pos_1[0].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[1] <= pipe_x_pos_1[1].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[2] <= pipe_x_pos_1[2].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[3] <= pipe_x_pos_1[3].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[4] <= pipe_x_pos_1[4].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[5] <= pipe_x_pos_1[5].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[6] <= pipe_x_pos_1[6].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[7] <= pipe_x_pos_1[7].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[8] <= pipe_x_pos_1[8].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[9] <= pipe_x_pos_1[9].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[10] <= pipe_x_pos_1[10].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[0] <= pipe_x_pos_2[0].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[1] <= pipe_x_pos_2[1].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[2] <= pipe_x_pos_2[2].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[3] <= pipe_x_pos_2[3].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[4] <= pipe_x_pos_2[4].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[5] <= pipe_x_pos_2[5].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[6] <= pipe_x_pos_2[6].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[7] <= pipe_x_pos_2[7].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[8] <= pipe_x_pos_2[8].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[9] <= pipe_x_pos_2[9].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[10] <= pipe_x_pos_2[10].DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topHeight_1[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_1[10] <= <GND>
bottomHeight_1[11] <= <GND>
bottomHeight_1[12] <= <GND>
bottomHeight_1[13] <= <GND>
bottomHeight_1[14] <= <GND>
bottomHeight_1[15] <= <GND>
bottomHeight_1[16] <= <GND>
bottomHeight_1[17] <= <GND>
bottomHeight_1[18] <= <GND>
bottomHeight_1[19] <= <GND>
bottomHeight_1[20] <= <GND>
bottomHeight_1[21] <= <GND>
bottomHeight_1[22] <= <GND>
bottomHeight_1[23] <= <GND>
bottomHeight_1[24] <= <GND>
bottomHeight_1[25] <= <GND>
bottomHeight_1[26] <= <GND>
bottomHeight_1[27] <= <GND>
bottomHeight_1[28] <= <GND>
bottomHeight_1[29] <= <GND>
bottomHeight_1[30] <= <GND>
bottomHeight_1[31] <= <GND>
topHeight_2[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topHeight_2[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomHeight_2[10] <= <GND>
bottomHeight_2[11] <= <GND>
bottomHeight_2[12] <= <GND>
bottomHeight_2[13] <= <GND>
bottomHeight_2[14] <= <GND>
bottomHeight_2[15] <= <GND>
bottomHeight_2[16] <= <GND>
bottomHeight_2[17] <= <GND>
bottomHeight_2[18] <= <GND>
bottomHeight_2[19] <= <GND>
bottomHeight_2[20] <= <GND>
bottomHeight_2[21] <= <GND>
bottomHeight_2[22] <= <GND>
bottomHeight_2[23] <= <GND>
bottomHeight_2[24] <= <GND>
bottomHeight_2[25] <= <GND>
bottomHeight_2[26] <= <GND>
bottomHeight_2[27] <= <GND>
bottomHeight_2[28] <= <GND>
bottomHeight_2[29] <= <GND>
bottomHeight_2[30] <= <GND>
bottomHeight_2[31] <= <GND>
pipe_on <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|flappy_bird:game|pipe_move:pipe|LFSR:rand
clk => rand[0].CLK
clk => rand[1].CLK
clk => rand[2].CLK
clk => rand[3].CLK
clk => rand[4].CLK
clk => rand[5].CLK
clk => rand[6].CLK
clk => rand[7].CLK
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
output[0] <= rand[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= rand[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|flappy_bird:game|bird_move:bird
clk => char_rom:bird.clock
vert_sync => rst.CLK
vert_sync => isHit.CLK
vert_sync => hit~reg0.CLK
vert_sync => bird_y_motion[0].CLK
vert_sync => bird_y_motion[1].CLK
vert_sync => bird_y_motion[2].CLK
vert_sync => bird_y_motion[3].CLK
vert_sync => bird_y_motion[4].CLK
vert_sync => bird_y_motion[5].CLK
vert_sync => bird_y_motion[6].CLK
vert_sync => bird_y_motion[7].CLK
vert_sync => bird_y_motion[8].CLK
vert_sync => bird_y_motion[9].CLK
vert_sync => bird_y_pos[0].CLK
vert_sync => bird_y_pos[1].CLK
vert_sync => bird_y_pos[2].CLK
vert_sync => bird_y_pos[3].CLK
vert_sync => bird_y_pos[4].CLK
vert_sync => bird_y_pos[5].CLK
vert_sync => bird_y_pos[6].CLK
vert_sync => bird_y_pos[7].CLK
vert_sync => bird_y_pos[8].CLK
vert_sync => bird_y_pos[9].CLK
vert_sync => lives[0].CLK
vert_sync => lives[1].CLK
vert_sync => lives[2].CLK
vert_sync => lives[3].CLK
vert_sync => lives[4].CLK
vert_sync => lives[5].CLK
vert_sync => score2[0].CLK
vert_sync => score2[1].CLK
vert_sync => score2[2].CLK
vert_sync => score2[3].CLK
vert_sync => score2[4].CLK
vert_sync => score2[5].CLK
vert_sync => score1[0].CLK
vert_sync => score1[1].CLK
vert_sync => score1[2].CLK
vert_sync => score1[3].CLK
vert_sync => score1[4].CLK
vert_sync => score1[5].CLK
vert_sync => score0[0].CLK
vert_sync => score0[1].CLK
vert_sync => score0[2].CLK
vert_sync => score0[3].CLK
vert_sync => score0[4].CLK
vert_sync => score0[5].CLK
vert_sync => score[0].CLK
vert_sync => score[1].CLK
vert_sync => score[2].CLK
vert_sync => score[3].CLK
vert_sync => score[4].CLK
vert_sync => score[5].CLK
vert_sync => score[6].CLK
vert_sync => score[7].CLK
vert_sync => score[8].CLK
vert_sync => score[9].CLK
vert_sync => \Move_bird:counter2[1].CLK
vert_sync => \Move_bird:counter2[2].CLK
vert_sync => \Move_bird:counter2[3].CLK
vert_sync => \Move_bird:score_check.CLK
vert_sync => \Move_bird:counter[0].CLK
vert_sync => \Move_bird:counter[1].CLK
vert_sync => \Move_bird:counter[2].CLK
vert_sync => \Move_bird:counter[3].CLK
vert_sync => \Move_bird:flag.CLK
vert_sync => \Move_bird:life_score[0].CLK
vert_sync => \Move_bird:life_score[1].CLK
vert_sync => \Move_bird:life_score[2].CLK
vert_sync => \Move_bird:life_score[3].CLK
vert_sync => \Move_bird:life_score[4].CLK
vert_sync => \Move_bird:life_score[5].CLK
vert_sync => \Move_bird:life_score[6].CLK
vert_sync => \Move_bird:life_score[7].CLK
vert_sync => \Move_bird:life_score[8].CLK
vert_sync => \Move_bird:life_score[9].CLK
vert_sync => \Move_bird:life[0].CLK
vert_sync => \Move_bird:life[1].CLK
reset => isHit.ACLR
reset => hit~reg0.ACLR
reset => bird_y_motion[0].PRESET
reset => bird_y_motion[1].PRESET
reset => bird_y_motion[2].ACLR
reset => bird_y_motion[3].PRESET
reset => bird_y_motion[4].PRESET
reset => bird_y_motion[5].PRESET
reset => bird_y_motion[6].PRESET
reset => bird_y_motion[7].PRESET
reset => bird_y_motion[8].PRESET
reset => bird_y_motion[9].PRESET
reset => bird_y_pos[0].ACLR
reset => bird_y_pos[1].ACLR
reset => bird_y_pos[2].PRESET
reset => bird_y_pos[3].ACLR
reset => bird_y_pos[4].ACLR
reset => bird_y_pos[5].PRESET
reset => bird_y_pos[6].PRESET
reset => bird_y_pos[7].ACLR
reset => bird_y_pos[8].ACLR
reset => bird_y_pos[9].ACLR
reset => lives[0].PRESET
reset => lives[1].PRESET
reset => lives[2].ACLR
reset => lives[3].ACLR
reset => lives[4].PRESET
reset => lives[5].PRESET
reset => score2[0].ACLR
reset => score2[1].ACLR
reset => score2[2].ACLR
reset => score2[3].ACLR
reset => score2[4].PRESET
reset => score2[5].PRESET
reset => score1[0].ACLR
reset => score1[1].ACLR
reset => score1[2].ACLR
reset => score1[3].ACLR
reset => score1[4].PRESET
reset => score1[5].PRESET
reset => score0[0].ACLR
reset => score0[1].ACLR
reset => score0[2].ACLR
reset => score0[3].ACLR
reset => score0[4].PRESET
reset => score0[5].PRESET
reset => score[0].ACLR
reset => score[1].ACLR
reset => score[2].ACLR
reset => score[3].ACLR
reset => score[4].ACLR
reset => score[5].ACLR
reset => score[6].ACLR
reset => score[7].ACLR
reset => score[8].ACLR
reset => score[9].ACLR
reset => \Move_bird:life_score[0].PRESET
reset => \Move_bird:life_score[1].ACLR
reset => \Move_bird:life_score[2].ACLR
reset => \Move_bird:life_score[3].PRESET
reset => \Move_bird:life_score[4].PRESET
reset => \Move_bird:life_score[5].ACLR
reset => \Move_bird:life_score[6].ACLR
reset => \Move_bird:life_score[7].ACLR
reset => \Move_bird:life_score[8].ACLR
reset => \Move_bird:life_score[9].ACLR
reset => \Move_bird:life[0].PRESET
reset => \Move_bird:life[1].PRESET
reset => rst.ENA
reset => \Move_bird:counter2[1].ENA
reset => \Move_bird:counter2[2].ENA
reset => \Move_bird:counter2[3].ENA
reset => \Move_bird:score_check.ENA
reset => \Move_bird:counter[0].ENA
reset => \Move_bird:counter[1].ENA
reset => \Move_bird:counter[2].ENA
reset => \Move_bird:counter[3].ENA
reset => \Move_bird:flag.ENA
pause => rst.OUTPUTSELECT
pause => \Move_bird:counter2[1].OUTPUTSELECT
pause => \Move_bird:counter2[2].OUTPUTSELECT
pause => \Move_bird:counter2[3].OUTPUTSELECT
pause => \Move_bird:score_check.OUTPUTSELECT
pause => \Move_bird:counter[0].OUTPUTSELECT
pause => \Move_bird:counter[1].OUTPUTSELECT
pause => \Move_bird:counter[2].OUTPUTSELECT
pause => \Move_bird:counter[3].OUTPUTSELECT
pause => \Move_bird:flag.OUTPUTSELECT
pause => bird_y_motion[3].ENA
pause => bird_y_motion[2].ENA
pause => bird_y_motion[1].ENA
pause => bird_y_motion[0].ENA
pause => hit~reg0.ENA
pause => isHit.ENA
pause => bird_y_motion[4].ENA
pause => bird_y_motion[5].ENA
pause => bird_y_motion[6].ENA
pause => bird_y_motion[7].ENA
pause => bird_y_motion[8].ENA
pause => bird_y_motion[9].ENA
pause => bird_y_pos[0].ENA
pause => bird_y_pos[1].ENA
pause => bird_y_pos[2].ENA
pause => bird_y_pos[3].ENA
pause => bird_y_pos[4].ENA
pause => bird_y_pos[5].ENA
pause => bird_y_pos[6].ENA
pause => bird_y_pos[7].ENA
pause => bird_y_pos[8].ENA
pause => bird_y_pos[9].ENA
pause => lives[0].ENA
pause => lives[1].ENA
pause => lives[2].ENA
pause => lives[3].ENA
pause => lives[4].ENA
pause => lives[5].ENA
pause => score2[0].ENA
pause => score2[1].ENA
pause => score2[2].ENA
pause => score2[3].ENA
pause => score2[4].ENA
pause => score2[5].ENA
pause => score1[0].ENA
pause => score1[1].ENA
pause => score1[2].ENA
pause => score1[3].ENA
pause => score1[4].ENA
pause => score1[5].ENA
pause => score0[0].ENA
pause => score0[1].ENA
pause => score0[2].ENA
pause => score0[3].ENA
pause => score0[4].ENA
pause => score0[5].ENA
pause => score[0].ENA
pause => score[1].ENA
pause => score[2].ENA
pause => score[3].ENA
pause => score[4].ENA
pause => score[5].ENA
pause => score[6].ENA
pause => score[7].ENA
pause => score[8].ENA
pause => score[9].ENA
pause => \Move_bird:life_score[0].ENA
pause => \Move_bird:life_score[1].ENA
pause => \Move_bird:life_score[2].ENA
pause => \Move_bird:life_score[3].ENA
pause => \Move_bird:life_score[4].ENA
pause => \Move_bird:life_score[5].ENA
pause => \Move_bird:life_score[6].ENA
pause => \Move_bird:life_score[7].ENA
pause => \Move_bird:life_score[8].ENA
pause => \Move_bird:life_score[9].ENA
pause => \Move_bird:life[0].ENA
pause => \Move_bird:life[1].ENA
pb1 => Move_bird.IN1
pb1 => Move_bird.IN1
pb2 => ~NO_FANOUT~
pixel_row[0] => Add2.IN22
pixel_row[0] => LessThan3.IN22
pixel_row[0] => LessThan4.IN10
pixel_row[1] => Add2.IN21
pixel_row[1] => LessThan3.IN21
pixel_row[1] => LessThan4.IN9
pixel_row[1] => char_rom:bird.font_row[0]
pixel_row[2] => Add2.IN20
pixel_row[2] => LessThan3.IN20
pixel_row[2] => LessThan4.IN8
pixel_row[2] => char_rom:bird.font_row[1]
pixel_row[3] => Add2.IN19
pixel_row[3] => LessThan3.IN19
pixel_row[3] => LessThan4.IN7
pixel_row[3] => char_rom:bird.font_row[2]
pixel_row[4] => Add2.IN18
pixel_row[4] => LessThan3.IN18
pixel_row[4] => LessThan4.IN6
pixel_row[5] => Add2.IN17
pixel_row[5] => LessThan3.IN17
pixel_row[5] => LessThan4.IN5
pixel_row[6] => Add2.IN16
pixel_row[6] => LessThan3.IN16
pixel_row[6] => LessThan4.IN4
pixel_row[7] => Add2.IN15
pixel_row[7] => LessThan3.IN15
pixel_row[7] => LessThan4.IN3
pixel_row[8] => Add2.IN14
pixel_row[8] => LessThan3.IN14
pixel_row[8] => LessThan4.IN2
pixel_row[9] => Add2.IN13
pixel_row[9] => LessThan3.IN13
pixel_row[9] => LessThan4.IN1
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan1.IN24
pixel_column[0] => LessThan5.IN22
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan1.IN23
pixel_column[1] => LessThan5.IN21
pixel_column[1] => char_rom:bird.font_col[0]
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan1.IN22
pixel_column[2] => LessThan5.IN20
pixel_column[2] => char_rom:bird.font_col[1]
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan1.IN21
pixel_column[3] => LessThan5.IN19
pixel_column[3] => char_rom:bird.font_col[2]
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan1.IN20
pixel_column[4] => LessThan5.IN18
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan1.IN19
pixel_column[5] => LessThan5.IN17
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan1.IN18
pixel_column[6] => LessThan5.IN16
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan1.IN17
pixel_column[7] => LessThan5.IN15
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan1.IN16
pixel_column[8] => LessThan5.IN14
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan1.IN15
pixel_column[9] => LessThan5.IN12
pixel_column[9] => LessThan5.IN13
pipe_x_pos_1[0] => Add7.IN22
pipe_x_pos_1[0] => Add9.IN22
pipe_x_pos_1[0] => LessThan17.IN22
pipe_x_pos_1[0] => LessThan20.IN22
pipe_x_pos_1[1] => Add7.IN21
pipe_x_pos_1[1] => Add9.IN21
pipe_x_pos_1[1] => LessThan17.IN21
pipe_x_pos_1[1] => LessThan20.IN21
pipe_x_pos_1[2] => Add7.IN20
pipe_x_pos_1[2] => Add9.IN20
pipe_x_pos_1[2] => LessThan17.IN20
pipe_x_pos_1[2] => LessThan20.IN20
pipe_x_pos_1[3] => Add7.IN19
pipe_x_pos_1[3] => Add9.IN19
pipe_x_pos_1[3] => LessThan17.IN19
pipe_x_pos_1[3] => LessThan20.IN19
pipe_x_pos_1[4] => Add7.IN18
pipe_x_pos_1[4] => Add9.IN18
pipe_x_pos_1[4] => LessThan17.IN18
pipe_x_pos_1[4] => LessThan20.IN18
pipe_x_pos_1[5] => Add7.IN17
pipe_x_pos_1[5] => Add9.IN17
pipe_x_pos_1[5] => LessThan17.IN17
pipe_x_pos_1[5] => LessThan20.IN17
pipe_x_pos_1[6] => Add7.IN16
pipe_x_pos_1[6] => Add9.IN16
pipe_x_pos_1[6] => LessThan17.IN16
pipe_x_pos_1[6] => LessThan20.IN16
pipe_x_pos_1[7] => Add7.IN15
pipe_x_pos_1[7] => Add9.IN15
pipe_x_pos_1[7] => LessThan17.IN15
pipe_x_pos_1[7] => LessThan20.IN15
pipe_x_pos_1[8] => Add7.IN14
pipe_x_pos_1[8] => Add9.IN14
pipe_x_pos_1[8] => LessThan17.IN14
pipe_x_pos_1[8] => LessThan20.IN14
pipe_x_pos_1[9] => Add7.IN13
pipe_x_pos_1[9] => Add9.IN13
pipe_x_pos_1[9] => LessThan17.IN13
pipe_x_pos_1[9] => LessThan20.IN13
pipe_x_pos_1[10] => Add7.IN12
pipe_x_pos_1[10] => Add9.IN12
pipe_x_pos_1[10] => LessThan17.IN12
pipe_x_pos_1[10] => LessThan20.IN12
pipe_x_pos_2[0] => Add12.IN22
pipe_x_pos_2[0] => Add13.IN22
pipe_x_pos_2[0] => LessThan18.IN22
pipe_x_pos_2[0] => LessThan21.IN22
pipe_x_pos_2[1] => Add12.IN21
pipe_x_pos_2[1] => Add13.IN21
pipe_x_pos_2[1] => LessThan18.IN21
pipe_x_pos_2[1] => LessThan21.IN21
pipe_x_pos_2[2] => Add12.IN20
pipe_x_pos_2[2] => Add13.IN20
pipe_x_pos_2[2] => LessThan18.IN20
pipe_x_pos_2[2] => LessThan21.IN20
pipe_x_pos_2[3] => Add12.IN19
pipe_x_pos_2[3] => Add13.IN19
pipe_x_pos_2[3] => LessThan18.IN19
pipe_x_pos_2[3] => LessThan21.IN19
pipe_x_pos_2[4] => Add12.IN18
pipe_x_pos_2[4] => Add13.IN18
pipe_x_pos_2[4] => LessThan18.IN18
pipe_x_pos_2[4] => LessThan21.IN18
pipe_x_pos_2[5] => Add12.IN17
pipe_x_pos_2[5] => Add13.IN17
pipe_x_pos_2[5] => LessThan18.IN17
pipe_x_pos_2[5] => LessThan21.IN17
pipe_x_pos_2[6] => Add12.IN16
pipe_x_pos_2[6] => Add13.IN16
pipe_x_pos_2[6] => LessThan18.IN16
pipe_x_pos_2[6] => LessThan21.IN16
pipe_x_pos_2[7] => Add12.IN15
pipe_x_pos_2[7] => Add13.IN15
pipe_x_pos_2[7] => LessThan18.IN15
pipe_x_pos_2[7] => LessThan21.IN15
pipe_x_pos_2[8] => Add12.IN14
pipe_x_pos_2[8] => Add13.IN14
pipe_x_pos_2[8] => LessThan18.IN14
pipe_x_pos_2[8] => LessThan21.IN14
pipe_x_pos_2[9] => Add12.IN13
pipe_x_pos_2[9] => Add13.IN13
pipe_x_pos_2[9] => LessThan18.IN13
pipe_x_pos_2[9] => LessThan21.IN13
pipe_x_pos_2[10] => Add12.IN12
pipe_x_pos_2[10] => Add13.IN12
pipe_x_pos_2[10] => LessThan18.IN12
pipe_x_pos_2[10] => LessThan21.IN12
topHeight_1[0] => LessThan9.IN20
topHeight_1[1] => LessThan9.IN19
topHeight_1[2] => LessThan9.IN18
topHeight_1[3] => LessThan9.IN17
topHeight_1[4] => LessThan9.IN16
topHeight_1[5] => LessThan9.IN15
topHeight_1[6] => LessThan9.IN14
topHeight_1[7] => LessThan9.IN13
topHeight_1[8] => LessThan9.IN12
bottomHeight_1[0] => LessThan10.IN20
bottomHeight_1[1] => LessThan10.IN19
bottomHeight_1[2] => LessThan10.IN18
bottomHeight_1[3] => LessThan10.IN17
bottomHeight_1[4] => LessThan10.IN16
bottomHeight_1[5] => LessThan10.IN15
bottomHeight_1[6] => LessThan10.IN14
bottomHeight_1[7] => LessThan10.IN13
bottomHeight_1[8] => LessThan10.IN12
topHeight_2[0] => LessThan13.IN20
topHeight_2[1] => LessThan13.IN19
topHeight_2[2] => LessThan13.IN18
topHeight_2[3] => LessThan13.IN17
topHeight_2[4] => LessThan13.IN16
topHeight_2[5] => LessThan13.IN15
topHeight_2[6] => LessThan13.IN14
topHeight_2[7] => LessThan13.IN13
topHeight_2[8] => LessThan13.IN12
bottomHeight_2[0] => LessThan14.IN20
bottomHeight_2[1] => LessThan14.IN19
bottomHeight_2[2] => LessThan14.IN18
bottomHeight_2[3] => LessThan14.IN17
bottomHeight_2[4] => LessThan14.IN16
bottomHeight_2[5] => LessThan14.IN15
bottomHeight_2[6] => LessThan14.IN14
bottomHeight_2[7] => LessThan14.IN13
bottomHeight_2[8] => LessThan14.IN12
mode[0] => Equal0.IN3
mode[0] => Equal1.IN3
mode[1] => Equal0.IN2
mode[1] => Equal1.IN2
score0_out[0] <= score0[0].DB_MAX_OUTPUT_PORT_TYPE
score0_out[1] <= score0[1].DB_MAX_OUTPUT_PORT_TYPE
score0_out[2] <= score0[2].DB_MAX_OUTPUT_PORT_TYPE
score0_out[3] <= score0[3].DB_MAX_OUTPUT_PORT_TYPE
score0_out[4] <= score0[4].DB_MAX_OUTPUT_PORT_TYPE
score0_out[5] <= score0[5].DB_MAX_OUTPUT_PORT_TYPE
score1_out[0] <= score1[0].DB_MAX_OUTPUT_PORT_TYPE
score1_out[1] <= score1[1].DB_MAX_OUTPUT_PORT_TYPE
score1_out[2] <= score1[2].DB_MAX_OUTPUT_PORT_TYPE
score1_out[3] <= score1[3].DB_MAX_OUTPUT_PORT_TYPE
score1_out[4] <= score1[4].DB_MAX_OUTPUT_PORT_TYPE
score1_out[5] <= score1[5].DB_MAX_OUTPUT_PORT_TYPE
score2_out[0] <= score2[0].DB_MAX_OUTPUT_PORT_TYPE
score2_out[1] <= score2[1].DB_MAX_OUTPUT_PORT_TYPE
score2_out[2] <= score2[2].DB_MAX_OUTPUT_PORT_TYPE
score2_out[3] <= score2[3].DB_MAX_OUTPUT_PORT_TYPE
score2_out[4] <= score2[4].DB_MAX_OUTPUT_PORT_TYPE
score2_out[5] <= score2[5].DB_MAX_OUTPUT_PORT_TYPE
lives_out[0] <= lives[0].DB_MAX_OUTPUT_PORT_TYPE
lives_out[1] <= lives[1].DB_MAX_OUTPUT_PORT_TYPE
lives_out[2] <= lives[2].DB_MAX_OUTPUT_PORT_TYPE
lives_out[3] <= lives[3].DB_MAX_OUTPUT_PORT_TYPE
lives_out[4] <= lives[4].DB_MAX_OUTPUT_PORT_TYPE
lives_out[5] <= lives[5].DB_MAX_OUTPUT_PORT_TYPE
score_out[0] <= score[0].DB_MAX_OUTPUT_PORT_TYPE
score_out[1] <= score[1].DB_MAX_OUTPUT_PORT_TYPE
score_out[2] <= score[2].DB_MAX_OUTPUT_PORT_TYPE
score_out[3] <= score[3].DB_MAX_OUTPUT_PORT_TYPE
score_out[4] <= score[4].DB_MAX_OUTPUT_PORT_TYPE
score_out[5] <= score[5].DB_MAX_OUTPUT_PORT_TYPE
score_out[6] <= score[6].DB_MAX_OUTPUT_PORT_TYPE
score_out[7] <= score[7].DB_MAX_OUTPUT_PORT_TYPE
score_out[8] <= score[8].DB_MAX_OUTPUT_PORT_TYPE
score_out[9] <= score[9].DB_MAX_OUTPUT_PORT_TYPE
bird_on <= bird_on.DB_MAX_OUTPUT_PORT_TYPE
hit <= hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_out <= rst.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|flappy_bird:game|bird_move:bird|char_rom:bird
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|flappy_bird:game|bird_move:bird|char_rom:bird|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|flappy_bird:game|bird_move:bird|char_rom:bird|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|display:inst8|menu:menu_screen
clk => char_rom:title.clock
clk => char_rom:single.clock
clk => char_rom:practice.clock
clk => char_rom:play.clock
clk => char_rom:rst.clock
clk => char_rom:pse.clock
vert_sync => ~NO_FANOUT~
reset => ~NO_FANOUT~
pause => ~NO_FANOUT~
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan6.IN20
pixel_row[0] => LessThan7.IN20
pixel_row[0] => LessThan8.IN20
pixel_row[0] => LessThan9.IN20
pixel_row[0] => LessThan10.IN20
pixel_row[0] => LessThan11.IN20
pixel_row[0] => LessThan12.IN20
pixel_row[0] => LessThan13.IN20
pixel_row[0] => LessThan14.IN20
pixel_row[0] => LessThan15.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan6.IN19
pixel_row[1] => LessThan7.IN19
pixel_row[1] => LessThan8.IN19
pixel_row[1] => LessThan9.IN19
pixel_row[1] => LessThan10.IN19
pixel_row[1] => LessThan11.IN19
pixel_row[1] => LessThan12.IN19
pixel_row[1] => LessThan13.IN19
pixel_row[1] => LessThan14.IN19
pixel_row[1] => LessThan15.IN19
pixel_row[1] => char_rom:title.font_row[0]
pixel_row[1] => char_rom:single.font_row[0]
pixel_row[1] => char_rom:practice.font_row[0]
pixel_row[1] => char_rom:play.font_row[0]
pixel_row[1] => char_rom:rst.font_row[0]
pixel_row[1] => char_rom:pse.font_row[0]
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan6.IN18
pixel_row[2] => LessThan7.IN18
pixel_row[2] => LessThan8.IN18
pixel_row[2] => LessThan9.IN18
pixel_row[2] => LessThan10.IN18
pixel_row[2] => LessThan11.IN18
pixel_row[2] => LessThan12.IN18
pixel_row[2] => LessThan13.IN18
pixel_row[2] => LessThan14.IN18
pixel_row[2] => LessThan15.IN18
pixel_row[2] => char_rom:title.font_row[1]
pixel_row[2] => char_rom:single.font_row[1]
pixel_row[2] => char_rom:practice.font_row[1]
pixel_row[2] => char_rom:play.font_row[1]
pixel_row[2] => char_rom:rst.font_row[1]
pixel_row[2] => char_rom:pse.font_row[1]
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan6.IN17
pixel_row[3] => LessThan7.IN17
pixel_row[3] => LessThan8.IN17
pixel_row[3] => LessThan9.IN17
pixel_row[3] => LessThan10.IN17
pixel_row[3] => LessThan11.IN17
pixel_row[3] => LessThan12.IN17
pixel_row[3] => LessThan13.IN17
pixel_row[3] => LessThan14.IN17
pixel_row[3] => LessThan15.IN17
pixel_row[3] => char_rom:title.font_row[2]
pixel_row[3] => char_rom:single.font_row[2]
pixel_row[3] => char_rom:practice.font_row[2]
pixel_row[3] => char_rom:play.font_row[2]
pixel_row[3] => char_rom:rst.font_row[2]
pixel_row[3] => char_rom:pse.font_row[2]
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan6.IN16
pixel_row[4] => LessThan7.IN16
pixel_row[4] => LessThan8.IN16
pixel_row[4] => LessThan9.IN16
pixel_row[4] => LessThan10.IN16
pixel_row[4] => LessThan11.IN16
pixel_row[4] => LessThan12.IN16
pixel_row[4] => LessThan13.IN16
pixel_row[4] => LessThan14.IN16
pixel_row[4] => LessThan15.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan6.IN15
pixel_row[5] => LessThan7.IN15
pixel_row[5] => LessThan8.IN15
pixel_row[5] => LessThan9.IN15
pixel_row[5] => LessThan10.IN15
pixel_row[5] => LessThan11.IN15
pixel_row[5] => LessThan12.IN15
pixel_row[5] => LessThan13.IN15
pixel_row[5] => LessThan14.IN15
pixel_row[5] => LessThan15.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan6.IN14
pixel_row[6] => LessThan7.IN14
pixel_row[6] => LessThan8.IN14
pixel_row[6] => LessThan9.IN14
pixel_row[6] => LessThan10.IN14
pixel_row[6] => LessThan11.IN14
pixel_row[6] => LessThan12.IN14
pixel_row[6] => LessThan13.IN14
pixel_row[6] => LessThan14.IN14
pixel_row[6] => LessThan15.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan6.IN13
pixel_row[7] => LessThan7.IN13
pixel_row[7] => LessThan8.IN13
pixel_row[7] => LessThan9.IN13
pixel_row[7] => LessThan10.IN13
pixel_row[7] => LessThan11.IN13
pixel_row[7] => LessThan12.IN13
pixel_row[7] => LessThan13.IN13
pixel_row[7] => LessThan14.IN13
pixel_row[7] => LessThan15.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan6.IN12
pixel_row[8] => LessThan7.IN12
pixel_row[8] => LessThan8.IN12
pixel_row[8] => LessThan9.IN12
pixel_row[8] => LessThan10.IN12
pixel_row[8] => LessThan11.IN12
pixel_row[8] => LessThan12.IN12
pixel_row[8] => LessThan13.IN12
pixel_row[8] => LessThan14.IN12
pixel_row[8] => LessThan15.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan6.IN11
pixel_row[9] => LessThan7.IN11
pixel_row[9] => LessThan8.IN11
pixel_row[9] => LessThan9.IN11
pixel_row[9] => LessThan10.IN11
pixel_row[9] => LessThan11.IN11
pixel_row[9] => LessThan12.IN11
pixel_row[9] => LessThan13.IN11
pixel_row[9] => LessThan14.IN11
pixel_row[9] => LessThan15.IN11
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[0] => LessThan25.IN20
pixel_column[0] => LessThan26.IN20
pixel_column[0] => LessThan27.IN20
pixel_column[0] => LessThan28.IN20
pixel_column[0] => LessThan29.IN20
pixel_column[0] => LessThan30.IN20
pixel_column[0] => LessThan31.IN20
pixel_column[0] => LessThan32.IN20
pixel_column[0] => LessThan33.IN20
pixel_column[0] => LessThan34.IN20
pixel_column[0] => LessThan35.IN20
pixel_column[0] => LessThan36.IN20
pixel_column[0] => LessThan37.IN20
pixel_column[0] => LessThan38.IN20
pixel_column[0] => LessThan39.IN20
pixel_column[0] => LessThan40.IN20
pixel_column[0] => LessThan41.IN20
pixel_column[0] => LessThan42.IN20
pixel_column[0] => LessThan43.IN20
pixel_column[0] => LessThan44.IN20
pixel_column[0] => LessThan45.IN20
pixel_column[0] => LessThan46.IN20
pixel_column[0] => LessThan47.IN20
pixel_column[0] => LessThan48.IN20
pixel_column[0] => LessThan49.IN20
pixel_column[0] => LessThan50.IN20
pixel_column[0] => LessThan51.IN20
pixel_column[0] => LessThan52.IN20
pixel_column[0] => LessThan53.IN20
pixel_column[0] => LessThan54.IN20
pixel_column[0] => LessThan55.IN20
pixel_column[0] => LessThan56.IN20
pixel_column[0] => LessThan57.IN20
pixel_column[0] => LessThan58.IN20
pixel_column[0] => LessThan59.IN20
pixel_column[0] => LessThan60.IN20
pixel_column[0] => LessThan61.IN20
pixel_column[0] => LessThan62.IN20
pixel_column[0] => LessThan63.IN20
pixel_column[0] => LessThan64.IN20
pixel_column[0] => LessThan65.IN20
pixel_column[0] => LessThan66.IN20
pixel_column[0] => LessThan67.IN20
pixel_column[0] => LessThan68.IN20
pixel_column[0] => LessThan69.IN20
pixel_column[0] => LessThan70.IN20
pixel_column[0] => LessThan71.IN20
pixel_column[0] => LessThan72.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[1] => LessThan25.IN19
pixel_column[1] => LessThan26.IN19
pixel_column[1] => LessThan27.IN19
pixel_column[1] => LessThan28.IN19
pixel_column[1] => LessThan29.IN19
pixel_column[1] => LessThan30.IN19
pixel_column[1] => LessThan31.IN19
pixel_column[1] => LessThan32.IN19
pixel_column[1] => LessThan33.IN19
pixel_column[1] => LessThan34.IN19
pixel_column[1] => LessThan35.IN19
pixel_column[1] => LessThan36.IN19
pixel_column[1] => LessThan37.IN19
pixel_column[1] => LessThan38.IN19
pixel_column[1] => LessThan39.IN19
pixel_column[1] => LessThan40.IN19
pixel_column[1] => LessThan41.IN19
pixel_column[1] => LessThan42.IN19
pixel_column[1] => LessThan43.IN19
pixel_column[1] => LessThan44.IN19
pixel_column[1] => LessThan45.IN19
pixel_column[1] => LessThan46.IN19
pixel_column[1] => LessThan47.IN19
pixel_column[1] => LessThan48.IN19
pixel_column[1] => LessThan49.IN19
pixel_column[1] => LessThan50.IN19
pixel_column[1] => LessThan51.IN19
pixel_column[1] => LessThan52.IN19
pixel_column[1] => LessThan53.IN19
pixel_column[1] => LessThan54.IN19
pixel_column[1] => LessThan55.IN19
pixel_column[1] => LessThan56.IN19
pixel_column[1] => LessThan57.IN19
pixel_column[1] => LessThan58.IN19
pixel_column[1] => LessThan59.IN19
pixel_column[1] => LessThan60.IN19
pixel_column[1] => LessThan61.IN19
pixel_column[1] => LessThan62.IN19
pixel_column[1] => LessThan63.IN19
pixel_column[1] => LessThan64.IN19
pixel_column[1] => LessThan65.IN19
pixel_column[1] => LessThan66.IN19
pixel_column[1] => LessThan67.IN19
pixel_column[1] => LessThan68.IN19
pixel_column[1] => LessThan69.IN19
pixel_column[1] => LessThan70.IN19
pixel_column[1] => LessThan71.IN19
pixel_column[1] => LessThan72.IN19
pixel_column[1] => char_rom:title.font_col[0]
pixel_column[1] => char_rom:single.font_col[0]
pixel_column[1] => char_rom:practice.font_col[0]
pixel_column[1] => char_rom:play.font_col[0]
pixel_column[1] => char_rom:rst.font_col[0]
pixel_column[1] => char_rom:pse.font_col[0]
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[2] => LessThan25.IN18
pixel_column[2] => LessThan26.IN18
pixel_column[2] => LessThan27.IN18
pixel_column[2] => LessThan28.IN18
pixel_column[2] => LessThan29.IN18
pixel_column[2] => LessThan30.IN18
pixel_column[2] => LessThan31.IN18
pixel_column[2] => LessThan32.IN18
pixel_column[2] => LessThan33.IN18
pixel_column[2] => LessThan34.IN18
pixel_column[2] => LessThan35.IN18
pixel_column[2] => LessThan36.IN18
pixel_column[2] => LessThan37.IN18
pixel_column[2] => LessThan38.IN18
pixel_column[2] => LessThan39.IN18
pixel_column[2] => LessThan40.IN18
pixel_column[2] => LessThan41.IN18
pixel_column[2] => LessThan42.IN18
pixel_column[2] => LessThan43.IN18
pixel_column[2] => LessThan44.IN18
pixel_column[2] => LessThan45.IN18
pixel_column[2] => LessThan46.IN18
pixel_column[2] => LessThan47.IN18
pixel_column[2] => LessThan48.IN18
pixel_column[2] => LessThan49.IN18
pixel_column[2] => LessThan50.IN18
pixel_column[2] => LessThan51.IN18
pixel_column[2] => LessThan52.IN18
pixel_column[2] => LessThan53.IN18
pixel_column[2] => LessThan54.IN18
pixel_column[2] => LessThan55.IN18
pixel_column[2] => LessThan56.IN18
pixel_column[2] => LessThan57.IN18
pixel_column[2] => LessThan58.IN18
pixel_column[2] => LessThan59.IN18
pixel_column[2] => LessThan60.IN18
pixel_column[2] => LessThan61.IN18
pixel_column[2] => LessThan62.IN18
pixel_column[2] => LessThan63.IN18
pixel_column[2] => LessThan64.IN18
pixel_column[2] => LessThan65.IN18
pixel_column[2] => LessThan66.IN18
pixel_column[2] => LessThan67.IN18
pixel_column[2] => LessThan68.IN18
pixel_column[2] => LessThan69.IN18
pixel_column[2] => LessThan70.IN18
pixel_column[2] => LessThan71.IN18
pixel_column[2] => LessThan72.IN18
pixel_column[2] => char_rom:title.font_col[1]
pixel_column[2] => char_rom:single.font_col[1]
pixel_column[2] => char_rom:practice.font_col[1]
pixel_column[2] => char_rom:play.font_col[1]
pixel_column[2] => char_rom:rst.font_col[1]
pixel_column[2] => char_rom:pse.font_col[1]
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => LessThan24.IN17
pixel_column[3] => LessThan25.IN17
pixel_column[3] => LessThan26.IN17
pixel_column[3] => LessThan27.IN17
pixel_column[3] => LessThan28.IN17
pixel_column[3] => LessThan29.IN17
pixel_column[3] => LessThan30.IN17
pixel_column[3] => LessThan31.IN17
pixel_column[3] => LessThan32.IN17
pixel_column[3] => LessThan33.IN17
pixel_column[3] => LessThan34.IN17
pixel_column[3] => LessThan35.IN17
pixel_column[3] => LessThan36.IN17
pixel_column[3] => LessThan37.IN17
pixel_column[3] => LessThan38.IN17
pixel_column[3] => LessThan39.IN17
pixel_column[3] => LessThan40.IN17
pixel_column[3] => LessThan41.IN17
pixel_column[3] => LessThan42.IN17
pixel_column[3] => LessThan43.IN17
pixel_column[3] => LessThan44.IN17
pixel_column[3] => LessThan45.IN17
pixel_column[3] => LessThan46.IN17
pixel_column[3] => LessThan47.IN17
pixel_column[3] => LessThan48.IN17
pixel_column[3] => LessThan49.IN17
pixel_column[3] => LessThan50.IN17
pixel_column[3] => LessThan51.IN17
pixel_column[3] => LessThan52.IN17
pixel_column[3] => LessThan53.IN17
pixel_column[3] => LessThan54.IN17
pixel_column[3] => LessThan55.IN17
pixel_column[3] => LessThan56.IN17
pixel_column[3] => LessThan57.IN17
pixel_column[3] => LessThan58.IN17
pixel_column[3] => LessThan59.IN17
pixel_column[3] => LessThan60.IN17
pixel_column[3] => LessThan61.IN17
pixel_column[3] => LessThan62.IN17
pixel_column[3] => LessThan63.IN17
pixel_column[3] => LessThan64.IN17
pixel_column[3] => LessThan65.IN17
pixel_column[3] => LessThan66.IN17
pixel_column[3] => LessThan67.IN17
pixel_column[3] => LessThan68.IN17
pixel_column[3] => LessThan69.IN17
pixel_column[3] => LessThan70.IN17
pixel_column[3] => LessThan71.IN17
pixel_column[3] => LessThan72.IN17
pixel_column[3] => char_rom:title.font_col[2]
pixel_column[3] => char_rom:single.font_col[2]
pixel_column[3] => char_rom:practice.font_col[2]
pixel_column[3] => char_rom:play.font_col[2]
pixel_column[3] => char_rom:rst.font_col[2]
pixel_column[3] => char_rom:pse.font_col[2]
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => LessThan24.IN16
pixel_column[4] => LessThan25.IN16
pixel_column[4] => LessThan26.IN16
pixel_column[4] => LessThan27.IN16
pixel_column[4] => LessThan28.IN16
pixel_column[4] => LessThan29.IN16
pixel_column[4] => LessThan30.IN16
pixel_column[4] => LessThan31.IN16
pixel_column[4] => LessThan32.IN16
pixel_column[4] => LessThan33.IN16
pixel_column[4] => LessThan34.IN16
pixel_column[4] => LessThan35.IN16
pixel_column[4] => LessThan36.IN16
pixel_column[4] => LessThan37.IN16
pixel_column[4] => LessThan38.IN16
pixel_column[4] => LessThan39.IN16
pixel_column[4] => LessThan40.IN16
pixel_column[4] => LessThan41.IN16
pixel_column[4] => LessThan42.IN16
pixel_column[4] => LessThan43.IN16
pixel_column[4] => LessThan44.IN16
pixel_column[4] => LessThan45.IN16
pixel_column[4] => LessThan46.IN16
pixel_column[4] => LessThan47.IN16
pixel_column[4] => LessThan48.IN16
pixel_column[4] => LessThan49.IN16
pixel_column[4] => LessThan50.IN16
pixel_column[4] => LessThan51.IN16
pixel_column[4] => LessThan52.IN16
pixel_column[4] => LessThan53.IN16
pixel_column[4] => LessThan54.IN16
pixel_column[4] => LessThan55.IN16
pixel_column[4] => LessThan56.IN16
pixel_column[4] => LessThan57.IN16
pixel_column[4] => LessThan58.IN16
pixel_column[4] => LessThan59.IN16
pixel_column[4] => LessThan60.IN16
pixel_column[4] => LessThan61.IN16
pixel_column[4] => LessThan62.IN16
pixel_column[4] => LessThan63.IN16
pixel_column[4] => LessThan64.IN16
pixel_column[4] => LessThan65.IN16
pixel_column[4] => LessThan66.IN16
pixel_column[4] => LessThan67.IN16
pixel_column[4] => LessThan68.IN16
pixel_column[4] => LessThan69.IN16
pixel_column[4] => LessThan70.IN16
pixel_column[4] => LessThan71.IN16
pixel_column[4] => LessThan72.IN16
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => LessThan24.IN15
pixel_column[5] => LessThan25.IN15
pixel_column[5] => LessThan26.IN15
pixel_column[5] => LessThan27.IN15
pixel_column[5] => LessThan28.IN15
pixel_column[5] => LessThan29.IN15
pixel_column[5] => LessThan30.IN15
pixel_column[5] => LessThan31.IN15
pixel_column[5] => LessThan32.IN15
pixel_column[5] => LessThan33.IN15
pixel_column[5] => LessThan34.IN15
pixel_column[5] => LessThan35.IN15
pixel_column[5] => LessThan36.IN15
pixel_column[5] => LessThan37.IN15
pixel_column[5] => LessThan38.IN15
pixel_column[5] => LessThan39.IN15
pixel_column[5] => LessThan40.IN15
pixel_column[5] => LessThan41.IN15
pixel_column[5] => LessThan42.IN15
pixel_column[5] => LessThan43.IN15
pixel_column[5] => LessThan44.IN15
pixel_column[5] => LessThan45.IN15
pixel_column[5] => LessThan46.IN15
pixel_column[5] => LessThan47.IN15
pixel_column[5] => LessThan48.IN15
pixel_column[5] => LessThan49.IN15
pixel_column[5] => LessThan50.IN15
pixel_column[5] => LessThan51.IN15
pixel_column[5] => LessThan52.IN15
pixel_column[5] => LessThan53.IN15
pixel_column[5] => LessThan54.IN15
pixel_column[5] => LessThan55.IN15
pixel_column[5] => LessThan56.IN15
pixel_column[5] => LessThan57.IN15
pixel_column[5] => LessThan58.IN15
pixel_column[5] => LessThan59.IN15
pixel_column[5] => LessThan60.IN15
pixel_column[5] => LessThan61.IN15
pixel_column[5] => LessThan62.IN15
pixel_column[5] => LessThan63.IN15
pixel_column[5] => LessThan64.IN15
pixel_column[5] => LessThan65.IN15
pixel_column[5] => LessThan66.IN15
pixel_column[5] => LessThan67.IN15
pixel_column[5] => LessThan68.IN15
pixel_column[5] => LessThan69.IN15
pixel_column[5] => LessThan70.IN15
pixel_column[5] => LessThan71.IN15
pixel_column[5] => LessThan72.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => LessThan24.IN14
pixel_column[6] => LessThan25.IN14
pixel_column[6] => LessThan26.IN14
pixel_column[6] => LessThan27.IN14
pixel_column[6] => LessThan28.IN14
pixel_column[6] => LessThan29.IN14
pixel_column[6] => LessThan30.IN14
pixel_column[6] => LessThan31.IN14
pixel_column[6] => LessThan32.IN14
pixel_column[6] => LessThan33.IN14
pixel_column[6] => LessThan34.IN14
pixel_column[6] => LessThan35.IN14
pixel_column[6] => LessThan36.IN14
pixel_column[6] => LessThan37.IN14
pixel_column[6] => LessThan38.IN14
pixel_column[6] => LessThan39.IN14
pixel_column[6] => LessThan40.IN14
pixel_column[6] => LessThan41.IN14
pixel_column[6] => LessThan42.IN14
pixel_column[6] => LessThan43.IN14
pixel_column[6] => LessThan44.IN14
pixel_column[6] => LessThan45.IN14
pixel_column[6] => LessThan46.IN14
pixel_column[6] => LessThan47.IN14
pixel_column[6] => LessThan48.IN14
pixel_column[6] => LessThan49.IN14
pixel_column[6] => LessThan50.IN14
pixel_column[6] => LessThan51.IN14
pixel_column[6] => LessThan52.IN14
pixel_column[6] => LessThan53.IN14
pixel_column[6] => LessThan54.IN14
pixel_column[6] => LessThan55.IN14
pixel_column[6] => LessThan56.IN14
pixel_column[6] => LessThan57.IN14
pixel_column[6] => LessThan58.IN14
pixel_column[6] => LessThan59.IN14
pixel_column[6] => LessThan60.IN14
pixel_column[6] => LessThan61.IN14
pixel_column[6] => LessThan62.IN14
pixel_column[6] => LessThan63.IN14
pixel_column[6] => LessThan64.IN14
pixel_column[6] => LessThan65.IN14
pixel_column[6] => LessThan66.IN14
pixel_column[6] => LessThan67.IN14
pixel_column[6] => LessThan68.IN14
pixel_column[6] => LessThan69.IN14
pixel_column[6] => LessThan70.IN14
pixel_column[6] => LessThan71.IN14
pixel_column[6] => LessThan72.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => LessThan24.IN13
pixel_column[7] => LessThan25.IN13
pixel_column[7] => LessThan26.IN13
pixel_column[7] => LessThan27.IN13
pixel_column[7] => LessThan28.IN13
pixel_column[7] => LessThan29.IN13
pixel_column[7] => LessThan30.IN13
pixel_column[7] => LessThan31.IN13
pixel_column[7] => LessThan32.IN13
pixel_column[7] => LessThan33.IN13
pixel_column[7] => LessThan34.IN13
pixel_column[7] => LessThan35.IN13
pixel_column[7] => LessThan36.IN13
pixel_column[7] => LessThan37.IN13
pixel_column[7] => LessThan38.IN13
pixel_column[7] => LessThan39.IN13
pixel_column[7] => LessThan40.IN13
pixel_column[7] => LessThan41.IN13
pixel_column[7] => LessThan42.IN13
pixel_column[7] => LessThan43.IN13
pixel_column[7] => LessThan44.IN13
pixel_column[7] => LessThan45.IN13
pixel_column[7] => LessThan46.IN13
pixel_column[7] => LessThan47.IN13
pixel_column[7] => LessThan48.IN13
pixel_column[7] => LessThan49.IN13
pixel_column[7] => LessThan50.IN13
pixel_column[7] => LessThan51.IN13
pixel_column[7] => LessThan52.IN13
pixel_column[7] => LessThan53.IN13
pixel_column[7] => LessThan54.IN13
pixel_column[7] => LessThan55.IN13
pixel_column[7] => LessThan56.IN13
pixel_column[7] => LessThan57.IN13
pixel_column[7] => LessThan58.IN13
pixel_column[7] => LessThan59.IN13
pixel_column[7] => LessThan60.IN13
pixel_column[7] => LessThan61.IN13
pixel_column[7] => LessThan62.IN13
pixel_column[7] => LessThan63.IN13
pixel_column[7] => LessThan64.IN13
pixel_column[7] => LessThan65.IN13
pixel_column[7] => LessThan66.IN13
pixel_column[7] => LessThan67.IN13
pixel_column[7] => LessThan68.IN13
pixel_column[7] => LessThan69.IN13
pixel_column[7] => LessThan70.IN13
pixel_column[7] => LessThan71.IN13
pixel_column[7] => LessThan72.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => LessThan24.IN12
pixel_column[8] => LessThan25.IN12
pixel_column[8] => LessThan26.IN12
pixel_column[8] => LessThan27.IN12
pixel_column[8] => LessThan28.IN12
pixel_column[8] => LessThan29.IN12
pixel_column[8] => LessThan30.IN12
pixel_column[8] => LessThan31.IN12
pixel_column[8] => LessThan32.IN12
pixel_column[8] => LessThan33.IN12
pixel_column[8] => LessThan34.IN12
pixel_column[8] => LessThan35.IN12
pixel_column[8] => LessThan36.IN12
pixel_column[8] => LessThan37.IN12
pixel_column[8] => LessThan38.IN12
pixel_column[8] => LessThan39.IN12
pixel_column[8] => LessThan40.IN12
pixel_column[8] => LessThan41.IN12
pixel_column[8] => LessThan42.IN12
pixel_column[8] => LessThan43.IN12
pixel_column[8] => LessThan44.IN12
pixel_column[8] => LessThan45.IN12
pixel_column[8] => LessThan46.IN12
pixel_column[8] => LessThan47.IN12
pixel_column[8] => LessThan48.IN12
pixel_column[8] => LessThan49.IN12
pixel_column[8] => LessThan50.IN12
pixel_column[8] => LessThan51.IN12
pixel_column[8] => LessThan52.IN12
pixel_column[8] => LessThan53.IN12
pixel_column[8] => LessThan54.IN12
pixel_column[8] => LessThan55.IN12
pixel_column[8] => LessThan56.IN12
pixel_column[8] => LessThan57.IN12
pixel_column[8] => LessThan58.IN12
pixel_column[8] => LessThan59.IN12
pixel_column[8] => LessThan60.IN12
pixel_column[8] => LessThan61.IN12
pixel_column[8] => LessThan62.IN12
pixel_column[8] => LessThan63.IN12
pixel_column[8] => LessThan64.IN12
pixel_column[8] => LessThan65.IN12
pixel_column[8] => LessThan66.IN12
pixel_column[8] => LessThan67.IN12
pixel_column[8] => LessThan68.IN12
pixel_column[8] => LessThan69.IN12
pixel_column[8] => LessThan70.IN12
pixel_column[8] => LessThan71.IN12
pixel_column[8] => LessThan72.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => LessThan24.IN11
pixel_column[9] => LessThan25.IN11
pixel_column[9] => LessThan26.IN11
pixel_column[9] => LessThan27.IN11
pixel_column[9] => LessThan28.IN11
pixel_column[9] => LessThan29.IN11
pixel_column[9] => LessThan30.IN11
pixel_column[9] => LessThan31.IN11
pixel_column[9] => LessThan32.IN11
pixel_column[9] => LessThan33.IN11
pixel_column[9] => LessThan34.IN11
pixel_column[9] => LessThan35.IN11
pixel_column[9] => LessThan36.IN11
pixel_column[9] => LessThan37.IN11
pixel_column[9] => LessThan38.IN11
pixel_column[9] => LessThan39.IN11
pixel_column[9] => LessThan40.IN11
pixel_column[9] => LessThan41.IN11
pixel_column[9] => LessThan42.IN11
pixel_column[9] => LessThan43.IN11
pixel_column[9] => LessThan44.IN11
pixel_column[9] => LessThan45.IN11
pixel_column[9] => LessThan46.IN11
pixel_column[9] => LessThan47.IN11
pixel_column[9] => LessThan48.IN11
pixel_column[9] => LessThan49.IN11
pixel_column[9] => LessThan50.IN11
pixel_column[9] => LessThan51.IN11
pixel_column[9] => LessThan52.IN11
pixel_column[9] => LessThan53.IN11
pixel_column[9] => LessThan54.IN11
pixel_column[9] => LessThan55.IN11
pixel_column[9] => LessThan56.IN11
pixel_column[9] => LessThan57.IN11
pixel_column[9] => LessThan58.IN11
pixel_column[9] => LessThan59.IN11
pixel_column[9] => LessThan60.IN11
pixel_column[9] => LessThan61.IN11
pixel_column[9] => LessThan62.IN11
pixel_column[9] => LessThan63.IN11
pixel_column[9] => LessThan64.IN11
pixel_column[9] => LessThan65.IN11
pixel_column[9] => LessThan66.IN11
pixel_column[9] => LessThan67.IN11
pixel_column[9] => LessThan68.IN11
pixel_column[9] => LessThan69.IN11
pixel_column[9] => LessThan70.IN11
pixel_column[9] => LessThan71.IN11
pixel_column[9] => LessThan72.IN11
menu_text_on <= menu_text_on.DB_MAX_OUTPUT_PORT_TYPE
menu_out <= <VCC>


|MiniProject|display:inst8|menu:menu_screen|char_rom:title
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|menu:menu_screen|char_rom:title|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|menu:menu_screen|char_rom:title|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|display:inst8|menu:menu_screen|char_rom:single
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|menu:menu_screen|char_rom:single|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|menu:menu_screen|char_rom:single|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|display:inst8|menu:menu_screen|char_rom:practice
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|menu:menu_screen|char_rom:practice|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|menu:menu_screen|char_rom:practice|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|display:inst8|menu:menu_screen|char_rom:play
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|menu:menu_screen|char_rom:play|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|menu:menu_screen|char_rom:play|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|display:inst8|menu:menu_screen|char_rom:rst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|menu:menu_screen|char_rom:rst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|menu:menu_screen|char_rom:rst|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|display:inst8|menu:menu_screen|char_rom:pse
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|menu:menu_screen|char_rom:pse|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|menu:menu_screen|char_rom:pse|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|display:inst8|gameover:game_over_screen
clk => char_rom:text.clock
clk => char_rom:scoretext.clock
vert_sync => ~NO_FANOUT~
reset => ~NO_FANOUT~
pause => ~NO_FANOUT~
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan4.IN20
pixel_row[0] => LessThan5.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan4.IN19
pixel_row[1] => LessThan5.IN19
pixel_row[1] => char_rom:text.font_row[0]
pixel_row[1] => char_rom:scoretext.font_row[0]
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan4.IN18
pixel_row[2] => LessThan5.IN18
pixel_row[2] => char_rom:text.font_row[1]
pixel_row[2] => char_rom:scoretext.font_row[1]
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan4.IN17
pixel_row[3] => LessThan5.IN17
pixel_row[3] => char_rom:text.font_row[2]
pixel_row[3] => char_rom:scoretext.font_row[2]
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan4.IN16
pixel_row[4] => LessThan5.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan4.IN15
pixel_row[5] => LessThan5.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan4.IN14
pixel_row[6] => LessThan5.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan4.IN13
pixel_row[7] => LessThan5.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan4.IN12
pixel_row[8] => LessThan5.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan4.IN11
pixel_row[9] => LessThan5.IN11
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => char_rom:text.font_col[0]
pixel_column[1] => char_rom:scoretext.font_col[0]
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => char_rom:text.font_col[1]
pixel_column[2] => char_rom:scoretext.font_col[1]
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => char_rom:text.font_col[2]
pixel_column[3] => char_rom:scoretext.font_col[2]
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
score0[0] => score_text.DATAB
score0[1] => score_text.DATAB
score0[2] => score_text.DATAB
score0[3] => score_text.DATAB
score0[4] => score_text.DATAB
score0[5] => score_text.DATAB
score1[0] => score_text.DATAB
score1[1] => score_text.DATAB
score1[2] => score_text.DATAB
score1[3] => score_text.DATAB
score1[4] => score_text.DATAB
score1[5] => score_text.DATAB
score2[0] => score_text.DATAB
score2[1] => score_text.DATAB
score2[2] => score_text.DATAB
score2[3] => score_text.DATAB
score2[4] => score_text.DATAB
score2[5] => score_text.DATAB
over_text_on <= over_text_on.DB_MAX_OUTPUT_PORT_TYPE
gameover_out <= <VCC>


|MiniProject|display:inst8|gameover:game_over_screen|char_rom:text
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|gameover:game_over_screen|char_rom:text|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|gameover:game_over_screen|char_rom:text|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|display:inst8|gameover:game_over_screen|char_rom:scoretext
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|display:inst8|gameover:game_over_screen|char_rom:scoretext|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject|display:inst8|gameover:game_over_screen|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MiniProject|MOUSE:inst12
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject|game_fsm:inst1
clk => state~1.DATAIN
reset => next_state.DATAA
reset => Selector0.IN3
reset => state~3.DATAIN
reset => next_state.DATAA
reset => Selector3.IN1
PB1 => next_states_fn.IN0
PB1 => next_states_fn.IN0
PB2 => next_states_fn.IN1
PB2 => next_states_fn.IN1
SW_pause => game_pause.DATAIN
hit => next_state.OUTPUTSELECT
hit => next_state.OUTPUTSELECT
hit => Selector3.IN3
game_reset <= game_reset.DB_MAX_OUTPUT_PORT_TYPE
game_pause <= SW_pause.DB_MAX_OUTPUT_PORT_TYPE
mode[0] <= mode.DB_MAX_OUTPUT_PORT_TYPE
mode[1] <= mode.DB_MAX_OUTPUT_PORT_TYPE


