// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="max_pool_1,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=31.903000,HLS_SYN_LAT=1250,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2065,HLS_SYN_LUT=10519,HLS_VERSION=2019_1}" *)

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_1_out_0_address0,
        conv_1_out_0_ce0,
        conv_1_out_0_q0,
        conv_1_out_0_address1,
        conv_1_out_0_ce1,
        conv_1_out_0_q1,
        conv_1_out_1_address0,
        conv_1_out_1_ce0,
        conv_1_out_1_q0,
        conv_1_out_1_address1,
        conv_1_out_1_ce1,
        conv_1_out_1_q1,
        conv_1_out_2_address0,
        conv_1_out_2_ce0,
        conv_1_out_2_q0,
        conv_1_out_2_address1,
        conv_1_out_2_ce1,
        conv_1_out_2_q1,
        conv_1_out_3_address0,
        conv_1_out_3_ce0,
        conv_1_out_3_q0,
        conv_1_out_3_address1,
        conv_1_out_3_ce1,
        conv_1_out_3_q1,
        conv_1_out_4_address0,
        conv_1_out_4_ce0,
        conv_1_out_4_q0,
        conv_1_out_4_address1,
        conv_1_out_4_ce1,
        conv_1_out_4_q1,
        conv_1_out_5_address0,
        conv_1_out_5_ce0,
        conv_1_out_5_q0,
        conv_1_out_5_address1,
        conv_1_out_5_ce1,
        conv_1_out_5_q1,
        conv_1_out_6_address0,
        conv_1_out_6_ce0,
        conv_1_out_6_q0,
        conv_1_out_6_address1,
        conv_1_out_6_ce1,
        conv_1_out_6_q1,
        conv_1_out_7_address0,
        conv_1_out_7_ce0,
        conv_1_out_7_q0,
        conv_1_out_7_address1,
        conv_1_out_7_ce1,
        conv_1_out_7_q1,
        conv_1_out_8_address0,
        conv_1_out_8_ce0,
        conv_1_out_8_q0,
        conv_1_out_8_address1,
        conv_1_out_8_ce1,
        conv_1_out_8_q1,
        max_pool_1_out_0_address0,
        max_pool_1_out_0_ce0,
        max_pool_1_out_0_we0,
        max_pool_1_out_0_d0,
        max_pool_1_out_1_address0,
        max_pool_1_out_1_ce0,
        max_pool_1_out_1_we0,
        max_pool_1_out_1_d0,
        max_pool_1_out_2_address0,
        max_pool_1_out_2_ce0,
        max_pool_1_out_2_we0,
        max_pool_1_out_2_d0,
        max_pool_1_out_3_address0,
        max_pool_1_out_3_ce0,
        max_pool_1_out_3_we0,
        max_pool_1_out_3_d0,
        max_pool_1_out_4_address0,
        max_pool_1_out_4_ce0,
        max_pool_1_out_4_we0,
        max_pool_1_out_4_d0,
        max_pool_1_out_5_address0,
        max_pool_1_out_5_ce0,
        max_pool_1_out_5_we0,
        max_pool_1_out_5_d0,
        max_pool_1_out_6_address0,
        max_pool_1_out_6_ce0,
        max_pool_1_out_6_we0,
        max_pool_1_out_6_d0,
        max_pool_1_out_7_address0,
        max_pool_1_out_7_ce0,
        max_pool_1_out_7_we0,
        max_pool_1_out_7_d0,
        max_pool_1_out_8_address0,
        max_pool_1_out_8_ce0,
        max_pool_1_out_8_we0,
        max_pool_1_out_8_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_pp0_stage1 = 5'd4;
parameter    ap_ST_fsm_pp0_stage2 = 5'd8;
parameter    ap_ST_fsm_state6 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] conv_1_out_0_address0;
output   conv_1_out_0_ce0;
input  [31:0] conv_1_out_0_q0;
output  [11:0] conv_1_out_0_address1;
output   conv_1_out_0_ce1;
input  [31:0] conv_1_out_0_q1;
output  [11:0] conv_1_out_1_address0;
output   conv_1_out_1_ce0;
input  [31:0] conv_1_out_1_q0;
output  [11:0] conv_1_out_1_address1;
output   conv_1_out_1_ce1;
input  [31:0] conv_1_out_1_q1;
output  [11:0] conv_1_out_2_address0;
output   conv_1_out_2_ce0;
input  [31:0] conv_1_out_2_q0;
output  [11:0] conv_1_out_2_address1;
output   conv_1_out_2_ce1;
input  [31:0] conv_1_out_2_q1;
output  [11:0] conv_1_out_3_address0;
output   conv_1_out_3_ce0;
input  [31:0] conv_1_out_3_q0;
output  [11:0] conv_1_out_3_address1;
output   conv_1_out_3_ce1;
input  [31:0] conv_1_out_3_q1;
output  [11:0] conv_1_out_4_address0;
output   conv_1_out_4_ce0;
input  [31:0] conv_1_out_4_q0;
output  [11:0] conv_1_out_4_address1;
output   conv_1_out_4_ce1;
input  [31:0] conv_1_out_4_q1;
output  [11:0] conv_1_out_5_address0;
output   conv_1_out_5_ce0;
input  [31:0] conv_1_out_5_q0;
output  [11:0] conv_1_out_5_address1;
output   conv_1_out_5_ce1;
input  [31:0] conv_1_out_5_q1;
output  [11:0] conv_1_out_6_address0;
output   conv_1_out_6_ce0;
input  [31:0] conv_1_out_6_q0;
output  [11:0] conv_1_out_6_address1;
output   conv_1_out_6_ce1;
input  [31:0] conv_1_out_6_q1;
output  [11:0] conv_1_out_7_address0;
output   conv_1_out_7_ce0;
input  [31:0] conv_1_out_7_q0;
output  [11:0] conv_1_out_7_address1;
output   conv_1_out_7_ce1;
input  [31:0] conv_1_out_7_q1;
output  [10:0] conv_1_out_8_address0;
output   conv_1_out_8_ce0;
input  [31:0] conv_1_out_8_q0;
output  [10:0] conv_1_out_8_address1;
output   conv_1_out_8_ce1;
input  [31:0] conv_1_out_8_q1;
output  [9:0] max_pool_1_out_0_address0;
output   max_pool_1_out_0_ce0;
output   max_pool_1_out_0_we0;
output  [31:0] max_pool_1_out_0_d0;
output  [9:0] max_pool_1_out_1_address0;
output   max_pool_1_out_1_ce0;
output   max_pool_1_out_1_we0;
output  [31:0] max_pool_1_out_1_d0;
output  [9:0] max_pool_1_out_2_address0;
output   max_pool_1_out_2_ce0;
output   max_pool_1_out_2_we0;
output  [31:0] max_pool_1_out_2_d0;
output  [9:0] max_pool_1_out_3_address0;
output   max_pool_1_out_3_ce0;
output   max_pool_1_out_3_we0;
output  [31:0] max_pool_1_out_3_d0;
output  [8:0] max_pool_1_out_4_address0;
output   max_pool_1_out_4_ce0;
output   max_pool_1_out_4_we0;
output  [31:0] max_pool_1_out_4_d0;
output  [8:0] max_pool_1_out_5_address0;
output   max_pool_1_out_5_ce0;
output   max_pool_1_out_5_we0;
output  [31:0] max_pool_1_out_5_d0;
output  [8:0] max_pool_1_out_6_address0;
output   max_pool_1_out_6_ce0;
output   max_pool_1_out_6_we0;
output  [31:0] max_pool_1_out_6_d0;
output  [8:0] max_pool_1_out_7_address0;
output   max_pool_1_out_7_ce0;
output   max_pool_1_out_7_we0;
output  [31:0] max_pool_1_out_7_d0;
output  [8:0] max_pool_1_out_8_address0;
output   max_pool_1_out_8_ce0;
output   max_pool_1_out_8_we0;
output  [31:0] max_pool_1_out_8_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] conv_1_out_0_address0;
reg conv_1_out_0_ce0;
reg[11:0] conv_1_out_0_address1;
reg conv_1_out_0_ce1;
reg[11:0] conv_1_out_1_address0;
reg conv_1_out_1_ce0;
reg[11:0] conv_1_out_1_address1;
reg conv_1_out_1_ce1;
reg[11:0] conv_1_out_2_address0;
reg conv_1_out_2_ce0;
reg[11:0] conv_1_out_2_address1;
reg conv_1_out_2_ce1;
reg[11:0] conv_1_out_3_address0;
reg conv_1_out_3_ce0;
reg[11:0] conv_1_out_3_address1;
reg conv_1_out_3_ce1;
reg[11:0] conv_1_out_4_address0;
reg conv_1_out_4_ce0;
reg[11:0] conv_1_out_4_address1;
reg conv_1_out_4_ce1;
reg[11:0] conv_1_out_5_address0;
reg conv_1_out_5_ce0;
reg[11:0] conv_1_out_5_address1;
reg conv_1_out_5_ce1;
reg[11:0] conv_1_out_6_address0;
reg conv_1_out_6_ce0;
reg[11:0] conv_1_out_6_address1;
reg conv_1_out_6_ce1;
reg[11:0] conv_1_out_7_address0;
reg conv_1_out_7_ce0;
reg[11:0] conv_1_out_7_address1;
reg conv_1_out_7_ce1;
reg[10:0] conv_1_out_8_address0;
reg conv_1_out_8_ce0;
reg[10:0] conv_1_out_8_address1;
reg conv_1_out_8_ce1;
reg[9:0] max_pool_1_out_0_address0;
reg max_pool_1_out_0_ce0;
reg max_pool_1_out_0_we0;
reg[31:0] max_pool_1_out_0_d0;
reg[9:0] max_pool_1_out_1_address0;
reg max_pool_1_out_1_ce0;
reg max_pool_1_out_1_we0;
reg[31:0] max_pool_1_out_1_d0;
reg[9:0] max_pool_1_out_2_address0;
reg max_pool_1_out_2_ce0;
reg max_pool_1_out_2_we0;
reg[31:0] max_pool_1_out_2_d0;
reg[9:0] max_pool_1_out_3_address0;
reg max_pool_1_out_3_ce0;
reg max_pool_1_out_3_we0;
reg[31:0] max_pool_1_out_3_d0;
reg max_pool_1_out_4_ce0;
reg max_pool_1_out_4_we0;
reg max_pool_1_out_5_ce0;
reg max_pool_1_out_5_we0;
reg max_pool_1_out_6_ce0;
reg max_pool_1_out_6_we0;
reg max_pool_1_out_7_ce0;
reg max_pool_1_out_7_we0;
reg max_pool_1_out_8_ce0;
reg max_pool_1_out_8_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_798;
reg   [5:0] f_0_reg_809;
reg   [3:0] r_0_reg_820;
reg   [31:0] reg_955;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln10_reg_5650;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln10_fu_961_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] add_ln10_fu_967_p2;
reg   [8:0] add_ln10_reg_5654;
wire   [3:0] select_ln28_52_fu_985_p3;
reg   [3:0] select_ln28_52_reg_5659;
wire   [5:0] select_ln28_53_fu_993_p3;
reg   [5:0] select_ln28_53_reg_5667;
wire   [12:0] zext_ln14_1_fu_1001_p1;
reg   [12:0] zext_ln14_1_reg_5676;
wire   [9:0] tmp_fu_1013_p3;
reg   [9:0] tmp_reg_5683;
wire  signed [63:0] sext_ln28_2_fu_1099_p1;
reg  signed [63:0] sext_ln28_2_reg_5693;
wire  signed [63:0] sext_ln28_3_fu_1141_p1;
reg  signed [63:0] sext_ln28_3_reg_5701;
wire   [4:0] or_ln25_fu_1164_p2;
reg   [4:0] or_ln25_reg_5789;
wire   [31:0] select_ln28_1_fu_1353_p3;
reg   [31:0] select_ln28_1_reg_5826;
wire  signed [63:0] sext_ln28_5_fu_1417_p1;
reg  signed [63:0] sext_ln28_5_reg_5838;
wire   [12:0] add_ln28_7_fu_1431_p2;
reg   [12:0] add_ln28_7_reg_5846;
wire   [31:0] select_ln28_5_fu_1603_p3;
reg   [31:0] select_ln28_5_reg_5911;
wire   [31:0] select_ln28_9_fu_1746_p3;
reg   [31:0] select_ln28_9_reg_5918;
wire   [31:0] select_ln28_13_fu_1889_p3;
reg   [31:0] select_ln28_13_reg_5925;
wire   [31:0] select_ln28_16_fu_1939_p3;
reg   [31:0] select_ln28_16_reg_5932;
wire   [31:0] select_ln28_20_fu_1989_p3;
reg   [31:0] select_ln28_20_reg_5939;
wire   [31:0] select_ln28_24_fu_2039_p3;
reg   [31:0] select_ln28_24_reg_5946;
wire   [31:0] select_ln28_28_fu_2089_p3;
reg   [31:0] select_ln28_28_reg_5953;
wire   [31:0] select_ln28_32_fu_2139_p3;
reg   [31:0] select_ln28_32_reg_5960;
wire   [31:0] select_ln28_36_fu_2189_p3;
reg   [31:0] select_ln28_36_reg_5967;
wire   [31:0] select_ln28_40_fu_2239_p3;
reg   [31:0] select_ln28_40_reg_5974;
wire   [31:0] select_ln28_44_fu_2289_p3;
reg   [31:0] select_ln28_44_reg_5981;
wire   [31:0] select_ln28_48_fu_2339_p3;
reg   [31:0] select_ln28_48_reg_5988;
wire   [31:0] select_ln28_18_fu_3283_p3;
reg   [31:0] select_ln28_18_reg_6075;
wire   [31:0] select_ln28_22_fu_3466_p3;
reg   [31:0] select_ln28_22_reg_6082;
wire   [31:0] select_ln28_26_fu_3649_p3;
reg   [31:0] select_ln28_26_reg_6089;
wire   [31:0] select_ln28_30_fu_3832_p3;
reg   [31:0] select_ln28_30_reg_6096;
wire   [31:0] select_ln28_34_fu_4015_p3;
reg   [31:0] select_ln28_34_reg_6103;
wire   [3:0] r_fu_4023_p2;
reg   [3:0] r_reg_6110;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [8:0] ap_phi_mux_indvar_flatten_phi_fu_802_p4;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_f_0_phi_fu_813_p4;
reg   [3:0] ap_phi_mux_r_0_phi_fu_824_p4;
wire  signed [63:0] sext_ln28_1_fu_1075_p1;
wire   [63:0] zext_ln28_2_fu_1159_p1;
wire   [63:0] zext_ln28_6_fu_1178_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln28_3_fu_1213_p1;
wire  signed [63:0] sext_ln28_4_fu_1394_p1;
wire   [63:0] zext_ln28_7_fu_1463_p1;
wire   [63:0] zext_ln35_fu_2353_p1;
wire    ap_block_pp0_stage2;
wire  signed [63:0] sext_ln28_6_fu_2361_p1;
wire   [63:0] zext_ln35_1_fu_4053_p1;
wire   [63:0] zext_ln35_3_fu_4078_p1;
wire   [31:0] select_ln28_3_fu_2547_p3;
wire   [31:0] select_ln28_39_fu_4810_p3;
wire   [31:0] select_ln28_7_fu_2731_p3;
wire   [31:0] select_ln28_43_fu_5087_p3;
wire   [31:0] select_ln28_11_fu_2915_p3;
wire   [31:0] select_ln28_47_fu_5364_p3;
wire   [31:0] select_ln28_15_fu_3099_p3;
wire   [31:0] select_ln28_51_fu_5641_p3;
reg   [31:0] grp_fu_831_p1;
reg   [31:0] grp_fu_837_p0;
reg   [31:0] grp_fu_837_p1;
wire   [31:0] select_ln28_fu_1260_p3;
wire   [31:0] select_ln28_2_fu_2455_p3;
reg   [31:0] grp_fu_842_p0;
reg   [31:0] grp_fu_842_p1;
reg   [31:0] grp_fu_848_p0;
reg   [31:0] grp_fu_848_p1;
wire   [31:0] select_ln28_4_fu_1510_p3;
wire   [31:0] select_ln28_6_fu_2639_p3;
reg   [31:0] grp_fu_853_p0;
reg   [31:0] grp_fu_853_p1;
reg   [31:0] grp_fu_859_p0;
reg   [31:0] grp_fu_859_p1;
wire   [31:0] select_ln28_8_fu_1653_p3;
wire   [31:0] select_ln28_10_fu_2823_p3;
reg   [31:0] grp_fu_864_p0;
reg   [31:0] grp_fu_864_p1;
wire   [31:0] select_ln28_37_fu_4625_p3;
reg   [31:0] grp_fu_870_p0;
reg   [31:0] grp_fu_870_p1;
wire   [31:0] select_ln28_12_fu_1796_p3;
wire   [31:0] select_ln28_14_fu_3007_p3;
wire   [31:0] select_ln28_38_fu_4717_p3;
reg   [31:0] grp_fu_875_p0;
reg   [31:0] grp_fu_875_p1;
reg   [31:0] grp_fu_881_p0;
reg   [31:0] grp_fu_881_p1;
wire   [31:0] select_ln28_17_fu_3191_p3;
wire   [31:0] select_ln28_41_fu_4902_p3;
reg   [31:0] grp_fu_887_p0;
reg   [31:0] grp_fu_887_p1;
wire   [31:0] select_ln28_42_fu_4994_p3;
reg   [31:0] grp_fu_893_p0;
reg   [31:0] grp_fu_893_p1;
wire   [31:0] select_ln28_21_fu_3374_p3;
reg   [31:0] grp_fu_899_p0;
reg   [31:0] grp_fu_899_p1;
wire   [31:0] select_ln28_45_fu_5179_p3;
reg   [31:0] grp_fu_905_p0;
reg   [31:0] grp_fu_905_p1;
wire   [31:0] select_ln28_25_fu_3557_p3;
wire   [31:0] select_ln28_46_fu_5271_p3;
reg   [31:0] grp_fu_911_p0;
reg   [31:0] grp_fu_911_p1;
reg   [31:0] grp_fu_917_p0;
reg   [31:0] grp_fu_917_p1;
wire   [31:0] select_ln28_29_fu_3740_p3;
wire   [31:0] select_ln28_49_fu_5456_p3;
reg   [31:0] grp_fu_923_p0;
reg   [31:0] grp_fu_923_p1;
wire   [31:0] select_ln28_50_fu_5548_p3;
wire   [31:0] select_ln28_33_fu_3923_p3;
wire   [0:0] icmp_ln13_fu_979_p2;
wire   [5:0] f_fu_973_p2;
wire   [11:0] tmp_146_fu_1021_p3;
wire   [12:0] zext_ln28_fu_1029_p1;
wire   [12:0] zext_ln28_1_fu_1033_p1;
wire  signed [12:0] sub_ln28_fu_1037_p2;
wire   [5:0] trunc_ln28_fu_1047_p1;
wire   [6:0] tmp_147_fu_1057_p4;
wire   [5:0] or_ln28_91_fu_1051_p2;
wire   [12:0] tmp_148_fu_1067_p3;
wire   [12:0] or_ln28_92_fu_1087_p2;
wire   [12:0] add_ln28_fu_1093_p2;
wire  signed [13:0] sext_ln28_fu_1043_p1;
wire   [13:0] add_ln28_1_fu_1107_p2;
wire   [5:0] trunc_ln28_1_fu_1113_p1;
wire   [7:0] tmp_149_fu_1123_p4;
wire   [5:0] or_ln28_93_fu_1117_p2;
wire   [13:0] tmp_150_fu_1133_p3;
wire   [10:0] tmp_152_fu_1149_p4;
wire   [4:0] shl_ln_fu_1005_p3;
wire   [10:0] tmp_156_fu_1170_p3;
wire   [10:0] tmp_151_fu_1186_p3;
wire   [10:0] or_ln28_94_fu_1193_p2;
wire   [11:0] zext_ln14_fu_1183_p1;
wire   [11:0] tmp_158_cast_fu_1199_p3;
wire   [11:0] add_ln28_2_fu_1207_p2;
wire   [31:0] bitcast_ln28_fu_1218_p1;
wire   [7:0] tmp_2_fu_1222_p4;
wire   [22:0] trunc_ln28_2_fu_1232_p1;
wire   [0:0] icmp_ln28_1_fu_1242_p2;
wire   [0:0] icmp_ln28_fu_1236_p2;
wire   [0:0] or_ln28_fu_1248_p2;
wire   [0:0] grp_fu_831_p2;
wire   [0:0] and_ln28_fu_1254_p2;
wire   [31:0] bitcast_ln28_1_fu_1269_p1;
wire   [31:0] bitcast_ln28_2_fu_1287_p1;
wire   [7:0] tmp_4_fu_1273_p4;
wire   [22:0] trunc_ln28_3_fu_1283_p1;
wire   [0:0] icmp_ln28_3_fu_1311_p2;
wire   [0:0] icmp_ln28_2_fu_1305_p2;
wire   [7:0] tmp_5_fu_1291_p4;
wire   [22:0] trunc_ln28_4_fu_1301_p1;
wire   [0:0] icmp_ln28_5_fu_1329_p2;
wire   [0:0] icmp_ln28_4_fu_1323_p2;
wire   [0:0] or_ln28_1_fu_1317_p2;
wire   [0:0] or_ln28_2_fu_1335_p2;
wire   [0:0] and_ln28_1_fu_1341_p2;
wire   [0:0] grp_fu_837_p2;
wire   [0:0] and_ln28_2_fu_1347_p2;
wire   [11:0] tmp_153_fu_1361_p3;
wire   [9:0] tmp_154_fu_1372_p3;
wire   [12:0] zext_ln28_4_fu_1368_p1;
wire   [12:0] zext_ln28_5_fu_1379_p1;
wire   [12:0] sub_ln28_1_fu_1383_p2;
wire   [12:0] add_ln28_3_fu_1389_p2;
wire   [12:0] add_ln28_4_fu_1406_p2;
wire   [12:0] add_ln28_5_fu_1412_p2;
wire   [12:0] add_ln28_6_fu_1425_p2;
wire   [10:0] tmp_155_fu_1436_p3;
wire   [10:0] or_ln28_95_fu_1443_p2;
wire   [11:0] tmp_163_cast_fu_1449_p3;
wire   [11:0] add_ln28_8_fu_1457_p2;
wire   [31:0] bitcast_ln28_7_fu_1468_p1;
wire   [7:0] tmp_12_fu_1472_p4;
wire   [22:0] trunc_ln28_9_fu_1482_p1;
wire   [0:0] icmp_ln28_15_fu_1492_p2;
wire   [0:0] icmp_ln28_14_fu_1486_p2;
wire   [0:0] or_ln28_7_fu_1498_p2;
wire   [0:0] grp_fu_842_p2;
wire   [0:0] and_ln28_7_fu_1504_p2;
wire   [31:0] bitcast_ln28_8_fu_1519_p1;
wire   [31:0] bitcast_ln28_9_fu_1537_p1;
wire   [7:0] tmp_14_fu_1523_p4;
wire   [22:0] trunc_ln28_10_fu_1533_p1;
wire   [0:0] icmp_ln28_17_fu_1561_p2;
wire   [0:0] icmp_ln28_16_fu_1555_p2;
wire   [7:0] tmp_15_fu_1541_p4;
wire   [22:0] trunc_ln28_11_fu_1551_p1;
wire   [0:0] icmp_ln28_19_fu_1579_p2;
wire   [0:0] icmp_ln28_18_fu_1573_p2;
wire   [0:0] or_ln28_8_fu_1567_p2;
wire   [0:0] or_ln28_9_fu_1585_p2;
wire   [0:0] and_ln28_8_fu_1591_p2;
wire   [0:0] grp_fu_848_p2;
wire   [0:0] and_ln28_9_fu_1597_p2;
wire   [31:0] bitcast_ln28_14_fu_1611_p1;
wire   [7:0] tmp_23_fu_1615_p4;
wire   [22:0] trunc_ln28_16_fu_1625_p1;
wire   [0:0] icmp_ln28_29_fu_1635_p2;
wire   [0:0] icmp_ln28_28_fu_1629_p2;
wire   [0:0] or_ln28_14_fu_1641_p2;
wire   [0:0] grp_fu_853_p2;
wire   [0:0] and_ln28_14_fu_1647_p2;
wire   [31:0] bitcast_ln28_15_fu_1662_p1;
wire   [31:0] bitcast_ln28_16_fu_1680_p1;
wire   [7:0] tmp_25_fu_1666_p4;
wire   [22:0] trunc_ln28_17_fu_1676_p1;
wire   [0:0] icmp_ln28_31_fu_1704_p2;
wire   [0:0] icmp_ln28_30_fu_1698_p2;
wire   [7:0] tmp_26_fu_1684_p4;
wire   [22:0] trunc_ln28_18_fu_1694_p1;
wire   [0:0] icmp_ln28_33_fu_1722_p2;
wire   [0:0] icmp_ln28_32_fu_1716_p2;
wire   [0:0] or_ln28_15_fu_1710_p2;
wire   [0:0] or_ln28_16_fu_1728_p2;
wire   [0:0] and_ln28_15_fu_1734_p2;
wire   [0:0] grp_fu_859_p2;
wire   [0:0] and_ln28_16_fu_1740_p2;
wire   [31:0] bitcast_ln28_21_fu_1754_p1;
wire   [7:0] tmp_34_fu_1758_p4;
wire   [22:0] trunc_ln28_23_fu_1768_p1;
wire   [0:0] icmp_ln28_43_fu_1778_p2;
wire   [0:0] icmp_ln28_42_fu_1772_p2;
wire   [0:0] or_ln28_21_fu_1784_p2;
wire   [0:0] grp_fu_864_p2;
wire   [0:0] and_ln28_21_fu_1790_p2;
wire   [31:0] bitcast_ln28_22_fu_1805_p1;
wire   [31:0] bitcast_ln28_23_fu_1823_p1;
wire   [7:0] tmp_36_fu_1809_p4;
wire   [22:0] trunc_ln28_24_fu_1819_p1;
wire   [0:0] icmp_ln28_45_fu_1847_p2;
wire   [0:0] icmp_ln28_44_fu_1841_p2;
wire   [7:0] tmp_37_fu_1827_p4;
wire   [22:0] trunc_ln28_25_fu_1837_p1;
wire   [0:0] icmp_ln28_47_fu_1865_p2;
wire   [0:0] icmp_ln28_46_fu_1859_p2;
wire   [0:0] or_ln28_22_fu_1853_p2;
wire   [0:0] or_ln28_23_fu_1871_p2;
wire   [0:0] and_ln28_22_fu_1877_p2;
wire   [0:0] grp_fu_870_p2;
wire   [0:0] and_ln28_23_fu_1883_p2;
wire   [31:0] bitcast_ln28_28_fu_1897_p1;
wire   [7:0] tmp_45_fu_1901_p4;
wire   [22:0] trunc_ln28_30_fu_1911_p1;
wire   [0:0] icmp_ln28_57_fu_1921_p2;
wire   [0:0] icmp_ln28_56_fu_1915_p2;
wire   [0:0] or_ln28_28_fu_1927_p2;
wire   [0:0] grp_fu_875_p2;
wire   [0:0] and_ln28_28_fu_1933_p2;
wire   [31:0] bitcast_ln28_35_fu_1947_p1;
wire   [7:0] tmp_56_fu_1951_p4;
wire   [22:0] trunc_ln28_37_fu_1961_p1;
wire   [0:0] icmp_ln28_71_fu_1971_p2;
wire   [0:0] icmp_ln28_70_fu_1965_p2;
wire   [0:0] or_ln28_35_fu_1977_p2;
wire   [0:0] grp_fu_881_p2;
wire   [0:0] and_ln28_35_fu_1983_p2;
wire   [31:0] bitcast_ln28_42_fu_1997_p1;
wire   [7:0] tmp_67_fu_2001_p4;
wire   [22:0] trunc_ln28_44_fu_2011_p1;
wire   [0:0] icmp_ln28_85_fu_2021_p2;
wire   [0:0] icmp_ln28_84_fu_2015_p2;
wire   [0:0] or_ln28_42_fu_2027_p2;
wire   [0:0] grp_fu_887_p2;
wire   [0:0] and_ln28_42_fu_2033_p2;
wire   [31:0] bitcast_ln28_49_fu_2047_p1;
wire   [7:0] tmp_78_fu_2051_p4;
wire   [22:0] trunc_ln28_51_fu_2061_p1;
wire   [0:0] icmp_ln28_99_fu_2071_p2;
wire   [0:0] icmp_ln28_98_fu_2065_p2;
wire   [0:0] or_ln28_49_fu_2077_p2;
wire   [0:0] grp_fu_893_p2;
wire   [0:0] and_ln28_49_fu_2083_p2;
wire   [31:0] bitcast_ln28_56_fu_2097_p1;
wire   [7:0] tmp_89_fu_2101_p4;
wire   [22:0] trunc_ln28_58_fu_2111_p1;
wire   [0:0] icmp_ln28_113_fu_2121_p2;
wire   [0:0] icmp_ln28_112_fu_2115_p2;
wire   [0:0] or_ln28_56_fu_2127_p2;
wire   [0:0] grp_fu_899_p2;
wire   [0:0] and_ln28_56_fu_2133_p2;
wire   [31:0] bitcast_ln28_63_fu_2147_p1;
wire   [7:0] tmp_100_fu_2151_p4;
wire   [22:0] trunc_ln28_65_fu_2161_p1;
wire   [0:0] icmp_ln28_127_fu_2171_p2;
wire   [0:0] icmp_ln28_126_fu_2165_p2;
wire   [0:0] or_ln28_63_fu_2177_p2;
wire   [0:0] grp_fu_905_p2;
wire   [0:0] and_ln28_63_fu_2183_p2;
wire   [31:0] bitcast_ln28_70_fu_2197_p1;
wire   [7:0] tmp_111_fu_2201_p4;
wire   [22:0] trunc_ln28_72_fu_2211_p1;
wire   [0:0] icmp_ln28_141_fu_2221_p2;
wire   [0:0] icmp_ln28_140_fu_2215_p2;
wire   [0:0] or_ln28_70_fu_2227_p2;
wire   [0:0] grp_fu_911_p2;
wire   [0:0] and_ln28_70_fu_2233_p2;
wire   [31:0] bitcast_ln28_77_fu_2247_p1;
wire   [7:0] tmp_122_fu_2251_p4;
wire   [22:0] trunc_ln28_79_fu_2261_p1;
wire   [0:0] icmp_ln28_155_fu_2271_p2;
wire   [0:0] icmp_ln28_154_fu_2265_p2;
wire   [0:0] or_ln28_77_fu_2277_p2;
wire   [0:0] grp_fu_917_p2;
wire   [0:0] and_ln28_77_fu_2283_p2;
wire   [31:0] bitcast_ln28_84_fu_2297_p1;
wire   [7:0] tmp_133_fu_2301_p4;
wire   [22:0] trunc_ln28_86_fu_2311_p1;
wire   [0:0] icmp_ln28_169_fu_2321_p2;
wire   [0:0] icmp_ln28_168_fu_2315_p2;
wire   [0:0] or_ln28_84_fu_2327_p2;
wire   [0:0] grp_fu_923_p2;
wire   [0:0] and_ln28_84_fu_2333_p2;
wire   [9:0] tmp_144_fu_2347_p3;
wire   [31:0] bitcast_ln28_3_fu_2372_p1;
wire   [31:0] bitcast_ln28_4_fu_2390_p1;
wire   [7:0] tmp_7_fu_2376_p4;
wire   [22:0] trunc_ln28_5_fu_2386_p1;
wire   [0:0] icmp_ln28_7_fu_2413_p2;
wire   [0:0] icmp_ln28_6_fu_2407_p2;
wire   [7:0] tmp_8_fu_2393_p4;
wire   [22:0] trunc_ln28_6_fu_2403_p1;
wire   [0:0] icmp_ln28_9_fu_2431_p2;
wire   [0:0] icmp_ln28_8_fu_2425_p2;
wire   [0:0] or_ln28_3_fu_2419_p2;
wire   [0:0] or_ln28_4_fu_2437_p2;
wire   [0:0] and_ln28_3_fu_2443_p2;
wire   [0:0] and_ln28_4_fu_2449_p2;
wire   [31:0] bitcast_ln28_5_fu_2463_p1;
wire   [31:0] bitcast_ln28_6_fu_2481_p1;
wire   [7:0] tmp_s_fu_2467_p4;
wire   [22:0] trunc_ln28_7_fu_2477_p1;
wire   [0:0] icmp_ln28_11_fu_2505_p2;
wire   [0:0] icmp_ln28_10_fu_2499_p2;
wire   [7:0] tmp_10_fu_2485_p4;
wire   [22:0] trunc_ln28_8_fu_2495_p1;
wire   [0:0] icmp_ln28_13_fu_2523_p2;
wire   [0:0] icmp_ln28_12_fu_2517_p2;
wire   [0:0] or_ln28_5_fu_2511_p2;
wire   [0:0] or_ln28_6_fu_2529_p2;
wire   [0:0] and_ln28_5_fu_2535_p2;
wire   [0:0] and_ln28_6_fu_2541_p2;
wire   [31:0] bitcast_ln28_10_fu_2556_p1;
wire   [31:0] bitcast_ln28_11_fu_2574_p1;
wire   [7:0] tmp_17_fu_2560_p4;
wire   [22:0] trunc_ln28_12_fu_2570_p1;
wire   [0:0] icmp_ln28_21_fu_2597_p2;
wire   [0:0] icmp_ln28_20_fu_2591_p2;
wire   [7:0] tmp_18_fu_2577_p4;
wire   [22:0] trunc_ln28_13_fu_2587_p1;
wire   [0:0] icmp_ln28_23_fu_2615_p2;
wire   [0:0] icmp_ln28_22_fu_2609_p2;
wire   [0:0] or_ln28_10_fu_2603_p2;
wire   [0:0] or_ln28_11_fu_2621_p2;
wire   [0:0] and_ln28_10_fu_2627_p2;
wire   [0:0] and_ln28_11_fu_2633_p2;
wire   [31:0] bitcast_ln28_12_fu_2647_p1;
wire   [31:0] bitcast_ln28_13_fu_2665_p1;
wire   [7:0] tmp_20_fu_2651_p4;
wire   [22:0] trunc_ln28_14_fu_2661_p1;
wire   [0:0] icmp_ln28_25_fu_2689_p2;
wire   [0:0] icmp_ln28_24_fu_2683_p2;
wire   [7:0] tmp_21_fu_2669_p4;
wire   [22:0] trunc_ln28_15_fu_2679_p1;
wire   [0:0] icmp_ln28_27_fu_2707_p2;
wire   [0:0] icmp_ln28_26_fu_2701_p2;
wire   [0:0] or_ln28_12_fu_2695_p2;
wire   [0:0] or_ln28_13_fu_2713_p2;
wire   [0:0] and_ln28_12_fu_2719_p2;
wire   [0:0] and_ln28_13_fu_2725_p2;
wire   [31:0] bitcast_ln28_17_fu_2740_p1;
wire   [31:0] bitcast_ln28_18_fu_2758_p1;
wire   [7:0] tmp_28_fu_2744_p4;
wire   [22:0] trunc_ln28_19_fu_2754_p1;
wire   [0:0] icmp_ln28_35_fu_2781_p2;
wire   [0:0] icmp_ln28_34_fu_2775_p2;
wire   [7:0] tmp_29_fu_2761_p4;
wire   [22:0] trunc_ln28_20_fu_2771_p1;
wire   [0:0] icmp_ln28_37_fu_2799_p2;
wire   [0:0] icmp_ln28_36_fu_2793_p2;
wire   [0:0] or_ln28_17_fu_2787_p2;
wire   [0:0] or_ln28_18_fu_2805_p2;
wire   [0:0] and_ln28_17_fu_2811_p2;
wire   [0:0] and_ln28_18_fu_2817_p2;
wire   [31:0] bitcast_ln28_19_fu_2831_p1;
wire   [31:0] bitcast_ln28_20_fu_2849_p1;
wire   [7:0] tmp_31_fu_2835_p4;
wire   [22:0] trunc_ln28_21_fu_2845_p1;
wire   [0:0] icmp_ln28_39_fu_2873_p2;
wire   [0:0] icmp_ln28_38_fu_2867_p2;
wire   [7:0] tmp_32_fu_2853_p4;
wire   [22:0] trunc_ln28_22_fu_2863_p1;
wire   [0:0] icmp_ln28_41_fu_2891_p2;
wire   [0:0] icmp_ln28_40_fu_2885_p2;
wire   [0:0] or_ln28_19_fu_2879_p2;
wire   [0:0] or_ln28_20_fu_2897_p2;
wire   [0:0] and_ln28_19_fu_2903_p2;
wire   [0:0] and_ln28_20_fu_2909_p2;
wire   [31:0] bitcast_ln28_24_fu_2924_p1;
wire   [31:0] bitcast_ln28_25_fu_2942_p1;
wire   [7:0] tmp_39_fu_2928_p4;
wire   [22:0] trunc_ln28_26_fu_2938_p1;
wire   [0:0] icmp_ln28_49_fu_2965_p2;
wire   [0:0] icmp_ln28_48_fu_2959_p2;
wire   [7:0] tmp_40_fu_2945_p4;
wire   [22:0] trunc_ln28_27_fu_2955_p1;
wire   [0:0] icmp_ln28_51_fu_2983_p2;
wire   [0:0] icmp_ln28_50_fu_2977_p2;
wire   [0:0] or_ln28_24_fu_2971_p2;
wire   [0:0] or_ln28_25_fu_2989_p2;
wire   [0:0] and_ln28_24_fu_2995_p2;
wire   [0:0] and_ln28_25_fu_3001_p2;
wire   [31:0] bitcast_ln28_26_fu_3015_p1;
wire   [31:0] bitcast_ln28_27_fu_3033_p1;
wire   [7:0] tmp_42_fu_3019_p4;
wire   [22:0] trunc_ln28_28_fu_3029_p1;
wire   [0:0] icmp_ln28_53_fu_3057_p2;
wire   [0:0] icmp_ln28_52_fu_3051_p2;
wire   [7:0] tmp_43_fu_3037_p4;
wire   [22:0] trunc_ln28_29_fu_3047_p1;
wire   [0:0] icmp_ln28_55_fu_3075_p2;
wire   [0:0] icmp_ln28_54_fu_3069_p2;
wire   [0:0] or_ln28_26_fu_3063_p2;
wire   [0:0] or_ln28_27_fu_3081_p2;
wire   [0:0] and_ln28_26_fu_3087_p2;
wire   [0:0] and_ln28_27_fu_3093_p2;
wire   [31:0] bitcast_ln28_29_fu_3108_p1;
wire   [31:0] bitcast_ln28_30_fu_3126_p1;
wire   [7:0] tmp_47_fu_3112_p4;
wire   [22:0] trunc_ln28_31_fu_3122_p1;
wire   [0:0] icmp_ln28_59_fu_3149_p2;
wire   [0:0] icmp_ln28_58_fu_3143_p2;
wire   [7:0] tmp_48_fu_3129_p4;
wire   [22:0] trunc_ln28_32_fu_3139_p1;
wire   [0:0] icmp_ln28_61_fu_3167_p2;
wire   [0:0] icmp_ln28_60_fu_3161_p2;
wire   [0:0] or_ln28_29_fu_3155_p2;
wire   [0:0] or_ln28_30_fu_3173_p2;
wire   [0:0] and_ln28_29_fu_3179_p2;
wire   [0:0] and_ln28_30_fu_3185_p2;
wire   [31:0] bitcast_ln28_31_fu_3199_p1;
wire   [31:0] bitcast_ln28_32_fu_3217_p1;
wire   [7:0] tmp_50_fu_3203_p4;
wire   [22:0] trunc_ln28_33_fu_3213_p1;
wire   [0:0] icmp_ln28_63_fu_3241_p2;
wire   [0:0] icmp_ln28_62_fu_3235_p2;
wire   [7:0] tmp_51_fu_3221_p4;
wire   [22:0] trunc_ln28_34_fu_3231_p1;
wire   [0:0] icmp_ln28_65_fu_3259_p2;
wire   [0:0] icmp_ln28_64_fu_3253_p2;
wire   [0:0] or_ln28_31_fu_3247_p2;
wire   [0:0] or_ln28_32_fu_3265_p2;
wire   [0:0] and_ln28_31_fu_3271_p2;
wire   [0:0] and_ln28_32_fu_3277_p2;
wire   [31:0] bitcast_ln28_36_fu_3291_p1;
wire   [31:0] bitcast_ln28_37_fu_3309_p1;
wire   [7:0] tmp_58_fu_3295_p4;
wire   [22:0] trunc_ln28_38_fu_3305_p1;
wire   [0:0] icmp_ln28_73_fu_3332_p2;
wire   [0:0] icmp_ln28_72_fu_3326_p2;
wire   [7:0] tmp_59_fu_3312_p4;
wire   [22:0] trunc_ln28_39_fu_3322_p1;
wire   [0:0] icmp_ln28_75_fu_3350_p2;
wire   [0:0] icmp_ln28_74_fu_3344_p2;
wire   [0:0] or_ln28_36_fu_3338_p2;
wire   [0:0] or_ln28_37_fu_3356_p2;
wire   [0:0] and_ln28_36_fu_3362_p2;
wire   [0:0] and_ln28_37_fu_3368_p2;
wire   [31:0] bitcast_ln28_38_fu_3382_p1;
wire   [31:0] bitcast_ln28_39_fu_3400_p1;
wire   [7:0] tmp_61_fu_3386_p4;
wire   [22:0] trunc_ln28_40_fu_3396_p1;
wire   [0:0] icmp_ln28_77_fu_3424_p2;
wire   [0:0] icmp_ln28_76_fu_3418_p2;
wire   [7:0] tmp_62_fu_3404_p4;
wire   [22:0] trunc_ln28_41_fu_3414_p1;
wire   [0:0] icmp_ln28_79_fu_3442_p2;
wire   [0:0] icmp_ln28_78_fu_3436_p2;
wire   [0:0] or_ln28_38_fu_3430_p2;
wire   [0:0] or_ln28_39_fu_3448_p2;
wire   [0:0] and_ln28_38_fu_3454_p2;
wire   [0:0] and_ln28_39_fu_3460_p2;
wire   [31:0] bitcast_ln28_43_fu_3474_p1;
wire   [31:0] bitcast_ln28_44_fu_3492_p1;
wire   [7:0] tmp_69_fu_3478_p4;
wire   [22:0] trunc_ln28_45_fu_3488_p1;
wire   [0:0] icmp_ln28_87_fu_3515_p2;
wire   [0:0] icmp_ln28_86_fu_3509_p2;
wire   [7:0] tmp_70_fu_3495_p4;
wire   [22:0] trunc_ln28_46_fu_3505_p1;
wire   [0:0] icmp_ln28_89_fu_3533_p2;
wire   [0:0] icmp_ln28_88_fu_3527_p2;
wire   [0:0] or_ln28_43_fu_3521_p2;
wire   [0:0] or_ln28_44_fu_3539_p2;
wire   [0:0] and_ln28_43_fu_3545_p2;
wire   [0:0] and_ln28_44_fu_3551_p2;
wire   [31:0] bitcast_ln28_45_fu_3565_p1;
wire   [31:0] bitcast_ln28_46_fu_3583_p1;
wire   [7:0] tmp_72_fu_3569_p4;
wire   [22:0] trunc_ln28_47_fu_3579_p1;
wire   [0:0] icmp_ln28_91_fu_3607_p2;
wire   [0:0] icmp_ln28_90_fu_3601_p2;
wire   [7:0] tmp_73_fu_3587_p4;
wire   [22:0] trunc_ln28_48_fu_3597_p1;
wire   [0:0] icmp_ln28_93_fu_3625_p2;
wire   [0:0] icmp_ln28_92_fu_3619_p2;
wire   [0:0] or_ln28_45_fu_3613_p2;
wire   [0:0] or_ln28_46_fu_3631_p2;
wire   [0:0] and_ln28_45_fu_3637_p2;
wire   [0:0] and_ln28_46_fu_3643_p2;
wire   [31:0] bitcast_ln28_50_fu_3657_p1;
wire   [31:0] bitcast_ln28_51_fu_3675_p1;
wire   [7:0] tmp_80_fu_3661_p4;
wire   [22:0] trunc_ln28_52_fu_3671_p1;
wire   [0:0] icmp_ln28_101_fu_3698_p2;
wire   [0:0] icmp_ln28_100_fu_3692_p2;
wire   [7:0] tmp_81_fu_3678_p4;
wire   [22:0] trunc_ln28_53_fu_3688_p1;
wire   [0:0] icmp_ln28_103_fu_3716_p2;
wire   [0:0] icmp_ln28_102_fu_3710_p2;
wire   [0:0] or_ln28_50_fu_3704_p2;
wire   [0:0] or_ln28_51_fu_3722_p2;
wire   [0:0] and_ln28_50_fu_3728_p2;
wire   [0:0] and_ln28_51_fu_3734_p2;
wire   [31:0] bitcast_ln28_52_fu_3748_p1;
wire   [31:0] bitcast_ln28_53_fu_3766_p1;
wire   [7:0] tmp_83_fu_3752_p4;
wire   [22:0] trunc_ln28_54_fu_3762_p1;
wire   [0:0] icmp_ln28_105_fu_3790_p2;
wire   [0:0] icmp_ln28_104_fu_3784_p2;
wire   [7:0] tmp_84_fu_3770_p4;
wire   [22:0] trunc_ln28_55_fu_3780_p1;
wire   [0:0] icmp_ln28_107_fu_3808_p2;
wire   [0:0] icmp_ln28_106_fu_3802_p2;
wire   [0:0] or_ln28_52_fu_3796_p2;
wire   [0:0] or_ln28_53_fu_3814_p2;
wire   [0:0] and_ln28_52_fu_3820_p2;
wire   [0:0] and_ln28_53_fu_3826_p2;
wire   [31:0] bitcast_ln28_57_fu_3840_p1;
wire   [31:0] bitcast_ln28_58_fu_3858_p1;
wire   [7:0] tmp_91_fu_3844_p4;
wire   [22:0] trunc_ln28_59_fu_3854_p1;
wire   [0:0] icmp_ln28_115_fu_3881_p2;
wire   [0:0] icmp_ln28_114_fu_3875_p2;
wire   [7:0] tmp_92_fu_3861_p4;
wire   [22:0] trunc_ln28_60_fu_3871_p1;
wire   [0:0] icmp_ln28_117_fu_3899_p2;
wire   [0:0] icmp_ln28_116_fu_3893_p2;
wire   [0:0] or_ln28_57_fu_3887_p2;
wire   [0:0] or_ln28_58_fu_3905_p2;
wire   [0:0] and_ln28_57_fu_3911_p2;
wire   [0:0] and_ln28_58_fu_3917_p2;
wire   [31:0] bitcast_ln28_59_fu_3931_p1;
wire   [31:0] bitcast_ln28_60_fu_3949_p1;
wire   [7:0] tmp_94_fu_3935_p4;
wire   [22:0] trunc_ln28_61_fu_3945_p1;
wire   [0:0] icmp_ln28_119_fu_3973_p2;
wire   [0:0] icmp_ln28_118_fu_3967_p2;
wire   [7:0] tmp_95_fu_3953_p4;
wire   [22:0] trunc_ln28_62_fu_3963_p1;
wire   [0:0] icmp_ln28_121_fu_3991_p2;
wire   [0:0] icmp_ln28_120_fu_3985_p2;
wire   [0:0] or_ln28_59_fu_3979_p2;
wire   [0:0] or_ln28_60_fu_3997_p2;
wire   [0:0] and_ln28_59_fu_4003_p2;
wire   [0:0] tmp_96_fu_937_p2;
wire   [0:0] and_ln28_60_fu_4009_p2;
wire   [9:0] or_ln35_fu_4034_p2;
wire   [10:0] zext_ln14_3_fu_4031_p1;
wire   [10:0] tmp_146_cast_fu_4039_p3;
wire   [10:0] add_ln35_fu_4047_p2;
wire   [8:0] tmp_145_fu_4061_p3;
wire   [9:0] zext_ln14_2_fu_4028_p1;
wire   [9:0] zext_ln35_2_fu_4068_p1;
wire   [9:0] add_ln35_1_fu_4072_p2;
wire   [31:0] bitcast_ln28_33_fu_4087_p1;
wire   [31:0] bitcast_ln28_34_fu_4105_p1;
wire   [7:0] tmp_53_fu_4091_p4;
wire   [22:0] trunc_ln28_35_fu_4101_p1;
wire   [0:0] icmp_ln28_67_fu_4128_p2;
wire   [0:0] icmp_ln28_66_fu_4122_p2;
wire   [7:0] tmp_54_fu_4108_p4;
wire   [22:0] trunc_ln28_36_fu_4118_p1;
wire   [0:0] icmp_ln28_69_fu_4146_p2;
wire   [0:0] icmp_ln28_68_fu_4140_p2;
wire   [0:0] or_ln28_33_fu_4134_p2;
wire   [0:0] or_ln28_34_fu_4152_p2;
wire   [0:0] and_ln28_33_fu_4158_p2;
wire   [0:0] and_ln28_34_fu_4164_p2;
wire   [31:0] bitcast_ln28_40_fu_4178_p1;
wire   [31:0] bitcast_ln28_41_fu_4196_p1;
wire   [7:0] tmp_64_fu_4182_p4;
wire   [22:0] trunc_ln28_42_fu_4192_p1;
wire   [0:0] icmp_ln28_81_fu_4219_p2;
wire   [0:0] icmp_ln28_80_fu_4213_p2;
wire   [7:0] tmp_65_fu_4199_p4;
wire   [22:0] trunc_ln28_43_fu_4209_p1;
wire   [0:0] icmp_ln28_83_fu_4237_p2;
wire   [0:0] icmp_ln28_82_fu_4231_p2;
wire   [0:0] or_ln28_40_fu_4225_p2;
wire   [0:0] or_ln28_41_fu_4243_p2;
wire   [0:0] and_ln28_40_fu_4249_p2;
wire   [0:0] and_ln28_41_fu_4255_p2;
wire   [31:0] bitcast_ln28_47_fu_4269_p1;
wire   [31:0] bitcast_ln28_48_fu_4287_p1;
wire   [7:0] tmp_75_fu_4273_p4;
wire   [22:0] trunc_ln28_49_fu_4283_p1;
wire   [0:0] icmp_ln28_95_fu_4310_p2;
wire   [0:0] icmp_ln28_94_fu_4304_p2;
wire   [7:0] tmp_76_fu_4290_p4;
wire   [22:0] trunc_ln28_50_fu_4300_p1;
wire   [0:0] icmp_ln28_97_fu_4328_p2;
wire   [0:0] icmp_ln28_96_fu_4322_p2;
wire   [0:0] or_ln28_47_fu_4316_p2;
wire   [0:0] or_ln28_48_fu_4334_p2;
wire   [0:0] and_ln28_47_fu_4340_p2;
wire   [0:0] and_ln28_48_fu_4346_p2;
wire   [31:0] bitcast_ln28_54_fu_4360_p1;
wire   [31:0] bitcast_ln28_55_fu_4378_p1;
wire   [7:0] tmp_86_fu_4364_p4;
wire   [22:0] trunc_ln28_56_fu_4374_p1;
wire   [0:0] icmp_ln28_109_fu_4401_p2;
wire   [0:0] icmp_ln28_108_fu_4395_p2;
wire   [7:0] tmp_87_fu_4381_p4;
wire   [22:0] trunc_ln28_57_fu_4391_p1;
wire   [0:0] icmp_ln28_111_fu_4419_p2;
wire   [0:0] icmp_ln28_110_fu_4413_p2;
wire   [0:0] or_ln28_54_fu_4407_p2;
wire   [0:0] or_ln28_55_fu_4425_p2;
wire   [0:0] and_ln28_54_fu_4431_p2;
wire   [0:0] and_ln28_55_fu_4437_p2;
wire   [31:0] bitcast_ln28_61_fu_4451_p1;
wire   [31:0] bitcast_ln28_62_fu_4469_p1;
wire   [7:0] tmp_97_fu_4455_p4;
wire   [22:0] trunc_ln28_63_fu_4465_p1;
wire   [0:0] icmp_ln28_123_fu_4492_p2;
wire   [0:0] icmp_ln28_122_fu_4486_p2;
wire   [7:0] tmp_98_fu_4472_p4;
wire   [22:0] trunc_ln28_64_fu_4482_p1;
wire   [0:0] icmp_ln28_125_fu_4510_p2;
wire   [0:0] icmp_ln28_124_fu_4504_p2;
wire   [0:0] or_ln28_61_fu_4498_p2;
wire   [0:0] or_ln28_62_fu_4516_p2;
wire   [0:0] and_ln28_61_fu_4522_p2;
wire   [0:0] and_ln28_62_fu_4528_p2;
wire   [31:0] bitcast_ln28_64_fu_4542_p1;
wire   [31:0] bitcast_ln28_65_fu_4560_p1;
wire   [7:0] tmp_102_fu_4546_p4;
wire   [22:0] trunc_ln28_66_fu_4556_p1;
wire   [0:0] icmp_ln28_129_fu_4583_p2;
wire   [0:0] icmp_ln28_128_fu_4577_p2;
wire   [7:0] tmp_103_fu_4563_p4;
wire   [22:0] trunc_ln28_67_fu_4573_p1;
wire   [0:0] icmp_ln28_131_fu_4601_p2;
wire   [0:0] icmp_ln28_130_fu_4595_p2;
wire   [0:0] or_ln28_64_fu_4589_p2;
wire   [0:0] or_ln28_65_fu_4607_p2;
wire   [0:0] and_ln28_64_fu_4613_p2;
wire   [0:0] and_ln28_65_fu_4619_p2;
wire   [31:0] bitcast_ln28_66_fu_4633_p1;
wire   [31:0] bitcast_ln28_67_fu_4651_p1;
wire   [7:0] tmp_105_fu_4637_p4;
wire   [22:0] trunc_ln28_68_fu_4647_p1;
wire   [0:0] icmp_ln28_133_fu_4675_p2;
wire   [0:0] icmp_ln28_132_fu_4669_p2;
wire   [7:0] tmp_106_fu_4655_p4;
wire   [22:0] trunc_ln28_69_fu_4665_p1;
wire   [0:0] icmp_ln28_135_fu_4693_p2;
wire   [0:0] icmp_ln28_134_fu_4687_p2;
wire   [0:0] or_ln28_66_fu_4681_p2;
wire   [0:0] or_ln28_67_fu_4699_p2;
wire   [0:0] and_ln28_66_fu_4705_p2;
wire   [0:0] and_ln28_67_fu_4711_p2;
wire   [31:0] bitcast_ln28_68_fu_4726_p1;
wire   [31:0] bitcast_ln28_69_fu_4744_p1;
wire   [7:0] tmp_108_fu_4730_p4;
wire   [22:0] trunc_ln28_70_fu_4740_p1;
wire   [0:0] icmp_ln28_137_fu_4768_p2;
wire   [0:0] icmp_ln28_136_fu_4762_p2;
wire   [7:0] tmp_109_fu_4748_p4;
wire   [22:0] trunc_ln28_71_fu_4758_p1;
wire   [0:0] icmp_ln28_139_fu_4786_p2;
wire   [0:0] icmp_ln28_138_fu_4780_p2;
wire   [0:0] or_ln28_68_fu_4774_p2;
wire   [0:0] or_ln28_69_fu_4792_p2;
wire   [0:0] and_ln28_68_fu_4798_p2;
wire   [0:0] and_ln28_69_fu_4804_p2;
wire   [31:0] bitcast_ln28_71_fu_4819_p1;
wire   [31:0] bitcast_ln28_72_fu_4837_p1;
wire   [7:0] tmp_113_fu_4823_p4;
wire   [22:0] trunc_ln28_73_fu_4833_p1;
wire   [0:0] icmp_ln28_143_fu_4860_p2;
wire   [0:0] icmp_ln28_142_fu_4854_p2;
wire   [7:0] tmp_114_fu_4840_p4;
wire   [22:0] trunc_ln28_74_fu_4850_p1;
wire   [0:0] icmp_ln28_145_fu_4878_p2;
wire   [0:0] icmp_ln28_144_fu_4872_p2;
wire   [0:0] or_ln28_71_fu_4866_p2;
wire   [0:0] or_ln28_72_fu_4884_p2;
wire   [0:0] and_ln28_71_fu_4890_p2;
wire   [0:0] and_ln28_72_fu_4896_p2;
wire   [31:0] bitcast_ln28_73_fu_4910_p1;
wire   [31:0] bitcast_ln28_74_fu_4928_p1;
wire   [7:0] tmp_116_fu_4914_p4;
wire   [22:0] trunc_ln28_75_fu_4924_p1;
wire   [0:0] icmp_ln28_147_fu_4952_p2;
wire   [0:0] icmp_ln28_146_fu_4946_p2;
wire   [7:0] tmp_117_fu_4932_p4;
wire   [22:0] trunc_ln28_76_fu_4942_p1;
wire   [0:0] icmp_ln28_149_fu_4970_p2;
wire   [0:0] icmp_ln28_148_fu_4964_p2;
wire   [0:0] or_ln28_73_fu_4958_p2;
wire   [0:0] or_ln28_74_fu_4976_p2;
wire   [0:0] and_ln28_73_fu_4982_p2;
wire   [0:0] and_ln28_74_fu_4988_p2;
wire   [31:0] bitcast_ln28_75_fu_5003_p1;
wire   [31:0] bitcast_ln28_76_fu_5021_p1;
wire   [7:0] tmp_119_fu_5007_p4;
wire   [22:0] trunc_ln28_77_fu_5017_p1;
wire   [0:0] icmp_ln28_151_fu_5045_p2;
wire   [0:0] icmp_ln28_150_fu_5039_p2;
wire   [7:0] tmp_120_fu_5025_p4;
wire   [22:0] trunc_ln28_78_fu_5035_p1;
wire   [0:0] icmp_ln28_153_fu_5063_p2;
wire   [0:0] icmp_ln28_152_fu_5057_p2;
wire   [0:0] or_ln28_75_fu_5051_p2;
wire   [0:0] or_ln28_76_fu_5069_p2;
wire   [0:0] and_ln28_75_fu_5075_p2;
wire   [0:0] and_ln28_76_fu_5081_p2;
wire   [31:0] bitcast_ln28_78_fu_5096_p1;
wire   [31:0] bitcast_ln28_79_fu_5114_p1;
wire   [7:0] tmp_124_fu_5100_p4;
wire   [22:0] trunc_ln28_80_fu_5110_p1;
wire   [0:0] icmp_ln28_157_fu_5137_p2;
wire   [0:0] icmp_ln28_156_fu_5131_p2;
wire   [7:0] tmp_125_fu_5117_p4;
wire   [22:0] trunc_ln28_81_fu_5127_p1;
wire   [0:0] icmp_ln28_159_fu_5155_p2;
wire   [0:0] icmp_ln28_158_fu_5149_p2;
wire   [0:0] or_ln28_78_fu_5143_p2;
wire   [0:0] or_ln28_79_fu_5161_p2;
wire   [0:0] and_ln28_78_fu_5167_p2;
wire   [0:0] and_ln28_79_fu_5173_p2;
wire   [31:0] bitcast_ln28_80_fu_5187_p1;
wire   [31:0] bitcast_ln28_81_fu_5205_p1;
wire   [7:0] tmp_127_fu_5191_p4;
wire   [22:0] trunc_ln28_82_fu_5201_p1;
wire   [0:0] icmp_ln28_161_fu_5229_p2;
wire   [0:0] icmp_ln28_160_fu_5223_p2;
wire   [7:0] tmp_128_fu_5209_p4;
wire   [22:0] trunc_ln28_83_fu_5219_p1;
wire   [0:0] icmp_ln28_163_fu_5247_p2;
wire   [0:0] icmp_ln28_162_fu_5241_p2;
wire   [0:0] or_ln28_80_fu_5235_p2;
wire   [0:0] or_ln28_81_fu_5253_p2;
wire   [0:0] and_ln28_80_fu_5259_p2;
wire   [0:0] and_ln28_81_fu_5265_p2;
wire   [31:0] bitcast_ln28_82_fu_5280_p1;
wire   [31:0] bitcast_ln28_83_fu_5298_p1;
wire   [7:0] tmp_130_fu_5284_p4;
wire   [22:0] trunc_ln28_84_fu_5294_p1;
wire   [0:0] icmp_ln28_165_fu_5322_p2;
wire   [0:0] icmp_ln28_164_fu_5316_p2;
wire   [7:0] tmp_131_fu_5302_p4;
wire   [22:0] trunc_ln28_85_fu_5312_p1;
wire   [0:0] icmp_ln28_167_fu_5340_p2;
wire   [0:0] icmp_ln28_166_fu_5334_p2;
wire   [0:0] or_ln28_82_fu_5328_p2;
wire   [0:0] or_ln28_83_fu_5346_p2;
wire   [0:0] and_ln28_82_fu_5352_p2;
wire   [0:0] and_ln28_83_fu_5358_p2;
wire   [31:0] bitcast_ln28_85_fu_5373_p1;
wire   [31:0] bitcast_ln28_86_fu_5391_p1;
wire   [7:0] tmp_135_fu_5377_p4;
wire   [22:0] trunc_ln28_87_fu_5387_p1;
wire   [0:0] icmp_ln28_171_fu_5414_p2;
wire   [0:0] icmp_ln28_170_fu_5408_p2;
wire   [7:0] tmp_136_fu_5394_p4;
wire   [22:0] trunc_ln28_88_fu_5404_p1;
wire   [0:0] icmp_ln28_173_fu_5432_p2;
wire   [0:0] icmp_ln28_172_fu_5426_p2;
wire   [0:0] or_ln28_85_fu_5420_p2;
wire   [0:0] or_ln28_86_fu_5438_p2;
wire   [0:0] and_ln28_85_fu_5444_p2;
wire   [0:0] and_ln28_86_fu_5450_p2;
wire   [31:0] bitcast_ln28_87_fu_5464_p1;
wire   [31:0] bitcast_ln28_88_fu_5482_p1;
wire   [7:0] tmp_138_fu_5468_p4;
wire   [22:0] trunc_ln28_89_fu_5478_p1;
wire   [0:0] icmp_ln28_175_fu_5506_p2;
wire   [0:0] icmp_ln28_174_fu_5500_p2;
wire   [7:0] tmp_139_fu_5486_p4;
wire   [22:0] trunc_ln28_90_fu_5496_p1;
wire   [0:0] icmp_ln28_177_fu_5524_p2;
wire   [0:0] icmp_ln28_176_fu_5518_p2;
wire   [0:0] or_ln28_87_fu_5512_p2;
wire   [0:0] or_ln28_88_fu_5530_p2;
wire   [0:0] and_ln28_87_fu_5536_p2;
wire   [0:0] and_ln28_88_fu_5542_p2;
wire   [31:0] bitcast_ln28_89_fu_5557_p1;
wire   [31:0] bitcast_ln28_90_fu_5575_p1;
wire   [7:0] tmp_141_fu_5561_p4;
wire   [22:0] trunc_ln28_91_fu_5571_p1;
wire   [0:0] icmp_ln28_179_fu_5599_p2;
wire   [0:0] icmp_ln28_178_fu_5593_p2;
wire   [7:0] tmp_142_fu_5579_p4;
wire   [22:0] trunc_ln28_92_fu_5589_p1;
wire   [0:0] icmp_ln28_181_fu_5617_p2;
wire   [0:0] icmp_ln28_180_fu_5611_p2;
wire   [0:0] or_ln28_89_fu_5605_p2;
wire   [0:0] or_ln28_90_fu_5623_p2;
wire   [0:0] and_ln28_89_fu_5629_p2;
wire   [0:0] and_ln28_90_fu_5635_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state6;
reg   [4:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U1(
    .din0(conv_1_out_0_q0),
    .din1(grp_fu_831_p1),
    .opcode(5'd2),
    .dout(grp_fu_831_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U2(
    .din0(grp_fu_837_p0),
    .din1(grp_fu_837_p1),
    .opcode(5'd2),
    .dout(grp_fu_837_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U3(
    .din0(grp_fu_842_p0),
    .din1(grp_fu_842_p1),
    .opcode(5'd2),
    .dout(grp_fu_842_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U4(
    .din0(grp_fu_848_p0),
    .din1(grp_fu_848_p1),
    .opcode(5'd2),
    .dout(grp_fu_848_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U5(
    .din0(grp_fu_853_p0),
    .din1(grp_fu_853_p1),
    .opcode(5'd2),
    .dout(grp_fu_853_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U6(
    .din0(grp_fu_859_p0),
    .din1(grp_fu_859_p1),
    .opcode(5'd2),
    .dout(grp_fu_859_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U7(
    .din0(grp_fu_864_p0),
    .din1(grp_fu_864_p1),
    .opcode(5'd2),
    .dout(grp_fu_864_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U8(
    .din0(grp_fu_870_p0),
    .din1(grp_fu_870_p1),
    .opcode(5'd2),
    .dout(grp_fu_870_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U9(
    .din0(grp_fu_875_p0),
    .din1(grp_fu_875_p1),
    .opcode(5'd2),
    .dout(grp_fu_875_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U10(
    .din0(grp_fu_881_p0),
    .din1(grp_fu_881_p1),
    .opcode(5'd2),
    .dout(grp_fu_881_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U11(
    .din0(grp_fu_887_p0),
    .din1(grp_fu_887_p1),
    .opcode(5'd2),
    .dout(grp_fu_887_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U12(
    .din0(grp_fu_893_p0),
    .din1(grp_fu_893_p1),
    .opcode(5'd2),
    .dout(grp_fu_893_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U13(
    .din0(grp_fu_899_p0),
    .din1(grp_fu_899_p1),
    .opcode(5'd2),
    .dout(grp_fu_899_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U14(
    .din0(grp_fu_905_p0),
    .din1(grp_fu_905_p1),
    .opcode(5'd2),
    .dout(grp_fu_905_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U15(
    .din0(grp_fu_911_p0),
    .din1(grp_fu_911_p1),
    .opcode(5'd2),
    .dout(grp_fu_911_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U16(
    .din0(grp_fu_917_p0),
    .din1(grp_fu_917_p1),
    .opcode(5'd2),
    .dout(grp_fu_917_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U17(
    .din0(grp_fu_923_p0),
    .din1(grp_fu_923_p1),
    .opcode(5'd2),
    .dout(grp_fu_923_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U18(
    .din0(conv_1_out_7_q1),
    .din1(select_ln28_33_fu_3923_p3),
    .opcode(5'd2),
    .dout(tmp_96_fu_937_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        f_0_reg_809 <= select_ln28_53_reg_5667;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_809 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        indvar_flatten_reg_798 <= add_ln10_reg_5654;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_798 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        r_0_reg_820 <= r_reg_6110;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_820 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln10_reg_5654 <= add_ln10_fu_967_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_5650 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln28_7_reg_5846 <= add_ln28_7_fu_1431_p2;
        select_ln28_13_reg_5925 <= select_ln28_13_fu_1889_p3;
        select_ln28_16_reg_5932 <= select_ln28_16_fu_1939_p3;
        select_ln28_1_reg_5826 <= select_ln28_1_fu_1353_p3;
        select_ln28_20_reg_5939 <= select_ln28_20_fu_1989_p3;
        select_ln28_24_reg_5946 <= select_ln28_24_fu_2039_p3;
        select_ln28_28_reg_5953 <= select_ln28_28_fu_2089_p3;
        select_ln28_32_reg_5960 <= select_ln28_32_fu_2139_p3;
        select_ln28_36_reg_5967 <= select_ln28_36_fu_2189_p3;
        select_ln28_40_reg_5974 <= select_ln28_40_fu_2239_p3;
        select_ln28_44_reg_5981 <= select_ln28_44_fu_2289_p3;
        select_ln28_48_reg_5988 <= select_ln28_48_fu_2339_p3;
        select_ln28_5_reg_5911 <= select_ln28_5_fu_1603_p3;
        select_ln28_9_reg_5918 <= select_ln28_9_fu_1746_p3;
        sext_ln28_5_reg_5838 <= sext_ln28_5_fu_1417_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln10_reg_5650 <= icmp_ln10_fu_961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_fu_961_p2 == 1'd0))) begin
        or_ln25_reg_5789[4 : 1] <= or_ln25_fu_1164_p2[4 : 1];
        select_ln28_52_reg_5659 <= select_ln28_52_fu_985_p3;
        sext_ln28_2_reg_5693 <= sext_ln28_2_fu_1099_p1;
        sext_ln28_3_reg_5701 <= sext_ln28_3_fu_1141_p1;
        tmp_reg_5683[9 : 6] <= tmp_fu_1013_p3[9 : 6];
        zext_ln14_1_reg_5676[5 : 0] <= zext_ln14_1_fu_1001_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_reg_5650 == 1'd0))) begin
        r_reg_6110 <= r_fu_4023_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_reg_5650 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_5650 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_955 <= conv_1_out_8_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln10_reg_5650 == 1'd0))) begin
        select_ln28_18_reg_6075 <= select_ln28_18_fu_3283_p3;
        select_ln28_22_reg_6082 <= select_ln28_22_fu_3466_p3;
        select_ln28_26_reg_6089 <= select_ln28_26_fu_3649_p3;
        select_ln28_30_reg_6096 <= select_ln28_30_fu_3832_p3;
        select_ln28_34_reg_6103 <= select_ln28_34_fu_4015_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_961_p2 == 1'd0))) begin
        select_ln28_53_reg_5667 <= select_ln28_53_fu_993_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_961_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        ap_phi_mux_f_0_phi_fu_813_p4 = select_ln28_53_reg_5667;
    end else begin
        ap_phi_mux_f_0_phi_fu_813_p4 = f_0_reg_809;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_802_p4 = add_ln10_reg_5654;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_802_p4 = indvar_flatten_reg_798;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        ap_phi_mux_r_0_phi_fu_824_p4 = r_reg_6110;
    end else begin
        ap_phi_mux_r_0_phi_fu_824_p4 = r_0_reg_820;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_0_address0 = sext_ln28_5_reg_5838;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_0_address0 = sext_ln28_4_fu_1394_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_0_address0 = sext_ln28_1_fu_1075_p1;
        end else begin
            conv_1_out_0_address0 = 'bx;
        end
    end else begin
        conv_1_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_0_address1 = sext_ln28_6_fu_2361_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_0_address1 = sext_ln28_2_reg_5693;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_0_address1 = sext_ln28_3_fu_1141_p1;
        end else begin
            conv_1_out_0_address1 = 'bx;
        end
    end else begin
        conv_1_out_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_0_ce0 = 1'b1;
    end else begin
        conv_1_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_0_ce1 = 1'b1;
    end else begin
        conv_1_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_1_address0 = sext_ln28_3_reg_5701;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_1_address0 = sext_ln28_4_fu_1394_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_1_address0 = sext_ln28_1_fu_1075_p1;
        end else begin
            conv_1_out_1_address0 = 'bx;
        end
    end else begin
        conv_1_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_1_address1 = sext_ln28_6_fu_2361_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_1_address1 = sext_ln28_5_fu_1417_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_1_address1 = sext_ln28_2_fu_1099_p1;
        end else begin
            conv_1_out_1_address1 = 'bx;
        end
    end else begin
        conv_1_out_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_1_ce0 = 1'b1;
    end else begin
        conv_1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_1_ce1 = 1'b1;
    end else begin
        conv_1_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_2_address0 = sext_ln28_5_reg_5838;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_2_address0 = sext_ln28_4_fu_1394_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_2_address0 = sext_ln28_1_fu_1075_p1;
        end else begin
            conv_1_out_2_address0 = 'bx;
        end
    end else begin
        conv_1_out_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_2_address1 = sext_ln28_6_fu_2361_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_2_address1 = sext_ln28_2_reg_5693;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_2_address1 = sext_ln28_3_fu_1141_p1;
        end else begin
            conv_1_out_2_address1 = 'bx;
        end
    end else begin
        conv_1_out_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_2_ce0 = 1'b1;
    end else begin
        conv_1_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_2_ce1 = 1'b1;
    end else begin
        conv_1_out_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_3_address0 = sext_ln28_3_reg_5701;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_3_address0 = sext_ln28_4_fu_1394_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_3_address0 = sext_ln28_1_fu_1075_p1;
        end else begin
            conv_1_out_3_address0 = 'bx;
        end
    end else begin
        conv_1_out_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_3_address1 = sext_ln28_6_fu_2361_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_3_address1 = sext_ln28_5_fu_1417_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_3_address1 = sext_ln28_2_fu_1099_p1;
        end else begin
            conv_1_out_3_address1 = 'bx;
        end
    end else begin
        conv_1_out_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_3_ce0 = 1'b1;
    end else begin
        conv_1_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_3_ce1 = 1'b1;
    end else begin
        conv_1_out_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_4_address0 = sext_ln28_5_reg_5838;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_4_address0 = sext_ln28_4_fu_1394_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_4_address0 = sext_ln28_1_fu_1075_p1;
        end else begin
            conv_1_out_4_address0 = 'bx;
        end
    end else begin
        conv_1_out_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_4_address1 = sext_ln28_6_fu_2361_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_4_address1 = sext_ln28_2_reg_5693;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_4_address1 = sext_ln28_3_fu_1141_p1;
        end else begin
            conv_1_out_4_address1 = 'bx;
        end
    end else begin
        conv_1_out_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_4_ce0 = 1'b1;
    end else begin
        conv_1_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_4_ce1 = 1'b1;
    end else begin
        conv_1_out_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_5_address0 = sext_ln28_3_reg_5701;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_5_address0 = sext_ln28_4_fu_1394_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_5_address0 = sext_ln28_1_fu_1075_p1;
        end else begin
            conv_1_out_5_address0 = 'bx;
        end
    end else begin
        conv_1_out_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_5_address1 = sext_ln28_6_fu_2361_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_5_address1 = sext_ln28_5_fu_1417_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_5_address1 = sext_ln28_2_fu_1099_p1;
        end else begin
            conv_1_out_5_address1 = 'bx;
        end
    end else begin
        conv_1_out_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_5_ce0 = 1'b1;
    end else begin
        conv_1_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_5_ce1 = 1'b1;
    end else begin
        conv_1_out_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_6_address0 = sext_ln28_5_reg_5838;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_6_address0 = sext_ln28_4_fu_1394_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_6_address0 = sext_ln28_1_fu_1075_p1;
        end else begin
            conv_1_out_6_address0 = 'bx;
        end
    end else begin
        conv_1_out_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_6_address1 = sext_ln28_6_fu_2361_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_6_address1 = sext_ln28_2_reg_5693;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_6_address1 = sext_ln28_3_fu_1141_p1;
        end else begin
            conv_1_out_6_address1 = 'bx;
        end
    end else begin
        conv_1_out_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_6_ce0 = 1'b1;
    end else begin
        conv_1_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_6_ce1 = 1'b1;
    end else begin
        conv_1_out_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_7_address0 = sext_ln28_3_reg_5701;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_7_address0 = sext_ln28_4_fu_1394_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_7_address0 = sext_ln28_1_fu_1075_p1;
        end else begin
            conv_1_out_7_address0 = 'bx;
        end
    end else begin
        conv_1_out_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_7_address1 = sext_ln28_6_fu_2361_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_7_address1 = sext_ln28_5_fu_1417_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_7_address1 = sext_ln28_2_fu_1099_p1;
        end else begin
            conv_1_out_7_address1 = 'bx;
        end
    end else begin
        conv_1_out_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_7_ce0 = 1'b1;
    end else begin
        conv_1_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_7_ce1 = 1'b1;
    end else begin
        conv_1_out_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_8_address0 = zext_ln28_3_fu_1213_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_8_address0 = zext_ln28_2_fu_1159_p1;
        end else begin
            conv_1_out_8_address0 = 'bx;
        end
    end else begin
        conv_1_out_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_8_address1 = zext_ln28_7_fu_1463_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_8_address1 = zext_ln28_6_fu_1178_p1;
        end else begin
            conv_1_out_8_address1 = 'bx;
        end
    end else begin
        conv_1_out_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_8_ce0 = 1'b1;
    end else begin
        conv_1_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_out_8_ce1 = 1'b1;
    end else begin
        conv_1_out_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_831_p1 = select_ln28_18_reg_6075;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_831_p1 = select_ln28_1_reg_5826;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_831_p1 = 32'd8388608;
    end else begin
        grp_fu_831_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_837_p0 = conv_1_out_2_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_837_p0 = conv_1_out_1_q0;
    end else begin
        grp_fu_837_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_837_p1 = select_ln28_22_reg_6082;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_837_p1 = select_ln28_2_fu_2455_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_837_p1 = select_ln28_fu_1260_p3;
    end else begin
        grp_fu_837_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_842_p0 = conv_1_out_4_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_842_p0 = conv_1_out_2_q0;
    end else begin
        grp_fu_842_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_842_p1 = select_ln28_26_reg_6089;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_842_p1 = select_ln28_5_reg_5911;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_842_p1 = 32'd8388608;
    end else begin
        grp_fu_842_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_848_p0 = conv_1_out_6_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_848_p0 = conv_1_out_3_q0;
    end else begin
        grp_fu_848_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_848_p1 = select_ln28_30_reg_6096;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_848_p1 = select_ln28_6_fu_2639_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_848_p1 = select_ln28_4_fu_1510_p3;
    end else begin
        grp_fu_848_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_853_p0 = reg_955;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_853_p0 = conv_1_out_4_q0;
    end else begin
        grp_fu_853_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_853_p1 = select_ln28_34_reg_6103;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_853_p1 = select_ln28_9_reg_5918;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_853_p1 = 32'd8388608;
    end else begin
        grp_fu_853_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_859_p0 = conv_1_out_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_859_p0 = conv_1_out_5_q0;
    end else begin
        grp_fu_859_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_859_p1 = select_ln28_36_reg_5967;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_859_p1 = select_ln28_10_fu_2823_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_859_p1 = select_ln28_8_fu_1653_p3;
    end else begin
        grp_fu_859_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_864_p0 = conv_1_out_0_q1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_864_p0 = conv_1_out_6_q0;
    end else begin
        grp_fu_864_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_864_p1 = select_ln28_37_fu_4625_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_864_p1 = select_ln28_13_reg_5925;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_864_p1 = 32'd8388608;
    end else begin
        grp_fu_864_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_870_p0 = conv_1_out_1_q1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_870_p0 = conv_1_out_7_q0;
    end else begin
        grp_fu_870_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_870_p1 = select_ln28_38_fu_4717_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_870_p1 = select_ln28_14_fu_3007_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_870_p1 = select_ln28_12_fu_1796_p3;
    end else begin
        grp_fu_870_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_875_p0 = conv_1_out_3_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_875_p0 = conv_1_out_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_875_p0 = conv_1_out_8_q0;
    end else begin
        grp_fu_875_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_875_p1 = select_ln28_40_reg_5974;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_875_p1 = select_ln28_16_reg_5932;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_875_p1 = 32'd8388608;
    end else begin
        grp_fu_875_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_881_p0 = conv_1_out_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_881_p0 = reg_955;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_881_p0 = conv_1_out_1_q1;
    end else begin
        grp_fu_881_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_881_p1 = select_ln28_41_fu_4902_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_881_p1 = select_ln28_17_fu_3191_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_881_p1 = 32'd8388608;
    end else begin
        grp_fu_881_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_887_p0 = conv_1_out_2_q1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_887_p0 = conv_1_out_3_q1;
    end else begin
        grp_fu_887_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_887_p1 = select_ln28_42_fu_4994_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_887_p1 = select_ln28_20_reg_5939;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_887_p1 = 32'd8388608;
    end else begin
        grp_fu_887_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_893_p0 = conv_1_out_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_893_p0 = conv_1_out_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_893_p0 = conv_1_out_5_q1;
    end else begin
        grp_fu_893_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_893_p1 = select_ln28_44_reg_5981;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_893_p1 = select_ln28_21_fu_3374_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_893_p1 = 32'd8388608;
    end else begin
        grp_fu_893_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_899_p0 = conv_1_out_4_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_899_p0 = conv_1_out_7_q1;
    end else begin
        grp_fu_899_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_899_p1 = select_ln28_45_fu_5179_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_899_p1 = select_ln28_24_reg_5946;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_899_p1 = 32'd8388608;
    end else begin
        grp_fu_899_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_905_p0 = conv_1_out_5_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p0 = conv_1_out_3_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_905_p0 = conv_1_out_0_q1;
    end else begin
        grp_fu_905_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_905_p1 = select_ln28_46_fu_5271_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p1 = select_ln28_25_fu_3557_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_905_p1 = 32'd8388608;
    end else begin
        grp_fu_905_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_911_p0 = conv_1_out_7_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_911_p0 = conv_1_out_6_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_911_p0 = conv_1_out_2_q1;
    end else begin
        grp_fu_911_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_911_p1 = select_ln28_48_reg_5988;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_911_p1 = select_ln28_28_reg_5953;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_911_p1 = 32'd8388608;
    end else begin
        grp_fu_911_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_917_p0 = conv_1_out_6_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p0 = conv_1_out_5_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_917_p0 = conv_1_out_4_q1;
    end else begin
        grp_fu_917_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_917_p1 = select_ln28_49_fu_5456_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = select_ln28_29_fu_3740_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_917_p1 = 32'd8388608;
    end else begin
        grp_fu_917_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_923_p0 = conv_1_out_7_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_923_p0 = conv_1_out_8_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_923_p0 = conv_1_out_6_q1;
    end else begin
        grp_fu_923_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_923_p1 = select_ln28_50_fu_5548_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_923_p1 = select_ln28_32_reg_5960;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_923_p1 = 32'd8388608;
    end else begin
        grp_fu_923_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_0_address0 = zext_ln35_1_fu_4053_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_0_address0 = zext_ln35_fu_2353_p1;
    end else begin
        max_pool_1_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        max_pool_1_out_0_ce0 = 1'b1;
    end else begin
        max_pool_1_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_0_d0 = select_ln28_39_fu_4810_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_0_d0 = select_ln28_3_fu_2547_p3;
    end else begin
        max_pool_1_out_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_reg_5650 == 1'd0)))) begin
        max_pool_1_out_0_we0 = 1'b1;
    end else begin
        max_pool_1_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_1_address0 = zext_ln35_1_fu_4053_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_1_address0 = zext_ln35_fu_2353_p1;
    end else begin
        max_pool_1_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        max_pool_1_out_1_ce0 = 1'b1;
    end else begin
        max_pool_1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_1_d0 = select_ln28_43_fu_5087_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_1_d0 = select_ln28_7_fu_2731_p3;
    end else begin
        max_pool_1_out_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_reg_5650 == 1'd0)))) begin
        max_pool_1_out_1_we0 = 1'b1;
    end else begin
        max_pool_1_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_2_address0 = zext_ln35_1_fu_4053_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_2_address0 = zext_ln35_fu_2353_p1;
    end else begin
        max_pool_1_out_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        max_pool_1_out_2_ce0 = 1'b1;
    end else begin
        max_pool_1_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_2_d0 = select_ln28_47_fu_5364_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_2_d0 = select_ln28_11_fu_2915_p3;
    end else begin
        max_pool_1_out_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_reg_5650 == 1'd0)))) begin
        max_pool_1_out_2_we0 = 1'b1;
    end else begin
        max_pool_1_out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_3_address0 = zext_ln35_1_fu_4053_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_3_address0 = zext_ln35_fu_2353_p1;
    end else begin
        max_pool_1_out_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        max_pool_1_out_3_ce0 = 1'b1;
    end else begin
        max_pool_1_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_3_d0 = select_ln28_51_fu_5641_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_3_d0 = select_ln28_15_fu_3099_p3;
    end else begin
        max_pool_1_out_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_reg_5650 == 1'd0)))) begin
        max_pool_1_out_3_we0 = 1'b1;
    end else begin
        max_pool_1_out_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_4_ce0 = 1'b1;
    end else begin
        max_pool_1_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        max_pool_1_out_4_we0 = 1'b1;
    end else begin
        max_pool_1_out_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_5_ce0 = 1'b1;
    end else begin
        max_pool_1_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        max_pool_1_out_5_we0 = 1'b1;
    end else begin
        max_pool_1_out_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_6_ce0 = 1'b1;
    end else begin
        max_pool_1_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        max_pool_1_out_6_we0 = 1'b1;
    end else begin
        max_pool_1_out_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_7_ce0 = 1'b1;
    end else begin
        max_pool_1_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        max_pool_1_out_7_we0 = 1'b1;
    end else begin
        max_pool_1_out_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_8_ce0 = 1'b1;
    end else begin
        max_pool_1_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_5650 == 1'd0))) begin
        max_pool_1_out_8_we0 = 1'b1;
    end else begin
        max_pool_1_out_8_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln10_fu_961_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln10_fu_961_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_967_p2 = (ap_phi_mux_indvar_flatten_phi_fu_802_p4 + 9'd1);

assign add_ln28_1_fu_1107_p2 = ($signed(14'd64) + $signed(sext_ln28_fu_1043_p1));

assign add_ln28_2_fu_1207_p2 = (zext_ln14_fu_1183_p1 + tmp_158_cast_fu_1199_p3);

assign add_ln28_3_fu_1389_p2 = (zext_ln14_1_reg_5676 + sub_ln28_1_fu_1383_p2);

assign add_ln28_4_fu_1406_p2 = (13'd32 + sub_ln28_1_fu_1383_p2);

assign add_ln28_5_fu_1412_p2 = (zext_ln14_1_reg_5676 + add_ln28_4_fu_1406_p2);

assign add_ln28_6_fu_1425_p2 = (13'd64 + sub_ln28_1_fu_1383_p2);

assign add_ln28_7_fu_1431_p2 = (zext_ln14_1_reg_5676 + add_ln28_6_fu_1425_p2);

assign add_ln28_8_fu_1457_p2 = (zext_ln14_fu_1183_p1 + tmp_163_cast_fu_1449_p3);

assign add_ln28_fu_1093_p2 = (zext_ln14_1_fu_1001_p1 + or_ln28_92_fu_1087_p2);

assign add_ln35_1_fu_4072_p2 = (zext_ln14_2_fu_4028_p1 + zext_ln35_2_fu_4068_p1);

assign add_ln35_fu_4047_p2 = (zext_ln14_3_fu_4031_p1 + tmp_146_cast_fu_4039_p3);

assign and_ln28_10_fu_2627_p2 = (or_ln28_11_fu_2621_p2 & or_ln28_10_fu_2603_p2);

assign and_ln28_11_fu_2633_p2 = (grp_fu_842_p2 & and_ln28_10_fu_2627_p2);

assign and_ln28_12_fu_2719_p2 = (or_ln28_13_fu_2713_p2 & or_ln28_12_fu_2695_p2);

assign and_ln28_13_fu_2725_p2 = (grp_fu_848_p2 & and_ln28_12_fu_2719_p2);

assign and_ln28_14_fu_1647_p2 = (or_ln28_14_fu_1641_p2 & grp_fu_853_p2);

assign and_ln28_15_fu_1734_p2 = (or_ln28_16_fu_1728_p2 & or_ln28_15_fu_1710_p2);

assign and_ln28_16_fu_1740_p2 = (grp_fu_859_p2 & and_ln28_15_fu_1734_p2);

assign and_ln28_17_fu_2811_p2 = (or_ln28_18_fu_2805_p2 & or_ln28_17_fu_2787_p2);

assign and_ln28_18_fu_2817_p2 = (grp_fu_853_p2 & and_ln28_17_fu_2811_p2);

assign and_ln28_19_fu_2903_p2 = (or_ln28_20_fu_2897_p2 & or_ln28_19_fu_2879_p2);

assign and_ln28_1_fu_1341_p2 = (or_ln28_2_fu_1335_p2 & or_ln28_1_fu_1317_p2);

assign and_ln28_20_fu_2909_p2 = (grp_fu_859_p2 & and_ln28_19_fu_2903_p2);

assign and_ln28_21_fu_1790_p2 = (or_ln28_21_fu_1784_p2 & grp_fu_864_p2);

assign and_ln28_22_fu_1877_p2 = (or_ln28_23_fu_1871_p2 & or_ln28_22_fu_1853_p2);

assign and_ln28_23_fu_1883_p2 = (grp_fu_870_p2 & and_ln28_22_fu_1877_p2);

assign and_ln28_24_fu_2995_p2 = (or_ln28_25_fu_2989_p2 & or_ln28_24_fu_2971_p2);

assign and_ln28_25_fu_3001_p2 = (grp_fu_864_p2 & and_ln28_24_fu_2995_p2);

assign and_ln28_26_fu_3087_p2 = (or_ln28_27_fu_3081_p2 & or_ln28_26_fu_3063_p2);

assign and_ln28_27_fu_3093_p2 = (grp_fu_870_p2 & and_ln28_26_fu_3087_p2);

assign and_ln28_28_fu_1933_p2 = (or_ln28_28_fu_1927_p2 & grp_fu_875_p2);

assign and_ln28_29_fu_3179_p2 = (or_ln28_30_fu_3173_p2 & or_ln28_29_fu_3155_p2);

assign and_ln28_2_fu_1347_p2 = (grp_fu_837_p2 & and_ln28_1_fu_1341_p2);

assign and_ln28_30_fu_3185_p2 = (grp_fu_875_p2 & and_ln28_29_fu_3179_p2);

assign and_ln28_31_fu_3271_p2 = (or_ln28_32_fu_3265_p2 & or_ln28_31_fu_3247_p2);

assign and_ln28_32_fu_3277_p2 = (grp_fu_881_p2 & and_ln28_31_fu_3271_p2);

assign and_ln28_33_fu_4158_p2 = (or_ln28_34_fu_4152_p2 & or_ln28_33_fu_4134_p2);

assign and_ln28_34_fu_4164_p2 = (grp_fu_831_p2 & and_ln28_33_fu_4158_p2);

assign and_ln28_35_fu_1983_p2 = (or_ln28_35_fu_1977_p2 & grp_fu_881_p2);

assign and_ln28_36_fu_3362_p2 = (or_ln28_37_fu_3356_p2 & or_ln28_36_fu_3338_p2);

assign and_ln28_37_fu_3368_p2 = (grp_fu_887_p2 & and_ln28_36_fu_3362_p2);

assign and_ln28_38_fu_3454_p2 = (or_ln28_39_fu_3448_p2 & or_ln28_38_fu_3430_p2);

assign and_ln28_39_fu_3460_p2 = (grp_fu_893_p2 & and_ln28_38_fu_3454_p2);

assign and_ln28_3_fu_2443_p2 = (or_ln28_4_fu_2437_p2 & or_ln28_3_fu_2419_p2);

assign and_ln28_40_fu_4249_p2 = (or_ln28_41_fu_4243_p2 & or_ln28_40_fu_4225_p2);

assign and_ln28_41_fu_4255_p2 = (grp_fu_837_p2 & and_ln28_40_fu_4249_p2);

assign and_ln28_42_fu_2033_p2 = (or_ln28_42_fu_2027_p2 & grp_fu_887_p2);

assign and_ln28_43_fu_3545_p2 = (or_ln28_44_fu_3539_p2 & or_ln28_43_fu_3521_p2);

assign and_ln28_44_fu_3551_p2 = (grp_fu_899_p2 & and_ln28_43_fu_3545_p2);

assign and_ln28_45_fu_3637_p2 = (or_ln28_46_fu_3631_p2 & or_ln28_45_fu_3613_p2);

assign and_ln28_46_fu_3643_p2 = (grp_fu_905_p2 & and_ln28_45_fu_3637_p2);

assign and_ln28_47_fu_4340_p2 = (or_ln28_48_fu_4334_p2 & or_ln28_47_fu_4316_p2);

assign and_ln28_48_fu_4346_p2 = (grp_fu_842_p2 & and_ln28_47_fu_4340_p2);

assign and_ln28_49_fu_2083_p2 = (or_ln28_49_fu_2077_p2 & grp_fu_893_p2);

assign and_ln28_4_fu_2449_p2 = (grp_fu_831_p2 & and_ln28_3_fu_2443_p2);

assign and_ln28_50_fu_3728_p2 = (or_ln28_51_fu_3722_p2 & or_ln28_50_fu_3704_p2);

assign and_ln28_51_fu_3734_p2 = (grp_fu_911_p2 & and_ln28_50_fu_3728_p2);

assign and_ln28_52_fu_3820_p2 = (or_ln28_53_fu_3814_p2 & or_ln28_52_fu_3796_p2);

assign and_ln28_53_fu_3826_p2 = (grp_fu_917_p2 & and_ln28_52_fu_3820_p2);

assign and_ln28_54_fu_4431_p2 = (or_ln28_55_fu_4425_p2 & or_ln28_54_fu_4407_p2);

assign and_ln28_55_fu_4437_p2 = (grp_fu_848_p2 & and_ln28_54_fu_4431_p2);

assign and_ln28_56_fu_2133_p2 = (or_ln28_56_fu_2127_p2 & grp_fu_899_p2);

assign and_ln28_57_fu_3911_p2 = (or_ln28_58_fu_3905_p2 & or_ln28_57_fu_3887_p2);

assign and_ln28_58_fu_3917_p2 = (grp_fu_923_p2 & and_ln28_57_fu_3911_p2);

assign and_ln28_59_fu_4003_p2 = (or_ln28_60_fu_3997_p2 & or_ln28_59_fu_3979_p2);

assign and_ln28_5_fu_2535_p2 = (or_ln28_6_fu_2529_p2 & or_ln28_5_fu_2511_p2);

assign and_ln28_60_fu_4009_p2 = (tmp_96_fu_937_p2 & and_ln28_59_fu_4003_p2);

assign and_ln28_61_fu_4522_p2 = (or_ln28_62_fu_4516_p2 & or_ln28_61_fu_4498_p2);

assign and_ln28_62_fu_4528_p2 = (grp_fu_853_p2 & and_ln28_61_fu_4522_p2);

assign and_ln28_63_fu_2183_p2 = (or_ln28_63_fu_2177_p2 & grp_fu_905_p2);

assign and_ln28_64_fu_4613_p2 = (or_ln28_65_fu_4607_p2 & or_ln28_64_fu_4589_p2);

assign and_ln28_65_fu_4619_p2 = (grp_fu_859_p2 & and_ln28_64_fu_4613_p2);

assign and_ln28_66_fu_4705_p2 = (or_ln28_67_fu_4699_p2 & or_ln28_66_fu_4681_p2);

assign and_ln28_67_fu_4711_p2 = (grp_fu_864_p2 & and_ln28_66_fu_4705_p2);

assign and_ln28_68_fu_4798_p2 = (or_ln28_69_fu_4792_p2 & or_ln28_68_fu_4774_p2);

assign and_ln28_69_fu_4804_p2 = (grp_fu_870_p2 & and_ln28_68_fu_4798_p2);

assign and_ln28_6_fu_2541_p2 = (grp_fu_837_p2 & and_ln28_5_fu_2535_p2);

assign and_ln28_70_fu_2233_p2 = (or_ln28_70_fu_2227_p2 & grp_fu_911_p2);

assign and_ln28_71_fu_4890_p2 = (or_ln28_72_fu_4884_p2 & or_ln28_71_fu_4866_p2);

assign and_ln28_72_fu_4896_p2 = (grp_fu_875_p2 & and_ln28_71_fu_4890_p2);

assign and_ln28_73_fu_4982_p2 = (or_ln28_74_fu_4976_p2 & or_ln28_73_fu_4958_p2);

assign and_ln28_74_fu_4988_p2 = (grp_fu_881_p2 & and_ln28_73_fu_4982_p2);

assign and_ln28_75_fu_5075_p2 = (or_ln28_76_fu_5069_p2 & or_ln28_75_fu_5051_p2);

assign and_ln28_76_fu_5081_p2 = (grp_fu_887_p2 & and_ln28_75_fu_5075_p2);

assign and_ln28_77_fu_2283_p2 = (or_ln28_77_fu_2277_p2 & grp_fu_917_p2);

assign and_ln28_78_fu_5167_p2 = (or_ln28_79_fu_5161_p2 & or_ln28_78_fu_5143_p2);

assign and_ln28_79_fu_5173_p2 = (grp_fu_893_p2 & and_ln28_78_fu_5167_p2);

assign and_ln28_7_fu_1504_p2 = (or_ln28_7_fu_1498_p2 & grp_fu_842_p2);

assign and_ln28_80_fu_5259_p2 = (or_ln28_81_fu_5253_p2 & or_ln28_80_fu_5235_p2);

assign and_ln28_81_fu_5265_p2 = (grp_fu_899_p2 & and_ln28_80_fu_5259_p2);

assign and_ln28_82_fu_5352_p2 = (or_ln28_83_fu_5346_p2 & or_ln28_82_fu_5328_p2);

assign and_ln28_83_fu_5358_p2 = (grp_fu_905_p2 & and_ln28_82_fu_5352_p2);

assign and_ln28_84_fu_2333_p2 = (or_ln28_84_fu_2327_p2 & grp_fu_923_p2);

assign and_ln28_85_fu_5444_p2 = (or_ln28_86_fu_5438_p2 & or_ln28_85_fu_5420_p2);

assign and_ln28_86_fu_5450_p2 = (grp_fu_911_p2 & and_ln28_85_fu_5444_p2);

assign and_ln28_87_fu_5536_p2 = (or_ln28_88_fu_5530_p2 & or_ln28_87_fu_5512_p2);

assign and_ln28_88_fu_5542_p2 = (grp_fu_917_p2 & and_ln28_87_fu_5536_p2);

assign and_ln28_89_fu_5629_p2 = (or_ln28_90_fu_5623_p2 & or_ln28_89_fu_5605_p2);

assign and_ln28_8_fu_1591_p2 = (or_ln28_9_fu_1585_p2 & or_ln28_8_fu_1567_p2);

assign and_ln28_90_fu_5635_p2 = (grp_fu_923_p2 & and_ln28_89_fu_5629_p2);

assign and_ln28_9_fu_1597_p2 = (grp_fu_848_p2 & and_ln28_8_fu_1591_p2);

assign and_ln28_fu_1254_p2 = (or_ln28_fu_1248_p2 & grp_fu_831_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln28_10_fu_2556_p1 = conv_1_out_2_q0;

assign bitcast_ln28_11_fu_2574_p1 = select_ln28_5_reg_5911;

assign bitcast_ln28_12_fu_2647_p1 = conv_1_out_3_q0;

assign bitcast_ln28_13_fu_2665_p1 = select_ln28_6_fu_2639_p3;

assign bitcast_ln28_14_fu_1611_p1 = conv_1_out_4_q0;

assign bitcast_ln28_15_fu_1662_p1 = conv_1_out_5_q0;

assign bitcast_ln28_16_fu_1680_p1 = select_ln28_8_fu_1653_p3;

assign bitcast_ln28_17_fu_2740_p1 = conv_1_out_4_q0;

assign bitcast_ln28_18_fu_2758_p1 = select_ln28_9_reg_5918;

assign bitcast_ln28_19_fu_2831_p1 = conv_1_out_5_q0;

assign bitcast_ln28_1_fu_1269_p1 = conv_1_out_1_q0;

assign bitcast_ln28_20_fu_2849_p1 = select_ln28_10_fu_2823_p3;

assign bitcast_ln28_21_fu_1754_p1 = conv_1_out_6_q0;

assign bitcast_ln28_22_fu_1805_p1 = conv_1_out_7_q0;

assign bitcast_ln28_23_fu_1823_p1 = select_ln28_12_fu_1796_p3;

assign bitcast_ln28_24_fu_2924_p1 = conv_1_out_6_q0;

assign bitcast_ln28_25_fu_2942_p1 = select_ln28_13_reg_5925;

assign bitcast_ln28_26_fu_3015_p1 = conv_1_out_7_q0;

assign bitcast_ln28_27_fu_3033_p1 = select_ln28_14_fu_3007_p3;

assign bitcast_ln28_28_fu_1897_p1 = conv_1_out_8_q0;

assign bitcast_ln28_29_fu_3108_p1 = conv_1_out_0_q1;

assign bitcast_ln28_2_fu_1287_p1 = select_ln28_fu_1260_p3;

assign bitcast_ln28_30_fu_3126_p1 = select_ln28_16_reg_5932;

assign bitcast_ln28_31_fu_3199_p1 = reg_955;

assign bitcast_ln28_32_fu_3217_p1 = select_ln28_17_fu_3191_p3;

assign bitcast_ln28_33_fu_4087_p1 = conv_1_out_0_q0;

assign bitcast_ln28_34_fu_4105_p1 = select_ln28_18_reg_6075;

assign bitcast_ln28_35_fu_1947_p1 = conv_1_out_1_q1;

assign bitcast_ln28_36_fu_3291_p1 = conv_1_out_2_q1;

assign bitcast_ln28_37_fu_3309_p1 = select_ln28_20_reg_5939;

assign bitcast_ln28_38_fu_3382_p1 = conv_1_out_1_q1;

assign bitcast_ln28_39_fu_3400_p1 = select_ln28_21_fu_3374_p3;

assign bitcast_ln28_3_fu_2372_p1 = conv_1_out_0_q0;

assign bitcast_ln28_40_fu_4178_p1 = conv_1_out_2_q0;

assign bitcast_ln28_41_fu_4196_p1 = select_ln28_22_reg_6082;

assign bitcast_ln28_42_fu_1997_p1 = conv_1_out_3_q1;

assign bitcast_ln28_43_fu_3474_p1 = conv_1_out_4_q1;

assign bitcast_ln28_44_fu_3492_p1 = select_ln28_24_reg_5946;

assign bitcast_ln28_45_fu_3565_p1 = conv_1_out_3_q1;

assign bitcast_ln28_46_fu_3583_p1 = select_ln28_25_fu_3557_p3;

assign bitcast_ln28_47_fu_4269_p1 = conv_1_out_4_q0;

assign bitcast_ln28_48_fu_4287_p1 = select_ln28_26_reg_6089;

assign bitcast_ln28_49_fu_2047_p1 = conv_1_out_5_q1;

assign bitcast_ln28_4_fu_2390_p1 = select_ln28_1_reg_5826;

assign bitcast_ln28_50_fu_3657_p1 = conv_1_out_6_q1;

assign bitcast_ln28_51_fu_3675_p1 = select_ln28_28_reg_5953;

assign bitcast_ln28_52_fu_3748_p1 = conv_1_out_5_q1;

assign bitcast_ln28_53_fu_3766_p1 = select_ln28_29_fu_3740_p3;

assign bitcast_ln28_54_fu_4360_p1 = conv_1_out_6_q0;

assign bitcast_ln28_55_fu_4378_p1 = select_ln28_30_reg_6096;

assign bitcast_ln28_56_fu_2097_p1 = conv_1_out_7_q1;

assign bitcast_ln28_57_fu_3840_p1 = conv_1_out_8_q0;

assign bitcast_ln28_58_fu_3858_p1 = select_ln28_32_reg_5960;

assign bitcast_ln28_59_fu_3931_p1 = conv_1_out_7_q1;

assign bitcast_ln28_5_fu_2463_p1 = conv_1_out_1_q0;

assign bitcast_ln28_60_fu_3949_p1 = select_ln28_33_fu_3923_p3;

assign bitcast_ln28_61_fu_4451_p1 = reg_955;

assign bitcast_ln28_62_fu_4469_p1 = select_ln28_34_reg_6103;

assign bitcast_ln28_63_fu_2147_p1 = conv_1_out_0_q1;

assign bitcast_ln28_64_fu_4542_p1 = conv_1_out_1_q0;

assign bitcast_ln28_65_fu_4560_p1 = select_ln28_36_reg_5967;

assign bitcast_ln28_66_fu_4633_p1 = conv_1_out_0_q1;

assign bitcast_ln28_67_fu_4651_p1 = select_ln28_37_fu_4625_p3;

assign bitcast_ln28_68_fu_4726_p1 = conv_1_out_1_q1;

assign bitcast_ln28_69_fu_4744_p1 = select_ln28_38_fu_4717_p3;

assign bitcast_ln28_6_fu_2481_p1 = select_ln28_2_fu_2455_p3;

assign bitcast_ln28_70_fu_2197_p1 = conv_1_out_2_q1;

assign bitcast_ln28_71_fu_4819_p1 = conv_1_out_3_q0;

assign bitcast_ln28_72_fu_4837_p1 = select_ln28_40_reg_5974;

assign bitcast_ln28_73_fu_4910_p1 = conv_1_out_2_q1;

assign bitcast_ln28_74_fu_4928_p1 = select_ln28_41_fu_4902_p3;

assign bitcast_ln28_75_fu_5003_p1 = conv_1_out_3_q1;

assign bitcast_ln28_76_fu_5021_p1 = select_ln28_42_fu_4994_p3;

assign bitcast_ln28_77_fu_2247_p1 = conv_1_out_4_q1;

assign bitcast_ln28_78_fu_5096_p1 = conv_1_out_5_q0;

assign bitcast_ln28_79_fu_5114_p1 = select_ln28_44_reg_5981;

assign bitcast_ln28_7_fu_1468_p1 = conv_1_out_2_q0;

assign bitcast_ln28_80_fu_5187_p1 = conv_1_out_4_q1;

assign bitcast_ln28_81_fu_5205_p1 = select_ln28_45_fu_5179_p3;

assign bitcast_ln28_82_fu_5280_p1 = conv_1_out_5_q1;

assign bitcast_ln28_83_fu_5298_p1 = select_ln28_46_fu_5271_p3;

assign bitcast_ln28_84_fu_2297_p1 = conv_1_out_6_q1;

assign bitcast_ln28_85_fu_5373_p1 = conv_1_out_7_q0;

assign bitcast_ln28_86_fu_5391_p1 = select_ln28_48_reg_5988;

assign bitcast_ln28_87_fu_5464_p1 = conv_1_out_6_q1;

assign bitcast_ln28_88_fu_5482_p1 = select_ln28_49_fu_5456_p3;

assign bitcast_ln28_89_fu_5557_p1 = conv_1_out_7_q1;

assign bitcast_ln28_8_fu_1519_p1 = conv_1_out_3_q0;

assign bitcast_ln28_90_fu_5575_p1 = select_ln28_50_fu_5548_p3;

assign bitcast_ln28_9_fu_1537_p1 = select_ln28_4_fu_1510_p3;

assign bitcast_ln28_fu_1218_p1 = conv_1_out_0_q0;

assign f_fu_973_p2 = (6'd1 + ap_phi_mux_f_0_phi_fu_813_p4);

assign icmp_ln10_fu_961_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_802_p4 == 9'd416) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_979_p2 = ((ap_phi_mux_r_0_phi_fu_824_p4 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln28_100_fu_3692_p2 = ((tmp_80_fu_3661_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_101_fu_3698_p2 = ((trunc_ln28_52_fu_3671_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_102_fu_3710_p2 = ((tmp_81_fu_3678_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_103_fu_3716_p2 = ((trunc_ln28_53_fu_3688_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_104_fu_3784_p2 = ((tmp_83_fu_3752_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_105_fu_3790_p2 = ((trunc_ln28_54_fu_3762_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_106_fu_3802_p2 = ((tmp_84_fu_3770_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_107_fu_3808_p2 = ((trunc_ln28_55_fu_3780_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_108_fu_4395_p2 = ((tmp_86_fu_4364_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_109_fu_4401_p2 = ((trunc_ln28_56_fu_4374_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_10_fu_2499_p2 = ((tmp_s_fu_2467_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_110_fu_4413_p2 = ((tmp_87_fu_4381_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_111_fu_4419_p2 = ((trunc_ln28_57_fu_4391_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_112_fu_2115_p2 = ((tmp_89_fu_2101_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_113_fu_2121_p2 = ((trunc_ln28_58_fu_2111_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_114_fu_3875_p2 = ((tmp_91_fu_3844_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_115_fu_3881_p2 = ((trunc_ln28_59_fu_3854_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_116_fu_3893_p2 = ((tmp_92_fu_3861_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_117_fu_3899_p2 = ((trunc_ln28_60_fu_3871_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_118_fu_3967_p2 = ((tmp_94_fu_3935_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_119_fu_3973_p2 = ((trunc_ln28_61_fu_3945_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_11_fu_2505_p2 = ((trunc_ln28_7_fu_2477_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_120_fu_3985_p2 = ((tmp_95_fu_3953_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_121_fu_3991_p2 = ((trunc_ln28_62_fu_3963_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_122_fu_4486_p2 = ((tmp_97_fu_4455_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_123_fu_4492_p2 = ((trunc_ln28_63_fu_4465_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_124_fu_4504_p2 = ((tmp_98_fu_4472_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_125_fu_4510_p2 = ((trunc_ln28_64_fu_4482_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_126_fu_2165_p2 = ((tmp_100_fu_2151_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_127_fu_2171_p2 = ((trunc_ln28_65_fu_2161_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_128_fu_4577_p2 = ((tmp_102_fu_4546_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_129_fu_4583_p2 = ((trunc_ln28_66_fu_4556_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_12_fu_2517_p2 = ((tmp_10_fu_2485_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_130_fu_4595_p2 = ((tmp_103_fu_4563_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_131_fu_4601_p2 = ((trunc_ln28_67_fu_4573_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_132_fu_4669_p2 = ((tmp_105_fu_4637_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_133_fu_4675_p2 = ((trunc_ln28_68_fu_4647_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_134_fu_4687_p2 = ((tmp_106_fu_4655_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_135_fu_4693_p2 = ((trunc_ln28_69_fu_4665_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_136_fu_4762_p2 = ((tmp_108_fu_4730_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_137_fu_4768_p2 = ((trunc_ln28_70_fu_4740_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_138_fu_4780_p2 = ((tmp_109_fu_4748_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_139_fu_4786_p2 = ((trunc_ln28_71_fu_4758_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_13_fu_2523_p2 = ((trunc_ln28_8_fu_2495_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_140_fu_2215_p2 = ((tmp_111_fu_2201_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_141_fu_2221_p2 = ((trunc_ln28_72_fu_2211_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_142_fu_4854_p2 = ((tmp_113_fu_4823_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_143_fu_4860_p2 = ((trunc_ln28_73_fu_4833_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_144_fu_4872_p2 = ((tmp_114_fu_4840_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_145_fu_4878_p2 = ((trunc_ln28_74_fu_4850_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_146_fu_4946_p2 = ((tmp_116_fu_4914_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_147_fu_4952_p2 = ((trunc_ln28_75_fu_4924_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_148_fu_4964_p2 = ((tmp_117_fu_4932_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_149_fu_4970_p2 = ((trunc_ln28_76_fu_4942_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_14_fu_1486_p2 = ((tmp_12_fu_1472_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_150_fu_5039_p2 = ((tmp_119_fu_5007_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_151_fu_5045_p2 = ((trunc_ln28_77_fu_5017_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_152_fu_5057_p2 = ((tmp_120_fu_5025_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_153_fu_5063_p2 = ((trunc_ln28_78_fu_5035_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_154_fu_2265_p2 = ((tmp_122_fu_2251_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_155_fu_2271_p2 = ((trunc_ln28_79_fu_2261_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_156_fu_5131_p2 = ((tmp_124_fu_5100_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_157_fu_5137_p2 = ((trunc_ln28_80_fu_5110_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_158_fu_5149_p2 = ((tmp_125_fu_5117_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_159_fu_5155_p2 = ((trunc_ln28_81_fu_5127_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_15_fu_1492_p2 = ((trunc_ln28_9_fu_1482_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_160_fu_5223_p2 = ((tmp_127_fu_5191_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_161_fu_5229_p2 = ((trunc_ln28_82_fu_5201_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_162_fu_5241_p2 = ((tmp_128_fu_5209_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_163_fu_5247_p2 = ((trunc_ln28_83_fu_5219_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_164_fu_5316_p2 = ((tmp_130_fu_5284_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_165_fu_5322_p2 = ((trunc_ln28_84_fu_5294_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_166_fu_5334_p2 = ((tmp_131_fu_5302_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_167_fu_5340_p2 = ((trunc_ln28_85_fu_5312_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_168_fu_2315_p2 = ((tmp_133_fu_2301_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_169_fu_2321_p2 = ((trunc_ln28_86_fu_2311_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_16_fu_1555_p2 = ((tmp_14_fu_1523_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_170_fu_5408_p2 = ((tmp_135_fu_5377_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_171_fu_5414_p2 = ((trunc_ln28_87_fu_5387_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_172_fu_5426_p2 = ((tmp_136_fu_5394_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_173_fu_5432_p2 = ((trunc_ln28_88_fu_5404_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_174_fu_5500_p2 = ((tmp_138_fu_5468_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_175_fu_5506_p2 = ((trunc_ln28_89_fu_5478_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_176_fu_5518_p2 = ((tmp_139_fu_5486_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_177_fu_5524_p2 = ((trunc_ln28_90_fu_5496_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_178_fu_5593_p2 = ((tmp_141_fu_5561_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_179_fu_5599_p2 = ((trunc_ln28_91_fu_5571_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_17_fu_1561_p2 = ((trunc_ln28_10_fu_1533_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_180_fu_5611_p2 = ((tmp_142_fu_5579_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_181_fu_5617_p2 = ((trunc_ln28_92_fu_5589_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_18_fu_1573_p2 = ((tmp_15_fu_1541_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_19_fu_1579_p2 = ((trunc_ln28_11_fu_1551_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_1_fu_1242_p2 = ((trunc_ln28_2_fu_1232_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_20_fu_2591_p2 = ((tmp_17_fu_2560_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_21_fu_2597_p2 = ((trunc_ln28_12_fu_2570_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_22_fu_2609_p2 = ((tmp_18_fu_2577_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_23_fu_2615_p2 = ((trunc_ln28_13_fu_2587_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_24_fu_2683_p2 = ((tmp_20_fu_2651_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_25_fu_2689_p2 = ((trunc_ln28_14_fu_2661_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_26_fu_2701_p2 = ((tmp_21_fu_2669_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_27_fu_2707_p2 = ((trunc_ln28_15_fu_2679_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_28_fu_1629_p2 = ((tmp_23_fu_1615_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_29_fu_1635_p2 = ((trunc_ln28_16_fu_1625_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_2_fu_1305_p2 = ((tmp_4_fu_1273_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_30_fu_1698_p2 = ((tmp_25_fu_1666_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_31_fu_1704_p2 = ((trunc_ln28_17_fu_1676_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_32_fu_1716_p2 = ((tmp_26_fu_1684_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_33_fu_1722_p2 = ((trunc_ln28_18_fu_1694_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_34_fu_2775_p2 = ((tmp_28_fu_2744_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_35_fu_2781_p2 = ((trunc_ln28_19_fu_2754_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_36_fu_2793_p2 = ((tmp_29_fu_2761_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_37_fu_2799_p2 = ((trunc_ln28_20_fu_2771_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_38_fu_2867_p2 = ((tmp_31_fu_2835_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_39_fu_2873_p2 = ((trunc_ln28_21_fu_2845_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_3_fu_1311_p2 = ((trunc_ln28_3_fu_1283_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_40_fu_2885_p2 = ((tmp_32_fu_2853_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_41_fu_2891_p2 = ((trunc_ln28_22_fu_2863_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_42_fu_1772_p2 = ((tmp_34_fu_1758_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_43_fu_1778_p2 = ((trunc_ln28_23_fu_1768_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_44_fu_1841_p2 = ((tmp_36_fu_1809_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_45_fu_1847_p2 = ((trunc_ln28_24_fu_1819_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_46_fu_1859_p2 = ((tmp_37_fu_1827_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_47_fu_1865_p2 = ((trunc_ln28_25_fu_1837_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_48_fu_2959_p2 = ((tmp_39_fu_2928_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_49_fu_2965_p2 = ((trunc_ln28_26_fu_2938_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_4_fu_1323_p2 = ((tmp_5_fu_1291_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_50_fu_2977_p2 = ((tmp_40_fu_2945_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_51_fu_2983_p2 = ((trunc_ln28_27_fu_2955_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_52_fu_3051_p2 = ((tmp_42_fu_3019_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_53_fu_3057_p2 = ((trunc_ln28_28_fu_3029_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_54_fu_3069_p2 = ((tmp_43_fu_3037_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_55_fu_3075_p2 = ((trunc_ln28_29_fu_3047_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_56_fu_1915_p2 = ((tmp_45_fu_1901_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_57_fu_1921_p2 = ((trunc_ln28_30_fu_1911_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_58_fu_3143_p2 = ((tmp_47_fu_3112_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_59_fu_3149_p2 = ((trunc_ln28_31_fu_3122_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_5_fu_1329_p2 = ((trunc_ln28_4_fu_1301_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_60_fu_3161_p2 = ((tmp_48_fu_3129_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_61_fu_3167_p2 = ((trunc_ln28_32_fu_3139_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_62_fu_3235_p2 = ((tmp_50_fu_3203_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_63_fu_3241_p2 = ((trunc_ln28_33_fu_3213_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_64_fu_3253_p2 = ((tmp_51_fu_3221_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_65_fu_3259_p2 = ((trunc_ln28_34_fu_3231_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_66_fu_4122_p2 = ((tmp_53_fu_4091_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_67_fu_4128_p2 = ((trunc_ln28_35_fu_4101_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_68_fu_4140_p2 = ((tmp_54_fu_4108_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_69_fu_4146_p2 = ((trunc_ln28_36_fu_4118_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_6_fu_2407_p2 = ((tmp_7_fu_2376_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_70_fu_1965_p2 = ((tmp_56_fu_1951_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_71_fu_1971_p2 = ((trunc_ln28_37_fu_1961_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_72_fu_3326_p2 = ((tmp_58_fu_3295_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_73_fu_3332_p2 = ((trunc_ln28_38_fu_3305_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_74_fu_3344_p2 = ((tmp_59_fu_3312_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_75_fu_3350_p2 = ((trunc_ln28_39_fu_3322_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_76_fu_3418_p2 = ((tmp_61_fu_3386_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_77_fu_3424_p2 = ((trunc_ln28_40_fu_3396_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_78_fu_3436_p2 = ((tmp_62_fu_3404_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_79_fu_3442_p2 = ((trunc_ln28_41_fu_3414_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_7_fu_2413_p2 = ((trunc_ln28_5_fu_2386_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_80_fu_4213_p2 = ((tmp_64_fu_4182_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_81_fu_4219_p2 = ((trunc_ln28_42_fu_4192_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_82_fu_4231_p2 = ((tmp_65_fu_4199_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_83_fu_4237_p2 = ((trunc_ln28_43_fu_4209_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_84_fu_2015_p2 = ((tmp_67_fu_2001_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_85_fu_2021_p2 = ((trunc_ln28_44_fu_2011_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_86_fu_3509_p2 = ((tmp_69_fu_3478_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_87_fu_3515_p2 = ((trunc_ln28_45_fu_3488_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_88_fu_3527_p2 = ((tmp_70_fu_3495_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_89_fu_3533_p2 = ((trunc_ln28_46_fu_3505_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_8_fu_2425_p2 = ((tmp_8_fu_2393_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_90_fu_3601_p2 = ((tmp_72_fu_3569_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_91_fu_3607_p2 = ((trunc_ln28_47_fu_3579_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_92_fu_3619_p2 = ((tmp_73_fu_3587_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_93_fu_3625_p2 = ((trunc_ln28_48_fu_3597_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_94_fu_4304_p2 = ((tmp_75_fu_4273_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_95_fu_4310_p2 = ((trunc_ln28_49_fu_4283_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_96_fu_4322_p2 = ((tmp_76_fu_4290_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_97_fu_4328_p2 = ((trunc_ln28_50_fu_4300_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_98_fu_2065_p2 = ((tmp_78_fu_2051_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_99_fu_2071_p2 = ((trunc_ln28_51_fu_2061_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_9_fu_2431_p2 = ((trunc_ln28_6_fu_2403_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_1236_p2 = ((tmp_2_fu_1222_p4 != 8'd255) ? 1'b1 : 1'b0);

assign max_pool_1_out_4_address0 = zext_ln35_3_fu_4078_p1;

assign max_pool_1_out_4_d0 = ((and_ln28_34_fu_4164_p2[0:0] === 1'b1) ? conv_1_out_0_q0 : select_ln28_18_reg_6075);

assign max_pool_1_out_5_address0 = zext_ln35_3_fu_4078_p1;

assign max_pool_1_out_5_d0 = ((and_ln28_41_fu_4255_p2[0:0] === 1'b1) ? conv_1_out_2_q0 : select_ln28_22_reg_6082);

assign max_pool_1_out_6_address0 = zext_ln35_3_fu_4078_p1;

assign max_pool_1_out_6_d0 = ((and_ln28_48_fu_4346_p2[0:0] === 1'b1) ? conv_1_out_4_q0 : select_ln28_26_reg_6089);

assign max_pool_1_out_7_address0 = zext_ln35_3_fu_4078_p1;

assign max_pool_1_out_7_d0 = ((and_ln28_55_fu_4437_p2[0:0] === 1'b1) ? conv_1_out_6_q0 : select_ln28_30_reg_6096);

assign max_pool_1_out_8_address0 = zext_ln35_3_fu_4078_p1;

assign max_pool_1_out_8_d0 = ((and_ln28_62_fu_4528_p2[0:0] === 1'b1) ? reg_955 : select_ln28_34_reg_6103);

assign or_ln25_fu_1164_p2 = (shl_ln_fu_1005_p3 | 5'd1);

assign or_ln28_10_fu_2603_p2 = (icmp_ln28_21_fu_2597_p2 | icmp_ln28_20_fu_2591_p2);

assign or_ln28_11_fu_2621_p2 = (icmp_ln28_23_fu_2615_p2 | icmp_ln28_22_fu_2609_p2);

assign or_ln28_12_fu_2695_p2 = (icmp_ln28_25_fu_2689_p2 | icmp_ln28_24_fu_2683_p2);

assign or_ln28_13_fu_2713_p2 = (icmp_ln28_27_fu_2707_p2 | icmp_ln28_26_fu_2701_p2);

assign or_ln28_14_fu_1641_p2 = (icmp_ln28_29_fu_1635_p2 | icmp_ln28_28_fu_1629_p2);

assign or_ln28_15_fu_1710_p2 = (icmp_ln28_31_fu_1704_p2 | icmp_ln28_30_fu_1698_p2);

assign or_ln28_16_fu_1728_p2 = (icmp_ln28_33_fu_1722_p2 | icmp_ln28_32_fu_1716_p2);

assign or_ln28_17_fu_2787_p2 = (icmp_ln28_35_fu_2781_p2 | icmp_ln28_34_fu_2775_p2);

assign or_ln28_18_fu_2805_p2 = (icmp_ln28_37_fu_2799_p2 | icmp_ln28_36_fu_2793_p2);

assign or_ln28_19_fu_2879_p2 = (icmp_ln28_39_fu_2873_p2 | icmp_ln28_38_fu_2867_p2);

assign or_ln28_1_fu_1317_p2 = (icmp_ln28_3_fu_1311_p2 | icmp_ln28_2_fu_1305_p2);

assign or_ln28_20_fu_2897_p2 = (icmp_ln28_41_fu_2891_p2 | icmp_ln28_40_fu_2885_p2);

assign or_ln28_21_fu_1784_p2 = (icmp_ln28_43_fu_1778_p2 | icmp_ln28_42_fu_1772_p2);

assign or_ln28_22_fu_1853_p2 = (icmp_ln28_45_fu_1847_p2 | icmp_ln28_44_fu_1841_p2);

assign or_ln28_23_fu_1871_p2 = (icmp_ln28_47_fu_1865_p2 | icmp_ln28_46_fu_1859_p2);

assign or_ln28_24_fu_2971_p2 = (icmp_ln28_49_fu_2965_p2 | icmp_ln28_48_fu_2959_p2);

assign or_ln28_25_fu_2989_p2 = (icmp_ln28_51_fu_2983_p2 | icmp_ln28_50_fu_2977_p2);

assign or_ln28_26_fu_3063_p2 = (icmp_ln28_53_fu_3057_p2 | icmp_ln28_52_fu_3051_p2);

assign or_ln28_27_fu_3081_p2 = (icmp_ln28_55_fu_3075_p2 | icmp_ln28_54_fu_3069_p2);

assign or_ln28_28_fu_1927_p2 = (icmp_ln28_57_fu_1921_p2 | icmp_ln28_56_fu_1915_p2);

assign or_ln28_29_fu_3155_p2 = (icmp_ln28_59_fu_3149_p2 | icmp_ln28_58_fu_3143_p2);

assign or_ln28_2_fu_1335_p2 = (icmp_ln28_5_fu_1329_p2 | icmp_ln28_4_fu_1323_p2);

assign or_ln28_30_fu_3173_p2 = (icmp_ln28_61_fu_3167_p2 | icmp_ln28_60_fu_3161_p2);

assign or_ln28_31_fu_3247_p2 = (icmp_ln28_63_fu_3241_p2 | icmp_ln28_62_fu_3235_p2);

assign or_ln28_32_fu_3265_p2 = (icmp_ln28_65_fu_3259_p2 | icmp_ln28_64_fu_3253_p2);

assign or_ln28_33_fu_4134_p2 = (icmp_ln28_67_fu_4128_p2 | icmp_ln28_66_fu_4122_p2);

assign or_ln28_34_fu_4152_p2 = (icmp_ln28_69_fu_4146_p2 | icmp_ln28_68_fu_4140_p2);

assign or_ln28_35_fu_1977_p2 = (icmp_ln28_71_fu_1971_p2 | icmp_ln28_70_fu_1965_p2);

assign or_ln28_36_fu_3338_p2 = (icmp_ln28_73_fu_3332_p2 | icmp_ln28_72_fu_3326_p2);

assign or_ln28_37_fu_3356_p2 = (icmp_ln28_75_fu_3350_p2 | icmp_ln28_74_fu_3344_p2);

assign or_ln28_38_fu_3430_p2 = (icmp_ln28_77_fu_3424_p2 | icmp_ln28_76_fu_3418_p2);

assign or_ln28_39_fu_3448_p2 = (icmp_ln28_79_fu_3442_p2 | icmp_ln28_78_fu_3436_p2);

assign or_ln28_3_fu_2419_p2 = (icmp_ln28_7_fu_2413_p2 | icmp_ln28_6_fu_2407_p2);

assign or_ln28_40_fu_4225_p2 = (icmp_ln28_81_fu_4219_p2 | icmp_ln28_80_fu_4213_p2);

assign or_ln28_41_fu_4243_p2 = (icmp_ln28_83_fu_4237_p2 | icmp_ln28_82_fu_4231_p2);

assign or_ln28_42_fu_2027_p2 = (icmp_ln28_85_fu_2021_p2 | icmp_ln28_84_fu_2015_p2);

assign or_ln28_43_fu_3521_p2 = (icmp_ln28_87_fu_3515_p2 | icmp_ln28_86_fu_3509_p2);

assign or_ln28_44_fu_3539_p2 = (icmp_ln28_89_fu_3533_p2 | icmp_ln28_88_fu_3527_p2);

assign or_ln28_45_fu_3613_p2 = (icmp_ln28_91_fu_3607_p2 | icmp_ln28_90_fu_3601_p2);

assign or_ln28_46_fu_3631_p2 = (icmp_ln28_93_fu_3625_p2 | icmp_ln28_92_fu_3619_p2);

assign or_ln28_47_fu_4316_p2 = (icmp_ln28_95_fu_4310_p2 | icmp_ln28_94_fu_4304_p2);

assign or_ln28_48_fu_4334_p2 = (icmp_ln28_97_fu_4328_p2 | icmp_ln28_96_fu_4322_p2);

assign or_ln28_49_fu_2077_p2 = (icmp_ln28_99_fu_2071_p2 | icmp_ln28_98_fu_2065_p2);

assign or_ln28_4_fu_2437_p2 = (icmp_ln28_9_fu_2431_p2 | icmp_ln28_8_fu_2425_p2);

assign or_ln28_50_fu_3704_p2 = (icmp_ln28_101_fu_3698_p2 | icmp_ln28_100_fu_3692_p2);

assign or_ln28_51_fu_3722_p2 = (icmp_ln28_103_fu_3716_p2 | icmp_ln28_102_fu_3710_p2);

assign or_ln28_52_fu_3796_p2 = (icmp_ln28_105_fu_3790_p2 | icmp_ln28_104_fu_3784_p2);

assign or_ln28_53_fu_3814_p2 = (icmp_ln28_107_fu_3808_p2 | icmp_ln28_106_fu_3802_p2);

assign or_ln28_54_fu_4407_p2 = (icmp_ln28_109_fu_4401_p2 | icmp_ln28_108_fu_4395_p2);

assign or_ln28_55_fu_4425_p2 = (icmp_ln28_111_fu_4419_p2 | icmp_ln28_110_fu_4413_p2);

assign or_ln28_56_fu_2127_p2 = (icmp_ln28_113_fu_2121_p2 | icmp_ln28_112_fu_2115_p2);

assign or_ln28_57_fu_3887_p2 = (icmp_ln28_115_fu_3881_p2 | icmp_ln28_114_fu_3875_p2);

assign or_ln28_58_fu_3905_p2 = (icmp_ln28_117_fu_3899_p2 | icmp_ln28_116_fu_3893_p2);

assign or_ln28_59_fu_3979_p2 = (icmp_ln28_119_fu_3973_p2 | icmp_ln28_118_fu_3967_p2);

assign or_ln28_5_fu_2511_p2 = (icmp_ln28_11_fu_2505_p2 | icmp_ln28_10_fu_2499_p2);

assign or_ln28_60_fu_3997_p2 = (icmp_ln28_121_fu_3991_p2 | icmp_ln28_120_fu_3985_p2);

assign or_ln28_61_fu_4498_p2 = (icmp_ln28_123_fu_4492_p2 | icmp_ln28_122_fu_4486_p2);

assign or_ln28_62_fu_4516_p2 = (icmp_ln28_125_fu_4510_p2 | icmp_ln28_124_fu_4504_p2);

assign or_ln28_63_fu_2177_p2 = (icmp_ln28_127_fu_2171_p2 | icmp_ln28_126_fu_2165_p2);

assign or_ln28_64_fu_4589_p2 = (icmp_ln28_129_fu_4583_p2 | icmp_ln28_128_fu_4577_p2);

assign or_ln28_65_fu_4607_p2 = (icmp_ln28_131_fu_4601_p2 | icmp_ln28_130_fu_4595_p2);

assign or_ln28_66_fu_4681_p2 = (icmp_ln28_133_fu_4675_p2 | icmp_ln28_132_fu_4669_p2);

assign or_ln28_67_fu_4699_p2 = (icmp_ln28_135_fu_4693_p2 | icmp_ln28_134_fu_4687_p2);

assign or_ln28_68_fu_4774_p2 = (icmp_ln28_137_fu_4768_p2 | icmp_ln28_136_fu_4762_p2);

assign or_ln28_69_fu_4792_p2 = (icmp_ln28_139_fu_4786_p2 | icmp_ln28_138_fu_4780_p2);

assign or_ln28_6_fu_2529_p2 = (icmp_ln28_13_fu_2523_p2 | icmp_ln28_12_fu_2517_p2);

assign or_ln28_70_fu_2227_p2 = (icmp_ln28_141_fu_2221_p2 | icmp_ln28_140_fu_2215_p2);

assign or_ln28_71_fu_4866_p2 = (icmp_ln28_143_fu_4860_p2 | icmp_ln28_142_fu_4854_p2);

assign or_ln28_72_fu_4884_p2 = (icmp_ln28_145_fu_4878_p2 | icmp_ln28_144_fu_4872_p2);

assign or_ln28_73_fu_4958_p2 = (icmp_ln28_147_fu_4952_p2 | icmp_ln28_146_fu_4946_p2);

assign or_ln28_74_fu_4976_p2 = (icmp_ln28_149_fu_4970_p2 | icmp_ln28_148_fu_4964_p2);

assign or_ln28_75_fu_5051_p2 = (icmp_ln28_151_fu_5045_p2 | icmp_ln28_150_fu_5039_p2);

assign or_ln28_76_fu_5069_p2 = (icmp_ln28_153_fu_5063_p2 | icmp_ln28_152_fu_5057_p2);

assign or_ln28_77_fu_2277_p2 = (icmp_ln28_155_fu_2271_p2 | icmp_ln28_154_fu_2265_p2);

assign or_ln28_78_fu_5143_p2 = (icmp_ln28_157_fu_5137_p2 | icmp_ln28_156_fu_5131_p2);

assign or_ln28_79_fu_5161_p2 = (icmp_ln28_159_fu_5155_p2 | icmp_ln28_158_fu_5149_p2);

assign or_ln28_7_fu_1498_p2 = (icmp_ln28_15_fu_1492_p2 | icmp_ln28_14_fu_1486_p2);

assign or_ln28_80_fu_5235_p2 = (icmp_ln28_161_fu_5229_p2 | icmp_ln28_160_fu_5223_p2);

assign or_ln28_81_fu_5253_p2 = (icmp_ln28_163_fu_5247_p2 | icmp_ln28_162_fu_5241_p2);

assign or_ln28_82_fu_5328_p2 = (icmp_ln28_165_fu_5322_p2 | icmp_ln28_164_fu_5316_p2);

assign or_ln28_83_fu_5346_p2 = (icmp_ln28_167_fu_5340_p2 | icmp_ln28_166_fu_5334_p2);

assign or_ln28_84_fu_2327_p2 = (icmp_ln28_169_fu_2321_p2 | icmp_ln28_168_fu_2315_p2);

assign or_ln28_85_fu_5420_p2 = (icmp_ln28_171_fu_5414_p2 | icmp_ln28_170_fu_5408_p2);

assign or_ln28_86_fu_5438_p2 = (icmp_ln28_173_fu_5432_p2 | icmp_ln28_172_fu_5426_p2);

assign or_ln28_87_fu_5512_p2 = (icmp_ln28_175_fu_5506_p2 | icmp_ln28_174_fu_5500_p2);

assign or_ln28_88_fu_5530_p2 = (icmp_ln28_177_fu_5524_p2 | icmp_ln28_176_fu_5518_p2);

assign or_ln28_89_fu_5605_p2 = (icmp_ln28_179_fu_5599_p2 | icmp_ln28_178_fu_5593_p2);

assign or_ln28_8_fu_1567_p2 = (icmp_ln28_17_fu_1561_p2 | icmp_ln28_16_fu_1555_p2);

assign or_ln28_90_fu_5623_p2 = (icmp_ln28_181_fu_5617_p2 | icmp_ln28_180_fu_5611_p2);

assign or_ln28_91_fu_1051_p2 = (trunc_ln28_fu_1047_p1 | select_ln28_53_fu_993_p3);

assign or_ln28_92_fu_1087_p2 = (sub_ln28_fu_1037_p2 | 13'd32);

assign or_ln28_93_fu_1117_p2 = (trunc_ln28_1_fu_1113_p1 | select_ln28_53_fu_993_p3);

assign or_ln28_94_fu_1193_p2 = (tmp_151_fu_1186_p3 | 11'd32);

assign or_ln28_95_fu_1443_p2 = (tmp_155_fu_1436_p3 | 11'd32);

assign or_ln28_9_fu_1585_p2 = (icmp_ln28_19_fu_1579_p2 | icmp_ln28_18_fu_1573_p2);

assign or_ln28_fu_1248_p2 = (icmp_ln28_fu_1236_p2 | icmp_ln28_1_fu_1242_p2);

assign or_ln35_fu_4034_p2 = (tmp_reg_5683 | 10'd32);

assign r_fu_4023_p2 = (4'd1 + select_ln28_52_reg_5659);

assign select_ln28_10_fu_2823_p3 = ((and_ln28_18_fu_2817_p2[0:0] === 1'b1) ? conv_1_out_4_q0 : select_ln28_9_reg_5918);

assign select_ln28_11_fu_2915_p3 = ((and_ln28_20_fu_2909_p2[0:0] === 1'b1) ? conv_1_out_5_q0 : select_ln28_10_fu_2823_p3);

assign select_ln28_12_fu_1796_p3 = ((and_ln28_21_fu_1790_p2[0:0] === 1'b1) ? conv_1_out_6_q0 : 32'd8388608);

assign select_ln28_13_fu_1889_p3 = ((and_ln28_23_fu_1883_p2[0:0] === 1'b1) ? conv_1_out_7_q0 : select_ln28_12_fu_1796_p3);

assign select_ln28_14_fu_3007_p3 = ((and_ln28_25_fu_3001_p2[0:0] === 1'b1) ? conv_1_out_6_q0 : select_ln28_13_reg_5925);

assign select_ln28_15_fu_3099_p3 = ((and_ln28_27_fu_3093_p2[0:0] === 1'b1) ? conv_1_out_7_q0 : select_ln28_14_fu_3007_p3);

assign select_ln28_16_fu_1939_p3 = ((and_ln28_28_fu_1933_p2[0:0] === 1'b1) ? conv_1_out_8_q0 : 32'd8388608);

assign select_ln28_17_fu_3191_p3 = ((and_ln28_30_fu_3185_p2[0:0] === 1'b1) ? conv_1_out_0_q1 : select_ln28_16_reg_5932);

assign select_ln28_18_fu_3283_p3 = ((and_ln28_32_fu_3277_p2[0:0] === 1'b1) ? reg_955 : select_ln28_17_fu_3191_p3);

assign select_ln28_1_fu_1353_p3 = ((and_ln28_2_fu_1347_p2[0:0] === 1'b1) ? conv_1_out_1_q0 : select_ln28_fu_1260_p3);

assign select_ln28_20_fu_1989_p3 = ((and_ln28_35_fu_1983_p2[0:0] === 1'b1) ? conv_1_out_1_q1 : 32'd8388608);

assign select_ln28_21_fu_3374_p3 = ((and_ln28_37_fu_3368_p2[0:0] === 1'b1) ? conv_1_out_2_q1 : select_ln28_20_reg_5939);

assign select_ln28_22_fu_3466_p3 = ((and_ln28_39_fu_3460_p2[0:0] === 1'b1) ? conv_1_out_1_q1 : select_ln28_21_fu_3374_p3);

assign select_ln28_24_fu_2039_p3 = ((and_ln28_42_fu_2033_p2[0:0] === 1'b1) ? conv_1_out_3_q1 : 32'd8388608);

assign select_ln28_25_fu_3557_p3 = ((and_ln28_44_fu_3551_p2[0:0] === 1'b1) ? conv_1_out_4_q1 : select_ln28_24_reg_5946);

assign select_ln28_26_fu_3649_p3 = ((and_ln28_46_fu_3643_p2[0:0] === 1'b1) ? conv_1_out_3_q1 : select_ln28_25_fu_3557_p3);

assign select_ln28_28_fu_2089_p3 = ((and_ln28_49_fu_2083_p2[0:0] === 1'b1) ? conv_1_out_5_q1 : 32'd8388608);

assign select_ln28_29_fu_3740_p3 = ((and_ln28_51_fu_3734_p2[0:0] === 1'b1) ? conv_1_out_6_q1 : select_ln28_28_reg_5953);

assign select_ln28_2_fu_2455_p3 = ((and_ln28_4_fu_2449_p2[0:0] === 1'b1) ? conv_1_out_0_q0 : select_ln28_1_reg_5826);

assign select_ln28_30_fu_3832_p3 = ((and_ln28_53_fu_3826_p2[0:0] === 1'b1) ? conv_1_out_5_q1 : select_ln28_29_fu_3740_p3);

assign select_ln28_32_fu_2139_p3 = ((and_ln28_56_fu_2133_p2[0:0] === 1'b1) ? conv_1_out_7_q1 : 32'd8388608);

assign select_ln28_33_fu_3923_p3 = ((and_ln28_58_fu_3917_p2[0:0] === 1'b1) ? conv_1_out_8_q0 : select_ln28_32_reg_5960);

assign select_ln28_34_fu_4015_p3 = ((and_ln28_60_fu_4009_p2[0:0] === 1'b1) ? conv_1_out_7_q1 : select_ln28_33_fu_3923_p3);

assign select_ln28_36_fu_2189_p3 = ((and_ln28_63_fu_2183_p2[0:0] === 1'b1) ? conv_1_out_0_q1 : 32'd8388608);

assign select_ln28_37_fu_4625_p3 = ((and_ln28_65_fu_4619_p2[0:0] === 1'b1) ? conv_1_out_1_q0 : select_ln28_36_reg_5967);

assign select_ln28_38_fu_4717_p3 = ((and_ln28_67_fu_4711_p2[0:0] === 1'b1) ? conv_1_out_0_q1 : select_ln28_37_fu_4625_p3);

assign select_ln28_39_fu_4810_p3 = ((and_ln28_69_fu_4804_p2[0:0] === 1'b1) ? conv_1_out_1_q1 : select_ln28_38_fu_4717_p3);

assign select_ln28_3_fu_2547_p3 = ((and_ln28_6_fu_2541_p2[0:0] === 1'b1) ? conv_1_out_1_q0 : select_ln28_2_fu_2455_p3);

assign select_ln28_40_fu_2239_p3 = ((and_ln28_70_fu_2233_p2[0:0] === 1'b1) ? conv_1_out_2_q1 : 32'd8388608);

assign select_ln28_41_fu_4902_p3 = ((and_ln28_72_fu_4896_p2[0:0] === 1'b1) ? conv_1_out_3_q0 : select_ln28_40_reg_5974);

assign select_ln28_42_fu_4994_p3 = ((and_ln28_74_fu_4988_p2[0:0] === 1'b1) ? conv_1_out_2_q1 : select_ln28_41_fu_4902_p3);

assign select_ln28_43_fu_5087_p3 = ((and_ln28_76_fu_5081_p2[0:0] === 1'b1) ? conv_1_out_3_q1 : select_ln28_42_fu_4994_p3);

assign select_ln28_44_fu_2289_p3 = ((and_ln28_77_fu_2283_p2[0:0] === 1'b1) ? conv_1_out_4_q1 : 32'd8388608);

assign select_ln28_45_fu_5179_p3 = ((and_ln28_79_fu_5173_p2[0:0] === 1'b1) ? conv_1_out_5_q0 : select_ln28_44_reg_5981);

assign select_ln28_46_fu_5271_p3 = ((and_ln28_81_fu_5265_p2[0:0] === 1'b1) ? conv_1_out_4_q1 : select_ln28_45_fu_5179_p3);

assign select_ln28_47_fu_5364_p3 = ((and_ln28_83_fu_5358_p2[0:0] === 1'b1) ? conv_1_out_5_q1 : select_ln28_46_fu_5271_p3);

assign select_ln28_48_fu_2339_p3 = ((and_ln28_84_fu_2333_p2[0:0] === 1'b1) ? conv_1_out_6_q1 : 32'd8388608);

assign select_ln28_49_fu_5456_p3 = ((and_ln28_86_fu_5450_p2[0:0] === 1'b1) ? conv_1_out_7_q0 : select_ln28_48_reg_5988);

assign select_ln28_4_fu_1510_p3 = ((and_ln28_7_fu_1504_p2[0:0] === 1'b1) ? conv_1_out_2_q0 : 32'd8388608);

assign select_ln28_50_fu_5548_p3 = ((and_ln28_88_fu_5542_p2[0:0] === 1'b1) ? conv_1_out_6_q1 : select_ln28_49_fu_5456_p3);

assign select_ln28_51_fu_5641_p3 = ((and_ln28_90_fu_5635_p2[0:0] === 1'b1) ? conv_1_out_7_q1 : select_ln28_50_fu_5548_p3);

assign select_ln28_52_fu_985_p3 = ((icmp_ln13_fu_979_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_r_0_phi_fu_824_p4);

assign select_ln28_53_fu_993_p3 = ((icmp_ln13_fu_979_p2[0:0] === 1'b1) ? f_fu_973_p2 : ap_phi_mux_f_0_phi_fu_813_p4);

assign select_ln28_5_fu_1603_p3 = ((and_ln28_9_fu_1597_p2[0:0] === 1'b1) ? conv_1_out_3_q0 : select_ln28_4_fu_1510_p3);

assign select_ln28_6_fu_2639_p3 = ((and_ln28_11_fu_2633_p2[0:0] === 1'b1) ? conv_1_out_2_q0 : select_ln28_5_reg_5911);

assign select_ln28_7_fu_2731_p3 = ((and_ln28_13_fu_2725_p2[0:0] === 1'b1) ? conv_1_out_3_q0 : select_ln28_6_fu_2639_p3);

assign select_ln28_8_fu_1653_p3 = ((and_ln28_14_fu_1647_p2[0:0] === 1'b1) ? conv_1_out_4_q0 : 32'd8388608);

assign select_ln28_9_fu_1746_p3 = ((and_ln28_16_fu_1740_p2[0:0] === 1'b1) ? conv_1_out_5_q0 : select_ln28_8_fu_1653_p3);

assign select_ln28_fu_1260_p3 = ((and_ln28_fu_1254_p2[0:0] === 1'b1) ? conv_1_out_0_q0 : 32'd8388608);

assign sext_ln28_1_fu_1075_p1 = $signed(tmp_148_fu_1067_p3);

assign sext_ln28_2_fu_1099_p1 = $signed(add_ln28_fu_1093_p2);

assign sext_ln28_3_fu_1141_p1 = $signed(tmp_150_fu_1133_p3);

assign sext_ln28_4_fu_1394_p1 = $signed(add_ln28_3_fu_1389_p2);

assign sext_ln28_5_fu_1417_p1 = $signed(add_ln28_5_fu_1412_p2);

assign sext_ln28_6_fu_2361_p1 = $signed(add_ln28_7_reg_5846);

assign sext_ln28_fu_1043_p1 = sub_ln28_fu_1037_p2;

assign shl_ln_fu_1005_p3 = {{select_ln28_52_fu_985_p3}, {1'd0}};

assign sub_ln28_1_fu_1383_p2 = (zext_ln28_4_fu_1368_p1 - zext_ln28_5_fu_1379_p1);

assign sub_ln28_fu_1037_p2 = (zext_ln28_fu_1029_p1 - zext_ln28_1_fu_1033_p1);

assign tmp_100_fu_2151_p4 = {{bitcast_ln28_63_fu_2147_p1[30:23]}};

assign tmp_102_fu_4546_p4 = {{bitcast_ln28_64_fu_4542_p1[30:23]}};

assign tmp_103_fu_4563_p4 = {{bitcast_ln28_65_fu_4560_p1[30:23]}};

assign tmp_105_fu_4637_p4 = {{bitcast_ln28_66_fu_4633_p1[30:23]}};

assign tmp_106_fu_4655_p4 = {{bitcast_ln28_67_fu_4651_p1[30:23]}};

assign tmp_108_fu_4730_p4 = {{bitcast_ln28_68_fu_4726_p1[30:23]}};

assign tmp_109_fu_4748_p4 = {{bitcast_ln28_69_fu_4744_p1[30:23]}};

assign tmp_10_fu_2485_p4 = {{bitcast_ln28_6_fu_2481_p1[30:23]}};

assign tmp_111_fu_2201_p4 = {{bitcast_ln28_70_fu_2197_p1[30:23]}};

assign tmp_113_fu_4823_p4 = {{bitcast_ln28_71_fu_4819_p1[30:23]}};

assign tmp_114_fu_4840_p4 = {{bitcast_ln28_72_fu_4837_p1[30:23]}};

assign tmp_116_fu_4914_p4 = {{bitcast_ln28_73_fu_4910_p1[30:23]}};

assign tmp_117_fu_4932_p4 = {{bitcast_ln28_74_fu_4928_p1[30:23]}};

assign tmp_119_fu_5007_p4 = {{bitcast_ln28_75_fu_5003_p1[30:23]}};

assign tmp_120_fu_5025_p4 = {{bitcast_ln28_76_fu_5021_p1[30:23]}};

assign tmp_122_fu_2251_p4 = {{bitcast_ln28_77_fu_2247_p1[30:23]}};

assign tmp_124_fu_5100_p4 = {{bitcast_ln28_78_fu_5096_p1[30:23]}};

assign tmp_125_fu_5117_p4 = {{bitcast_ln28_79_fu_5114_p1[30:23]}};

assign tmp_127_fu_5191_p4 = {{bitcast_ln28_80_fu_5187_p1[30:23]}};

assign tmp_128_fu_5209_p4 = {{bitcast_ln28_81_fu_5205_p1[30:23]}};

assign tmp_12_fu_1472_p4 = {{bitcast_ln28_7_fu_1468_p1[30:23]}};

assign tmp_130_fu_5284_p4 = {{bitcast_ln28_82_fu_5280_p1[30:23]}};

assign tmp_131_fu_5302_p4 = {{bitcast_ln28_83_fu_5298_p1[30:23]}};

assign tmp_133_fu_2301_p4 = {{bitcast_ln28_84_fu_2297_p1[30:23]}};

assign tmp_135_fu_5377_p4 = {{bitcast_ln28_85_fu_5373_p1[30:23]}};

assign tmp_136_fu_5394_p4 = {{bitcast_ln28_86_fu_5391_p1[30:23]}};

assign tmp_138_fu_5468_p4 = {{bitcast_ln28_87_fu_5464_p1[30:23]}};

assign tmp_139_fu_5486_p4 = {{bitcast_ln28_88_fu_5482_p1[30:23]}};

assign tmp_141_fu_5561_p4 = {{bitcast_ln28_89_fu_5557_p1[30:23]}};

assign tmp_142_fu_5579_p4 = {{bitcast_ln28_90_fu_5575_p1[30:23]}};

assign tmp_144_fu_2347_p3 = {{select_ln28_52_reg_5659}, {select_ln28_53_reg_5667}};

assign tmp_145_fu_4061_p3 = {{select_ln28_52_reg_5659}, {5'd0}};

assign tmp_146_cast_fu_4039_p3 = {{1'd0}, {or_ln35_fu_4034_p2}};

assign tmp_146_fu_1021_p3 = {{select_ln28_52_fu_985_p3}, {8'd0}};

assign tmp_147_fu_1057_p4 = {{sub_ln28_fu_1037_p2[12:6]}};

assign tmp_148_fu_1067_p3 = {{tmp_147_fu_1057_p4}, {or_ln28_91_fu_1051_p2}};

assign tmp_149_fu_1123_p4 = {{add_ln28_1_fu_1107_p2[13:6]}};

assign tmp_14_fu_1523_p4 = {{bitcast_ln28_8_fu_1519_p1[30:23]}};

assign tmp_150_fu_1133_p3 = {{tmp_149_fu_1123_p4}, {or_ln28_93_fu_1117_p2}};

assign tmp_151_fu_1186_p3 = {{select_ln28_52_reg_5659}, {7'd0}};

assign tmp_152_fu_1149_p4 = {{{select_ln28_52_fu_985_p3}, {1'd0}}, {select_ln28_53_fu_993_p3}};

assign tmp_153_fu_1361_p3 = {{or_ln25_reg_5789}, {7'd0}};

assign tmp_154_fu_1372_p3 = {{or_ln25_reg_5789}, {5'd0}};

assign tmp_155_fu_1436_p3 = {{or_ln25_reg_5789}, {6'd0}};

assign tmp_156_fu_1170_p3 = {{or_ln25_fu_1164_p2}, {select_ln28_53_fu_993_p3}};

assign tmp_158_cast_fu_1199_p3 = {{1'd0}, {or_ln28_94_fu_1193_p2}};

assign tmp_15_fu_1541_p4 = {{bitcast_ln28_9_fu_1537_p1[30:23]}};

assign tmp_163_cast_fu_1449_p3 = {{1'd0}, {or_ln28_95_fu_1443_p2}};

assign tmp_17_fu_2560_p4 = {{bitcast_ln28_10_fu_2556_p1[30:23]}};

assign tmp_18_fu_2577_p4 = {{bitcast_ln28_11_fu_2574_p1[30:23]}};

assign tmp_20_fu_2651_p4 = {{bitcast_ln28_12_fu_2647_p1[30:23]}};

assign tmp_21_fu_2669_p4 = {{bitcast_ln28_13_fu_2665_p1[30:23]}};

assign tmp_23_fu_1615_p4 = {{bitcast_ln28_14_fu_1611_p1[30:23]}};

assign tmp_25_fu_1666_p4 = {{bitcast_ln28_15_fu_1662_p1[30:23]}};

assign tmp_26_fu_1684_p4 = {{bitcast_ln28_16_fu_1680_p1[30:23]}};

assign tmp_28_fu_2744_p4 = {{bitcast_ln28_17_fu_2740_p1[30:23]}};

assign tmp_29_fu_2761_p4 = {{bitcast_ln28_18_fu_2758_p1[30:23]}};

assign tmp_2_fu_1222_p4 = {{bitcast_ln28_fu_1218_p1[30:23]}};

assign tmp_31_fu_2835_p4 = {{bitcast_ln28_19_fu_2831_p1[30:23]}};

assign tmp_32_fu_2853_p4 = {{bitcast_ln28_20_fu_2849_p1[30:23]}};

assign tmp_34_fu_1758_p4 = {{bitcast_ln28_21_fu_1754_p1[30:23]}};

assign tmp_36_fu_1809_p4 = {{bitcast_ln28_22_fu_1805_p1[30:23]}};

assign tmp_37_fu_1827_p4 = {{bitcast_ln28_23_fu_1823_p1[30:23]}};

assign tmp_39_fu_2928_p4 = {{bitcast_ln28_24_fu_2924_p1[30:23]}};

assign tmp_40_fu_2945_p4 = {{bitcast_ln28_25_fu_2942_p1[30:23]}};

assign tmp_42_fu_3019_p4 = {{bitcast_ln28_26_fu_3015_p1[30:23]}};

assign tmp_43_fu_3037_p4 = {{bitcast_ln28_27_fu_3033_p1[30:23]}};

assign tmp_45_fu_1901_p4 = {{bitcast_ln28_28_fu_1897_p1[30:23]}};

assign tmp_47_fu_3112_p4 = {{bitcast_ln28_29_fu_3108_p1[30:23]}};

assign tmp_48_fu_3129_p4 = {{bitcast_ln28_30_fu_3126_p1[30:23]}};

assign tmp_4_fu_1273_p4 = {{bitcast_ln28_1_fu_1269_p1[30:23]}};

assign tmp_50_fu_3203_p4 = {{bitcast_ln28_31_fu_3199_p1[30:23]}};

assign tmp_51_fu_3221_p4 = {{bitcast_ln28_32_fu_3217_p1[30:23]}};

assign tmp_53_fu_4091_p4 = {{bitcast_ln28_33_fu_4087_p1[30:23]}};

assign tmp_54_fu_4108_p4 = {{bitcast_ln28_34_fu_4105_p1[30:23]}};

assign tmp_56_fu_1951_p4 = {{bitcast_ln28_35_fu_1947_p1[30:23]}};

assign tmp_58_fu_3295_p4 = {{bitcast_ln28_36_fu_3291_p1[30:23]}};

assign tmp_59_fu_3312_p4 = {{bitcast_ln28_37_fu_3309_p1[30:23]}};

assign tmp_5_fu_1291_p4 = {{bitcast_ln28_2_fu_1287_p1[30:23]}};

assign tmp_61_fu_3386_p4 = {{bitcast_ln28_38_fu_3382_p1[30:23]}};

assign tmp_62_fu_3404_p4 = {{bitcast_ln28_39_fu_3400_p1[30:23]}};

assign tmp_64_fu_4182_p4 = {{bitcast_ln28_40_fu_4178_p1[30:23]}};

assign tmp_65_fu_4199_p4 = {{bitcast_ln28_41_fu_4196_p1[30:23]}};

assign tmp_67_fu_2001_p4 = {{bitcast_ln28_42_fu_1997_p1[30:23]}};

assign tmp_69_fu_3478_p4 = {{bitcast_ln28_43_fu_3474_p1[30:23]}};

assign tmp_70_fu_3495_p4 = {{bitcast_ln28_44_fu_3492_p1[30:23]}};

assign tmp_72_fu_3569_p4 = {{bitcast_ln28_45_fu_3565_p1[30:23]}};

assign tmp_73_fu_3587_p4 = {{bitcast_ln28_46_fu_3583_p1[30:23]}};

assign tmp_75_fu_4273_p4 = {{bitcast_ln28_47_fu_4269_p1[30:23]}};

assign tmp_76_fu_4290_p4 = {{bitcast_ln28_48_fu_4287_p1[30:23]}};

assign tmp_78_fu_2051_p4 = {{bitcast_ln28_49_fu_2047_p1[30:23]}};

assign tmp_7_fu_2376_p4 = {{bitcast_ln28_3_fu_2372_p1[30:23]}};

assign tmp_80_fu_3661_p4 = {{bitcast_ln28_50_fu_3657_p1[30:23]}};

assign tmp_81_fu_3678_p4 = {{bitcast_ln28_51_fu_3675_p1[30:23]}};

assign tmp_83_fu_3752_p4 = {{bitcast_ln28_52_fu_3748_p1[30:23]}};

assign tmp_84_fu_3770_p4 = {{bitcast_ln28_53_fu_3766_p1[30:23]}};

assign tmp_86_fu_4364_p4 = {{bitcast_ln28_54_fu_4360_p1[30:23]}};

assign tmp_87_fu_4381_p4 = {{bitcast_ln28_55_fu_4378_p1[30:23]}};

assign tmp_89_fu_2101_p4 = {{bitcast_ln28_56_fu_2097_p1[30:23]}};

assign tmp_8_fu_2393_p4 = {{bitcast_ln28_4_fu_2390_p1[30:23]}};

assign tmp_91_fu_3844_p4 = {{bitcast_ln28_57_fu_3840_p1[30:23]}};

assign tmp_92_fu_3861_p4 = {{bitcast_ln28_58_fu_3858_p1[30:23]}};

assign tmp_94_fu_3935_p4 = {{bitcast_ln28_59_fu_3931_p1[30:23]}};

assign tmp_95_fu_3953_p4 = {{bitcast_ln28_60_fu_3949_p1[30:23]}};

assign tmp_97_fu_4455_p4 = {{bitcast_ln28_61_fu_4451_p1[30:23]}};

assign tmp_98_fu_4472_p4 = {{bitcast_ln28_62_fu_4469_p1[30:23]}};

assign tmp_fu_1013_p3 = {{select_ln28_52_fu_985_p3}, {6'd0}};

assign tmp_s_fu_2467_p4 = {{bitcast_ln28_5_fu_2463_p1[30:23]}};

assign trunc_ln28_10_fu_1533_p1 = bitcast_ln28_8_fu_1519_p1[22:0];

assign trunc_ln28_11_fu_1551_p1 = bitcast_ln28_9_fu_1537_p1[22:0];

assign trunc_ln28_12_fu_2570_p1 = bitcast_ln28_10_fu_2556_p1[22:0];

assign trunc_ln28_13_fu_2587_p1 = bitcast_ln28_11_fu_2574_p1[22:0];

assign trunc_ln28_14_fu_2661_p1 = bitcast_ln28_12_fu_2647_p1[22:0];

assign trunc_ln28_15_fu_2679_p1 = bitcast_ln28_13_fu_2665_p1[22:0];

assign trunc_ln28_16_fu_1625_p1 = bitcast_ln28_14_fu_1611_p1[22:0];

assign trunc_ln28_17_fu_1676_p1 = bitcast_ln28_15_fu_1662_p1[22:0];

assign trunc_ln28_18_fu_1694_p1 = bitcast_ln28_16_fu_1680_p1[22:0];

assign trunc_ln28_19_fu_2754_p1 = bitcast_ln28_17_fu_2740_p1[22:0];

assign trunc_ln28_1_fu_1113_p1 = add_ln28_1_fu_1107_p2[5:0];

assign trunc_ln28_20_fu_2771_p1 = bitcast_ln28_18_fu_2758_p1[22:0];

assign trunc_ln28_21_fu_2845_p1 = bitcast_ln28_19_fu_2831_p1[22:0];

assign trunc_ln28_22_fu_2863_p1 = bitcast_ln28_20_fu_2849_p1[22:0];

assign trunc_ln28_23_fu_1768_p1 = bitcast_ln28_21_fu_1754_p1[22:0];

assign trunc_ln28_24_fu_1819_p1 = bitcast_ln28_22_fu_1805_p1[22:0];

assign trunc_ln28_25_fu_1837_p1 = bitcast_ln28_23_fu_1823_p1[22:0];

assign trunc_ln28_26_fu_2938_p1 = bitcast_ln28_24_fu_2924_p1[22:0];

assign trunc_ln28_27_fu_2955_p1 = bitcast_ln28_25_fu_2942_p1[22:0];

assign trunc_ln28_28_fu_3029_p1 = bitcast_ln28_26_fu_3015_p1[22:0];

assign trunc_ln28_29_fu_3047_p1 = bitcast_ln28_27_fu_3033_p1[22:0];

assign trunc_ln28_2_fu_1232_p1 = bitcast_ln28_fu_1218_p1[22:0];

assign trunc_ln28_30_fu_1911_p1 = bitcast_ln28_28_fu_1897_p1[22:0];

assign trunc_ln28_31_fu_3122_p1 = bitcast_ln28_29_fu_3108_p1[22:0];

assign trunc_ln28_32_fu_3139_p1 = bitcast_ln28_30_fu_3126_p1[22:0];

assign trunc_ln28_33_fu_3213_p1 = bitcast_ln28_31_fu_3199_p1[22:0];

assign trunc_ln28_34_fu_3231_p1 = bitcast_ln28_32_fu_3217_p1[22:0];

assign trunc_ln28_35_fu_4101_p1 = bitcast_ln28_33_fu_4087_p1[22:0];

assign trunc_ln28_36_fu_4118_p1 = bitcast_ln28_34_fu_4105_p1[22:0];

assign trunc_ln28_37_fu_1961_p1 = bitcast_ln28_35_fu_1947_p1[22:0];

assign trunc_ln28_38_fu_3305_p1 = bitcast_ln28_36_fu_3291_p1[22:0];

assign trunc_ln28_39_fu_3322_p1 = bitcast_ln28_37_fu_3309_p1[22:0];

assign trunc_ln28_3_fu_1283_p1 = bitcast_ln28_1_fu_1269_p1[22:0];

assign trunc_ln28_40_fu_3396_p1 = bitcast_ln28_38_fu_3382_p1[22:0];

assign trunc_ln28_41_fu_3414_p1 = bitcast_ln28_39_fu_3400_p1[22:0];

assign trunc_ln28_42_fu_4192_p1 = bitcast_ln28_40_fu_4178_p1[22:0];

assign trunc_ln28_43_fu_4209_p1 = bitcast_ln28_41_fu_4196_p1[22:0];

assign trunc_ln28_44_fu_2011_p1 = bitcast_ln28_42_fu_1997_p1[22:0];

assign trunc_ln28_45_fu_3488_p1 = bitcast_ln28_43_fu_3474_p1[22:0];

assign trunc_ln28_46_fu_3505_p1 = bitcast_ln28_44_fu_3492_p1[22:0];

assign trunc_ln28_47_fu_3579_p1 = bitcast_ln28_45_fu_3565_p1[22:0];

assign trunc_ln28_48_fu_3597_p1 = bitcast_ln28_46_fu_3583_p1[22:0];

assign trunc_ln28_49_fu_4283_p1 = bitcast_ln28_47_fu_4269_p1[22:0];

assign trunc_ln28_4_fu_1301_p1 = bitcast_ln28_2_fu_1287_p1[22:0];

assign trunc_ln28_50_fu_4300_p1 = bitcast_ln28_48_fu_4287_p1[22:0];

assign trunc_ln28_51_fu_2061_p1 = bitcast_ln28_49_fu_2047_p1[22:0];

assign trunc_ln28_52_fu_3671_p1 = bitcast_ln28_50_fu_3657_p1[22:0];

assign trunc_ln28_53_fu_3688_p1 = bitcast_ln28_51_fu_3675_p1[22:0];

assign trunc_ln28_54_fu_3762_p1 = bitcast_ln28_52_fu_3748_p1[22:0];

assign trunc_ln28_55_fu_3780_p1 = bitcast_ln28_53_fu_3766_p1[22:0];

assign trunc_ln28_56_fu_4374_p1 = bitcast_ln28_54_fu_4360_p1[22:0];

assign trunc_ln28_57_fu_4391_p1 = bitcast_ln28_55_fu_4378_p1[22:0];

assign trunc_ln28_58_fu_2111_p1 = bitcast_ln28_56_fu_2097_p1[22:0];

assign trunc_ln28_59_fu_3854_p1 = bitcast_ln28_57_fu_3840_p1[22:0];

assign trunc_ln28_5_fu_2386_p1 = bitcast_ln28_3_fu_2372_p1[22:0];

assign trunc_ln28_60_fu_3871_p1 = bitcast_ln28_58_fu_3858_p1[22:0];

assign trunc_ln28_61_fu_3945_p1 = bitcast_ln28_59_fu_3931_p1[22:0];

assign trunc_ln28_62_fu_3963_p1 = bitcast_ln28_60_fu_3949_p1[22:0];

assign trunc_ln28_63_fu_4465_p1 = bitcast_ln28_61_fu_4451_p1[22:0];

assign trunc_ln28_64_fu_4482_p1 = bitcast_ln28_62_fu_4469_p1[22:0];

assign trunc_ln28_65_fu_2161_p1 = bitcast_ln28_63_fu_2147_p1[22:0];

assign trunc_ln28_66_fu_4556_p1 = bitcast_ln28_64_fu_4542_p1[22:0];

assign trunc_ln28_67_fu_4573_p1 = bitcast_ln28_65_fu_4560_p1[22:0];

assign trunc_ln28_68_fu_4647_p1 = bitcast_ln28_66_fu_4633_p1[22:0];

assign trunc_ln28_69_fu_4665_p1 = bitcast_ln28_67_fu_4651_p1[22:0];

assign trunc_ln28_6_fu_2403_p1 = bitcast_ln28_4_fu_2390_p1[22:0];

assign trunc_ln28_70_fu_4740_p1 = bitcast_ln28_68_fu_4726_p1[22:0];

assign trunc_ln28_71_fu_4758_p1 = bitcast_ln28_69_fu_4744_p1[22:0];

assign trunc_ln28_72_fu_2211_p1 = bitcast_ln28_70_fu_2197_p1[22:0];

assign trunc_ln28_73_fu_4833_p1 = bitcast_ln28_71_fu_4819_p1[22:0];

assign trunc_ln28_74_fu_4850_p1 = bitcast_ln28_72_fu_4837_p1[22:0];

assign trunc_ln28_75_fu_4924_p1 = bitcast_ln28_73_fu_4910_p1[22:0];

assign trunc_ln28_76_fu_4942_p1 = bitcast_ln28_74_fu_4928_p1[22:0];

assign trunc_ln28_77_fu_5017_p1 = bitcast_ln28_75_fu_5003_p1[22:0];

assign trunc_ln28_78_fu_5035_p1 = bitcast_ln28_76_fu_5021_p1[22:0];

assign trunc_ln28_79_fu_2261_p1 = bitcast_ln28_77_fu_2247_p1[22:0];

assign trunc_ln28_7_fu_2477_p1 = bitcast_ln28_5_fu_2463_p1[22:0];

assign trunc_ln28_80_fu_5110_p1 = bitcast_ln28_78_fu_5096_p1[22:0];

assign trunc_ln28_81_fu_5127_p1 = bitcast_ln28_79_fu_5114_p1[22:0];

assign trunc_ln28_82_fu_5201_p1 = bitcast_ln28_80_fu_5187_p1[22:0];

assign trunc_ln28_83_fu_5219_p1 = bitcast_ln28_81_fu_5205_p1[22:0];

assign trunc_ln28_84_fu_5294_p1 = bitcast_ln28_82_fu_5280_p1[22:0];

assign trunc_ln28_85_fu_5312_p1 = bitcast_ln28_83_fu_5298_p1[22:0];

assign trunc_ln28_86_fu_2311_p1 = bitcast_ln28_84_fu_2297_p1[22:0];

assign trunc_ln28_87_fu_5387_p1 = bitcast_ln28_85_fu_5373_p1[22:0];

assign trunc_ln28_88_fu_5404_p1 = bitcast_ln28_86_fu_5391_p1[22:0];

assign trunc_ln28_89_fu_5478_p1 = bitcast_ln28_87_fu_5464_p1[22:0];

assign trunc_ln28_8_fu_2495_p1 = bitcast_ln28_6_fu_2481_p1[22:0];

assign trunc_ln28_90_fu_5496_p1 = bitcast_ln28_88_fu_5482_p1[22:0];

assign trunc_ln28_91_fu_5571_p1 = bitcast_ln28_89_fu_5557_p1[22:0];

assign trunc_ln28_92_fu_5589_p1 = bitcast_ln28_90_fu_5575_p1[22:0];

assign trunc_ln28_9_fu_1482_p1 = bitcast_ln28_7_fu_1468_p1[22:0];

assign trunc_ln28_fu_1047_p1 = sub_ln28_fu_1037_p2[5:0];

assign zext_ln14_1_fu_1001_p1 = select_ln28_53_fu_993_p3;

assign zext_ln14_2_fu_4028_p1 = select_ln28_53_reg_5667;

assign zext_ln14_3_fu_4031_p1 = select_ln28_53_reg_5667;

assign zext_ln14_fu_1183_p1 = select_ln28_53_reg_5667;

assign zext_ln28_1_fu_1033_p1 = tmp_fu_1013_p3;

assign zext_ln28_2_fu_1159_p1 = tmp_152_fu_1149_p4;

assign zext_ln28_3_fu_1213_p1 = add_ln28_2_fu_1207_p2;

assign zext_ln28_4_fu_1368_p1 = tmp_153_fu_1361_p3;

assign zext_ln28_5_fu_1379_p1 = tmp_154_fu_1372_p3;

assign zext_ln28_6_fu_1178_p1 = tmp_156_fu_1170_p3;

assign zext_ln28_7_fu_1463_p1 = add_ln28_8_fu_1457_p2;

assign zext_ln28_fu_1029_p1 = tmp_146_fu_1021_p3;

assign zext_ln35_1_fu_4053_p1 = add_ln35_fu_4047_p2;

assign zext_ln35_2_fu_4068_p1 = tmp_145_fu_4061_p3;

assign zext_ln35_3_fu_4078_p1 = add_ln35_1_fu_4072_p2;

assign zext_ln35_fu_2353_p1 = tmp_144_fu_2347_p3;

always @ (posedge ap_clk) begin
    zext_ln14_1_reg_5676[12:6] <= 7'b0000000;
    tmp_reg_5683[5:0] <= 6'b000000;
    or_ln25_reg_5789[0] <= 1'b1;
end

endmodule //max_pool_1
