Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date             : Wed Sep 23 14:16:24 2020
| Host             : seba-HP-ProBook-450-G6 running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.132        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.993        |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.4         |
| Junction Temperature (C) | 49.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.033 |        9 |       --- |             --- |
| Slice Logic             |     0.012 |    10673 |       --- |             --- |
|   LUT as Logic          |     0.009 |     3166 |     17600 |           17.99 |
|   Register              |     0.002 |     5822 |     35200 |           16.54 |
|   CARRY4                |     0.001 |      261 |      4400 |            5.93 |
|   LUT as Shift Register |    <0.001 |      174 |      6000 |            2.90 |
|   F7/F8 Muxes           |    <0.001 |       59 |     17600 |            0.34 |
|   Others                |     0.000 |      608 |       --- |             --- |
| Signals                 |     0.030 |    10559 |       --- |             --- |
| Block RAM               |     0.011 |       41 |        60 |           68.33 |
| MMCM                    |     0.107 |        1 |         2 |           50.00 |
| DSPs                    |     0.016 |       40 |        80 |           50.00 |
| I/O                     |     0.506 |       71 |       100 |           71.00 |
| PS7                     |     1.277 |        1 |       --- |             --- |
| Static Power            |     0.140 |          |           |                 |
| Total                   |     2.132 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.118 |       0.108 |      0.010 |
| Vccaux    |       1.800 |     0.080 |       0.071 |      0.009 |
| Vcco33    |       3.300 |     0.137 |       0.136 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.017 |       0.016 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.699 |       0.663 |      0.036 |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+---------------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                              | Constraint (ns) |
+-----------------------------+---------------------------------------------------------------------+-----------------+
| adc_clk                     | adc_clk_p_i                                                         |             8.0 |
| adc_clk                     | system_i/axis_red_pitaya_adc_0/inst/adc_clk                         |             8.0 |
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]           |             8.0 |
| clk_out1_system_clk_wiz_0_0 | system_i/SignalGenerator/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0 |             4.0 |
| clkfbout_system_clk_wiz_0_0 | system_i/SignalGenerator/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0 |             8.0 |
| rx_clk                      | daisy_p_i[1]                                                        |             4.0 |
+-----------------------------+---------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top                         |     1.993 |
|   system_i                  |     1.521 |
|     SignalGenerator         |     0.119 |
|       axis_red_pitaya_dac_0 |     0.005 |
|       clk_wiz_0             |     0.107 |
|       dds_compiler_0        |     0.007 |
|     axi_bram_ctrl_0         |     0.002 |
|       U0                    |     0.002 |
|     axi_bram_ctrl_1         |     0.003 |
|       U0                    |     0.003 |
|     axi_bram_ctrl_2         |     0.002 |
|       U0                    |     0.002 |
|     axi_bram_ctrl_3         |     0.001 |
|       U0                    |     0.001 |
|     blk_mem_gen_0           |     0.001 |
|       U0                    |     0.001 |
|     blk_mem_gen_1           |     0.005 |
|       U0                    |     0.005 |
|     blk_mem_gen_2           |     0.001 |
|       U0                    |     0.001 |
|     blk_mem_gen_3           |     0.002 |
|       U0                    |     0.002 |
|     bram_intf_0             |     0.002 |
|       inst                  |     0.002 |
|     bram_intf_1             |     0.003 |
|       inst                  |     0.003 |
|     processing_system7_0    |     1.279 |
|       inst                  |     1.279 |
|     ps7_0_axi_periph        |     0.015 |
|       m01_couplers          |     0.004 |
|       xbar                  |     0.011 |
|     util_ds_buf_2           |     0.030 |
|       U0                    |     0.030 |
|     vv_model_2_0            |     0.052 |
|       inst                  |     0.052 |
+-----------------------------+-----------+


