--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jan 16 21:45:51 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     spi_lcd
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets sys_clk_50MHz]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.791ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:                  12.645ns  (36.6% logic, 63.4% route), 12 logic levels.

 Constraint Details:

     12.645ns data_path \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i3 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.791ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i2 (from sys_clk_50MHz)
Route       406   e 0.388                                  \lcd_show_char_inst/rom_addr[2]
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i7453_2_lut_rep_176_2_lut
Route        13   e 1.506                                  \lcd_show_char_inst/n13681
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_4_i684_3_lut_4_lut
Route         5   e 1.174                                  \lcd_show_char_inst/char_ram_inst/n684
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i444_3_lut
Route         2   e 0.954                                  \lcd_show_char_inst/char_ram_inst/n444_adj_706
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i445_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n445
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11262
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11882
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i11276_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11896
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12061_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11903
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11287
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11907
MUXL5       ---     0.212             D0 to Z              \lcd_show_char_inst/char_ram_inst/i11289
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11909
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i4095_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[3]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i4_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_345[3]
                  --------
                   12.645  (36.6% logic, 63.4% route), 12 logic levels.


Error:  The following path violates requirements by 7.791ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:                  12.645ns  (36.6% logic, 63.4% route), 12 logic levels.

 Constraint Details:

     12.645ns data_path \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.791ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i2 (from sys_clk_50MHz)
Route       406   e 0.388                                  \lcd_show_char_inst/rom_addr[2]
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i7453_2_lut_rep_176_2_lut
Route        13   e 1.506                                  \lcd_show_char_inst/n13681
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_4_i684_3_lut_4_lut
Route         5   e 1.174                                  \lcd_show_char_inst/char_ram_inst/n684
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i444_3_lut
Route         2   e 0.954                                  \lcd_show_char_inst/char_ram_inst/n444_adj_706
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_2_i445_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n445_adj_707
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i12000_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11913
MUXL5       ---     0.212           ALUT to Z              \lcd_show_char_inst/char_ram_inst/i11307
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11927
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i11314_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11934
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11318
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11938
MUXL5       ---     0.212             D0 to Z              \lcd_show_char_inst/char_ram_inst/i11320
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11940
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_2_i4095_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[2]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i3_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_345[2]
                  --------
                   12.645  (36.6% logic, 63.4% route), 12 logic levels.


Error:  The following path violates requirements by 7.669ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i1  (to sys_clk_50MHz +)

   Delay:                  12.523ns  (36.9% logic, 63.1% route), 12 logic levels.

 Constraint Details:

     12.523ns data_path \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.669ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i2 (from sys_clk_50MHz)
Route       406   e 0.388                                  \lcd_show_char_inst/rom_addr[2]
LUT4        ---     0.448              C to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_6_i1706_3_lut_rep_339
Route        13   e 1.506                                  \lcd_show_char_inst/n13844
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_5_i1483_3_lut_4_lut
Route         6   e 1.218                                  \lcd_show_char_inst/n1211
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i476_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n476
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i11133_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11753
MUXL5       ---     0.212           ALUT to Z              \lcd_show_char_inst/char_ram_inst/i11134
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11754
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i11322_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11942
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12055_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11949
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11333
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11953
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i11335_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11955
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i4095
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[1]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i2_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_345[1]
                  --------
                   12.523  (36.9% logic, 63.1% route), 12 logic levels.

Warning: 12.791 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_50MHz]           |     5.000 ns|    12.791 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\lcd_show_char_inst/rom_addr[2]         |     406|     951|     23.22%
                                        |        |        |
\lcd_show_char_inst/rom_addr[1]         |     386|     889|     21.70%
                                        |        |        |
\lcd_show_char_inst/rom_addr[0]         |     502|     759|     18.53%
                                        |        |        |
\lcd_show_char_inst/rom_addr[3]         |     509|     753|     18.38%
                                        |        |        |
\lcd_show_char_inst/rom_q[2]            |       1|     707|     17.26%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[2]    |       1|     707|     17.26%
                                        |        |        |
\lcd_show_char_inst/rom_q[3]            |       1|     689|     16.82%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[3]    |       1|     689|     16.82%
                                        |        |        |
\lcd_show_char_inst/rom_q[1]            |       1|     636|     15.53%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[1]    |       1|     636|     15.53%
                                        |        |        |
\lcd_show_char_inst/rom_q[4]            |       1|     633|     15.45%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[4]    |       1|     633|     15.45%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n11940|       1|     578|     14.11%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n11909|       1|     564|     13.77%
                                        |        |        |
\lcd_show_char_inst/rom_q[5]            |       1|     519|     12.67%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[5]    |       1|     519|     12.67%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n11955|       1|     508|     12.40%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n11878|       1|     495|     12.08%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 17705564

Constraints cover  7641 paths, 2047 nets, and 6575 connections (96.7% coverage)


Peak memory: 176558080 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
