--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise D:/laborator_6_partea_comuna_II/reg6/reg6.ise
-intstyle ise -e 3 -s 4 -xml reg6 reg6.ncd -o reg6.twr reg6.pcf

Design file:              reg6.ncd
Physical constraint file: reg6.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2007-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iClk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
iDataddr    |    1.344(R)|    0.400(R)|iClk_BUFGP        |   0.000|
iDatadst    |    1.688(R)|    0.125(R)|iClk_BUFGP        |   0.000|
iSens       |    2.110(R)|    0.593(R)|iClk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock iClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
oaQ<0>      |    9.364(R)|iClk_BUFGP        |   0.000|
oaQ<1>      |   10.000(R)|iClk_BUFGP        |   0.000|
oaQ<2>      |   10.116(R)|iClk_BUFGP        |   0.000|
oaQ<3>      |    9.626(R)|iClk_BUFGP        |   0.000|
oaQ<4>      |    9.442(R)|iClk_BUFGP        |   0.000|
oaQ<5>      |   10.154(R)|iClk_BUFGP        |   0.000|
oaQ<6>      |    9.712(R)|iClk_BUFGP        |   0.000|
oaQ<7>      |   10.270(R)|iClk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock iClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iClk           |    2.093|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 10 22:26:37 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



