// Seed: 926084632
module module_0 #(
    parameter id_12 = 32'd15
) (
    output supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    output tri id_6,
    input tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input supply0 id_10
);
  wire _id_12;
  assign module_1.id_1 = 0;
  wire id_13;
  assign id_1 = 1 ? id_13 : 1'b0;
  logic [id_12 : 1] id_14;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd24
) (
    output uwire _id_0,
    input wor id_1,
    input supply1 id_2,
    output wand id_3
);
  logic [id_0 : -1] id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
