// Seed: 1503939217
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  inout id_4;
  output id_3;
  inout id_2;
  output id_1;
  always #1 begin
    id_2 <= 1;
    id_3 <= ~id_6;
  end
  type_7(
      1, 1, 1
  );
  logic id_6 = 1 << 1;
endmodule
