@W: MT530 :"c:\eda\vend_moore\hdl\vend_moore.v":81:0:81:5|Found inferred clock vend_moore|Clk which controls 5 sequential elements including current_state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
