Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK:4125 - IPNAME: nf10_axis_converter, INSTANCE: nf10_axis_converter_22, PORT: axi_resetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: nf10_axis_converter, INSTANCE: nf10_axis_converter_33, PORT: axi_resetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral nf10_nic_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: nf10_axis_converter, INSTANCE: nf10_axis_converter_33, PORT: axi_resetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral nf10_nic_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral nf10_nic_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/etc/system.filters
Done writing Tab View settings to:
	/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/etc/system.gui
