#-------------------------------------------------------------------------------
#-- Title      : Testcases fm-Synthese
#-- Project    : Synthi-Project
#-------------------------------------------------------------------------------
#-- File       : testcase_ms1.dat
#-- Author     : Bollhalder Jonas
#-- Company    : 
#-- Created    : 2021-05-01
#-- Last update: 2021-05-01
#-- Platform   : 
#-- Standard   : VHDL'08
#-------------------------------------------------------------------------------
#-- Description: Testcases for fm-Synthese of Synthi-Project
#-------------------------------------------------------------------------------
#-- Revisions  :
#-- Date        Version  Author           Description
#-- 2021-05-01  1.0      Mueller Pavel    Created
#-------------------------------------------------------------------------------

reset_target 10
set_switches 00 00 00 00
#turn on 71, 61, 51, 41
uart_send_data 90
run_simulation_for 00 00 04 00

uart_send_data 50
run_simulation_for 00 00 04 00

uart_send_data 72
run_simulation_for 00 00 04 00

uart_send_data 49
run_simulation_for 00 00 04 00

uart_send_data 72
run_simulation_for 00 10 00 00

set_switches 00 00 03 40
run_simulation_for 00 10 00 00
