VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run007/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml UART_RECEIVER_TOP.blif --clock_modeling route


Architecture file: /home/fizza/work/uart_receiver/run007/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml
Circuit name: UART_RECEIVER_TOP

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 18.2 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: UART_RECEIVER_TOP.net
Circuit placement file: UART_RECEIVER_TOP.place
Circuit routing file: UART_RECEIVER_TOP.route
Circuit SDC file: UART_RECEIVER_TOP.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.9 MiB)
Circuit file: UART_RECEIVER_TOP.blif
# Load circuit
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.6 MiB)
# Clean circuit
Absorbed 2 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 5
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 5
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 96
    .input :       3
    .latch :      25
    .output:       7
    0-LUT  :       1
    6-LUT  :      60
  Nets  : 89
    Avg Fanout:     3.6
    Max Fanout:    25.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 412
  Timing Graph Edges: 639
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.1 MiB)
Netlist contains 1 clocks
  Netlist Clock 'i_clk' Fanout: 25 pins (6.1%), 25 blocks (26.0%)
# Load Timing Constraints

SDC file 'UART_RECEIVER_TOP.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'i_clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'i_clk' Source: 'i_clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.0 MiB)
# Packing
Warning 3: Specified device dimensions (10x10) exceed those of the largest fixed-size device. Using the largest fixed-size device
Begin packing 'UART_RECEIVER_TOP.blif'.

After removing unused inputs...
	total blocks: 96, total nets: 89, total inputs: 3, total outputs: 7
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/71        2%                            1     8 x 8     
     4/71        5%                            1     8 x 8     
     6/71        8%                            1     8 x 8     
     8/71       11%                            1     8 x 8     
    10/71       14%                            1     8 x 8     
    12/71       16%                            2     8 x 8     
    14/71       19%                            2     8 x 8     
    16/71       22%                            2     8 x 8     
    18/71       25%                            2     8 x 8     
    20/71       28%                            2     8 x 8     
    22/71       30%                            3     8 x 8     
    24/71       33%                            3     8 x 8     
    26/71       36%                            3     8 x 8     
    28/71       39%                            3     8 x 8     
    30/71       42%                            3     8 x 8     
    32/71       45%                            4     8 x 8     
    34/71       47%                            4     8 x 8     
    36/71       50%                            4     8 x 8     
    38/71       53%                            4     8 x 8     
    40/71       56%                            4     8 x 8     
    42/71       59%                            5     8 x 8     
    44/71       61%                            5     8 x 8     
    46/71       64%                            5     8 x 8     
    48/71       67%                            5     8 x 8     
    50/71       70%                            5     8 x 8     
    52/71       73%                            6     8 x 8     
    54/71       76%                            6     8 x 8     
    56/71       78%                            6     8 x 8     
    58/71       81%                            6     8 x 8     
    60/71       84%                            6     8 x 8     
    62/71       87%                            7     8 x 8     
    64/71       90%                            9     8 x 8     
    66/71       92%                           11     8 x 8     
    68/71       95%                           13     8 x 8     
    70/71       98%                           15     8 x 8     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 61
  LEs used for logic and registers    : 25
  LEs used for logic only             : 36
  LEs used for registers only         : 0

Incr Slack updates 1 in 7.675e-06 sec
Full Max Req/Worst Slack updates 1 in 4.051e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.4341e-05 sec
FPGA sized to 8 x 8 (6x6)
Device Utilization: 0.13 (target 1.00)
	Block Utilization: 0.05 Type: io
	Block Utilization: 0.19 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         10                                    0.7                          0.3   
       clb          7                                     12                      5.71429   
Absorbed logical nets 46 out of 89 nets, 43 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 20.9 MiB, delta_rss +0.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'UART_RECEIVER_TOP.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.045842 seconds).
Warning 4: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.05 seconds (max_rss 59.0 MiB, delta_rss +38.1 MiB)
Warning 5: Netlist contains 1 global net to non-global architecture pin connections
Warning 6: Logic block #6 ($undef) has only 1 output pin '$undef.O[9]'. It may be a constant generator.

Pb types usage...
  io         : 10
   inpad     : 3
   outpad    : 7
  clb        : 7
   fle       : 61
    ble6     : 61
     lut6    : 61
      lut    : 61
     ff      : 25

# Create Device
## Build Device Grid
FPGA sized to 8 x 8: 64 grid tiles (6x6)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		192	blocks of type: io
	Netlist
		7	blocks of type: clb
	Architecture
		36	blocks of type: clb

Device Utilization: 0.13 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.19 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2220
OPIN->CHANX/CHANY edge count before creating direct connections: 5520
OPIN->CHANX/CHANY edge count after creating direct connections: 5520
CHAN->CHAN type edge count:39925
## Build routing resource graph took 0.04 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 6184
  RR Graph Edges: 47665
# Create Device took 0.04 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.08 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.08 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2220
OPIN->CHANX/CHANY edge count before creating direct connections: 3456
OPIN->CHANX/CHANY edge count after creating direct connections: 3456
CHAN->CHAN type edge count:25540
## Build routing resource graph took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 5052
  RR Graph Edges: 31216
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.06 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.06 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.08 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

There are 89 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 289

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 4.51248 td_cost: 1.37961e-08
Initial placement estimated Critical Path Delay (CPD): 2.41553 ns
Initial placement estimated setup Total Negative Slack (sTNS): -52.7881 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.41553 ns

Initial placement estimated setup slack histogram:
[ -2.4e-09: -2.3e-09) 1 (  3.3%) |*****
[ -2.3e-09: -2.1e-09) 9 ( 30.0%) |********************************************
[ -2.1e-09: -1.9e-09) 10 ( 33.3%) |*************************************************
[ -1.9e-09: -1.8e-09) 1 (  3.3%) |*****
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.1e-09) 4 ( 13.3%) |********************
[ -1.1e-09: -9.5e-10) 2 (  6.7%) |**********
[ -9.5e-10: -7.8e-10) 3 ( 10.0%) |***************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 21
Warning 7: Starting t: 7 of 17 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.8e-04   0.976       3.89 1.1816e-08   2.416      -52.3   -2.416   0.333  0.0137    7.0     1.00        21  0.200
   2    0.0 1.7e-04   0.908       3.48 8.0752e-09   2.416      -52.1   -2.416   0.381  0.0594    6.3     1.87        42  0.950
   3    0.0 1.6e-04   0.989       3.07 8.1886e-09   2.147      -48.8   -2.147   0.238  0.0046    5.9     2.30        63  0.950
   4    0.0 1.5e-04   1.000       3.06 7.0791e-09   2.029        -47   -2.029   0.333  0.0000    4.7     3.69        84  0.950
   5    0.0 1.5e-04   0.974       2.98 6.2107e-09   2.072      -47.2   -2.072   0.524  0.0251    4.2     4.27       105  0.950
   6    0.0 1.4e-04   1.000       2.86 7.1566e-09   2.006      -47.2   -2.006   0.238  0.0000    4.5     3.86       126  0.950
   7    0.0 1.3e-04   1.000       2.86 6.5296e-09   2.006      -47.2   -2.006   0.381  0.0006    3.6     4.93       147  0.950
   8    0.0 1.2e-04   0.988       2.85 6.2785e-09   1.961      -46.5   -1.961   0.095  0.0000    3.4     5.18       168  0.950
   9    0.0 1.2e-04   0.991       2.81 5.5845e-09   1.961      -46.5   -1.961   0.429  0.0083    2.2     6.56       189  0.950
  10    0.0 0.0e+00   0.999       2.78 6.0742e-09   1.918      -46.6   -1.918   0.143  0.0000    2.2     6.56       210  0.950
## Placement Quench took 0.00 seconds (max_rss 59.3 MiB)
post-quench CPD = 1.91808 (ns) 

BB estimate of min-dist (placement) wire length: 178

Completed placement consistency check successfully.

Swaps called: 227

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.91808 ns, Fmax: 521.356 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.91808 ns
Placement estimated setup Total Negative Slack (sTNS): -46.5882 ns

Placement estimated setup slack histogram:
[ -1.9e-09: -1.8e-09) 18 ( 60.0%) |************************************************
[ -1.8e-09: -1.7e-09)  3 ( 10.0%) |********
[ -1.7e-09: -1.5e-09)  0 (  0.0%) |
[ -1.5e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.3e-09)  0 (  0.0%) |
[ -1.3e-09: -1.2e-09)  0 (  0.0%) |
[ -1.2e-09:   -1e-09)  1 (  3.3%) |***
[   -1e-09: -9.1e-10)  3 ( 10.0%) |********
[ -9.1e-10: -7.8e-10)  0 (  0.0%) |
[ -7.8e-10: -6.6e-10)  5 ( 16.7%) |*************

Placement estimated geomean non-virtual intra-domain period: 1.91808 ns (521.356 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.91808 ns (521.356 MHz)

Placement cost: 0.998591, bb_cost: 2.78319, td_cost: 6.062e-09, 

Placement resource usage:
  io  implemented as io : 10
  clb implemented as clb: 7

Placement number of temperatures: 10
Placement total # of swap attempts: 227
	Swaps accepted:  72 (31.7 %)
	Swaps rejected: 151 (66.5 %)
	Swaps aborted :   4 ( 1.8 %)


Percentage of different move types:
	Uniform move: 50.66 % (acc=33.91 %, rej=66.09 %, aborted=0.00 %)
	Median move: 2.20 % (acc=20.00 %, rej=60.00 %, aborted=20.00 %)
	W. Centroid move: 1.32 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Centroid move: 37.00 % (acc=34.52 %, rej=65.48 %, aborted=0.00 %)
	W. Median move: 8.37 % (acc=15.79 %, rej=68.42 %, aborted=15.79 %)
	Feasible Region move: 0.44 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 8.6512e-05 seconds (6.1976e-05 STA, 2.4536e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00244528 seconds (0.0021085 STA, 0.000336777 slack) (12 full updates: 12 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 52 channels (binary search bounds: [-1, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2220
OPIN->CHANX/CHANY edge count before creating direct connections: 3024
OPIN->CHANX/CHANY edge count after creating direct connections: 3024
CHAN->CHAN type edge count:20701
## Build routing resource graph took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 4672
  RR Graph Edges: 25945
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.05 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.05 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |***************
[      0.1:      0.2)  2 (  2.2%) |****
[      0.2:      0.3)  2 (  2.2%) |****
[      0.3:      0.4)  9 (  9.9%) |*****************
[      0.4:      0.5)  5 (  5.5%) |**********
[      0.5:      0.6)  6 (  6.6%) |************
[      0.6:      0.7)  5 (  5.5%) |**********
[      0.7:      0.8) 14 ( 15.4%) |***************************
[      0.8:      0.9) 15 ( 16.5%) |*****************************
[      0.9:        1) 25 ( 27.5%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    3241      42      89      22 ( 0.471%)     295 ( 6.8%)    2.548     -55.37     -2.548    -0.5312     -0.133      N/A
Incr Slack updates 12 in 0.000101529 sec
Full Max Req/Worst Slack updates 8 in 2.3236e-05 sec
Incr Max Req/Worst Slack updates 4 in 1.0863e-05 sec
Incr Criticality updates 4 in 4.5007e-05 sec
Full Criticality updates 8 in 7.9547e-05 sec
   2    0.0     0.5    0    2197      28      67      12 ( 0.257%)     288 ( 6.6%)    2.548     -55.37     -2.548    -0.5312     -0.133      N/A
   3    0.0     0.6    1    2076      17      42      10 ( 0.214%)     290 ( 6.6%)    2.548     -55.35     -2.548    -0.5312     -0.133      N/A
   4    0.0     0.8    0    1950      14      41       4 ( 0.086%)     290 ( 6.6%)    2.548     -55.37     -2.548    -0.4261     -0.107      N/A
   5    0.0     1.1    0    1640       5      17       1 ( 0.021%)     300 ( 6.9%)    2.548     -55.64     -2.548    -0.4261     -0.107      N/A
   6    0.0     1.4    0     916       2       7       1 ( 0.021%)     301 ( 6.9%)    2.548     -55.66     -2.548    -0.4261     -0.107      N/A
   7    0.0     1.9    0    1000       2       7       1 ( 0.021%)     304 ( 7.0%)    2.548     -55.64     -2.548    -0.4261     -0.107      N/A
   8    0.0     2.4    0     923       2       7       0 ( 0.000%)     302 ( 6.9%)    2.548     -55.73     -2.548    -0.4261     -0.107      N/A
Restoring best routing
Critical path: 2.54824 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |*************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  5 (  5.5%) |********
[      0.3:      0.4)  3 (  3.3%) |*****
[      0.4:      0.5)  7 (  7.7%) |************
[      0.5:      0.6) 11 ( 12.1%) |******************
[      0.6:      0.7)  5 (  5.5%) |********
[      0.7:      0.8) 10 ( 11.0%) |*****************
[      0.8:      0.9) 29 ( 31.9%) |************************************************
[      0.9:        1) 13 ( 14.3%) |**********************
Router Stats: total_nets_routed: 112 total_connections_routed: 277 total_heap_pushes: 13943 total_heap_pops: 4490

Attempting to route at 26 channels (binary search bounds: [-1, 52])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2220
OPIN->CHANX/CHANY edge count before creating direct connections: 1704
OPIN->CHANX/CHANY edge count after creating direct connections: 1704
CHAN->CHAN type edge count:10378
## Build routing resource graph took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 3852
  RR Graph Edges: 14302
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |***************
[      0.1:      0.2)  2 (  2.2%) |****
[      0.2:      0.3)  2 (  2.2%) |****
[      0.3:      0.4)  9 (  9.9%) |*****************
[      0.4:      0.5)  5 (  5.5%) |**********
[      0.5:      0.6)  6 (  6.6%) |************
[      0.6:      0.7)  5 (  5.5%) |**********
[      0.7:      0.8) 14 ( 15.4%) |***************************
[      0.8:      0.9) 15 ( 16.5%) |*****************************
[      0.9:        1) 25 ( 27.5%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    3564      42      89      35 ( 0.909%)     307 (14.1%)    2.380     -57.61     -2.380     -1.971     -0.273      N/A
   2    0.0     0.5    0    3296      33      75      20 ( 0.519%)     300 (13.7%)    2.376     -57.41     -2.376     -2.579     -0.273      N/A
   3    0.0     0.6    0    3421      25      63      22 ( 0.571%)     308 (14.1%)    2.376     -57.73     -2.376     -2.007     -0.275      N/A
   4    0.0     0.8    0    3461      22      57      12 ( 0.312%)     329 (15.1%)    2.376     -57.97     -2.376     -2.596     -0.275      N/A
   5    0.0     1.1    0    2830      20      54      12 ( 0.312%)     339 (15.5%)    2.376     -57.96     -2.376     -2.596     -0.275      N/A
   6    0.0     1.4    1    2889      18      48       8 ( 0.208%)     344 (15.8%)    2.378     -58.05     -2.378     -2.596     -0.275      N/A
   7    0.0     1.9    0    2776      14      40       9 ( 0.234%)     346 (15.8%)    2.378     -58.05     -2.378     -2.596     -0.275      N/A
   8    0.0     2.4    0    2799      12      35       4 ( 0.104%)     346 (15.8%)    2.376     -58.18     -2.376     -1.495     -0.203      N/A
   9    0.0     3.1    0    2406       7      18       2 ( 0.052%)     353 (16.2%)    2.376     -58.44     -2.376     -1.495     -0.203      N/A
  10    0.0     4.1    1    2089       7      20       2 ( 0.052%)     365 (16.7%)    2.448     -60.01     -2.448     -1.770     -0.203       11
  11    0.0     5.3    0    2641      10      30       2 ( 0.052%)     370 (16.9%)    2.448     -60.13     -2.448     -1.770     -0.203       11
  12    0.0     6.9    0    2159      10      30       2 ( 0.052%)     370 (16.9%)    2.448     -60.13     -2.448     -1.770     -0.203       12
  13    0.0     9.0    0    2657      11      33       2 ( 0.052%)     380 (17.4%)    2.448     -60.36     -2.448     -1.837     -0.212       13
  14    0.0    11.6    0    2373      12      36       3 ( 0.078%)     375 (17.2%)    2.448     -60.10     -2.448     -1.837     -0.212       15
  15    0.0    15.1    0    2689      11      33       1 ( 0.026%)     378 (17.3%)    2.448     -60.09     -2.448     -2.046     -0.265       39
  16    0.0    19.7    0    2751      10      30       1 ( 0.026%)     378 (17.3%)    2.448     -60.09     -2.448     -2.046     -0.265       20
  17    0.0    25.6    0    3190      11      31       0 ( 0.000%)     390 (17.9%)    2.447     -59.46     -2.447     -2.046     -0.265       19
Restoring best routing
Critical path: 2.44669 ns
Successfully routed after 17 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |**********
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  3 (  3.3%) |****
[      0.3:      0.4)  4 (  4.4%) |*****
[      0.4:      0.5)  3 (  3.3%) |****
[      0.5:      0.6)  5 (  5.5%) |******
[      0.6:      0.7) 11 ( 12.1%) |**************
[      0.7:      0.8)  9 (  9.9%) |***********
[      0.8:      0.9) 10 ( 11.0%) |*************
[      0.9:        1) 38 ( 41.8%) |************************************************
Router Stats: total_nets_routed: 275 total_connections_routed: 722 total_heap_pushes: 47991 total_heap_pops: 15013

Attempting to route at 14 channels (binary search bounds: [-1, 26])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2220
OPIN->CHANX/CHANY edge count before creating direct connections: 888
OPIN->CHANX/CHANY edge count after creating direct connections: 888
CHAN->CHAN type edge count:5650
## Build routing resource graph took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 3476
  RR Graph Edges: 8758
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 8: Found no more sample locations for SOURCE in clb
Warning 9: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 56 ( 61.5%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 18 ( 19.8%) |***************
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 17 ( 18.7%) |***************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 10: No routing path for connection to sink_rr 1550, retrying with full device bounding box
Cannot route from clb[0].O[7] (RR node: 1621 class: 8 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:1621 (4,2)) to clb[0].I[0:39] (RR node: 1550 class: 0 capacity: 40 fan-in: 40 fan-out: 0 SINK:1550 (4,1)) -- no possible path
Failed to route connection from 'n92' to 'n72' for net '$abc$2350$new_n58_' (#1)
Routing failed for net 1

Attempting to route at 20 channels (binary search bounds: [14, 26])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2220
OPIN->CHANX/CHANY edge count before creating direct connections: 1104
OPIN->CHANX/CHANY edge count after creating direct connections: 1104
CHAN->CHAN type edge count:8220
## Build routing resource graph took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 3664
  RR Graph Edges: 11544
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |**************
[      0.1:      0.2)  2 (  2.2%) |***
[      0.2:      0.3)  2 (  2.2%) |***
[      0.3:      0.4)  9 (  9.9%) |***************
[      0.4:      0.5)  5 (  5.5%) |*********
[      0.5:      0.6)  6 (  6.6%) |**********
[      0.6:      0.7)  5 (  5.5%) |*********
[      0.7:      0.8) 13 ( 14.3%) |**********************
[      0.8:      0.9) 13 ( 14.3%) |**********************
[      0.9:        1) 28 ( 30.8%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2455      42      89      39 ( 1.064%)     277 (16.5%)    2.485     -57.73     -2.485     -2.127     -0.310      N/A
   2    0.0     0.5    0    2277      31      75      27 ( 0.737%)     287 (17.1%)    2.485     -57.73     -2.485     -2.866     -0.310      N/A
   3    0.0     0.6    0    2367      30      74      22 ( 0.600%)     294 (17.5%)    2.485     -57.93     -2.485     -2.127     -0.310      N/A
   4    0.0     0.8    1    2539      28      66      22 ( 0.600%)     296 (17.6%)    2.485     -57.97     -2.485     -2.127     -0.310      N/A
   5    0.0     1.1    0    2697      29      68      20 ( 0.546%)     321 (19.1%)    2.485     -58.79     -2.485     -2.127     -0.310      N/A
   6    0.0     1.4    0    2788      23      55      18 ( 0.491%)     328 (19.5%)    2.485     -58.46     -2.485     -1.895     -0.286      N/A
   7    0.0     1.9    1    2699      25      63      15 ( 0.409%)     337 (20.1%)    2.526     -59.47     -2.526     -2.292     -0.351      N/A
   8    0.0     2.4    1    2961      25      65      15 ( 0.409%)     344 (20.5%)    2.485     -58.58     -2.485     -1.667     -0.286      N/A
   9    0.0     3.1    0    3486      22      53      14 ( 0.382%)     379 (22.6%)    2.544     -60.70     -2.544     -2.364     -0.369      N/A
  10    0.0     4.1    0    3560      21      52      13 ( 0.355%)     381 (22.7%)    2.526     -60.53     -2.526     -2.292     -0.351       38
  11    0.0     5.3    0    2660      22      60       9 ( 0.246%)     368 (21.9%)    2.573     -61.72     -2.573     -1.634     -0.328       46
  12    0.0     6.9    0    3150      20      53       7 ( 0.191%)     399 (23.8%)    2.923     -62.97     -2.923     -1.634     -0.328       32
  13    0.0     9.0    1    2991      13      33       5 ( 0.136%)     431 (25.7%)    2.939     -67.92     -2.939     -1.813     -0.346       25
  14    0.0    11.6    1    2161      13      34       3 ( 0.082%)     438 (26.1%)    3.016     -68.37     -3.016     -1.813     -0.346       22
  15    0.0    15.1    1    2339      16      39       7 ( 0.191%)     425 (25.3%)    2.879     -63.27     -2.879     -1.796     -0.345       19
  16    0.0    19.7    1    1241      16      41       2 ( 0.055%)     448 (26.7%)    3.113     -68.42     -3.113     -1.812     -0.345       22
  17    0.0    25.6    1     837      12      29       3 ( 0.082%)     447 (26.6%)    3.081     -67.43     -3.081     -1.812     -0.345       20
  18    0.0    33.3    0     799      10      23       3 ( 0.082%)     457 (27.2%)    2.925     -68.51     -2.925     -1.812     -0.345       21
  19    0.0    43.3    0    1118      15      34       1 ( 0.027%)     451 (26.8%)    3.262     -66.61     -3.262     -1.812     -0.345       22
  20    0.0    56.2    0     328       5      10       1 ( 0.027%)     443 (26.4%)    2.923     -66.55     -2.923     -1.812     -0.345       21
  21    0.0    73.1    0    1184      12      25       0 ( 0.000%)     459 (27.3%)    3.233     -67.13     -3.233     -1.812     -0.345       21
Restoring best routing
Critical path: 3.23297 ns
Successfully routed after 21 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |************
[      0.1:      0.2)  1 (  1.1%) |**
[      0.2:      0.3)  5 (  5.5%) |********
[      0.3:      0.4)  2 (  2.2%) |***
[      0.4:      0.5)  5 (  5.5%) |********
[      0.5:      0.6) 12 ( 13.2%) |*******************
[      0.6:      0.7)  9 (  9.9%) |**************
[      0.7:      0.8) 13 ( 14.3%) |********************
[      0.8:      0.9) 31 ( 34.1%) |************************************************
[      0.9:        1)  5 (  5.5%) |********
Router Stats: total_nets_routed: 430 total_connections_routed: 1041 total_heap_pushes: 46637 total_heap_pops: 15241

Attempting to route at 18 channels (binary search bounds: [14, 20])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2220
OPIN->CHANX/CHANY edge count before creating direct connections: 1032
OPIN->CHANX/CHANY edge count after creating direct connections: 1032
CHAN->CHAN type edge count:7524
## Build routing resource graph took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 3600
  RR Graph Edges: 10776
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 11: Found no more sample locations for SOURCE in clb
Warning 12: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 58 ( 63.7%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 33 ( 36.3%) |***************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 13: No routing path for connection to sink_rr 1171, retrying with full device bounding box
Cannot route from clb[0].O[9] (RR node: 2002 class: 10 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:2002 (5,1)) to clb[0].I[0:39] (RR node: 1171 class: 0 capacity: 40 fan-in: 40 fan-out: 0 SINK:1171 (3,2)) -- no possible path
Failed to route connection from 'n77' to 'n87' for net 'R_INST.CLK_COUNT[6]' (#30)
Routing failed for net 30
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2220
OPIN->CHANX/CHANY edge count before creating direct connections: 1104
OPIN->CHANX/CHANY edge count after creating direct connections: 1104
CHAN->CHAN type edge count:8220
## Build routing resource graph took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 3664
  RR Graph Edges: 11544
Best routing used a channel width factor of 20.
# Routing took 0.25 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -3448748
Circuit successfully routed with a channel width factor of 20.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Found 113 mismatches between routing and packing results.
Fixed 72 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         10                                    0.7                          0.3   
       clb          7                                     12                      5.71429   
Absorbed logical nets 46 out of 89 nets, 43 nets not absorbed.


Average number of bends per net: 2.33333  Maximum # of bends: 16

Number of global nets: 1
Number of routed nets (nonglobal): 42
Wire length results (in units of 1 clb segments)...
	Total wirelength: 459, average net length: 10.9286
	Maximum net length: 54

Wire length results in terms of physical segments...
	Total wiring segments used: 152, average wire segments per net: 3.61905
	Maximum segments used by a net: 19
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  2 (  2.0%) |**
[      0.7:      0.8) 10 ( 10.2%) |***********
[      0.5:      0.6) 10 ( 10.2%) |***********
[      0.4:      0.5)  6 (  6.1%) |*******
[      0.3:      0.4)  2 (  2.0%) |**
[      0.2:      0.3) 14 ( 14.3%) |****************
[      0.1:      0.2) 12 ( 12.2%) |**************
[        0:      0.1) 42 ( 42.9%) |************************************************
Maximum routing channel utilization:      0.85 at (5,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      17  10.000       20
                         1      14   8.375       20
                         2      12   6.125       20
                         3       6   3.125       20
                         4       6   3.250       20
                         5       1   0.500       20
                         6       0   0.000       20
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.000       20
                         1       6   2.500       20
                         2       5   2.375       20
                         3      13   5.375       20
                         4      13   6.375       20
                         5       9   3.750       20
                         6       8   4.625       20

Total tracks in x-direction: 140, in y-direction: 140

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.94018e+06
	Total used logic block area: 377258

Routing area (in minimum width transistor areas)...
	Total routing area: 76354.9, per logic tile: 1193.04

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    314
                                                      Y      4    314

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.248

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.236

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.484

Final hold Worst Negative Slack (hWNS): -0.345466 ns
Final hold Total Negative Slack (hTNS): -1.81214 ns

Final hold slack histogram:
[ -3.5e-10: -1.4e-10) 4 ( 13.3%) |**********************
[ -1.4e-10:  6.5e-11) 4 ( 13.3%) |**********************
[  6.5e-11:  2.7e-10) 9 ( 30.0%) |*************************************************
[  2.7e-10:  4.8e-10) 8 ( 26.7%) |********************************************
[  4.8e-10:  6.8e-10) 0 (  0.0%) |
[  6.8e-10:  8.9e-10) 0 (  0.0%) |
[  8.9e-10:  1.1e-09) 1 (  3.3%) |*****
[  1.1e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.5e-09) 2 (  6.7%) |***********
[  1.5e-09:  1.7e-09) 2 (  6.7%) |***********

Final critical path delay (least slack): 3.23297 ns, Fmax: 309.313 MHz
Final setup Worst Negative Slack (sWNS): -3.23297 ns
Final setup Total Negative Slack (sTNS): -67.1301 ns

Final setup slack histogram:
[ -3.2e-09:   -3e-09) 1 (  3.3%) |*****
[   -3e-09: -2.8e-09) 2 (  6.7%) |**********
[ -2.8e-09: -2.6e-09) 6 ( 20.0%) |*****************************
[ -2.6e-09: -2.4e-09) 10 ( 33.3%) |*************************************************
[ -2.4e-09: -2.2e-09) 1 (  3.3%) |*****
[ -2.2e-09:   -2e-09) 1 (  3.3%) |*****
[   -2e-09: -1.7e-09) 1 (  3.3%) |*****
[ -1.7e-09: -1.5e-09) 1 (  3.3%) |*****
[ -1.5e-09: -1.3e-09) 6 ( 20.0%) |*****************************
[ -1.3e-09: -1.1e-09) 1 (  3.3%) |*****

Final geomean non-virtual intra-domain period: 3.23297 ns (309.313 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 3.23297 ns (309.313 MHz)

Incr Slack updates 1 in 8.11e-06 sec
Full Max Req/Worst Slack updates 1 in 3.744e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.1301e-05 sec
Flow timing analysis took 0.0152825 seconds (0.0132291 STA, 0.00205337 slack) (65 full updates: 13 setup, 0 hold, 52 combined).
VPR suceeded
The entire flow of VPR took 0.63 seconds (max_rss 59.3 MiB)

Command line to execute: read_openfpga_arch -f /home/fizza/work/uart_receiver/run007/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/fizza/work/uart_receiver/run007/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml
Reading XML architecture '/home/fizza/work/uart_receiver/run007/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml'...
Read OpenFPGA architecture
Warning 14: Automatically set circuit model 'lut6' to be default in its type.
Warning 15: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 16: Automatically set circuit model 'DFFR' to be default in its type.
Warning 17: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --activity_file UART_RECEIVER_TOP_ace_out.act --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: UART_RECEIVER_TOP_ace_out.act
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 0 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 18: Override the previous node 'OPIN:1223 side: (TOP,) (3,2)' by previous node 'SINK:1550 (4,1)' for node 'CHANX:3150 L4 length:4 (3,2)->(6,2)' with in routing context annotation!
Warning 19: Override the previous node 'IPIN:1577 side: (LEFT,) (4,1)' by previous node 'IPIN:1585 side: (LEFT,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 20: Override the previous node 'OPIN:1672 side: (LEFT,) (4,2)' by previous node 'SINK:1550 (4,1)' for node 'CHANY:3495 L4 length:2 (3,2)->(3,1)' with in routing context annotation!
Warning 21: Override the previous node 'SINK:1550 (4,1)' by previous node 'SINK:1992 (5,1)' for node 'CHANY:3495 L4 length:2 (3,2)->(3,1)' with in routing context annotation!
Warning 22: Override the previous node 'SINK:1992 (5,1)' by previous node 'SINK:1171 (3,2)' for node 'CHANY:3495 L4 length:2 (3,2)->(3,1)' with in routing context annotation!
Warning 23: Override the previous node 'IPIN:1585 side: (LEFT,) (4,1)' by previous node 'IPIN:1578 side: (TOP,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 24: Override the previous node 'OPIN:1671 side: (BOTTOM,) (4,2)' by previous node 'SINK:1550 (4,1)' for node 'CHANX:3112 L4 length:3 (4,1)->(6,1)' with in routing context annotation!
Warning 25: Override the previous node 'IPIN:2042 side: (BOTTOM,) (5,1)' by previous node 'IPIN:2004 side: (TOP,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 26: Override the previous node 'SOURCE:1620 (4,2)' by previous node 'SINK:1992 (5,1)' for node 'OPIN:1671 side: (BOTTOM,) (4,2)' with in routing context annotation!
Warning 27: Override the previous node 'IPIN:1184 side: (RIGHT,) (3,2)' by previous node 'IPIN:1201 side: (BOTTOM,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 28: Override the previous node 'OPIN:1671 side: (BOTTOM,) (4,2)' by previous node 'SINK:1171 (3,2)' for node 'CHANX:3093 L4 length:4 (4,1)->(1,1)' with in routing context annotation!
Warning 29: Override the previous node 'IPIN:1137 side: (RIGHT,) (3,1)' by previous node 'IPIN:1136 side: (TOP,) (3,1)' for node 'SINK:1108 (3,1)' with in routing context annotation!
Warning 30: Override the previous node 'IPIN:1578 side: (TOP,) (4,1)' by previous node 'IPIN:1574 side: (TOP,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 31: Override the previous node 'OPIN:1160 side: (TOP,) (3,1)' by previous node 'SINK:1550 (4,1)' for node 'CHANX:3106 L4 length:4 (3,1)->(6,1)' with in routing context annotation!
Warning 32: Override the previous node 'SINK:1550 (4,1)' by previous node 'SINK:2055 (5,2)' for node 'CHANX:3106 L4 length:4 (3,1)->(6,1)' with in routing context annotation!
Warning 33: Override the previous node 'IPIN:1201 side: (BOTTOM,) (3,2)' by previous node 'IPIN:1217 side: (BOTTOM,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 34: Override the previous node 'IPIN:1574 side: (TOP,) (4,1)' by previous node 'IPIN:1573 side: (LEFT,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 35: Override the previous node 'IPIN:1573 side: (LEFT,) (4,1)' by previous node 'IPIN:1592 side: (BOTTOM,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 36: Override the previous node 'OPIN:1162 side: (BOTTOM,) (3,1)' by previous node 'SINK:1550 (4,1)' for node 'CHANX:3062 L4 length:4 (3,0)->(6,0)' with in routing context annotation!
Warning 37: Override the previous node 'IPIN:1217 side: (BOTTOM,) (3,2)' by previous node 'IPIN:1188 side: (RIGHT,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 38: Override the previous node 'IPIN:1592 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1588 side: (BOTTOM,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 39: Override the previous node 'CHANY:3589 L4 length:1 (5,1)->(5,1)' by previous node 'SINK:1550 (4,1)' for node 'CHANX:3057 L4 length:4 (5,0)->(2,0)' with in routing context annotation!
Warning 40: Override the previous node 'IPIN:1136 side: (TOP,) (3,1)' by previous node 'IPIN:1158 side: (BOTTOM,) (3,1)' for node 'SINK:1108 (3,1)' with in routing context annotation!
Warning 41: Override the previous node 'IPIN:1588 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1580 side: (BOTTOM,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 42: Override the previous node 'OPIN:1539 side: (TOP,) (4,0)' by previous node 'SINK:1550 (4,1)' for node 'CHANX:3053 L4 length:4 (4,0)->(1,0)' with in routing context annotation!
Warning 43: Override the previous node 'IPIN:1158 side: (BOTTOM,) (3,1)' by previous node 'IPIN:1125 side: (RIGHT,) (3,1)' for node 'SINK:1108 (3,1)' with in routing context annotation!
Warning 44: Override the previous node 'CHANX:3053 L4 length:4 (4,0)->(1,0)' by previous node 'SINK:1108 (3,1)' for node 'CHANY:3498 L4 length:4 (3,1)->(3,4)' with in routing context annotation!
Warning 45: Override the previous node 'IPIN:1188 side: (RIGHT,) (3,2)' by previous node 'IPIN:1192 side: (RIGHT,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 46: Override the previous node 'SINK:1108 (3,1)' by previous node 'SINK:1171 (3,2)' for node 'CHANY:3498 L4 length:4 (3,1)->(3,4)' with in routing context annotation!
Warning 47: Override the previous node 'IPIN:1653 side: (TOP,) (4,2)' by previous node 'IPIN:1660 side: (LEFT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 48: Override the previous node 'CHANX:3248 L4 length:3 (4,4)->(6,4)' by previous node 'SINK:1613 (4,2)' for node 'CHANY:3587 L4 length:4 (5,4)->(5,1)' with in routing context annotation!
Warning 49: Override the previous node 'IPIN:2004 side: (TOP,) (5,1)' by previous node 'IPIN:2009 side: (RIGHT,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 50: Override the previous node 'SINK:1613 (4,2)' by previous node 'SINK:1992 (5,1)' for node 'CHANY:3587 L4 length:4 (5,4)->(5,1)' with in routing context annotation!
Warning 51: Override the previous node 'IPIN:2069 side: (BOTTOM,) (5,2)' by previous node 'IPIN:2076 side: (RIGHT,) (5,2)' for node 'SINK:2055 (5,2)' with in routing context annotation!
Warning 52: Override the previous node 'IPIN:1192 side: (RIGHT,) (3,2)' by previous node 'IPIN:1189 side: (BOTTOM,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 53: Override the previous node 'OPIN:1164 side: (TOP,) (3,1)' by previous node 'SINK:1171 (3,2)' for node 'CHANX:3108 L4 length:4 (3,1)->(6,1)' with in routing context annotation!
Warning 54: Override the previous node 'IPIN:1580 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1570 side: (TOP,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 55: Override the previous node 'SINK:1171 (3,2)' by previous node 'SINK:1550 (4,1)' for node 'CHANX:3108 L4 length:4 (3,1)->(6,1)' with in routing context annotation!
Warning 56: Override the previous node 'IPIN:2009 side: (RIGHT,) (5,1)' by previous node 'IPIN:2024 side: (TOP,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 57: Override the previous node 'IPIN:2024 side: (TOP,) (5,1)' by previous node 'IPIN:2014 side: (BOTTOM,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 58: Override the previous node 'OPIN:1541 side: (TOP,) (4,0)' by previous node 'SINK:1992 (5,1)' for node 'CHANX:3068 L4 length:3 (4,0)->(6,0)' with in routing context annotation!
Warning 59: Override the previous node 'IPIN:1570 side: (TOP,) (4,1)' by previous node 'IPIN:1568 side: (BOTTOM,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 60: Override the previous node 'SINK:1992 (5,1)' by previous node 'SINK:1550 (4,1)' for node 'CHANX:3068 L4 length:3 (4,0)->(6,0)' with in routing context annotation!
Warning 61: Override the previous node 'IPIN:2076 side: (RIGHT,) (5,2)' by previous node 'IPIN:2083 side: (TOP,) (5,2)' for node 'SINK:2055 (5,2)' with in routing context annotation!
Warning 62: Override the previous node 'CHANY:3640 L4 length:4 (6,2)->(6,5)' by previous node 'SINK:2055 (5,2)' for node 'CHANX:3165 L4 length:2 (6,2)->(5,2)' with in routing context annotation!
Warning 63: Override the previous node 'IPIN:1189 side: (BOTTOM,) (3,2)' by previous node 'IPIN:1187 side: (TOP,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 64: Override the previous node 'IPIN:1568 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1564 side: (BOTTOM,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 65: Override the previous node 'IPIN:1564 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1581 side: (LEFT,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 66: Override the previous node 'IPIN:1581 side: (LEFT,) (4,1)' by previous node 'IPIN:1565 side: (LEFT,) (4,1)' for node 'SINK:1550 (4,1)' with in routing context annotation!
Warning 67: Override the previous node 'OPIN:1224 side: (RIGHT,) (3,2)' by previous node 'SINK:1550 (4,1)' for node 'CHANY:3487 L4 length:2 (3,2)->(3,1)' with in routing context annotation!
Warning 68: Override the previous node 'IPIN:1125 side: (RIGHT,) (3,1)' by previous node 'IPIN:1121 side: (RIGHT,) (3,1)' for node 'SINK:1108 (3,1)' with in routing context annotation!
Warning 69: Override the previous node 'SINK:1550 (4,1)' by previous node 'SINK:1108 (3,1)' for node 'CHANY:3487 L4 length:2 (3,2)->(3,1)' with in routing context annotation!
Warning 70: Override the previous node 'IPIN:1660 side: (LEFT,) (4,2)' by previous node 'IPIN:1656 side: (LEFT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 71: Override the previous node 'IPIN:1121 side: (RIGHT,) (3,1)' by previous node 'IPIN:1120 side: (TOP,) (3,1)' for node 'SINK:1108 (3,1)' with in routing context annotation!
Warning 72: Override the previous node 'IPIN:1656 side: (LEFT,) (4,2)' by previous node 'IPIN:1664 side: (LEFT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 73: Override the previous node 'OPIN:1605 side: (LEFT,) (4,1)' by previous node 'SINK:1613 (4,2)' for node 'CHANY:3490 L4 length:4 (3,1)->(3,4)' with in routing context annotation!
Warning 74: Override the previous node 'IPIN:1120 side: (TOP,) (3,1)' by previous node 'IPIN:1153 side: (RIGHT,) (3,1)' for node 'SINK:1108 (3,1)' with in routing context annotation!
Warning 75: Override the previous node 'IPIN:2014 side: (BOTTOM,) (5,1)' by previous node 'IPIN:2035 side: (LEFT,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 76: Override the previous node 'OPIN:1607 side: (RIGHT,) (4,1)' by previous node 'SINK:1992 (5,1)' for node 'CHANY:3532 L4 length:1 (4,1)->(4,1)' with in routing context annotation!
Warning 77: Override the previous node 'IPIN:1664 side: (LEFT,) (4,2)' by previous node 'IPIN:1634 side: (RIGHT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 78: Override the previous node 'IPIN:1187 side: (TOP,) (3,2)' by previous node 'IPIN:1186 side: (LEFT,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 79: Override the previous node 'CHANX:3037 L4 length:4 (4,0)->(1,0)' by previous node 'SINK:1171 (3,2)' for node 'CHANY:3442 L4 length:3 (2,1)->(2,3)' with in routing context annotation!
Warning 80: Override the previous node 'IPIN:1634 side: (RIGHT,) (4,2)' by previous node 'IPIN:1643 side: (BOTTOM,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 81: Override the previous node 'CHANX:3198 L4 length:4 (3,3)->(6,3)' by previous node 'SINK:1613 (4,2)' for node 'CHANY:3631 L4 length:3 (6,3)->(6,1)' with in routing context annotation!
Warning 82: Override the previous node 'IPIN:2035 side: (LEFT,) (5,1)' by previous node 'IPIN:2033 side: (RIGHT,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 83: Override the previous node 'SINK:1613 (4,2)' by previous node 'SINK:1992 (5,1)' for node 'CHANY:3631 L4 length:3 (6,3)->(6,1)' with in routing context annotation!
Warning 84: Override the previous node 'IPIN:2083 side: (TOP,) (5,2)' by previous node 'IPIN:2071 side: (TOP,) (5,2)' for node 'SINK:2055 (5,2)' with in routing context annotation!
Warning 85: Override the previous node 'IPIN:1643 side: (BOTTOM,) (4,2)' by previous node 'IPIN:1638 side: (RIGHT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 86: Override the previous node 'OPIN:1611 side: (RIGHT,) (4,1)' by previous node 'SINK:1613 (4,2)' for node 'CHANY:3534 L4 length:2 (4,1)->(4,2)' with in routing context annotation!
Warning 87: Override the previous node 'IPIN:1153 side: (RIGHT,) (3,1)' by previous node 'IPIN:1129 side: (RIGHT,) (3,1)' for node 'SINK:1108 (3,1)' with in routing context annotation!
Warning 88: Override the previous node 'OPIN:1979 side: (TOP,) (5,0)' by previous node 'SINK:1624 (4,2)' for node 'CHANX:3072 L4 length:2 (5,0)->(6,0)' with in routing context annotation!
Warning 89: Override the previous node 'SOURCE:1963 (5,0)' by previous node 'SINK:1119 (3,1)' for node 'OPIN:1979 side: (TOP,) (5,0)' with in routing context annotation!
Warning 90: Override the previous node 'OPIN:1979 side: (TOP,) (5,0)' by previous node 'SINK:1182 (3,2)' for node 'CHANX:3059 L4 length:4 (5,0)->(2,0)' with in routing context annotation!
Warning 91: Override the previous node 'CHANY:3396 L4 length:3 (1,1)->(1,3)' by previous node 'SINK:2066 (5,2)' for node 'CHANX:3102 L4 length:4 (2,1)->(5,1)' with in routing context annotation!
Warning 92: Override the previous node 'SINK:1182 (3,2)' by previous node 'SINK:2003 (5,1)' for node 'CHANX:3059 L4 length:4 (5,0)->(2,0)' with in routing context annotation!
Warning 93: Override the previous node 'IPIN:2033 side: (RIGHT,) (5,1)' by previous node 'IPIN:2012 side: (TOP,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 94: Override the previous node 'CHANY:3408 L4 length:1 (1,1)->(1,1)' by previous node 'SINK:1992 (5,1)' for node 'CHANX:3104 L4 length:4 (2,1)->(5,1)' with in routing context annotation!
Warning 95: Override the previous node 'IPIN:1638 side: (RIGHT,) (4,2)' by previous node 'IPIN:1631 side: (BOTTOM,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 96: Override the previous node 'SOURCE:1112 (3,1)' by previous node 'SINK:1613 (4,2)' for node 'OPIN:1163 side: (LEFT,) (3,1)' with in routing context annotation!
Warning 97: Override the previous node 'IPIN:1186 side: (LEFT,) (3,2)' by previous node 'IPIN:1194 side: (LEFT,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 98: Override the previous node 'IPIN:2012 side: (TOP,) (5,1)' by previous node 'IPIN:2008 side: (TOP,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 99: Override the previous node 'CHANY:3462 L4 length:4 (2,2)->(2,5)' by previous node 'SINK:1992 (5,1)' for node 'CHANX:3288 L4 length:4 (3,5)->(6,5)' with in routing context annotation!
Warning 100: Override the previous node 'IPIN:1631 side: (BOTTOM,) (4,2)' by previous node 'IPIN:1630 side: (RIGHT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 101: Override the previous node 'SOURCE:1175 (3,2)' by previous node 'SINK:1613 (4,2)' for node 'OPIN:1226 side: (LEFT,) (3,2)' with in routing context annotation!
Warning 102: Override the previous node 'IPIN:1129 side: (RIGHT,) (3,1)' by previous node 'IPIN:1131 side: (LEFT,) (3,1)' for node 'SINK:1108 (3,1)' with in routing context annotation!
Warning 103: Override the previous node 'IPIN:2008 side: (TOP,) (5,1)' by previous node 'IPIN:2025 side: (RIGHT,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 104: Override the previous node 'IPIN:1194 side: (LEFT,) (3,2)' by previous node 'IPIN:1193 side: (BOTTOM,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 105: Override the previous node 'CHANY:3485 L4 length:1 (3,1)->(3,1)' by previous node 'SINK:1171 (3,2)' for node 'CHANX:3043 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 106: Override the previous node 'IPIN:2025 side: (RIGHT,) (5,1)' by previous node 'IPIN:2021 side: (RIGHT,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 107: Override the previous node 'CHANY:3404 L4 length:3 (1,1)->(1,3)' by previous node 'SINK:1992 (5,1)' for node 'CHANX:3190 L4 length:4 (2,3)->(5,3)' with in routing context annotation!
Warning 108: Override the previous node 'IPIN:1630 side: (RIGHT,) (4,2)' by previous node 'IPIN:1632 side: (LEFT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 109: Override the previous node 'IPIN:2021 side: (RIGHT,) (5,1)' by previous node 'IPIN:2027 side: (LEFT,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 110: Override the previous node 'IPIN:2071 side: (TOP,) (5,2)' by previous node 'IPIN:2086 side: (LEFT,) (5,2)' for node 'SINK:2055 (5,2)' with in routing context annotation!
Warning 111: Override the previous node 'CHANX:3202 L4 length:3 (4,3)->(6,3)' by previous node 'SINK:2055 (5,2)' for node 'CHANY:3545 L4 length:3 (4,3)->(4,1)' with in routing context annotation!
Warning 112: Override the previous node 'IPIN:2027 side: (LEFT,) (5,1)' by previous node 'IPIN:2015 side: (LEFT,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 113: Override the previous node 'IPIN:2015 side: (LEFT,) (5,1)' by previous node 'IPIN:2007 side: (LEFT,) (5,1)' for node 'SINK:1992 (5,1)' with in routing context annotation!
Warning 114: Override the previous node 'CHANX:3245 L4 length:4 (6,4)->(3,4)' by previous node 'SINK:1992 (5,1)' for node 'CHANY:3531 L4 length:4 (4,4)->(4,1)' with in routing context annotation!
Warning 115: Override the previous node 'IPIN:1632 side: (LEFT,) (4,2)' by previous node 'IPIN:1654 side: (RIGHT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 116: Override the previous node 'IPIN:2086 side: (LEFT,) (5,2)' by previous node 'IPIN:2105 side: (BOTTOM,) (5,2)' for node 'SINK:2055 (5,2)' with in routing context annotation!
Warning 117: Override the previous node 'IPIN:1654 side: (RIGHT,) (4,2)' by previous node 'IPIN:1642 side: (RIGHT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 118: Override the previous node 'IPIN:1642 side: (RIGHT,) (4,2)' by previous node 'IPIN:1626 side: (RIGHT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 119: Override the previous node 'OPIN:2047 side: (LEFT,) (5,1)' by previous node 'SINK:1613 (4,2)' for node 'CHANY:3536 L4 length:3 (4,1)->(4,3)' with in routing context annotation!
Warning 120: Override the previous node 'IPIN:2105 side: (BOTTOM,) (5,2)' by previous node 'IPIN:2070 side: (LEFT,) (5,2)' for node 'SINK:2055 (5,2)' with in routing context annotation!
Warning 121: Override the previous node 'SINK:1613 (4,2)' by previous node 'SINK:2055 (5,2)' for node 'CHANY:3536 L4 length:3 (4,1)->(4,3)' with in routing context annotation!
Warning 122: Override the previous node 'IPIN:1193 side: (BOTTOM,) (3,2)' by previous node 'IPIN:1209 side: (BOTTOM,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 123: Override the previous node 'IPIN:1131 side: (LEFT,) (3,1)' by previous node 'IPIN:1122 side: (BOTTOM,) (3,1)' for node 'SINK:1108 (3,1)' with in routing context annotation!
Warning 124: Override the previous node 'OPIN:2048 side: (TOP,) (5,1)' by previous node 'SINK:1108 (3,1)' for node 'CHANX:3118 L4 length:2 (5,1)->(6,1)' with in routing context annotation!
Warning 125: Override the previous node 'IPIN:1626 side: (RIGHT,) (4,2)' by previous node 'IPIN:1641 side: (TOP,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 126: Override the previous node 'CHANY:3596 L4 length:4 (5,2)->(5,5)' by previous node 'SINK:1613 (4,2)' for node 'CHANX:3149 L4 length:4 (5,2)->(2,2)' with in routing context annotation!
Warning 127: Override the previous node 'IPIN:1209 side: (BOTTOM,) (3,2)' by previous node 'IPIN:1191 side: (TOP,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 128: Override the previous node 'IPIN:1191 side: (TOP,) (3,2)' by previous node 'IPIN:1183 side: (TOP,) (3,2)' for node 'SINK:1171 (3,2)' with in routing context annotation!
Warning 129: Override the previous node 'CHANY:3638 L4 length:3 (6,1)->(6,3)' by previous node 'SINK:1171 (3,2)' for node 'CHANX:3151 L4 length:4 (6,2)->(3,2)' with in routing context annotation!
Warning 130: Override the previous node 'IPIN:1641 side: (TOP,) (4,2)' by previous node 'IPIN:1629 side: (TOP,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 131: Override the previous node 'IPIN:1122 side: (BOTTOM,) (3,1)' by previous node 'IPIN:1156 side: (TOP,) (3,1)' for node 'SINK:1108 (3,1)' with in routing context annotation!
Warning 132: Override the previous node 'IPIN:1629 side: (TOP,) (4,2)' by previous node 'IPIN:1625 side: (TOP,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 133: Override the previous node 'IPIN:1625 side: (TOP,) (4,2)' by previous node 'IPIN:1649 side: (TOP,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 134: Override the previous node 'IPIN:1649 side: (TOP,) (4,2)' by previous node 'IPIN:1640 side: (LEFT,) (4,2)' for node 'SINK:1613 (4,2)' with in routing context annotation!
Warning 135: Override the previous node 'IPIN:2070 side: (LEFT,) (5,2)' by previous node 'IPIN:2082 side: (LEFT,) (5,2)' for node 'SINK:2055 (5,2)' with in routing context annotation!
Warning 136: Override the previous node 'IPIN:2082 side: (LEFT,) (5,2)' by previous node 'IPIN:2073 side: (BOTTOM,) (5,2)' for node 'SINK:2055 (5,2)' with in routing context annotation!
Done with 419 nodes mapping
Built 11544 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[2%] Backannotated GSB[0][0][4%] Backannotated GSB[0][1][6%] Backannotated GSB[0][2][8%] Backannotated GSB[0][3][10%] Backannotated GSB[0][4][12%] Backannotated GSB[0][5][14%] Backannotated GSB[0][6][16%] Backannotated GSB[1][0][18%] Backannotated GSB[1][1][20%] Backannotated GSB[1][2][22%] Backannotated GSB[1][3][24%] Backannotated GSB[1][4][26%] Backannotated GSB[1][5][28%] Backannotated GSB[1][6][30%] Backannotated GSB[2][0][32%] Backannotated GSB[2][1][34%] Backannotated GSB[2][2][36%] Backannotated GSB[2][3][38%] Backannotated GSB[2][4][40%] Backannotated GSB[2][5][42%] Backannotated GSB[2][6][44%] Backannotated GSB[3][0][46%] Backannotated GSB[3][1][48%] Backannotated GSB[3][2][51%] Backannotated GSB[3][3][53%] Backannotated GSB[3][4][55%] Backannotated GSB[3][5][57%] Backannotated GSB[3][6][59%] Backannotated GSB[4][0][61%] Backannotated GSB[4][1][63%] Backannotated GSB[4][2][65%] Backannotated GSB[4][3][67%] Backannotated GSB[4][4][69%] Backannotated GSB[4][5][71%] Backannotated GSB[4][6][73%] Backannotated GSB[5][0][75%] Backannotated GSB[5][1][77%] Backannotated GSB[5][2][79%] Backannotated GSB[5][3][81%] Backannotated GSB[5][4][83%] Backannotated GSB[5][5][85%] Backannotated GSB[5][6][87%] Backannotated GSB[6][0][89%] Backannotated GSB[6][1][91%] Backannotated GSB[6][2][93%] Backannotated GSB[6][3][95%] Backannotated GSB[6][4][97%] Backannotated GSB[6][5][100%] Backannotated GSB[6][6]Backannotated 49 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[2%] Sorted incoming edges for each routing track output node of GSB[0][0][4%] Sorted incoming edges for each routing track output node of GSB[0][1][6%] Sorted incoming edges for each routing track output node of GSB[0][2][8%] Sorted incoming edges for each routing track output node of GSB[0][3][10%] Sorted incoming edges for each routing track output node of GSB[0][4][12%] Sorted incoming edges for each routing track output node of GSB[0][5][14%] Sorted incoming edges for each routing track output node of GSB[0][6][16%] Sorted incoming edges for each routing track output node of GSB[1][0][18%] Sorted incoming edges for each routing track output node of GSB[1][1][20%] Sorted incoming edges for each routing track output node of GSB[1][2][22%] Sorted incoming edges for each routing track output node of GSB[1][3][24%] Sorted incoming edges for each routing track output node of GSB[1][4][26%] Sorted incoming edges for each routing track output node of GSB[1][5][28%] Sorted incoming edges for each routing track output node of GSB[1][6][30%] Sorted incoming edges for each routing track output node of GSB[2][0][32%] Sorted incoming edges for each routing track output node of GSB[2][1][34%] Sorted incoming edges for each routing track output node of GSB[2][2][36%] Sorted incoming edges for each routing track output node of GSB[2][3][38%] Sorted incoming edges for each routing track output node of GSB[2][4][40%] Sorted incoming edges for each routing track output node of GSB[2][5][42%] Sorted incoming edges for each routing track output node of GSB[2][6][44%] Sorted incoming edges for each routing track output node of GSB[3][0][46%] Sorted incoming edges for each routing track output node of GSB[3][1][48%] Sorted incoming edges for each routing track output node of GSB[3][2][51%] Sorted incoming edges for each routing track output node of GSB[3][3][53%] Sorted incoming edges for each routing track output node of GSB[3][4][55%] Sorted incoming edges for each routing track output node of GSB[3][5][57%] Sorted incoming edges for each routing track output node of GSB[3][6][59%] Sorted incoming edges for each routing track output node of GSB[4][0][61%] Sorted incoming edges for each routing track output node of GSB[4][1][63%] Sorted incoming edges for each routing track output node of GSB[4][2][65%] Sorted incoming edges for each routing track output node of GSB[4][3][67%] Sorted incoming edges for each routing track output node of GSB[4][4][69%] Sorted incoming edges for each routing track output node of GSB[4][5][71%] Sorted incoming edges for each routing track output node of GSB[4][6][73%] Sorted incoming edges for each routing track output node of GSB[5][0][75%] Sorted incoming edges for each routing track output node of GSB[5][1][77%] Sorted incoming edges for each routing track output node of GSB[5][2][79%] Sorted incoming edges for each routing track output node of GSB[5][3][81%] Sorted incoming edges for each routing track output node of GSB[5][4][83%] Sorted incoming edges for each routing track output node of GSB[5][5][85%] Sorted incoming edges for each routing track output node of GSB[5][6][87%] Sorted incoming edges for each routing track output node of GSB[6][0][89%] Sorted incoming edges for each routing track output node of GSB[6][1][91%] Sorted incoming edges for each routing track output node of GSB[6][2][93%] Sorted incoming edges for each routing track output node of GSB[6][3][95%] Sorted incoming edges for each routing track output node of GSB[6][4][97%] Sorted incoming edges for each routing track output node of GSB[6][5][100%] Sorted incoming edges for each routing track output node of GSB[6][6]Sorted incoming edges for each routing track output node of 49 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[2%] Sorted incoming edges for each input pin node of GSB[0][0][4%] Sorted incoming edges for each input pin node of GSB[0][1][6%] Sorted incoming edges for each input pin node of GSB[0][2][8%] Sorted incoming edges for each input pin node of GSB[0][3][10%] Sorted incoming edges for each input pin node of GSB[0][4][12%] Sorted incoming edges for each input pin node of GSB[0][5][14%] Sorted incoming edges for each input pin node of GSB[0][6][16%] Sorted incoming edges for each input pin node of GSB[1][0][18%] Sorted incoming edges for each input pin node of GSB[1][1][20%] Sorted incoming edges for each input pin node of GSB[1][2][22%] Sorted incoming edges for each input pin node of GSB[1][3][24%] Sorted incoming edges for each input pin node of GSB[1][4][26%] Sorted incoming edges for each input pin node of GSB[1][5][28%] Sorted incoming edges for each input pin node of GSB[1][6][30%] Sorted incoming edges for each input pin node of GSB[2][0][32%] Sorted incoming edges for each input pin node of GSB[2][1][34%] Sorted incoming edges for each input pin node of GSB[2][2][36%] Sorted incoming edges for each input pin node of GSB[2][3][38%] Sorted incoming edges for each input pin node of GSB[2][4][40%] Sorted incoming edges for each input pin node of GSB[2][5][42%] Sorted incoming edges for each input pin node of GSB[2][6][44%] Sorted incoming edges for each input pin node of GSB[3][0][46%] Sorted incoming edges for each input pin node of GSB[3][1][48%] Sorted incoming edges for each input pin node of GSB[3][2][51%] Sorted incoming edges for each input pin node of GSB[3][3][53%] Sorted incoming edges for each input pin node of GSB[3][4][55%] Sorted incoming edges for each input pin node of GSB[3][5][57%] Sorted incoming edges for each input pin node of GSB[3][6][59%] Sorted incoming edges for each input pin node of GSB[4][0][61%] Sorted incoming edges for each input pin node of GSB[4][1][63%] Sorted incoming edges for each input pin node of GSB[4][2][65%] Sorted incoming edges for each input pin node of GSB[4][3][67%] Sorted incoming edges for each input pin node of GSB[4][4][69%] Sorted incoming edges for each input pin node of GSB[4][5][71%] Sorted incoming edges for each input pin node of GSB[4][6][73%] Sorted incoming edges for each input pin node of GSB[5][0][75%] Sorted incoming edges for each input pin node of GSB[5][1][77%] Sorted incoming edges for each input pin node of GSB[5][2][79%] Sorted incoming edges for each input pin node of GSB[5][3][81%] Sorted incoming edges for each input pin node of GSB[5][4][83%] Sorted incoming edges for each input pin node of GSB[5][5][85%] Sorted incoming edges for each input pin node of GSB[5][6][87%] Sorted incoming edges for each input pin node of GSB[6][0][89%] Sorted incoming edges for each input pin node of GSB[6][1][91%] Sorted incoming edges for each input pin node of GSB[6][2][93%] Sorted incoming edges for each input pin node of GSB[6][3][95%] Sorted incoming edges for each input pin node of GSB[6][4][97%] Sorted incoming edges for each input pin node of GSB[6][5][100%] Sorted incoming edges for each input pin node of GSB[6][6]Sorted incoming edges for each input pin node of 49 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 16 physical multiplexers.
Maximum multiplexer size is 64.
# Build a library of physical multiplexers took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Warning 137: Net i_dv found in activity file, but it does not exist in the .blif file.
Warning 138: Net tx_dat[0] found in activity file, but it does not exist in the .blif file.
Warning 139: Net tx_dat[1] found in activity file, but it does not exist in the .blif file.
Warning 140: Net tx_dat[2] found in activity file, but it does not exist in the .blif file.
Warning 141: Net tx_dat[3] found in activity file, but it does not exist in the .blif file.
Warning 142: Net $undef found in activity file, but it does not exist in the .blif file.
Warning 143: Net t_done found in activity file, but it does not exist in the .blif file.
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 126 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--load_fabric_key: off
--write_fabric_key: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 24 unique general switch blocks from a total of 49 (compression rate=104.17%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.07 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--depth: off
--verbose: off
Warning 144: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: repack

Confirm selected options when call command 'repack':
--design_constraints: off
--ignore_global_nets_on_pins: off
--verbose: off
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block 'n72'...Done
Repack clustered block 'n77'...Done
Repack clustered block 'n87'...Done
Repack clustered block 'n57'...Done
Repack clustered block 'n92'...Done
Repack clustered block 'n112'...Done
Repack clustered block '$undef'...Done
Repack clustered block 'out:recv_DATA[0]'...Done
Repack clustered block 'out:recv_DATA[1]'...Done
Repack clustered block 'out:recv_DATA[2]'...Done
Repack clustered block 'out:recv_DATA[3]'...Done
Repack clustered block 'out:rec_done'...Done
Repack clustered block 'out:t_DATA_SER'...Done
Repack clustered block 'out:t_done'...Done
Repack clustered block 'i_clk'...Done
Repack clustered block 'i_rst'...Done
Repack clustered block 'r_DATA_SER'...Done
Repack clustered blocks to physical implementation of logical tile took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: on

Build fabric-independent bitstream for implementation 'UART_RECEIVER_TOP'

Reserved 7062 configurable blocks
Reserved 69132 configuration bits
Building grid bitstream...
Generating bitstream for core grids...Done
Generating bitstream for I/O grids...Done
Done
Building routing bitstream...
Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done
Done
Decoded 69132 configuration bits into 7062 blocks

Build fabric-independent bitstream for implementation 'UART_RECEIVER_TOP'
 took 0.06 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Warning 145: Directory path is empty and nothing will be created.
Write 69132 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 69132 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 0.29 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream --verbose

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: on

Build fabric dependent bitstream

Built 69132 configuration bits for fabric

Build fabric dependent bitstream
 took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_bitstream --file fabric_bitstream.bit --format plain_text

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--fast_configuration: off
--keep_dont_care_bits: off
--no_time_stamp: off
--verbose: off
Warning 146: Directory path is empty and nothing will be created.
Write 69132 fabric bitstream into plain text file 'fabric_bitstream.bit'
Write 69132 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.12 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__lut6.v' for primitive pb_type 'lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6.v' for pb_type 'ble6' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 113 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.15 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_full_testbench --file ./SRC --reference_benchmark_file_path UART_RECEIVER_TOP_output_verilog.v --include_signal_init --bitstream fabric_bitstream.bit

Confirm selected options when call command 'write_full_testbench':
--file, -f: ./SRC
--bitstream: fabric_bitstream.bit
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: off
--bus_group_file, -bgf: off
--reference_benchmark_file_path: UART_RECEIVER_TOP_output_verilog.v
--fast_configuration: off
--explicit_port_mapping: off
--default_net_type: off
--no_self_checking: off
--include_signal_init: on
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Write Verilog full testbenches for FPGA fabric

Warning 147: Directory './SRC' already exists. Will overwrite contents
# Write autocheck testbench for FPGA top-level Verilog netlist for 'UART_RECEIVER_TOP'
Will use 69133 configuration clock cycles to top testbench
# Write autocheck testbench for FPGA top-level Verilog netlist for 'UART_RECEIVER_TOP' took 1.99 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric
 took 1.99 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.05 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 148: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.10 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_analysis_sdc --file ./SDC_analysis

Confirm selected options when call command 'write_analysis_sdc':
--file, -f: ./SDC_analysis
--verbose: off
--flatten_names: off
--time_unit: off
--no_time_stamp: off
Succeed to create directory './SDC_analysis'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/UART_RECEIVER_TOP_fpga_top_analysis.sdc'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/UART_RECEIVER_TOP_fpga_top_analysis.sdc' took 0.09 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 3.64551 seconds

Thank you for using OpenFPGA!
Incr Slack updates 51 in 0.000376515 sec
Full Max Req/Worst Slack updates 18 in 5.779e-05 sec
Incr Max Req/Worst Slack updates 33 in 9.557e-05 sec
Incr Criticality updates 23 in 0.000258878 sec
Full Criticality updates 28 in 0.000291714 sec
