

================================================================
== Vitis HLS Report for 'svd_Pipeline_VITIS_LOOP_537_35'
================================================================
* Date:           Sun Feb  5 17:03:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_537_35  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     116|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    19|        0|     920|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     141|    -|
|Register             |        -|     -|      305|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    19|      305|    1177|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |dadddsub_64ns_64ns_64_1_full_dsp_1_U4082  |dadddsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4083       |dmul_64ns_64ns_64_1_max_dsp_1       |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4084       |dmul_64ns_64ns_64_1_max_dsp_1       |        0|   8|  0|  106|    0|
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |Total                                     |                                    |        0|  19|  0|  920|    0|
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln537_fu_147_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln539_fu_183_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln540_fu_210_p2   |         +|   0|  0|  16|           9|           9|
    |sub_ln539_fu_177_p2   |         -|   0|  0|  16|           9|           9|
    |icmp_ln537_fu_141_p2  |      icmp|   0|  0|  20|          32|          32|
    |or_ln540_fu_204_p2    |        or|   0|  0|   9|           9|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 116|         100|          64|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |V_address0             |  14|          3|    6|         18|
    |V_address1             |  14|          3|    6|         18|
    |V_we0                  |   9|          2|    8|         16|
    |V_we1                  |   9|          2|    8|         16|
    |ap_NS_fsm              |  26|          5|    1|          5|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_jj_2  |   9|          2|   32|         64|
    |grp_fu_107_opcode      |  14|          3|    2|          6|
    |grp_fu_111_p0          |  14|          3|   64|        192|
    |grp_fu_115_p0          |  14|          3|   64|        192|
    |jj_fu_54               |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 141|         30|  224|        593|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |V_addr_2_reg_282  |   6|   0|    6|          0|
    |V_addr_reg_276    |   6|   0|    6|          0|
    |ap_CS_fsm         |   4|   0|    4|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |jj_fu_54          |  32|   0|   32|          0|
    |reg_119           |  64|   0|   64|          0|
    |reg_124           |  64|   0|   64|          0|
    |x_reg_288         |  64|   0|   64|          0|
    |z_reg_293         |  64|   0|   64|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 305|   0|  305|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_537_35|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_537_35|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_537_35|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_537_35|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_537_35|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_537_35|  return value|
|p_cast93    |   in|   32|     ap_none|                        p_cast93|        scalar|
|zext_ln537  |   in|    6|     ap_none|                      zext_ln537|        scalar|
|V_address0  |  out|    6|   ap_memory|                               V|         array|
|V_ce0       |  out|    1|   ap_memory|                               V|         array|
|V_we0       |  out|    8|   ap_memory|                               V|         array|
|V_d0        |  out|   64|   ap_memory|                               V|         array|
|V_q0        |   in|   64|   ap_memory|                               V|         array|
|V_address1  |  out|    6|   ap_memory|                               V|         array|
|V_ce1       |  out|    1|   ap_memory|                               V|         array|
|V_we1       |  out|    8|   ap_memory|                               V|         array|
|V_d1        |  out|   64|   ap_memory|                               V|         array|
|V_q1        |   in|   64|   ap_memory|                               V|         array|
|c_5         |   in|   64|     ap_none|                             c_5|        scalar|
|s_108       |   in|   64|     ap_none|                           s_108|        scalar|
+------------+-----+-----+------------+--------------------------------+--------------+

