[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TranslateOff/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 43
LIB: work
FILE: ${SURELOG_DIR}/tests/TranslateOff/dut.sv
n<> u<42> t<Top_level_rule> c<1> l<10:1> el<24:1>
  n<> u<1> t<Null_rule> p<42> s<41> l<10:1> el<10:1>
  n<> u<41> t<Source_text> p<42> c<40> l<10:1> el<23:10>
    n<> u<40> t<Description> p<41> c<39> l<10:1> el<23:10>
      n<> u<39> t<Module_declaration> p<40> c<5> l<10:1> el<23:10>
        n<> u<5> t<Module_nonansi_header> p<39> c<2> s<21> l<10:1> el<10:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<10:1> el<10:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<10:8> el<10:11>
          n<> u<4> t<List_of_ports> p<5> l<10:12> el<10:14>
        n<> u<21> t<Module_item> p<39> c<20> s<37> l<12:1> el<12:14>
          n<> u<20> t<Non_port_module_item> p<21> c<19> l<12:1> el<12:14>
            n<> u<19> t<Module_or_generate_item> p<20> c<18> l<12:1> el<12:14>
              n<> u<18> t<Module_common_item> p<19> c<17> l<12:1> el<12:14>
                n<> u<17> t<Continuous_assign> p<18> c<16> l<12:1> el<12:14>
                  n<> u<16> t<List_of_net_assignments> p<17> c<15> l<12:8> el<12:13>
                    n<> u<15> t<Net_assignment> p<16> c<10> l<12:8> el<12:13>
                      n<> u<10> t<Net_lvalue> p<15> c<7> s<14> l<12:8> el<12:9>
                        n<> u<7> t<Ps_or_hierarchical_identifier> p<10> c<6> s<9> l<12:8> el<12:9>
                          n<a> u<6> t<STRING_CONST> p<7> l<12:8> el<12:9>
                        n<> u<9> t<Constant_select> p<10> c<8> l<12:10> el<12:10>
                          n<> u<8> t<Constant_bit_select> p<9> l<12:10> el<12:10>
                      n<> u<14> t<Expression> p<15> c<13> l<12:12> el<12:13>
                        n<> u<13> t<Primary> p<14> c<12> l<12:12> el<12:13>
                          n<> u<12> t<Primary_literal> p<13> c<11> l<12:12> el<12:13>
                            n<b> u<11> t<STRING_CONST> p<12> l<12:12> el<12:13>
        n<> u<37> t<Module_item> p<39> c<36> s<38> l<20:1> el<20:14>
          n<> u<36> t<Non_port_module_item> p<37> c<35> l<20:1> el<20:14>
            n<> u<35> t<Module_or_generate_item> p<36> c<34> l<20:1> el<20:14>
              n<> u<34> t<Module_common_item> p<35> c<33> l<20:1> el<20:14>
                n<> u<33> t<Continuous_assign> p<34> c<32> l<20:1> el<20:14>
                  n<> u<32> t<List_of_net_assignments> p<33> c<31> l<20:8> el<20:13>
                    n<> u<31> t<Net_assignment> p<32> c<26> l<20:8> el<20:13>
                      n<> u<26> t<Net_lvalue> p<31> c<23> s<30> l<20:8> el<20:9>
                        n<> u<23> t<Ps_or_hierarchical_identifier> p<26> c<22> s<25> l<20:8> el<20:9>
                          n<c> u<22> t<STRING_CONST> p<23> l<20:8> el<20:9>
                        n<> u<25> t<Constant_select> p<26> c<24> l<20:10> el<20:10>
                          n<> u<24> t<Constant_bit_select> p<25> l<20:10> el<20:10>
                      n<> u<30> t<Expression> p<31> c<29> l<20:12> el<20:13>
                        n<> u<29> t<Primary> p<30> c<28> l<20:12> el<20:13>
                          n<> u<28> t<Primary_literal> p<29> c<27> l<20:12> el<20:13>
                            n<d> u<27> t<STRING_CONST> p<28> l<20:12> el<20:13>
        n<> u<38> t<ENDMODULE> p<39> l<23:1> el<23:10>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TranslateOff/dut.sv:10:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             2
Design                                                 1
Module                                                 1
RefObj                                                 4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TranslateOff/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TranslateOff/dut.sv, line:10:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:12:12, endln:12:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TranslateOff/dut.sv, line:10:1, endln:23:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:12:8, endln:12:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TranslateOff/dut.sv, line:10:1, endln:23:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.d), line:20:12, endln:20:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TranslateOff/dut.sv, line:10:1, endln:23:10
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.c), line:20:8, endln:20:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TranslateOff/dut.sv, line:10:1, endln:23:10
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.b), line:12:12, endln:12:13
  |vpiNet:
  \_LogicNet: (work@top.a), line:12:8, endln:12:9
  |vpiNet:
  \_LogicNet: (work@top.d), line:20:12, endln:20:13
  |vpiNet:
  \_LogicNet: (work@top.c), line:20:8, endln:20:9
  |vpiContAssign:
  \_ContAssign: , line:12:8, endln:12:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TranslateOff/dut.sv, line:10:1, endln:23:10
    |vpiRhs:
    \_RefObj: (work@top.b), line:12:12, endln:12:13
      |vpiParent:
      \_ContAssign: , line:12:8, endln:12:13
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicNet: (work@top.b), line:12:12, endln:12:13
    |vpiLhs:
    \_RefObj: (work@top.a), line:12:8, endln:12:9
      |vpiParent:
      \_ContAssign: , line:12:8, endln:12:13
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicNet: (work@top.a), line:12:8, endln:12:9
  |vpiContAssign:
  \_ContAssign: , line:20:8, endln:20:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TranslateOff/dut.sv, line:10:1, endln:23:10
    |vpiRhs:
    \_RefObj: (work@top.d), line:20:12, endln:20:13
      |vpiParent:
      \_ContAssign: , line:20:8, endln:20:13
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_LogicNet: (work@top.d), line:20:12, endln:20:13
    |vpiLhs:
    \_RefObj: (work@top.c), line:20:8, endln:20:9
      |vpiParent:
      \_ContAssign: , line:20:8, endln:20:13
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_LogicNet: (work@top.c), line:20:8, endln:20:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
