#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_thread_id('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsd_get_thread_id')
ANF: vcsd_get_power_scope_name('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vcsd_node_check_native_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsd_node_check_native_callback')
ANF: vcsd_node_add_native_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsd_node_add_native_callback')
ANF: vcsdIsNativeVc('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vcsdIsNativeVc')
ANF: vhpi_get_cb_info('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: msvEnableDumpingMode('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvEnableDumpingMode')
ANF: msvGetVersion('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetVersion')
ANF: msvGetInstProp('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetInstProp')
ANF: msvIsSpiceEngineReady('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvIsSpiceEngineReady')
ANF: msvSetAddProbeCallback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvSetAddProbeCallback')
ANF: msvGetInstHandle('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetInstHandle')
ANF: msvGetProbeByInst('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetProbeByInst')
ANF: msvGetSigHandle('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetSigHandle')
ANF: msvGetProbeBySig('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetProbeBySig')
ANF: msvGetProbeInfo('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetProbeInfo')
ANF: msvRelease('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvRelease')
ANF: msvSetVcCallbackFunc('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvSetVcCallbackFunc')
ANF: msvCheckVcCallback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvCheckVcCallback')
ANF: msvAddVcCallback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvAddVcCallback')
ANF: msvRemoveVcCallback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvRemoveVcCallback')
ANF: msvGetLatestValue('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetLatestValue')
ANF: msvSetEndofSimCallback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvSetEndofSimCallback')
ANF: msvIgnoredProbe('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvIgnoredProbe')
ANF: msvGetThruNetInfo('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetThruNetInfo')
ANF: msvFreeThruNetInfo('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvFreeThruNetInfo')
ANF: PI_ace_get_output_time_unit('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: PI_ace_get_output_time_unit')
ANF: PI_ace_sim_sync('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: PI_ace_sim_sync')
ANF: msvGetRereadInitFile('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetRereadInitFile')
ANF: msvSetBeforeRereadCallback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvSetBeforeRereadCallback')
ANF: msvSetAfterRereadCallback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvSetAfterRereadCallback')
ANF: msvSetForceCallback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvSetForceCallback')
ANF: msvSetReleaseCallback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvSetReleaseCallback')
ANF: msvGetForceStatus('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: msvGetForceStatus')
ANF: vdi_fn_trigger_native_init_force('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vdi_fn_trigger_native_init_force')
ANF: vdi_set_native_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vdi_set_native_callback')
ANF: vdi_fn_check_native_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vdi_fn_check_native_callback')
ANF: vdi_fn_add_native_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vdi_fn_add_native_callback')
ANF: vhdi_dt_get_type('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('/home/ICer/shaw/riscv_core/sim/simv_riscv_core: undefined symbol: vhdi_node_ist_get_value_addr')
VCS compile option:
 option[0]: /home/ICer/shaw/riscv_core/sim/simv_riscv_core
 option[1]: +v2k
 option[2]: +notimingchec
 option[3]: +nospecify
 option[4]: +vcs+flush+all
 option[5]: +define+FSDB
 option[6]: -a
 option[7]: /home/ICer/shaw/riscv_core/log/compile.log
 option[8]: /home/synopsys/vcs-mx/O-2018.09-1/linux64/bin/vcs1
 option[9]: -Mcc=gcc
 option[10]: -Mcplusplus=g++
 option[11]: -Masflags=
 option[12]: -Mcfl= -pipe -fPIC -O -I/home/synopsys/vcs-mx/O-2018.09-1/include 
 option[13]: -Mxcflags= -pipe -fPIC -I/home/synopsys/vcs-mx/O-2018.09-1/include
 option[14]: -Mldflags= -rdynamic 
 option[15]: -Mout=/home/ICer/shaw/riscv_core/sim/simv_riscv_core
 option[16]: -Mamsrun=
 option[17]: -Mvcsaceobjs=
 option[18]: -Mobjects= /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/libvirsim.so /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/liberrorinf.so /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/libsnpsmalloc.so /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/libvfs.so 
 option[19]: -Mexternalobj=
 option[20]: -Msaverestoreobj=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o
 option[21]: -Mcrt0=
 option[22]: -Mcrtn=
 option[23]: -Mcsrc=
 option[24]: -Msyslibs=/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[25]: -l
 option[26]: /home/ICer/shaw/riscv_core/log/compile.log
 option[27]: -Xvcs_run_simv=1
 option[28]: -full64
 option[29]: +v2k
 option[30]: -timescale=1ns/1ns
 option[31]: -debug_access+all+bc
 option[32]: +vpi
 option[33]: +vcsd
 option[34]: +memcbk
 option[35]: +itf+/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcsdp.tab
 option[36]: -debug_region+cell
 option[37]: +notimingchec
 option[38]: +nospecify
 option[39]: +vcs+flush+all
 option[40]: -fsdb
 option[41]: -P
 option[42]: /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
 option[43]: +define+FSDB
 option[44]: -o
 option[45]: /home/ICer/shaw/riscv_core/sim/simv_riscv_core
 option[46]: -picarchive
 option[47]: -debug_acc+fsdb
 option[48]: -sverilog
 option[49]: -gen_obj
 option[50]: +incdir+../source
 option[51]: -f
 option[52]: /home/ICer/shaw/riscv_core/filelist/filelist.f
 option[53]: -load
 option[54]: /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
 option[55]: timescale=1ns/1ns
Chronologic Simulation VCS Release O-2018.09-1_Full64
Linux 3.10.0-1160.6.1.el7.x86_64 #1 SMP Tue Nov 17 13:59:11 UTC 2020 x86_64
CPU cores: 8
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
XDG_VTNR=1
LC_PAPER=zh_CN.UTF-8
SSH_AGENT_PID=3415
XDG_SESSION_ID=2
HOSTNAME=IC_EDA
LC_MONETARY=zh_CN.UTF-8
DBUS_STARTER_ADDRESS=unix:abstract=/tmp/dbus-h3VArCBjnK,guid=baf836f5e831f62e25d15d6061eced19
UNAME=/bin/uname
IMSETTINGS_INTEGRATE_DESKTOP=yes
SCRNAME=vcs
VCS_DEPTH=0
SHELL=/bin/bash
VTE_VERSION=5204
XDG_MENU_PREFIX=gnome-
TERM=xterm-256color
MAKEFLAGS=
HISTSIZE=1000
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/5c79acde_89de_4ece_bb62_f325904379ed
LC_NUMERIC=zh_CN.UTF-8
VCS_LOG_FILE=/home/ICer/shaw/riscv_core/log/compile.log
QTDIR=/usr/lib/qt-3.3
QTINC=/usr/lib/qt-3.3/include
LC_ALL=C
QT_GRAPHICSSYSTEM_CHECKED=1
IMSETTINGS_MODULE=none
USER=ICer
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib:/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64
GNOME_TERMINAL_SERVICE=:1.251
SCRIPT_NAME=vcs
VCS_MX_HOME_INTERNAL=1
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
DVE_HOME=/home/synopsys/vcs-mx/O-2018.09-1
USERNAME=ICer
SESSION_MANAGER=local/unix:@/tmp/.ICE-unix/3278,unix/unix:/tmp/.ICE-unix/3278
MAKELEVEL=1
OVA_UUM=0
MFLAGS=
VCS_MODE_FLAG=64
GNOME_SHELL_SESSION_MODE=classic
DESKTOP_SESSION=gnome-classic
PATH=.:/home/Xilinx/SDK/2019.1/bin:/home/Xilinx/SDK/2019.1/gnu/microblaze/lin/bin:/home/Xilinx/SDK/2019.1/gnu/arm/lin/bin:/home/Xilinx/SDK/2019.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/Xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/Xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/Xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-linux/bin:/home/Xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-none/bin:/home/Xilinx/SDK/2019.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/Xilinx/SDK/2019.1/tps/lnx64/cmake-3.3.2/bin:/home/Xilinx/Vivado/2019.1/bin:/home/Xilinx/DocNav:/usr/lib/qt-3.3/bin:/usr/local/bin:/usr/local/sbin:/usr/bin:/usr/sbin:/bin:/sbin:/home/synopsys/pts/O-2018.06-SP1/bin:/home/synopsys/icc2/O-2018.06-SP1/bin:/home/synopsys/syn/O-2018.06-SP1/bin:/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME//bin:/home/synopsys/vcs-mx/O-2018.09-1/gui/dve/bin:/home/synopsys/vcs-mx/O-2018.09-1/bin:/home/synopsys/verdi/Verdi_O-2018.09-SP2/bin:/home/synopsys/scl/2018.06/linux64/bin
MAIL=/var/spool/mail/ICer
PT_HOME=/home/synopsys/pts/O-2018.06-SP1
QT_IM_MODULE=ibus
VERDI_HOME=/home/synopsys/verdi/Verdi_O-2018.09-SP2
XDG_SESSION_TYPE=x11
PWD=/home/ICer/shaw/riscv_core/makefile
XMODIFIERS=@im=ibus
VCS_HOME=/home/synopsys/vcs-mx/O-2018.09-1
LANG=zh_CN.UTF-8
GDM_LANG=zh_CN.UTF-8
KDEDIRS=/usr
VCS_ARCH_OVERRIDE=linux
LC_MEASUREMENT=zh_CN.UTF-8
VMR_MODE_FLAG=64
GDMSESSION=gnome-classic
LM_LICENSE_FILE=27000@IC_EDA
XILINX_VIVADO=/home/Xilinx/Vivado/2019.1
HISTCONTROL=ignoredups
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20220128091320_55504
DBUS_STARTER_BUS_TYPE=session
HOME=/home/ICer
XDG_SEAT=seat0
SHLVL=4
ICC2_HOME=/home/synopsys/icc2/O-2018.06-SP1
GNOME_DESKTOP_SESSION_ID=this-is-deprecated
VCS_COM=/home/synopsys/vcs-mx/O-2018.09-1/linux64/bin/vcs1
XDG_SESSION_DESKTOP=gnome-classic
LOGNAME=ICer
DC_HOME=/home/synopsys/syn/O-2018.06-SP1
QTLIB=/usr/lib/qt-3.3/lib
SPYGLASS_HOME=/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/
XDG_DATA_DIRS=/home/ICer/.local/share/flatpak/exports/share/:/var/lib/flatpak/exports/share/:/usr/local/share/:/usr/share/
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-h3VArCBjnK,guid=baf836f5e831f62e25d15d6061eced19
LESSOPEN=||/usr/bin/lesspipe.sh %s
SCL_HOME=/home/synopsys/scl/2018.06
sysc_uni_pwd=/home/ICer/shaw/riscv_core/makefile
WINDOWPATH=1
XDG_RUNTIME_DIR=/run/user/1000
DISPLAY=:0
VCS_ARCH=linux64
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
TOOL_HOME=/home/synopsys/vcs-mx/O-2018.09-1/linux64
XDG_CURRENT_DESKTOP=GNOME-Classic:GNOME
LC_TIME=zh_CN.UTF-8
XAUTHORITY=/run/gdm/auth-for-ICer-pSnOFj/database
COLORTERM=truecolor
_=/home/ICer/shaw/riscv_core/sim/simv_riscv_core
OLDPWD=/home/ICer/shaw/riscv_core/sim/simv_riscv_core.daidir/debug_dump/fsearch
VCS_HEAP_EXEC=true
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/home/synopsys/vcs-mx/O-2018.09-1/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
Runtime command line arguments:
argv[0]=/home/ICer/shaw/riscv_core/sim/simv_riscv_core
argv[1]=+v2k
argv[2]=+notimingchec
argv[3]=+nospecify
argv[4]=+vcs+flush+all
argv[5]=+define+FSDB
argv[6]=-a
argv[7]=/home/ICer/shaw/riscv_core/log/compile.log
292 profile - 100
          CPU/Mem usage: 0.020 sys,  0.140 user,  250.45M mem
293 Fri Jan 28 17:13:21 2022
294 pliAppInit
295 FSDB_GATE is set.
296 FSDB_RTL is set.
297 Enable Parallel Dumping.
298 pliAppMiscSet: New Sim Round
299 pliEntryInit
300 LIBSSCORE=found /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/lib/LINUXAMD64/libsscore_vcs201809.so through $NOVAS_HOME setting.
301 FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
302 (C) 1996 - 2019 by Synopsys, Inc.
303 sps_call_fsdbDumpfile_main at 0 : /home/ICer/shaw/riscv_core/source/sim_core_top.v(65)
304 argv[0]: (wave_core_top.fsdb)
305 *Verdi* : Create FSDB file 'wave_core_top.fsdb'
306 compile option from '/home/ICer/shaw/riscv_core/sim/simv_riscv_core.daidir/vcs_rebuild'.
307   "vcs '-R' '-full64' '-sverilog' '+v2k' '-timescale=1ns/1ns' '-debug_all' '+notimingchec' '+nospecify' '+vcs+flush+all' '-fsdb' '+define+FSDB' '+incdir+../source' '-o' '/home/ICer/shaw/riscv_core/sim/simv_riscv_core' '-f' '/home/ICer/shaw/riscv_core/filelist/filelist.f' '-l' '/home/ICer/shaw/riscv_core/log/compile.log' 2>&1"
308 FSDB_VCS_ENABLE_FAST_VC is enable
309 sps_call_fsdbDumpvars_vd_main at 0 : /home/ICer/shaw/riscv_core/source/sim_core_top.v(66)
310 [spi_vcs_vd_ppi_create_root]: no upf option
311 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
312 *Verdi* : Begin traversing the scopes, layer (0).
313 *Verdi* : End of traversing.
314 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.150 user,  346.99M mem
                   incr: 0.010 sys,  0.010 user,  9.01M mem
                   accu: 0.010 sys,  0.010 user,  9.01M mem
              accu incr: 0.010 sys,  0.010 user,  9.01M mem

          Count usage: 1708 var,  1095 idcode,  171 callback
                 incr: 1708 var,  1095 idcode,  171 callback
                 accu: 1708 var,  1095 idcode,  171 callback
            accu incr: 1708 var,  1095 idcode,  171 callback
315 Fri Jan 28 17:13:21 2022
316 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.150 user,  348.05M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.010 sys,  0.010 user,  10.06M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 1708 var,  1095 idcode,  171 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1708 var,  1095 idcode,  171 callback
            accu incr: 0 var,  0 idcode,  0 callback
317 Fri Jan 28 17:13:21 2022
318 End of simulation at 200
319 Fri Jan 28 17:13:21 2022
320 Begin FSDB profile info:
321 FSDB Writer : bc1(156) bcn(273) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.003710) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
322 End FSDB profile info
323 Parallel profile    -  Flush:3 Expand:0 ProduceWait:0 ConsumerWait:0 BlockUsed:0
324                        ProduceTime:0.206275108 ConsumerTime:0.000000000 Buffer:64MB
325 SimExit
326 Sim process exit
