-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_7_ce0 : OUT STD_LOGIC;
    C_7_we0 : OUT STD_LOGIC;
    C_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_6_ce0 : OUT STD_LOGIC;
    C_6_we0 : OUT STD_LOGIC;
    C_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_5_ce0 : OUT STD_LOGIC;
    C_5_we0 : OUT STD_LOGIC;
    C_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_4_ce0 : OUT STD_LOGIC;
    C_4_we0 : OUT STD_LOGIC;
    C_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_3_ce0 : OUT STD_LOGIC;
    C_3_we0 : OUT STD_LOGIC;
    C_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_2_ce0 : OUT STD_LOGIC;
    C_2_we0 : OUT STD_LOGIC;
    C_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_1_ce0 : OUT STD_LOGIC;
    C_1_we0 : OUT STD_LOGIC;
    C_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_0_ce0 : OUT STD_LOGIC;
    C_0_we0 : OUT STD_LOGIC;
    C_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_bank_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln100_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln106_9_fu_982_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_9_reg_3116 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_9_reg_3116_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_39_fu_998_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_39_reg_3168 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_42_fu_1038_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_42_reg_3173 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_45_fu_1078_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_45_reg_3178 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_48_fu_1118_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_48_reg_3183 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_51_fu_1158_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_51_reg_3188 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_54_fu_1198_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_54_reg_3193 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_57_fu_1238_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_57_reg_3198 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_60_fu_1278_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_60_reg_3203 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_3_fu_1550_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_3_reg_3208 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_7_fu_1769_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_7_reg_3213 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_11_fu_1988_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_11_reg_3218 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_15_fu_2207_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_15_reg_3223 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_19_fu_2426_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_19_reg_3228 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_23_fu_2645_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_23_reg_3233 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_27_fu_2864_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_27_reg_3238 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_31_fu_3083_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln106_31_reg_3243 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal b_fu_260 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln101_fu_1318_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_b_load : STD_LOGIC_VECTOR (3 downto 0);
    signal i_fu_264 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln100_1_fu_952_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_268 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln100_1_fu_920_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (11 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal C_0_we0_local : STD_LOGIC;
    signal C_0_ce0_local : STD_LOGIC;
    signal C_1_we0_local : STD_LOGIC;
    signal C_1_ce0_local : STD_LOGIC;
    signal C_2_we0_local : STD_LOGIC;
    signal C_2_ce0_local : STD_LOGIC;
    signal C_3_we0_local : STD_LOGIC;
    signal C_3_ce0_local : STD_LOGIC;
    signal C_4_we0_local : STD_LOGIC;
    signal C_4_ce0_local : STD_LOGIC;
    signal C_5_we0_local : STD_LOGIC;
    signal C_5_ce0_local : STD_LOGIC;
    signal C_6_we0_local : STD_LOGIC;
    signal C_6_ce0_local : STD_LOGIC;
    signal C_7_we0_local : STD_LOGIC;
    signal C_7_ce0_local : STD_LOGIC;
    signal icmp_ln101_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln100_fu_932_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln106_fu_960_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln100_fu_944_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_964_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln106_8_fu_972_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln106_8_fu_976_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_39_fu_998_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln101_fu_994_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_1038_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_45_fu_1078_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_48_fu_1118_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_51_fu_1158_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_54_fu_1198_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_57_fu_1238_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_60_fu_1278_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln106_fu_864_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_73_fu_1366_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_fu_1356_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_fu_1382_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln106_fu_1386_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_75_fu_1392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_1374_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1420_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_41_fu_1434_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln106_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_1_fu_1442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_2_fu_1448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_1412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_1_fu_1462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_1_fu_1468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_fu_1454_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_2_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1348_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_3_fu_1500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_1_fu_1474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_2_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_4_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_16_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_4_fu_1524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_3_fu_1506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_5_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_1_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_2_fu_1536_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln106_1_fu_868_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_81_fu_1585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln106_1_fu_1575_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_1_fu_1601_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln106_1_fu_1605_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_83_fu_1611_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_1593_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_5_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_1639_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_44_fu_1653_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln106_6_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_4_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_5_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_1631_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_3_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_6_fu_1681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_7_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_4_fu_1673_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_7_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_1567_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_2_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_8_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_5_fu_1693_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_8_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_10_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_17_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_9_fu_1743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_9_fu_1725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_11_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_3_fu_1763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_6_fu_1755_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln106_2_fu_872_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_89_fu_1804_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln106_2_fu_1794_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_2_fu_1820_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln106_2_fu_1824_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_91_fu_1830_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_1812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_10_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1858_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_47_fu_1872_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln106_12_fu_1844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_7_fu_1880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_8_fu_1886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_1850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_6_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_11_fu_1900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_13_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_8_fu_1892_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_12_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_1786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_4_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_13_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_9_fu_1912_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_14_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_16_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_18_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_14_fu_1962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_15_fu_1944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_17_fu_1968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_5_fu_1982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_10_fu_1974_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln106_3_fu_876_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_97_fu_2023_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln106_3_fu_2013_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_3_fu_2039_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln106_3_fu_2043_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_99_fu_2049_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_2031_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_15_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2077_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_50_fu_2091_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln106_18_fu_2063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_10_fu_2099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_11_fu_2105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_2069_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_9_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_16_fu_2119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_19_fu_2125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_12_fu_2111_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_17_fu_2145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_2005_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_6_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_18_fu_2157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_13_fu_2131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_20_fu_2139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_22_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_19_fu_2175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_19_fu_2181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_21_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_23_fu_2187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_7_fu_2201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_14_fu_2193_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln106_4_fu_880_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_104_fu_2242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln106_4_fu_2232_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_4_fu_2258_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln106_4_fu_2262_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_106_fu_2268_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_2250_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_20_fu_2276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_2296_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_53_fu_2310_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln106_24_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_13_fu_2318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_14_fu_2324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_2288_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_12_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_21_fu_2338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_25_fu_2344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_16_fu_2330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_22_fu_2364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_2224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_8_fu_2370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_23_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_17_fu_2350_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_26_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_28_fu_2388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_20_fu_2394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_24_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_27_fu_2382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_29_fu_2406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_9_fu_2420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_18_fu_2412_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln106_5_fu_884_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_109_fu_2461_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln106_5_fu_2451_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_5_fu_2477_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln106_5_fu_2481_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_111_fu_2487_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_2469_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_25_fu_2495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_2515_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_56_fu_2529_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln106_30_fu_2501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_16_fu_2537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_17_fu_2543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_fu_2507_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_15_fu_2523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_26_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_31_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_20_fu_2549_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_27_fu_2583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_2443_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_10_fu_2589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_28_fu_2595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_21_fu_2569_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_32_fu_2577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_34_fu_2607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_21_fu_2613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_29_fu_2619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_33_fu_2601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_35_fu_2625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_11_fu_2639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_22_fu_2631_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln106_6_fu_888_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_114_fu_2680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln106_6_fu_2670_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_6_fu_2696_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln106_6_fu_2700_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_116_fu_2706_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_fu_2688_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_30_fu_2714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_2734_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_59_fu_2748_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln106_36_fu_2720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_19_fu_2756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_20_fu_2762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_fu_2726_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_18_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_31_fu_2776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_37_fu_2782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_24_fu_2768_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_32_fu_2802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_fu_2662_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_12_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_33_fu_2814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_25_fu_2788_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_38_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_40_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_22_fu_2832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_34_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_39_fu_2820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_41_fu_2844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_13_fu_2858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_26_fu_2850_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln106_7_fu_892_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_119_fu_2899_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln106_7_fu_2889_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_7_fu_2915_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln106_7_fu_2919_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_121_fu_2925_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_fu_2907_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_35_fu_2933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_2953_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_62_fu_2967_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln106_42_fu_2939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_22_fu_2975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_23_fu_2981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_fu_2945_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_21_fu_2961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_36_fu_2995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_43_fu_3001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_28_fu_2987_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_37_fu_3021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_fu_2881_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_14_fu_3027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_38_fu_3033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_29_fu_3007_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_44_fu_3015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_46_fu_3045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_23_fu_3051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_39_fu_3057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_45_fu_3039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_47_fu_3063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_15_fu_3077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_30_fu_3069_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_39_fu_998_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_998_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_998_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_998_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_998_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_998_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_998_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_998_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_1038_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_1038_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_1038_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_1038_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_1038_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_1038_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_1038_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_1038_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1078_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1078_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1078_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1078_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1078_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1078_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1078_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1078_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_1118_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_1118_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_1118_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_1118_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_1118_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_1118_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_1118_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_1118_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_1158_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_1158_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_1158_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_1158_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_1158_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_1158_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_1158_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_1158_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1198_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1198_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1198_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1198_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1198_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1198_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1198_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1198_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_1238_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_1238_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_1238_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_1238_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_1238_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_1238_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_1238_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_1238_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_fu_1278_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_fu_1278_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_fu_1278_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_fu_1278_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_fu_1278_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_fu_1278_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_fu_1278_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_fu_1278_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_17_3_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U257 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_39_reg_3168,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0,
        dout => mul_ln106_fu_864_p2);

    mul_24s_24s_48_1_1_U258 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_42_reg_3173,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0,
        dout => mul_ln106_1_fu_868_p2);

    mul_24s_24s_48_1_1_U259 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_45_reg_3178,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0,
        dout => mul_ln106_2_fu_872_p2);

    mul_24s_24s_48_1_1_U260 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_48_reg_3183,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0,
        dout => mul_ln106_3_fu_876_p2);

    mul_24s_24s_48_1_1_U261 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_51_reg_3188,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        dout => mul_ln106_4_fu_880_p2);

    mul_24s_24s_48_1_1_U262 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_54_reg_3193,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0,
        dout => mul_ln106_5_fu_884_p2);

    mul_24s_24s_48_1_1_U263 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_57_reg_3198,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        dout => mul_ln106_6_fu_888_p2);

    mul_24s_24s_48_1_1_U264 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_60_reg_3203,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0,
        dout => mul_ln106_7_fu_892_p2);

    sparsemux_17_3_24_1_1_U265 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_bank_reload,
        din1 => scale_bank_1_reload,
        din2 => scale_bank_2_reload,
        din3 => scale_bank_3_reload,
        din4 => scale_bank_4_reload,
        din5 => scale_bank_5_reload,
        din6 => scale_bank_6_reload,
        din7 => scale_bank_7_reload,
        def => tmp_39_fu_998_p17,
        sel => trunc_ln101_fu_994_p1,
        dout => tmp_39_fu_998_p19);

    sparsemux_17_3_24_1_1_U266 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_bank_8_reload,
        din1 => scale_bank_9_reload,
        din2 => scale_bank_10_reload,
        din3 => scale_bank_11_reload,
        din4 => scale_bank_12_reload,
        din5 => scale_bank_13_reload,
        din6 => scale_bank_14_reload,
        din7 => scale_bank_15_reload,
        def => tmp_42_fu_1038_p17,
        sel => trunc_ln101_fu_994_p1,
        dout => tmp_42_fu_1038_p19);

    sparsemux_17_3_24_1_1_U267 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_bank_16_reload,
        din1 => scale_bank_17_reload,
        din2 => scale_bank_18_reload,
        din3 => scale_bank_19_reload,
        din4 => scale_bank_20_reload,
        din5 => scale_bank_21_reload,
        din6 => scale_bank_22_reload,
        din7 => scale_bank_23_reload,
        def => tmp_45_fu_1078_p17,
        sel => trunc_ln101_fu_994_p1,
        dout => tmp_45_fu_1078_p19);

    sparsemux_17_3_24_1_1_U268 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_bank_24_reload,
        din1 => scale_bank_25_reload,
        din2 => scale_bank_26_reload,
        din3 => scale_bank_27_reload,
        din4 => scale_bank_28_reload,
        din5 => scale_bank_29_reload,
        din6 => scale_bank_30_reload,
        din7 => scale_bank_31_reload,
        def => tmp_48_fu_1118_p17,
        sel => trunc_ln101_fu_994_p1,
        dout => tmp_48_fu_1118_p19);

    sparsemux_17_3_24_1_1_U269 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_bank_32_reload,
        din1 => scale_bank_33_reload,
        din2 => scale_bank_34_reload,
        din3 => scale_bank_35_reload,
        din4 => scale_bank_36_reload,
        din5 => scale_bank_37_reload,
        din6 => scale_bank_38_reload,
        din7 => scale_bank_39_reload,
        def => tmp_51_fu_1158_p17,
        sel => trunc_ln101_fu_994_p1,
        dout => tmp_51_fu_1158_p19);

    sparsemux_17_3_24_1_1_U270 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_bank_40_reload,
        din1 => scale_bank_41_reload,
        din2 => scale_bank_42_reload,
        din3 => scale_bank_43_reload,
        din4 => scale_bank_44_reload,
        din5 => scale_bank_45_reload,
        din6 => scale_bank_46_reload,
        din7 => scale_bank_47_reload,
        def => tmp_54_fu_1198_p17,
        sel => trunc_ln101_fu_994_p1,
        dout => tmp_54_fu_1198_p19);

    sparsemux_17_3_24_1_1_U271 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_bank_48_reload,
        din1 => scale_bank_49_reload,
        din2 => scale_bank_50_reload,
        din3 => scale_bank_51_reload,
        din4 => scale_bank_52_reload,
        din5 => scale_bank_53_reload,
        din6 => scale_bank_54_reload,
        din7 => scale_bank_55_reload,
        def => tmp_57_fu_1238_p17,
        sel => trunc_ln101_fu_994_p1,
        dout => tmp_57_fu_1238_p19);

    sparsemux_17_3_24_1_1_U272 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_bank_56_reload,
        din1 => scale_bank_57_reload,
        din2 => scale_bank_58_reload,
        din3 => scale_bank_59_reload,
        din4 => scale_bank_60_reload,
        din5 => scale_bank_61_reload,
        din6 => scale_bank_62_reload,
        din7 => scale_bank_63_reload,
        def => tmp_60_fu_1278_p17,
        sel => trunc_ln101_fu_994_p1,
        dout => tmp_60_fu_1278_p19);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    b_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln100_fu_914_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    b_fu_260 <= add_ln101_fu_1318_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    b_fu_260 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    i_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln100_fu_914_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_264 <= select_ln100_1_fu_952_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_264 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln100_fu_914_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_268 <= add_ln100_1_fu_920_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_268 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                select_ln106_11_reg_3218 <= select_ln106_11_fu_1988_p3;
                select_ln106_15_reg_3223 <= select_ln106_15_fu_2207_p3;
                select_ln106_19_reg_3228 <= select_ln106_19_fu_2426_p3;
                select_ln106_23_reg_3233 <= select_ln106_23_fu_2645_p3;
                select_ln106_27_reg_3238 <= select_ln106_27_fu_2864_p3;
                select_ln106_31_reg_3243 <= select_ln106_31_fu_3083_p3;
                select_ln106_3_reg_3208 <= select_ln106_3_fu_1550_p3;
                select_ln106_7_reg_3213 <= select_ln106_7_fu_1769_p3;
                tmp_39_reg_3168 <= tmp_39_fu_998_p19;
                tmp_42_reg_3173 <= tmp_42_fu_1038_p19;
                tmp_45_reg_3178 <= tmp_45_fu_1078_p19;
                tmp_48_reg_3183 <= tmp_48_fu_1118_p19;
                tmp_51_reg_3188 <= tmp_51_fu_1158_p19;
                tmp_54_reg_3193 <= tmp_54_fu_1198_p19;
                tmp_57_reg_3198 <= tmp_57_fu_1238_p19;
                tmp_60_reg_3203 <= tmp_60_fu_1278_p19;
                    zext_ln106_9_reg_3116(10 downto 0) <= zext_ln106_9_fu_982_p1(10 downto 0);
                    zext_ln106_9_reg_3116_pp0_iter1_reg(10 downto 0) <= zext_ln106_9_reg_3116(10 downto 0);
            end if;
        end if;
    end process;
    zext_ln106_9_reg_3116(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln106_9_reg_3116_pp0_iter1_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_0_address0 <= zext_ln106_9_reg_3116_pp0_iter1_reg(11 - 1 downto 0);
    C_0_ce0 <= C_0_ce0_local;

    C_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_0_ce0_local <= ap_const_logic_1;
        else 
            C_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_0_d0 <= select_ln106_3_reg_3208;
    C_0_we0 <= C_0_we0_local;

    C_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_0_we0_local <= ap_const_logic_1;
        else 
            C_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_address0 <= zext_ln106_9_reg_3116_pp0_iter1_reg(11 - 1 downto 0);
    C_1_ce0 <= C_1_ce0_local;

    C_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_ce0_local <= ap_const_logic_1;
        else 
            C_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_d0 <= select_ln106_7_reg_3213;
    C_1_we0 <= C_1_we0_local;

    C_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_we0_local <= ap_const_logic_1;
        else 
            C_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_address0 <= zext_ln106_9_reg_3116_pp0_iter1_reg(11 - 1 downto 0);
    C_2_ce0 <= C_2_ce0_local;

    C_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_ce0_local <= ap_const_logic_1;
        else 
            C_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_d0 <= select_ln106_11_reg_3218;
    C_2_we0 <= C_2_we0_local;

    C_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_we0_local <= ap_const_logic_1;
        else 
            C_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_address0 <= zext_ln106_9_reg_3116_pp0_iter1_reg(11 - 1 downto 0);
    C_3_ce0 <= C_3_ce0_local;

    C_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_ce0_local <= ap_const_logic_1;
        else 
            C_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_d0 <= select_ln106_15_reg_3223;
    C_3_we0 <= C_3_we0_local;

    C_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_we0_local <= ap_const_logic_1;
        else 
            C_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_4_address0 <= zext_ln106_9_reg_3116_pp0_iter1_reg(11 - 1 downto 0);
    C_4_ce0 <= C_4_ce0_local;

    C_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_4_ce0_local <= ap_const_logic_1;
        else 
            C_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_4_d0 <= select_ln106_19_reg_3228;
    C_4_we0 <= C_4_we0_local;

    C_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_4_we0_local <= ap_const_logic_1;
        else 
            C_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_5_address0 <= zext_ln106_9_reg_3116_pp0_iter1_reg(11 - 1 downto 0);
    C_5_ce0 <= C_5_ce0_local;

    C_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_5_ce0_local <= ap_const_logic_1;
        else 
            C_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_5_d0 <= select_ln106_23_reg_3233;
    C_5_we0 <= C_5_we0_local;

    C_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_5_we0_local <= ap_const_logic_1;
        else 
            C_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_6_address0 <= zext_ln106_9_reg_3116_pp0_iter1_reg(11 - 1 downto 0);
    C_6_ce0 <= C_6_ce0_local;

    C_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_6_ce0_local <= ap_const_logic_1;
        else 
            C_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_6_d0 <= select_ln106_27_reg_3238;
    C_6_we0 <= C_6_we0_local;

    C_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_6_we0_local <= ap_const_logic_1;
        else 
            C_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_7_address0 <= zext_ln106_9_reg_3116_pp0_iter1_reg(11 - 1 downto 0);
    C_7_ce0 <= C_7_ce0_local;

    C_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_7_ce0_local <= ap_const_logic_1;
        else 
            C_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_7_d0 <= select_ln106_31_reg_3243;
    C_7_we0 <= C_7_we0_local;

    C_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_7_we0_local <= ap_const_logic_1;
        else 
            C_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln100_1_fu_920_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv12_1));
    add_ln100_fu_932_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln101_fu_1318_p2 <= std_logic_vector(unsigned(select_ln100_fu_944_p3) + unsigned(ap_const_lv4_1));
    add_ln106_1_fu_1605_p2 <= std_logic_vector(unsigned(trunc_ln106_1_fu_1575_p4) + unsigned(zext_ln106_1_fu_1601_p1));
    add_ln106_2_fu_1824_p2 <= std_logic_vector(unsigned(trunc_ln106_2_fu_1794_p4) + unsigned(zext_ln106_2_fu_1820_p1));
    add_ln106_3_fu_2043_p2 <= std_logic_vector(unsigned(trunc_ln106_3_fu_2013_p4) + unsigned(zext_ln106_3_fu_2039_p1));
    add_ln106_4_fu_2262_p2 <= std_logic_vector(unsigned(trunc_ln106_4_fu_2232_p4) + unsigned(zext_ln106_4_fu_2258_p1));
    add_ln106_5_fu_2481_p2 <= std_logic_vector(unsigned(trunc_ln106_5_fu_2451_p4) + unsigned(zext_ln106_5_fu_2477_p1));
    add_ln106_6_fu_2700_p2 <= std_logic_vector(unsigned(trunc_ln106_6_fu_2670_p4) + unsigned(zext_ln106_6_fu_2696_p1));
    add_ln106_7_fu_2919_p2 <= std_logic_vector(unsigned(trunc_ln106_7_fu_2889_p4) + unsigned(zext_ln106_7_fu_2915_p1));
    add_ln106_8_fu_976_p2 <= std_logic_vector(unsigned(tmp_s_fu_964_p3) + unsigned(zext_ln106_8_fu_972_p1));
    add_ln106_fu_1386_p2 <= std_logic_vector(unsigned(trunc_ln3_fu_1356_p4) + unsigned(zext_ln106_fu_1382_p1));
    and_ln106_10_fu_1731_p2 <= (tmp_83_fu_1611_p3 and select_ln106_5_fu_1693_p3);
    and_ln106_11_fu_1749_p2 <= (xor_ln106_9_fu_1743_p2 and tmp_77_fu_1567_p3);
    and_ln106_12_fu_1844_p2 <= (xor_ln106_10_fu_1838_p2 and tmp_90_fu_1812_p3);
    and_ln106_13_fu_1906_p2 <= (xor_ln106_11_fu_1900_p2 and icmp_ln106_6_fu_1866_p2);
    and_ln106_14_fu_1920_p2 <= (icmp_ln106_7_fu_1880_p2 and and_ln106_12_fu_1844_p2);
    and_ln106_15_fu_1944_p2 <= (xor_ln106_13_fu_1938_p2 and or_ln106_4_fu_1932_p2);
    and_ln106_16_fu_1950_p2 <= (tmp_91_fu_1830_p3 and select_ln106_9_fu_1912_p3);
    and_ln106_17_fu_1968_p2 <= (xor_ln106_14_fu_1962_p2 and tmp_85_fu_1786_p3);
    and_ln106_18_fu_2063_p2 <= (xor_ln106_15_fu_2057_p2 and tmp_98_fu_2031_p3);
    and_ln106_19_fu_2125_p2 <= (xor_ln106_16_fu_2119_p2 and icmp_ln106_9_fu_2085_p2);
    and_ln106_1_fu_1468_p2 <= (xor_ln106_1_fu_1462_p2 and icmp_ln106_fu_1428_p2);
    and_ln106_20_fu_2139_p2 <= (icmp_ln106_10_fu_2099_p2 and and_ln106_18_fu_2063_p2);
    and_ln106_21_fu_2163_p2 <= (xor_ln106_18_fu_2157_p2 and or_ln106_6_fu_2151_p2);
    and_ln106_22_fu_2169_p2 <= (tmp_99_fu_2049_p3 and select_ln106_13_fu_2131_p3);
    and_ln106_23_fu_2187_p2 <= (xor_ln106_19_fu_2181_p2 and tmp_93_fu_2005_p3);
    and_ln106_24_fu_2282_p2 <= (xor_ln106_20_fu_2276_p2 and tmp_105_fu_2250_p3);
    and_ln106_25_fu_2344_p2 <= (xor_ln106_21_fu_2338_p2 and icmp_ln106_12_fu_2304_p2);
    and_ln106_26_fu_2358_p2 <= (icmp_ln106_13_fu_2318_p2 and and_ln106_24_fu_2282_p2);
    and_ln106_27_fu_2382_p2 <= (xor_ln106_23_fu_2376_p2 and or_ln106_8_fu_2370_p2);
    and_ln106_28_fu_2388_p2 <= (tmp_106_fu_2268_p3 and select_ln106_17_fu_2350_p3);
    and_ln106_29_fu_2406_p2 <= (xor_ln106_24_fu_2400_p2 and tmp_101_fu_2224_p3);
    and_ln106_2_fu_1482_p2 <= (icmp_ln106_1_fu_1442_p2 and and_ln106_fu_1406_p2);
    and_ln106_30_fu_2501_p2 <= (xor_ln106_25_fu_2495_p2 and tmp_110_fu_2469_p3);
    and_ln106_31_fu_2563_p2 <= (xor_ln106_26_fu_2557_p2 and icmp_ln106_15_fu_2523_p2);
    and_ln106_32_fu_2577_p2 <= (icmp_ln106_16_fu_2537_p2 and and_ln106_30_fu_2501_p2);
    and_ln106_33_fu_2601_p2 <= (xor_ln106_28_fu_2595_p2 and or_ln106_10_fu_2589_p2);
    and_ln106_34_fu_2607_p2 <= (tmp_111_fu_2487_p3 and select_ln106_21_fu_2569_p3);
    and_ln106_35_fu_2625_p2 <= (xor_ln106_29_fu_2619_p2 and tmp_108_fu_2443_p3);
    and_ln106_36_fu_2720_p2 <= (xor_ln106_30_fu_2714_p2 and tmp_115_fu_2688_p3);
    and_ln106_37_fu_2782_p2 <= (xor_ln106_31_fu_2776_p2 and icmp_ln106_18_fu_2742_p2);
    and_ln106_38_fu_2796_p2 <= (icmp_ln106_19_fu_2756_p2 and and_ln106_36_fu_2720_p2);
    and_ln106_39_fu_2820_p2 <= (xor_ln106_33_fu_2814_p2 and or_ln106_12_fu_2808_p2);
    and_ln106_3_fu_1506_p2 <= (xor_ln106_3_fu_1500_p2 and or_ln106_fu_1494_p2);
    and_ln106_40_fu_2826_p2 <= (tmp_116_fu_2706_p3 and select_ln106_25_fu_2788_p3);
    and_ln106_41_fu_2844_p2 <= (xor_ln106_34_fu_2838_p2 and tmp_113_fu_2662_p3);
    and_ln106_42_fu_2939_p2 <= (xor_ln106_35_fu_2933_p2 and tmp_120_fu_2907_p3);
    and_ln106_43_fu_3001_p2 <= (xor_ln106_36_fu_2995_p2 and icmp_ln106_21_fu_2961_p2);
    and_ln106_44_fu_3015_p2 <= (icmp_ln106_22_fu_2975_p2 and and_ln106_42_fu_2939_p2);
    and_ln106_45_fu_3039_p2 <= (xor_ln106_38_fu_3033_p2 and or_ln106_14_fu_3027_p2);
    and_ln106_46_fu_3045_p2 <= (tmp_121_fu_2925_p3 and select_ln106_29_fu_3007_p3);
    and_ln106_47_fu_3063_p2 <= (xor_ln106_39_fu_3057_p2 and tmp_118_fu_2881_p3);
    and_ln106_4_fu_1512_p2 <= (tmp_75_fu_1392_p3 and select_ln106_1_fu_1474_p3);
    and_ln106_5_fu_1530_p2 <= (xor_ln106_4_fu_1524_p2 and tmp_fu_1348_p3);
    and_ln106_6_fu_1625_p2 <= (xor_ln106_5_fu_1619_p2 and tmp_82_fu_1593_p3);
    and_ln106_7_fu_1687_p2 <= (xor_ln106_6_fu_1681_p2 and icmp_ln106_3_fu_1647_p2);
    and_ln106_8_fu_1701_p2 <= (icmp_ln106_4_fu_1661_p2 and and_ln106_6_fu_1625_p2);
    and_ln106_9_fu_1725_p2 <= (xor_ln106_8_fu_1719_p2 and or_ln106_2_fu_1713_p2);
    and_ln106_fu_1406_p2 <= (xor_ln106_fu_1400_p2 and tmp_74_fu_1374_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln100_fu_914_p2)
    begin
        if (((icmp_ln100_fu_914_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_b_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, b_fu_260, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_b_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_b_load <= b_fu_260;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_264)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_264;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_268)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_268;
        end if; 
    end process;

    icmp_ln100_fu_914_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv12_800) else "0";
    icmp_ln101_fu_938_p2 <= "1" when (ap_sig_allocacmp_b_load = ap_const_lv4_8) else "0";
    icmp_ln106_10_fu_2099_p2 <= "1" when (tmp_50_fu_2091_p3 = ap_const_lv8_FF) else "0";
    icmp_ln106_11_fu_2105_p2 <= "1" when (tmp_50_fu_2091_p3 = ap_const_lv8_0) else "0";
    icmp_ln106_12_fu_2304_p2 <= "1" when (tmp_52_fu_2296_p3 = ap_const_lv7_7F) else "0";
    icmp_ln106_13_fu_2318_p2 <= "1" when (tmp_53_fu_2310_p3 = ap_const_lv8_FF) else "0";
    icmp_ln106_14_fu_2324_p2 <= "1" when (tmp_53_fu_2310_p3 = ap_const_lv8_0) else "0";
    icmp_ln106_15_fu_2523_p2 <= "1" when (tmp_55_fu_2515_p3 = ap_const_lv7_7F) else "0";
    icmp_ln106_16_fu_2537_p2 <= "1" when (tmp_56_fu_2529_p3 = ap_const_lv8_FF) else "0";
    icmp_ln106_17_fu_2543_p2 <= "1" when (tmp_56_fu_2529_p3 = ap_const_lv8_0) else "0";
    icmp_ln106_18_fu_2742_p2 <= "1" when (tmp_58_fu_2734_p3 = ap_const_lv7_7F) else "0";
    icmp_ln106_19_fu_2756_p2 <= "1" when (tmp_59_fu_2748_p3 = ap_const_lv8_FF) else "0";
    icmp_ln106_1_fu_1442_p2 <= "1" when (tmp_41_fu_1434_p3 = ap_const_lv8_FF) else "0";
    icmp_ln106_20_fu_2762_p2 <= "1" when (tmp_59_fu_2748_p3 = ap_const_lv8_0) else "0";
    icmp_ln106_21_fu_2961_p2 <= "1" when (tmp_61_fu_2953_p3 = ap_const_lv7_7F) else "0";
    icmp_ln106_22_fu_2975_p2 <= "1" when (tmp_62_fu_2967_p3 = ap_const_lv8_FF) else "0";
    icmp_ln106_23_fu_2981_p2 <= "1" when (tmp_62_fu_2967_p3 = ap_const_lv8_0) else "0";
    icmp_ln106_2_fu_1448_p2 <= "1" when (tmp_41_fu_1434_p3 = ap_const_lv8_0) else "0";
    icmp_ln106_3_fu_1647_p2 <= "1" when (tmp_43_fu_1639_p3 = ap_const_lv7_7F) else "0";
    icmp_ln106_4_fu_1661_p2 <= "1" when (tmp_44_fu_1653_p3 = ap_const_lv8_FF) else "0";
    icmp_ln106_5_fu_1667_p2 <= "1" when (tmp_44_fu_1653_p3 = ap_const_lv8_0) else "0";
    icmp_ln106_6_fu_1866_p2 <= "1" when (tmp_46_fu_1858_p3 = ap_const_lv7_7F) else "0";
    icmp_ln106_7_fu_1880_p2 <= "1" when (tmp_47_fu_1872_p3 = ap_const_lv8_FF) else "0";
    icmp_ln106_8_fu_1886_p2 <= "1" when (tmp_47_fu_1872_p3 = ap_const_lv8_0) else "0";
    icmp_ln106_9_fu_2085_p2 <= "1" when (tmp_49_fu_2077_p3 = ap_const_lv7_7F) else "0";
    icmp_ln106_fu_1428_p2 <= "1" when (tmp_40_fu_1420_p3 = ap_const_lv7_7F) else "0";
    or_ln106_10_fu_2589_p2 <= (xor_ln106_27_fu_2583_p2 or tmp_111_fu_2487_p3);
    or_ln106_11_fu_2639_p2 <= (and_ln106_35_fu_2625_p2 or and_ln106_33_fu_2601_p2);
    or_ln106_12_fu_2808_p2 <= (xor_ln106_32_fu_2802_p2 or tmp_116_fu_2706_p3);
    or_ln106_13_fu_2858_p2 <= (and_ln106_41_fu_2844_p2 or and_ln106_39_fu_2820_p2);
    or_ln106_14_fu_3027_p2 <= (xor_ln106_37_fu_3021_p2 or tmp_121_fu_2925_p3);
    or_ln106_15_fu_3077_p2 <= (and_ln106_47_fu_3063_p2 or and_ln106_45_fu_3039_p2);
    or_ln106_16_fu_1518_p2 <= (and_ln106_4_fu_1512_p2 or and_ln106_2_fu_1482_p2);
    or_ln106_17_fu_1737_p2 <= (and_ln106_8_fu_1701_p2 or and_ln106_10_fu_1731_p2);
    or_ln106_18_fu_1956_p2 <= (and_ln106_16_fu_1950_p2 or and_ln106_14_fu_1920_p2);
    or_ln106_19_fu_2175_p2 <= (and_ln106_22_fu_2169_p2 or and_ln106_20_fu_2139_p2);
    or_ln106_1_fu_1544_p2 <= (and_ln106_5_fu_1530_p2 or and_ln106_3_fu_1506_p2);
    or_ln106_20_fu_2394_p2 <= (and_ln106_28_fu_2388_p2 or and_ln106_26_fu_2358_p2);
    or_ln106_21_fu_2613_p2 <= (and_ln106_34_fu_2607_p2 or and_ln106_32_fu_2577_p2);
    or_ln106_22_fu_2832_p2 <= (and_ln106_40_fu_2826_p2 or and_ln106_38_fu_2796_p2);
    or_ln106_23_fu_3051_p2 <= (and_ln106_46_fu_3045_p2 or and_ln106_44_fu_3015_p2);
    or_ln106_2_fu_1713_p2 <= (xor_ln106_7_fu_1707_p2 or tmp_83_fu_1611_p3);
    or_ln106_3_fu_1763_p2 <= (and_ln106_9_fu_1725_p2 or and_ln106_11_fu_1749_p2);
    or_ln106_4_fu_1932_p2 <= (xor_ln106_12_fu_1926_p2 or tmp_91_fu_1830_p3);
    or_ln106_5_fu_1982_p2 <= (and_ln106_17_fu_1968_p2 or and_ln106_15_fu_1944_p2);
    or_ln106_6_fu_2151_p2 <= (xor_ln106_17_fu_2145_p2 or tmp_99_fu_2049_p3);
    or_ln106_7_fu_2201_p2 <= (and_ln106_23_fu_2187_p2 or and_ln106_21_fu_2163_p2);
    or_ln106_8_fu_2370_p2 <= (xor_ln106_22_fu_2364_p2 or tmp_106_fu_2268_p3);
    or_ln106_9_fu_2420_p2 <= (and_ln106_29_fu_2406_p2 or and_ln106_27_fu_2382_p2);
    or_ln106_fu_1494_p2 <= (xor_ln106_2_fu_1488_p2 or tmp_75_fu_1392_p3);
    select_ln100_1_fu_952_p3 <= 
        add_ln100_fu_932_p2 when (icmp_ln101_fu_938_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln100_fu_944_p3 <= 
        ap_const_lv4_0 when (icmp_ln101_fu_938_p2(0) = '1') else 
        ap_sig_allocacmp_b_load;
    select_ln106_10_fu_1974_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln106_15_fu_1944_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln106_11_fu_1988_p3 <= 
        select_ln106_10_fu_1974_p3 when (or_ln106_5_fu_1982_p2(0) = '1') else 
        add_ln106_2_fu_1824_p2;
    select_ln106_12_fu_2111_p3 <= 
        icmp_ln106_10_fu_2099_p2 when (and_ln106_18_fu_2063_p2(0) = '1') else 
        icmp_ln106_11_fu_2105_p2;
    select_ln106_13_fu_2131_p3 <= 
        and_ln106_19_fu_2125_p2 when (and_ln106_18_fu_2063_p2(0) = '1') else 
        icmp_ln106_10_fu_2099_p2;
    select_ln106_14_fu_2193_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln106_21_fu_2163_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln106_15_fu_2207_p3 <= 
        select_ln106_14_fu_2193_p3 when (or_ln106_7_fu_2201_p2(0) = '1') else 
        add_ln106_3_fu_2043_p2;
    select_ln106_16_fu_2330_p3 <= 
        icmp_ln106_13_fu_2318_p2 when (and_ln106_24_fu_2282_p2(0) = '1') else 
        icmp_ln106_14_fu_2324_p2;
    select_ln106_17_fu_2350_p3 <= 
        and_ln106_25_fu_2344_p2 when (and_ln106_24_fu_2282_p2(0) = '1') else 
        icmp_ln106_13_fu_2318_p2;
    select_ln106_18_fu_2412_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln106_27_fu_2382_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln106_19_fu_2426_p3 <= 
        select_ln106_18_fu_2412_p3 when (or_ln106_9_fu_2420_p2(0) = '1') else 
        add_ln106_4_fu_2262_p2;
    select_ln106_1_fu_1474_p3 <= 
        and_ln106_1_fu_1468_p2 when (and_ln106_fu_1406_p2(0) = '1') else 
        icmp_ln106_1_fu_1442_p2;
    select_ln106_20_fu_2549_p3 <= 
        icmp_ln106_16_fu_2537_p2 when (and_ln106_30_fu_2501_p2(0) = '1') else 
        icmp_ln106_17_fu_2543_p2;
    select_ln106_21_fu_2569_p3 <= 
        and_ln106_31_fu_2563_p2 when (and_ln106_30_fu_2501_p2(0) = '1') else 
        icmp_ln106_16_fu_2537_p2;
    select_ln106_22_fu_2631_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln106_33_fu_2601_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln106_23_fu_2645_p3 <= 
        select_ln106_22_fu_2631_p3 when (or_ln106_11_fu_2639_p2(0) = '1') else 
        add_ln106_5_fu_2481_p2;
    select_ln106_24_fu_2768_p3 <= 
        icmp_ln106_19_fu_2756_p2 when (and_ln106_36_fu_2720_p2(0) = '1') else 
        icmp_ln106_20_fu_2762_p2;
    select_ln106_25_fu_2788_p3 <= 
        and_ln106_37_fu_2782_p2 when (and_ln106_36_fu_2720_p2(0) = '1') else 
        icmp_ln106_19_fu_2756_p2;
    select_ln106_26_fu_2850_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln106_39_fu_2820_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln106_27_fu_2864_p3 <= 
        select_ln106_26_fu_2850_p3 when (or_ln106_13_fu_2858_p2(0) = '1') else 
        add_ln106_6_fu_2700_p2;
    select_ln106_28_fu_2987_p3 <= 
        icmp_ln106_22_fu_2975_p2 when (and_ln106_42_fu_2939_p2(0) = '1') else 
        icmp_ln106_23_fu_2981_p2;
    select_ln106_29_fu_3007_p3 <= 
        and_ln106_43_fu_3001_p2 when (and_ln106_42_fu_2939_p2(0) = '1') else 
        icmp_ln106_22_fu_2975_p2;
    select_ln106_2_fu_1536_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln106_3_fu_1506_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln106_30_fu_3069_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln106_45_fu_3039_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln106_31_fu_3083_p3 <= 
        select_ln106_30_fu_3069_p3 when (or_ln106_15_fu_3077_p2(0) = '1') else 
        add_ln106_7_fu_2919_p2;
    select_ln106_3_fu_1550_p3 <= 
        select_ln106_2_fu_1536_p3 when (or_ln106_1_fu_1544_p2(0) = '1') else 
        add_ln106_fu_1386_p2;
    select_ln106_4_fu_1673_p3 <= 
        icmp_ln106_4_fu_1661_p2 when (and_ln106_6_fu_1625_p2(0) = '1') else 
        icmp_ln106_5_fu_1667_p2;
    select_ln106_5_fu_1693_p3 <= 
        and_ln106_7_fu_1687_p2 when (and_ln106_6_fu_1625_p2(0) = '1') else 
        icmp_ln106_4_fu_1661_p2;
    select_ln106_6_fu_1755_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln106_9_fu_1725_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln106_7_fu_1769_p3 <= 
        select_ln106_6_fu_1755_p3 when (or_ln106_3_fu_1763_p2(0) = '1') else 
        add_ln106_1_fu_1605_p2;
    select_ln106_8_fu_1892_p3 <= 
        icmp_ln106_7_fu_1880_p2 when (and_ln106_12_fu_1844_p2(0) = '1') else 
        icmp_ln106_8_fu_1886_p2;
    select_ln106_9_fu_1912_p3 <= 
        and_ln106_13_fu_1906_p2 when (and_ln106_12_fu_1844_p2(0) = '1') else 
        icmp_ln106_7_fu_1880_p2;
    select_ln106_fu_1454_p3 <= 
        icmp_ln106_1_fu_1442_p2 when (and_ln106_fu_1406_p2(0) = '1') else 
        icmp_ln106_2_fu_1448_p2;
    tmp_100_fu_2069_p3 <= mul_ln106_3_fu_876_p2(40 downto 40);
    tmp_101_fu_2224_p3 <= mul_ln106_4_fu_880_p2(47 downto 47);
    tmp_104_fu_2242_p3 <= mul_ln106_4_fu_880_p2(15 downto 15);
    tmp_105_fu_2250_p3 <= mul_ln106_4_fu_880_p2(39 downto 39);
    tmp_106_fu_2268_p3 <= add_ln106_4_fu_2262_p2(23 downto 23);
    tmp_107_fu_2288_p3 <= mul_ln106_4_fu_880_p2(40 downto 40);
    tmp_108_fu_2443_p3 <= mul_ln106_5_fu_884_p2(47 downto 47);
    tmp_109_fu_2461_p3 <= mul_ln106_5_fu_884_p2(15 downto 15);
    tmp_110_fu_2469_p3 <= mul_ln106_5_fu_884_p2(39 downto 39);
    tmp_111_fu_2487_p3 <= add_ln106_5_fu_2481_p2(23 downto 23);
    tmp_112_fu_2507_p3 <= mul_ln106_5_fu_884_p2(40 downto 40);
    tmp_113_fu_2662_p3 <= mul_ln106_6_fu_888_p2(47 downto 47);
    tmp_114_fu_2680_p3 <= mul_ln106_6_fu_888_p2(15 downto 15);
    tmp_115_fu_2688_p3 <= mul_ln106_6_fu_888_p2(39 downto 39);
    tmp_116_fu_2706_p3 <= add_ln106_6_fu_2700_p2(23 downto 23);
    tmp_117_fu_2726_p3 <= mul_ln106_6_fu_888_p2(40 downto 40);
    tmp_118_fu_2881_p3 <= mul_ln106_7_fu_892_p2(47 downto 47);
    tmp_119_fu_2899_p3 <= mul_ln106_7_fu_892_p2(15 downto 15);
    tmp_120_fu_2907_p3 <= mul_ln106_7_fu_892_p2(39 downto 39);
    tmp_121_fu_2925_p3 <= add_ln106_7_fu_2919_p2(23 downto 23);
    tmp_122_fu_2945_p3 <= mul_ln106_7_fu_892_p2(40 downto 40);
    tmp_39_fu_998_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_40_fu_1420_p3 <= mul_ln106_fu_864_p2(47 downto 41);
    tmp_41_fu_1434_p3 <= mul_ln106_fu_864_p2(47 downto 40);
    tmp_42_fu_1038_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_43_fu_1639_p3 <= mul_ln106_1_fu_868_p2(47 downto 41);
    tmp_44_fu_1653_p3 <= mul_ln106_1_fu_868_p2(47 downto 40);
    tmp_45_fu_1078_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_46_fu_1858_p3 <= mul_ln106_2_fu_872_p2(47 downto 41);
    tmp_47_fu_1872_p3 <= mul_ln106_2_fu_872_p2(47 downto 40);
    tmp_48_fu_1118_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_49_fu_2077_p3 <= mul_ln106_3_fu_876_p2(47 downto 41);
    tmp_50_fu_2091_p3 <= mul_ln106_3_fu_876_p2(47 downto 40);
    tmp_51_fu_1158_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_52_fu_2296_p3 <= mul_ln106_4_fu_880_p2(47 downto 41);
    tmp_53_fu_2310_p3 <= mul_ln106_4_fu_880_p2(47 downto 40);
    tmp_54_fu_1198_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_55_fu_2515_p3 <= mul_ln106_5_fu_884_p2(47 downto 41);
    tmp_56_fu_2529_p3 <= mul_ln106_5_fu_884_p2(47 downto 40);
    tmp_57_fu_1238_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_58_fu_2734_p3 <= mul_ln106_6_fu_888_p2(47 downto 41);
    tmp_59_fu_2748_p3 <= mul_ln106_6_fu_888_p2(47 downto 40);
    tmp_60_fu_1278_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_61_fu_2953_p3 <= mul_ln106_7_fu_892_p2(47 downto 41);
    tmp_62_fu_2967_p3 <= mul_ln106_7_fu_892_p2(47 downto 40);
    tmp_73_fu_1366_p3 <= mul_ln106_fu_864_p2(15 downto 15);
    tmp_74_fu_1374_p3 <= mul_ln106_fu_864_p2(39 downto 39);
    tmp_75_fu_1392_p3 <= add_ln106_fu_1386_p2(23 downto 23);
    tmp_76_fu_1412_p3 <= mul_ln106_fu_864_p2(40 downto 40);
    tmp_77_fu_1567_p3 <= mul_ln106_1_fu_868_p2(47 downto 47);
    tmp_81_fu_1585_p3 <= mul_ln106_1_fu_868_p2(15 downto 15);
    tmp_82_fu_1593_p3 <= mul_ln106_1_fu_868_p2(39 downto 39);
    tmp_83_fu_1611_p3 <= add_ln106_1_fu_1605_p2(23 downto 23);
    tmp_84_fu_1631_p3 <= mul_ln106_1_fu_868_p2(40 downto 40);
    tmp_85_fu_1786_p3 <= mul_ln106_2_fu_872_p2(47 downto 47);
    tmp_89_fu_1804_p3 <= mul_ln106_2_fu_872_p2(15 downto 15);
    tmp_90_fu_1812_p3 <= mul_ln106_2_fu_872_p2(39 downto 39);
    tmp_91_fu_1830_p3 <= add_ln106_2_fu_1824_p2(23 downto 23);
    tmp_92_fu_1850_p3 <= mul_ln106_2_fu_872_p2(40 downto 40);
    tmp_93_fu_2005_p3 <= mul_ln106_3_fu_876_p2(47 downto 47);
    tmp_97_fu_2023_p3 <= mul_ln106_3_fu_876_p2(15 downto 15);
    tmp_98_fu_2031_p3 <= mul_ln106_3_fu_876_p2(39 downto 39);
    tmp_99_fu_2049_p3 <= add_ln106_3_fu_2043_p2(23 downto 23);
    tmp_fu_1348_p3 <= mul_ln106_fu_864_p2(47 downto 47);
    tmp_s_fu_964_p3 <= (trunc_ln106_fu_960_p1 & ap_const_lv3_0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= zext_ln106_9_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= zext_ln106_9_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= zext_ln106_9_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 <= zext_ln106_9_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 <= zext_ln106_9_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 <= zext_ln106_9_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 <= zext_ln106_9_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= zext_ln106_9_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln101_fu_994_p1 <= select_ln100_fu_944_p3(3 - 1 downto 0);
    trunc_ln106_1_fu_1575_p4 <= mul_ln106_1_fu_868_p2(39 downto 16);
    trunc_ln106_2_fu_1794_p4 <= mul_ln106_2_fu_872_p2(39 downto 16);
    trunc_ln106_3_fu_2013_p4 <= mul_ln106_3_fu_876_p2(39 downto 16);
    trunc_ln106_4_fu_2232_p4 <= mul_ln106_4_fu_880_p2(39 downto 16);
    trunc_ln106_5_fu_2451_p4 <= mul_ln106_5_fu_884_p2(39 downto 16);
    trunc_ln106_6_fu_2670_p4 <= mul_ln106_6_fu_888_p2(39 downto 16);
    trunc_ln106_7_fu_2889_p4 <= mul_ln106_7_fu_892_p2(39 downto 16);
    trunc_ln106_fu_960_p1 <= select_ln100_1_fu_952_p3(8 - 1 downto 0);
    trunc_ln3_fu_1356_p4 <= mul_ln106_fu_864_p2(39 downto 16);
    xor_ln106_10_fu_1838_p2 <= (tmp_91_fu_1830_p3 xor ap_const_lv1_1);
    xor_ln106_11_fu_1900_p2 <= (tmp_92_fu_1850_p3 xor ap_const_lv1_1);
    xor_ln106_12_fu_1926_p2 <= (select_ln106_8_fu_1892_p3 xor ap_const_lv1_1);
    xor_ln106_13_fu_1938_p2 <= (tmp_85_fu_1786_p3 xor ap_const_lv1_1);
    xor_ln106_14_fu_1962_p2 <= (or_ln106_18_fu_1956_p2 xor ap_const_lv1_1);
    xor_ln106_15_fu_2057_p2 <= (tmp_99_fu_2049_p3 xor ap_const_lv1_1);
    xor_ln106_16_fu_2119_p2 <= (tmp_100_fu_2069_p3 xor ap_const_lv1_1);
    xor_ln106_17_fu_2145_p2 <= (select_ln106_12_fu_2111_p3 xor ap_const_lv1_1);
    xor_ln106_18_fu_2157_p2 <= (tmp_93_fu_2005_p3 xor ap_const_lv1_1);
    xor_ln106_19_fu_2181_p2 <= (or_ln106_19_fu_2175_p2 xor ap_const_lv1_1);
    xor_ln106_1_fu_1462_p2 <= (tmp_76_fu_1412_p3 xor ap_const_lv1_1);
    xor_ln106_20_fu_2276_p2 <= (tmp_106_fu_2268_p3 xor ap_const_lv1_1);
    xor_ln106_21_fu_2338_p2 <= (tmp_107_fu_2288_p3 xor ap_const_lv1_1);
    xor_ln106_22_fu_2364_p2 <= (select_ln106_16_fu_2330_p3 xor ap_const_lv1_1);
    xor_ln106_23_fu_2376_p2 <= (tmp_101_fu_2224_p3 xor ap_const_lv1_1);
    xor_ln106_24_fu_2400_p2 <= (or_ln106_20_fu_2394_p2 xor ap_const_lv1_1);
    xor_ln106_25_fu_2495_p2 <= (tmp_111_fu_2487_p3 xor ap_const_lv1_1);
    xor_ln106_26_fu_2557_p2 <= (tmp_112_fu_2507_p3 xor ap_const_lv1_1);
    xor_ln106_27_fu_2583_p2 <= (select_ln106_20_fu_2549_p3 xor ap_const_lv1_1);
    xor_ln106_28_fu_2595_p2 <= (tmp_108_fu_2443_p3 xor ap_const_lv1_1);
    xor_ln106_29_fu_2619_p2 <= (or_ln106_21_fu_2613_p2 xor ap_const_lv1_1);
    xor_ln106_2_fu_1488_p2 <= (select_ln106_fu_1454_p3 xor ap_const_lv1_1);
    xor_ln106_30_fu_2714_p2 <= (tmp_116_fu_2706_p3 xor ap_const_lv1_1);
    xor_ln106_31_fu_2776_p2 <= (tmp_117_fu_2726_p3 xor ap_const_lv1_1);
    xor_ln106_32_fu_2802_p2 <= (select_ln106_24_fu_2768_p3 xor ap_const_lv1_1);
    xor_ln106_33_fu_2814_p2 <= (tmp_113_fu_2662_p3 xor ap_const_lv1_1);
    xor_ln106_34_fu_2838_p2 <= (or_ln106_22_fu_2832_p2 xor ap_const_lv1_1);
    xor_ln106_35_fu_2933_p2 <= (tmp_121_fu_2925_p3 xor ap_const_lv1_1);
    xor_ln106_36_fu_2995_p2 <= (tmp_122_fu_2945_p3 xor ap_const_lv1_1);
    xor_ln106_37_fu_3021_p2 <= (select_ln106_28_fu_2987_p3 xor ap_const_lv1_1);
    xor_ln106_38_fu_3033_p2 <= (tmp_118_fu_2881_p3 xor ap_const_lv1_1);
    xor_ln106_39_fu_3057_p2 <= (or_ln106_23_fu_3051_p2 xor ap_const_lv1_1);
    xor_ln106_3_fu_1500_p2 <= (tmp_fu_1348_p3 xor ap_const_lv1_1);
    xor_ln106_4_fu_1524_p2 <= (or_ln106_16_fu_1518_p2 xor ap_const_lv1_1);
    xor_ln106_5_fu_1619_p2 <= (tmp_83_fu_1611_p3 xor ap_const_lv1_1);
    xor_ln106_6_fu_1681_p2 <= (tmp_84_fu_1631_p3 xor ap_const_lv1_1);
    xor_ln106_7_fu_1707_p2 <= (select_ln106_4_fu_1673_p3 xor ap_const_lv1_1);
    xor_ln106_8_fu_1719_p2 <= (tmp_77_fu_1567_p3 xor ap_const_lv1_1);
    xor_ln106_9_fu_1743_p2 <= (or_ln106_17_fu_1737_p2 xor ap_const_lv1_1);
    xor_ln106_fu_1400_p2 <= (tmp_75_fu_1392_p3 xor ap_const_lv1_1);
    zext_ln106_1_fu_1601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_81_fu_1585_p3),24));
    zext_ln106_2_fu_1820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_89_fu_1804_p3),24));
    zext_ln106_3_fu_2039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_97_fu_2023_p3),24));
    zext_ln106_4_fu_2258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_104_fu_2242_p3),24));
    zext_ln106_5_fu_2477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_109_fu_2461_p3),24));
    zext_ln106_6_fu_2696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_114_fu_2680_p3),24));
    zext_ln106_7_fu_2915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_119_fu_2899_p3),24));
    zext_ln106_8_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln100_fu_944_p3),11));
    zext_ln106_9_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln106_8_fu_976_p2),64));
    zext_ln106_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_fu_1366_p3),24));
end behav;
