Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu Dec  8 13:15:30 2022
| Host         : pcetu-189 running 64-bit major release  (build 9200)
| Command      : report_drc -file HDMI_bd_wrapper_drc_routed.rpt -pb HDMI_bd_wrapper_drc_routed.pb -rpx HDMI_bd_wrapper_drc_routed.rpx
| Design       : HDMI_bd_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 3          |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg12/reset_countFull2_reg is a gated clock net sourced by a combinational pin HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg12/CMP_reg_i_1/O, cell HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg12/CMP_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg12/OCCUPE_reg is a gated clock net sourced by a combinational pin HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg12/CMP_reg_i_1__0/O, cell HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg12/CMP_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/FSM_sequential_etat_reg[2] is a gated clock net sourced by a combinational pin HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_1__1/O, cell HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


