#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa7a29001a0 .scope module, "test_bench" "test_bench" 2 47;
 .timescale -9 -9;
v0x7fa7a0f16820_0 .var "access_complete", 0 0;
v0x7fa7a0f168b0_0 .var "clock", 0 0;
v0x7fa7a0f16940_0 .net "dataadr", 31 0, v0x7fa7a0f0c8a0_0;  1 drivers
v0x7fa7a0f169d0_0 .var/i "idx", 31 0;
v0x7fa7a0f16a60_0 .net "memwrite", 0 0, L_0x7fa7a0f171c0;  1 drivers
v0x7fa7a0f16af0_0 .var/i "play_time", 31 0;
v0x7fa7a0f16b80_0 .var "printing", 0 0;
v0x7fa7a0f16c10_0 .var "reset", 0 0;
v0x7fa7a0f16d20_0 .var "sim_success", 0 0;
v0x7fa7a0f16e30_0 .net "writedata", 31 0, L_0x7fa7a0f19030;  1 drivers
E_0x7fa7a2900320 .event negedge, v0x7fa7a0f090e0_0;
S_0x7fa7a2900350 .scope module, "DUT" "m_main" 2 54, 2 237 0, S_0x7fa7a29001a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x7fa7a0f16220_0 .net "clock", 0 0, v0x7fa7a0f168b0_0;  1 drivers
v0x7fa7a0f162b0_0 .net "dataadr", 31 0, v0x7fa7a0f0c8a0_0;  alias, 1 drivers
v0x7fa7a0f16340_0 .net "instr", 31 0, L_0x7fa7a0f1a520;  1 drivers
v0x7fa7a0f163d0_0 .net "memwrite", 0 0, L_0x7fa7a0f171c0;  alias, 1 drivers
v0x7fa7a0f164e0_0 .net "pc", 31 0, v0x7fa7a0f12150_0;  1 drivers
v0x7fa7a0f165f0_0 .net "readdata", 31 0, L_0x7fa7a0f1a930;  1 drivers
v0x7fa7a0f16700_0 .net "reset", 0 0, v0x7fa7a0f16c10_0;  1 drivers
v0x7fa7a0f16790_0 .net "writedata", 31 0, L_0x7fa7a0f19030;  alias, 1 drivers
L_0x7fa7a0f1a5d0 .part v0x7fa7a0f12150_0, 2, 6;
S_0x7fa7a29005d0 .scope module, "dmem" "dynamic_memory" 2 251, 2 445 0, S_0x7fa7a2900350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7fa7a0f1a930 .functor BUFZ 32, L_0x7fa7a0f1a6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa7a29008a0 .array "RAM", 0 63, 31 0;
v0x7fa7a2900950_0 .net *"_ivl_0", 31 0, L_0x7fa7a0f1a6b0;  1 drivers
v0x7fa7a0f08f60_0 .net *"_ivl_3", 29 0, L_0x7fa7a0f1a750;  1 drivers
v0x7fa7a0f09030_0 .net "a", 31 0, v0x7fa7a0f0c8a0_0;  alias, 1 drivers
v0x7fa7a0f090e0_0 .net "clock", 0 0, v0x7fa7a0f168b0_0;  alias, 1 drivers
v0x7fa7a0f091b0_0 .net "rd", 31 0, L_0x7fa7a0f1a930;  alias, 1 drivers
v0x7fa7a0f09240_0 .net "wd", 31 0, L_0x7fa7a0f19030;  alias, 1 drivers
v0x7fa7a0f092f0_0 .net "we", 0 0, L_0x7fa7a0f171c0;  alias, 1 drivers
E_0x7fa7a2900850 .event posedge, v0x7fa7a0f090e0_0;
L_0x7fa7a0f1a6b0 .array/port v0x7fa7a29008a0, L_0x7fa7a0f1a750;
L_0x7fa7a0f1a750 .part v0x7fa7a0f0c8a0_0, 2, 30;
S_0x7fa7a0f09410 .scope module, "imem" "instruction_memory" 2 250, 2 382 0, S_0x7fa7a2900350;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x7fa7a0f1a520 .functor BUFZ 32, L_0x7fa7a0f1a3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa7a0f09620 .array "RAM", 0 63, 31 0;
v0x7fa7a0f096d0_0 .net *"_ivl_0", 31 0, L_0x7fa7a0f1a3a0;  1 drivers
v0x7fa7a0f09770_0 .net *"_ivl_2", 7 0, L_0x7fa7a0f1a440;  1 drivers
L_0x1062723f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f09820_0 .net *"_ivl_5", 1 0, L_0x1062723f8;  1 drivers
v0x7fa7a0f098d0_0 .net "a", 5 0, L_0x7fa7a0f1a5d0;  1 drivers
v0x7fa7a0f099c0_0 .net "rd", 31 0, L_0x7fa7a0f1a520;  alias, 1 drivers
L_0x7fa7a0f1a3a0 .array/port v0x7fa7a0f09620, L_0x7fa7a0f1a440;
L_0x7fa7a0f1a440 .concat [ 6 2 0 0], L_0x7fa7a0f1a5d0, L_0x1062723f8;
S_0x7fa7a0f09aa0 .scope module, "mips" "mips_dp_cu" 2 249, 2 266 0, S_0x7fa7a2900350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x7fa7a0f0c290_0 .net "alucontrol", 2 0, v0x7fa7a0f0a360_0;  1 drivers
v0x7fa7a0f15170_0 .net "aluout", 31 0, v0x7fa7a0f0c8a0_0;  alias, 1 drivers
v0x7fa7a0f15290_0 .net "alusrc", 0 0, L_0x7fa7a0f17000;  1 drivers
v0x7fa7a0f153a0_0 .net "clock", 0 0, v0x7fa7a0f168b0_0;  alias, 1 drivers
v0x7fa7a0f154b0_0 .net "instr", 31 0, L_0x7fa7a0f1a520;  alias, 1 drivers
v0x7fa7a0f15540_0 .net "jump", 0 0, L_0x7fa7a0f173a0;  1 drivers
v0x7fa7a0f15650_0 .net "memtoreg", 0 0, L_0x7fa7a0f17260;  1 drivers
v0x7fa7a0f15760_0 .net "memwrite", 0 0, L_0x7fa7a0f171c0;  alias, 1 drivers
v0x7fa7a0f157f0_0 .net "pc", 31 0, v0x7fa7a0f12150_0;  alias, 1 drivers
v0x7fa7a0f15900_0 .net "pcsrc", 0 0, L_0x7fa7a0f177e0;  1 drivers
v0x7fa7a0f15990_0 .net "readdata", 31 0, L_0x7fa7a0f1a930;  alias, 1 drivers
v0x7fa7a0f15a20_0 .net "regdst", 0 0, L_0x7fa7a0f16f60;  1 drivers
v0x7fa7a0f15b30_0 .net "regwrite", 0 0, L_0x7fa7a0f16ec0;  1 drivers
v0x7fa7a0f15c40_0 .net "reset", 0 0, v0x7fa7a0f16c10_0;  alias, 1 drivers
v0x7fa7a0f15cd0_0 .net "sig_jr", 0 0, L_0x7fa7a0f17630;  1 drivers
v0x7fa7a0f15de0_0 .net "sig_lui", 0 0, L_0x7fa7a0f176d0;  1 drivers
v0x7fa7a0f15ef0_0 .net "sig_ori", 0 0, L_0x7fa7a0f17540;  1 drivers
v0x7fa7a0f16080_0 .net "writedata", 31 0, L_0x7fa7a0f19030;  alias, 1 drivers
v0x7fa7a0f16190_0 .net "zero", 0 0, v0x7fa7a0f0ca40_0;  1 drivers
L_0x7fa7a0f17950 .part L_0x7fa7a0f1a520, 26, 6;
L_0x7fa7a0f17a70 .part L_0x7fa7a0f1a520, 0, 6;
S_0x7fa7a0f09d60 .scope module, "CU" "control_unit" 2 289, 2 484 0, S_0x7fa7a0f09aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "sig_ori";
    .port_info 11 /OUTPUT 1 "sig_jr";
    .port_info 12 /OUTPUT 1 "sig_lui";
    .port_info 13 /OUTPUT 3 "alucontrol";
L_0x7fa7a0f177e0 .functor AND 1, L_0x7fa7a0f170a0, v0x7fa7a0f0ca40_0, C4<1>, C4<1>;
v0x7fa7a0f0b4f0_0 .net "alucontrol", 2 0, v0x7fa7a0f0a360_0;  alias, 1 drivers
v0x7fa7a0f0b5c0_0 .net "aluop", 1 0, L_0x7fa7a0f17300;  1 drivers
v0x7fa7a0f0b650_0 .net "alusrc", 0 0, L_0x7fa7a0f17000;  alias, 1 drivers
v0x7fa7a0f0b6e0_0 .net "branch", 0 0, L_0x7fa7a0f170a0;  1 drivers
v0x7fa7a0f0b790_0 .net "funct", 5 0, L_0x7fa7a0f17a70;  1 drivers
v0x7fa7a0f0b8a0_0 .net "jump", 0 0, L_0x7fa7a0f173a0;  alias, 1 drivers
v0x7fa7a0f0b930_0 .net "memtoreg", 0 0, L_0x7fa7a0f17260;  alias, 1 drivers
v0x7fa7a0f0b9c0_0 .net "memwrite", 0 0, L_0x7fa7a0f171c0;  alias, 1 drivers
v0x7fa7a0f0ba90_0 .net "op", 5 0, L_0x7fa7a0f17950;  1 drivers
v0x7fa7a0f0bba0_0 .net "pcsrc", 0 0, L_0x7fa7a0f177e0;  alias, 1 drivers
v0x7fa7a0f0bc30_0 .net "regdst", 0 0, L_0x7fa7a0f16f60;  alias, 1 drivers
v0x7fa7a0f0bcc0_0 .net "regwrite", 0 0, L_0x7fa7a0f16ec0;  alias, 1 drivers
v0x7fa7a0f0bd50_0 .net "sig_jr", 0 0, L_0x7fa7a0f17630;  alias, 1 drivers
v0x7fa7a0f0be00_0 .net "sig_lui", 0 0, L_0x7fa7a0f176d0;  alias, 1 drivers
v0x7fa7a0f0be90_0 .net "sig_ori", 0 0, L_0x7fa7a0f17540;  alias, 1 drivers
v0x7fa7a0f0bf40_0 .net "zero", 0 0, v0x7fa7a0f0ca40_0;  alias, 1 drivers
S_0x7fa7a0f0a0e0 .scope module, "AD" "aludec" 2 520, 2 585 0, S_0x7fa7a0f09d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x7fa7a0f0a360_0 .var "alucontrol", 2 0;
v0x7fa7a0f0a420_0 .net "aluop", 1 0, L_0x7fa7a0f17300;  alias, 1 drivers
v0x7fa7a0f0a4d0_0 .net "funct", 5 0, L_0x7fa7a0f17a70;  alias, 1 drivers
E_0x7fa7a0f0a310 .event edge, v0x7fa7a0f0a420_0, v0x7fa7a0f0a4d0_0;
S_0x7fa7a0f0a5e0 .scope module, "MD" "maindec" 2 504, 2 534 0, S_0x7fa7a0f09d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 1 "sig_ori";
    .port_info 10 /OUTPUT 1 "sig_jr";
    .port_info 11 /OUTPUT 1 "sig_lui";
    .port_info 12 /OUTPUT 2 "aluop";
v0x7fa7a0f0a990_0 .net *"_ivl_13", 11 0, v0x7fa7a0f0ac40_0;  1 drivers
v0x7fa7a0f0aa40_0 .net "aluop", 1 0, L_0x7fa7a0f17300;  alias, 1 drivers
v0x7fa7a0f0ab00_0 .net "alusrc", 0 0, L_0x7fa7a0f17000;  alias, 1 drivers
v0x7fa7a0f0abb0_0 .net "branch", 0 0, L_0x7fa7a0f170a0;  alias, 1 drivers
v0x7fa7a0f0ac40_0 .var "controls", 11 0;
v0x7fa7a0f0ad30_0 .net "funct", 5 0, L_0x7fa7a0f17a70;  alias, 1 drivers
v0x7fa7a0f0add0_0 .net "jump", 0 0, L_0x7fa7a0f173a0;  alias, 1 drivers
v0x7fa7a0f0ae60_0 .net "memtoreg", 0 0, L_0x7fa7a0f17260;  alias, 1 drivers
v0x7fa7a0f0af00_0 .net "memwrite", 0 0, L_0x7fa7a0f171c0;  alias, 1 drivers
v0x7fa7a0f0b030_0 .net "op", 5 0, L_0x7fa7a0f17950;  alias, 1 drivers
v0x7fa7a0f0b0c0_0 .net "regdst", 0 0, L_0x7fa7a0f16f60;  alias, 1 drivers
v0x7fa7a0f0b150_0 .net "regwrite", 0 0, L_0x7fa7a0f16ec0;  alias, 1 drivers
v0x7fa7a0f0b1e0_0 .net "sig_jr", 0 0, L_0x7fa7a0f17630;  alias, 1 drivers
v0x7fa7a0f0b270_0 .net "sig_lui", 0 0, L_0x7fa7a0f176d0;  alias, 1 drivers
v0x7fa7a0f0b310_0 .net "sig_ori", 0 0, L_0x7fa7a0f17540;  alias, 1 drivers
E_0x7fa7a0f0a960 .event edge, v0x7fa7a0f0b030_0, v0x7fa7a0f0a4d0_0;
L_0x7fa7a0f16ec0 .part v0x7fa7a0f0ac40_0, 11, 1;
L_0x7fa7a0f16f60 .part v0x7fa7a0f0ac40_0, 10, 1;
L_0x7fa7a0f17000 .part v0x7fa7a0f0ac40_0, 9, 1;
L_0x7fa7a0f170a0 .part v0x7fa7a0f0ac40_0, 8, 1;
L_0x7fa7a0f171c0 .part v0x7fa7a0f0ac40_0, 7, 1;
L_0x7fa7a0f17260 .part v0x7fa7a0f0ac40_0, 6, 1;
L_0x7fa7a0f17300 .part v0x7fa7a0f0ac40_0, 4, 2;
L_0x7fa7a0f173a0 .part v0x7fa7a0f0ac40_0, 3, 1;
L_0x7fa7a0f17540 .part v0x7fa7a0f0ac40_0, 2, 1;
L_0x7fa7a0f17630 .part v0x7fa7a0f0ac40_0, 1, 1;
L_0x7fa7a0f176d0 .part v0x7fa7a0f0ac40_0, 0, 1;
S_0x7fa7a0f0c0c0 .scope module, "DP" "data_path" 2 306, 2 623 0, S_0x7fa7a0f09aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 1 "sig_ori";
    .port_info 9 /INPUT 1 "sig_jr";
    .port_info 10 /INPUT 1 "sig_lui";
    .port_info 11 /INPUT 3 "alucontrol";
    .port_info 12 /OUTPUT 1 "zero";
    .port_info 13 /OUTPUT 32 "pc";
    .port_info 14 /INPUT 32 "instr";
    .port_info 15 /OUTPUT 32 "aluout";
    .port_info 16 /OUTPUT 32 "writedata";
    .port_info 17 /INPUT 32 "readdata";
v0x7fa7a0f13530_0 .net *"_ivl_3", 3 0, L_0x7fa7a0f183f0;  1 drivers
v0x7fa7a0f135f0_0 .net *"_ivl_5", 25 0, L_0x7fa7a0f18490;  1 drivers
L_0x1062720e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f13690_0 .net/2u *"_ivl_6", 1 0, L_0x1062720e0;  1 drivers
v0x7fa7a0f13740_0 .net "alucontrol", 2 0, v0x7fa7a0f0a360_0;  alias, 1 drivers
v0x7fa7a0f137e0_0 .net "aluout", 31 0, v0x7fa7a0f0c8a0_0;  alias, 1 drivers
v0x7fa7a0f138c0_0 .net "alusrc", 0 0, L_0x7fa7a0f17000;  alias, 1 drivers
v0x7fa7a0f13950_0 .net "clock", 0 0, v0x7fa7a0f168b0_0;  alias, 1 drivers
v0x7fa7a0f139e0_0 .net "extend_mux_out", 31 0, L_0x7fa7a0f1a280;  1 drivers
v0x7fa7a0f13ac0_0 .net "instr", 31 0, L_0x7fa7a0f1a520;  alias, 1 drivers
v0x7fa7a0f13bd0_0 .net "jr_mux_out", 31 0, L_0x7fa7a0f18130;  1 drivers
v0x7fa7a0f13c60_0 .net "jump", 0 0, L_0x7fa7a0f173a0;  alias, 1 drivers
v0x7fa7a0f13cf0_0 .net "memtoreg", 0 0, L_0x7fa7a0f17260;  alias, 1 drivers
v0x7fa7a0f13d80_0 .net "pc", 31 0, v0x7fa7a0f12150_0;  alias, 1 drivers
v0x7fa7a0f13e50_0 .net "pcbranch", 31 0, L_0x7fa7a0f17ef0;  1 drivers
v0x7fa7a0f13f20_0 .net "pcnext", 31 0, L_0x7fa7a0f182d0;  1 drivers
v0x7fa7a0f13ff0_0 .net "pcnextbr", 31 0, L_0x7fa7a0f18010;  1 drivers
v0x7fa7a0f140c0_0 .net "pcplus4", 31 0, L_0x7fa7a0f17b10;  1 drivers
v0x7fa7a0f14250_0 .net "pcsrc", 0 0, L_0x7fa7a0f177e0;  alias, 1 drivers
v0x7fa7a0f14320_0 .net "readdata", 31 0, L_0x7fa7a0f1a930;  alias, 1 drivers
v0x7fa7a0f143b0_0 .net "regdst", 0 0, L_0x7fa7a0f16f60;  alias, 1 drivers
v0x7fa7a0f14440_0 .net "regwrite", 0 0, L_0x7fa7a0f16ec0;  alias, 1 drivers
v0x7fa7a0f144d0_0 .net "reset", 0 0, v0x7fa7a0f16c10_0;  alias, 1 drivers
v0x7fa7a0f14560_0 .net "result", 31 0, L_0x7fa7a0f195e0;  1 drivers
v0x7fa7a0f145f0_0 .net "sig_jr", 0 0, L_0x7fa7a0f17630;  alias, 1 drivers
v0x7fa7a0f14680_0 .net "sig_lui", 0 0, L_0x7fa7a0f176d0;  alias, 1 drivers
v0x7fa7a0f14710_0 .net "sig_ori", 0 0, L_0x7fa7a0f17540;  alias, 1 drivers
v0x7fa7a0f147a0_0 .net "signimm", 31 0, L_0x7fa7a0f199f0;  1 drivers
v0x7fa7a0f14830_0 .net "signimmsh", 31 0, L_0x7fa7a0f17e50;  1 drivers
v0x7fa7a0f14900_0 .net "srca", 31 0, L_0x7fa7a0f18a10;  1 drivers
v0x7fa7a0f14990_0 .net "srcb", 31 0, L_0x7fa7a0f1a0e0;  1 drivers
v0x7fa7a0f14a60_0 .net "write_to_rf", 31 0, L_0x7fa7a0f19680;  1 drivers
v0x7fa7a0f14b30_0 .net "writedata", 31 0, L_0x7fa7a0f19030;  alias, 1 drivers
v0x7fa7a0f14bc0_0 .net "writereg", 4 0, L_0x7fa7a0f19400;  1 drivers
v0x7fa7a0f14190_0 .net "zero", 0 0, v0x7fa7a0f0ca40_0;  alias, 1 drivers
v0x7fa7a0f14e90_0 .net "zeroXimm", 31 0, L_0x7fa7a0f19d90;  1 drivers
v0x7fa7a0f14f60_0 .net "zero_full", 31 0, L_0x7fa7a0f19f20;  1 drivers
L_0x7fa7a0f183f0 .part L_0x7fa7a0f17b10, 28, 4;
L_0x7fa7a0f18490 .part L_0x7fa7a0f1a520, 0, 26;
L_0x7fa7a0f18530 .concat [ 2 26 4 0], L_0x1062720e0, L_0x7fa7a0f18490, L_0x7fa7a0f183f0;
L_0x7fa7a0f19190 .part L_0x7fa7a0f1a520, 21, 5;
L_0x7fa7a0f19230 .part L_0x7fa7a0f1a520, 16, 5;
L_0x7fa7a0f194a0 .part L_0x7fa7a0f1a520, 16, 5;
L_0x7fa7a0f19540 .part L_0x7fa7a0f1a520, 11, 5;
L_0x7fa7a0f19cf0 .part L_0x7fa7a0f1a520, 0, 16;
L_0x7fa7a0f19e30 .part L_0x7fa7a0f1a520, 0, 16;
L_0x7fa7a0f1a040 .part L_0x7fa7a0f1a520, 0, 16;
S_0x7fa7a0f0c4d0 .scope module, "ALU" "alu" 2 682, 2 820 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x7fa7a0f0c740_0 .net "a", 31 0, L_0x7fa7a0f18a10;  alias, 1 drivers
v0x7fa7a0f0c7f0_0 .net "b", 31 0, L_0x7fa7a0f1a0e0;  alias, 1 drivers
v0x7fa7a0f0c8a0_0 .var "out", 31 0;
v0x7fa7a0f0c970_0 .net "sel", 2 0, v0x7fa7a0f0a360_0;  alias, 1 drivers
v0x7fa7a0f0ca40_0 .var "zero", 0 0;
E_0x7fa7a0f0c6f0 .event edge, v0x7fa7a0f0a360_0, v0x7fa7a0f0c740_0, v0x7fa7a0f0c7f0_0, v0x7fa7a0f09030_0;
S_0x7fa7a0f0cb60 .scope module, "RF" "register_file" 2 670, 2 772 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7fa7a0f0ce30_0 .net *"_ivl_0", 31 0, L_0x7fa7a0f185d0;  1 drivers
v0x7fa7a0f0cec0_0 .net *"_ivl_10", 6 0, L_0x7fa7a0f18890;  1 drivers
L_0x1062721b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0cf60_0 .net *"_ivl_13", 1 0, L_0x1062721b8;  1 drivers
L_0x106272200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0d020_0 .net/2u *"_ivl_14", 31 0, L_0x106272200;  1 drivers
v0x7fa7a0f0d0d0_0 .net *"_ivl_18", 31 0, L_0x7fa7a0f18ba0;  1 drivers
L_0x106272248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0d1c0_0 .net *"_ivl_21", 26 0, L_0x106272248;  1 drivers
L_0x106272290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0d270_0 .net/2u *"_ivl_22", 31 0, L_0x106272290;  1 drivers
v0x7fa7a0f0d320_0 .net *"_ivl_24", 0 0, L_0x7fa7a0f18d00;  1 drivers
v0x7fa7a0f0d3c0_0 .net *"_ivl_26", 31 0, L_0x7fa7a0f18e20;  1 drivers
v0x7fa7a0f0d4d0_0 .net *"_ivl_28", 6 0, L_0x7fa7a0f18ec0;  1 drivers
L_0x106272128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0d580_0 .net *"_ivl_3", 26 0, L_0x106272128;  1 drivers
L_0x1062722d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0d630_0 .net *"_ivl_31", 1 0, L_0x1062722d8;  1 drivers
L_0x106272320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0d6e0_0 .net/2u *"_ivl_32", 31 0, L_0x106272320;  1 drivers
L_0x106272170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0d790_0 .net/2u *"_ivl_4", 31 0, L_0x106272170;  1 drivers
v0x7fa7a0f0d840_0 .net *"_ivl_6", 0 0, L_0x7fa7a0f186b0;  1 drivers
v0x7fa7a0f0d8e0_0 .net *"_ivl_8", 31 0, L_0x7fa7a0f187d0;  1 drivers
v0x7fa7a0f0d990_0 .net "clock", 0 0, v0x7fa7a0f168b0_0;  alias, 1 drivers
v0x7fa7a0f0db20_0 .net "ra1", 4 0, L_0x7fa7a0f19190;  1 drivers
v0x7fa7a0f0dbb0_0 .net "ra2", 4 0, L_0x7fa7a0f19230;  1 drivers
v0x7fa7a0f0dc40_0 .net "rd1", 31 0, L_0x7fa7a0f18a10;  alias, 1 drivers
v0x7fa7a0f0dcd0_0 .net "rd2", 31 0, L_0x7fa7a0f19030;  alias, 1 drivers
v0x7fa7a0f0dd60 .array "rf", 0 31, 31 0;
v0x7fa7a0f0ddf0_0 .net "wa3", 4 0, L_0x7fa7a0f19400;  alias, 1 drivers
v0x7fa7a0f0de80_0 .net "wd3", 31 0, L_0x7fa7a0f19680;  alias, 1 drivers
v0x7fa7a0f0df30_0 .net "we3", 0 0, L_0x7fa7a0f16ec0;  alias, 1 drivers
L_0x7fa7a0f185d0 .concat [ 5 27 0 0], L_0x7fa7a0f19190, L_0x106272128;
L_0x7fa7a0f186b0 .cmp/ne 32, L_0x7fa7a0f185d0, L_0x106272170;
L_0x7fa7a0f187d0 .array/port v0x7fa7a0f0dd60, L_0x7fa7a0f18890;
L_0x7fa7a0f18890 .concat [ 5 2 0 0], L_0x7fa7a0f19190, L_0x1062721b8;
L_0x7fa7a0f18a10 .functor MUXZ 32, L_0x106272200, L_0x7fa7a0f187d0, L_0x7fa7a0f186b0, C4<>;
L_0x7fa7a0f18ba0 .concat [ 5 27 0 0], L_0x7fa7a0f19230, L_0x106272248;
L_0x7fa7a0f18d00 .cmp/ne 32, L_0x7fa7a0f18ba0, L_0x106272290;
L_0x7fa7a0f18e20 .array/port v0x7fa7a0f0dd60, L_0x7fa7a0f18ec0;
L_0x7fa7a0f18ec0 .concat [ 5 2 0 0], L_0x7fa7a0f19230, L_0x1062722d8;
L_0x7fa7a0f19030 .functor MUXZ 32, L_0x106272320, L_0x7fa7a0f18e20, L_0x7fa7a0f18d00, C4<>;
S_0x7fa7a0f0e0c0 .scope module, "SE" "sign_extend" 2 675, 2 804 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fa7a0f0e280_0 .net *"_ivl_1", 0 0, L_0x7fa7a0f197a0;  1 drivers
v0x7fa7a0f0e330_0 .net *"_ivl_2", 15 0, L_0x7fa7a0f19840;  1 drivers
v0x7fa7a0f0e3e0_0 .net "a", 15 0, L_0x7fa7a0f19cf0;  1 drivers
v0x7fa7a0f0e4a0_0 .net "y", 31 0, L_0x7fa7a0f199f0;  alias, 1 drivers
L_0x7fa7a0f197a0 .part L_0x7fa7a0f19cf0, 15, 1;
LS_0x7fa7a0f19840_0_0 .concat [ 1 1 1 1], L_0x7fa7a0f197a0, L_0x7fa7a0f197a0, L_0x7fa7a0f197a0, L_0x7fa7a0f197a0;
LS_0x7fa7a0f19840_0_4 .concat [ 1 1 1 1], L_0x7fa7a0f197a0, L_0x7fa7a0f197a0, L_0x7fa7a0f197a0, L_0x7fa7a0f197a0;
LS_0x7fa7a0f19840_0_8 .concat [ 1 1 1 1], L_0x7fa7a0f197a0, L_0x7fa7a0f197a0, L_0x7fa7a0f197a0, L_0x7fa7a0f197a0;
LS_0x7fa7a0f19840_0_12 .concat [ 1 1 1 1], L_0x7fa7a0f197a0, L_0x7fa7a0f197a0, L_0x7fa7a0f197a0, L_0x7fa7a0f197a0;
L_0x7fa7a0f19840 .concat [ 4 4 4 4], LS_0x7fa7a0f19840_0_0, LS_0x7fa7a0f19840_0_4, LS_0x7fa7a0f19840_0_8, LS_0x7fa7a0f19840_0_12;
L_0x7fa7a0f199f0 .concat [ 16 16 0 0], L_0x7fa7a0f19cf0, L_0x7fa7a0f19840;
S_0x7fa7a0f0e580 .scope module, "ZE" "zero_extend" 2 676, 2 884 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0x106272368 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0e770_0 .net/2u *"_ivl_0", 15 0, L_0x106272368;  1 drivers
v0x7fa7a0f0e830_0 .net "a", 15 0, L_0x7fa7a0f19e30;  1 drivers
v0x7fa7a0f0e8e0_0 .net "y", 31 0, L_0x7fa7a0f19d90;  alias, 1 drivers
L_0x7fa7a0f19d90 .concat [ 16 16 0 0], L_0x7fa7a0f19e30, L_0x106272368;
S_0x7fa7a0f0e9d0 .scope module, "ZF" "zero_filler" 2 677, 2 899 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0x1062723b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0ec00_0 .net/2u *"_ivl_0", 15 0, L_0x1062723b0;  1 drivers
v0x7fa7a0f0ecc0_0 .net "a", 15 0, L_0x7fa7a0f1a040;  1 drivers
v0x7fa7a0f0ed60_0 .net "y", 31 0, L_0x7fa7a0f19f20;  alias, 1 drivers
L_0x7fa7a0f19f20 .concat [ 16 16 0 0], L_0x1062723b0, L_0x7fa7a0f1a040;
S_0x7fa7a0f0ee40 .scope module, "extend_mux" "mux_2_to_1" 2 681, 2 751 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa7a0f0f000 .param/l "WIDTH" 0 2 751, +C4<00000000000000000000000000100000>;
v0x7fa7a0f0f1a0_0 .net "d0", 31 0, L_0x7fa7a0f199f0;  alias, 1 drivers
v0x7fa7a0f0f260_0 .net "d1", 31 0, L_0x7fa7a0f19d90;  alias, 1 drivers
v0x7fa7a0f0f2f0_0 .net "s", 0 0, L_0x7fa7a0f17540;  alias, 1 drivers
v0x7fa7a0f0f380_0 .net "y", 31 0, L_0x7fa7a0f1a280;  alias, 1 drivers
L_0x7fa7a0f1a280 .functor MUXZ 32, L_0x7fa7a0f199f0, L_0x7fa7a0f19d90, L_0x7fa7a0f17540, C4<>;
S_0x7fa7a0f0f450 .scope module, "immsh" "shift_left_2" 2 663, 2 732 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fa7a0f0f650_0 .net *"_ivl_1", 25 0, L_0x7fa7a0f17c90;  1 drivers
L_0x106272050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0f710_0 .net/2u *"_ivl_2", 1 0, L_0x106272050;  1 drivers
v0x7fa7a0f0f7b0_0 .net *"_ivl_4", 27 0, L_0x7fa7a0f17db0;  1 drivers
L_0x106272098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f0f860_0 .net *"_ivl_9", 3 0, L_0x106272098;  1 drivers
v0x7fa7a0f0f910_0 .net "a", 31 0, L_0x7fa7a0f199f0;  alias, 1 drivers
v0x7fa7a0f0fa30_0 .net "y", 31 0, L_0x7fa7a0f17e50;  alias, 1 drivers
L_0x7fa7a0f17c90 .part L_0x7fa7a0f199f0, 0, 26;
L_0x7fa7a0f17db0 .concat [ 2 26 0 0], L_0x106272050, L_0x7fa7a0f17c90;
L_0x7fa7a0f17e50 .concat [ 28 4 0 0], L_0x7fa7a0f17db0, L_0x106272098;
S_0x7fa7a0f0faf0 .scope module, "jr_mux" "mux_2_to_1" 2 666, 2 751 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa7a0f0fcb0 .param/l "WIDTH" 0 2 751, +C4<00000000000000000000000000100000>;
v0x7fa7a0f0fe30_0 .net "d0", 31 0, L_0x7fa7a0f18010;  alias, 1 drivers
v0x7fa7a0f0fee0_0 .net "d1", 31 0, L_0x7fa7a0f18a10;  alias, 1 drivers
v0x7fa7a0f0ff80_0 .net "s", 0 0, L_0x7fa7a0f17630;  alias, 1 drivers
v0x7fa7a0f10010_0 .net "y", 31 0, L_0x7fa7a0f18130;  alias, 1 drivers
L_0x7fa7a0f18130 .functor MUXZ 32, L_0x7fa7a0f18010, L_0x7fa7a0f18a10, L_0x7fa7a0f17630, C4<>;
S_0x7fa7a0f100f0 .scope module, "lui_mux" "mux_2_to_1" 2 674, 2 751 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa7a0f0eb90 .param/l "WIDTH" 0 2 751, +C4<00000000000000000000000000100000>;
v0x7fa7a0f10470_0 .net "d0", 31 0, L_0x7fa7a0f195e0;  alias, 1 drivers
v0x7fa7a0f10530_0 .net "d1", 31 0, L_0x7fa7a0f19f20;  alias, 1 drivers
v0x7fa7a0f105d0_0 .net "s", 0 0, L_0x7fa7a0f176d0;  alias, 1 drivers
v0x7fa7a0f10660_0 .net "y", 31 0, L_0x7fa7a0f19680;  alias, 1 drivers
L_0x7fa7a0f19680 .functor MUXZ 32, L_0x7fa7a0f195e0, L_0x7fa7a0f19f20, L_0x7fa7a0f176d0, C4<>;
S_0x7fa7a0f10730 .scope module, "pcadd1" "adder" 2 662, 2 713 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fa7a0f10940_0 .net "a", 31 0, v0x7fa7a0f12150_0;  alias, 1 drivers
L_0x106272008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa7a0f10a00_0 .net "b", 31 0, L_0x106272008;  1 drivers
v0x7fa7a0f10ab0_0 .net "y", 31 0, L_0x7fa7a0f17b10;  alias, 1 drivers
L_0x7fa7a0f17b10 .arith/sum 32, v0x7fa7a0f12150_0, L_0x106272008;
S_0x7fa7a0f10bc0 .scope module, "pcadd2" "adder" 2 664, 2 713 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fa7a0f10dd0_0 .net "a", 31 0, L_0x7fa7a0f17b10;  alias, 1 drivers
v0x7fa7a0f10ea0_0 .net "b", 31 0, L_0x7fa7a0f17e50;  alias, 1 drivers
v0x7fa7a0f10f50_0 .net "y", 31 0, L_0x7fa7a0f17ef0;  alias, 1 drivers
L_0x7fa7a0f17ef0 .arith/sum 32, L_0x7fa7a0f17b10, L_0x7fa7a0f17e50;
S_0x7fa7a0f11050 .scope module, "pcbrmux" "mux_2_to_1" 2 665, 2 751 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa7a0f11210 .param/l "WIDTH" 0 2 751, +C4<00000000000000000000000000100000>;
v0x7fa7a0f11390_0 .net "d0", 31 0, L_0x7fa7a0f17b10;  alias, 1 drivers
v0x7fa7a0f11480_0 .net "d1", 31 0, L_0x7fa7a0f17ef0;  alias, 1 drivers
v0x7fa7a0f11510_0 .net "s", 0 0, L_0x7fa7a0f177e0;  alias, 1 drivers
v0x7fa7a0f115a0_0 .net "y", 31 0, L_0x7fa7a0f18010;  alias, 1 drivers
L_0x7fa7a0f18010 .functor MUXZ 32, L_0x7fa7a0f17b10, L_0x7fa7a0f17ef0, L_0x7fa7a0f177e0, C4<>;
S_0x7fa7a0f11650 .scope module, "pcmux" "mux_2_to_1" 2 667, 2 751 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa7a0f11810 .param/l "WIDTH" 0 2 751, +C4<00000000000000000000000000100000>;
v0x7fa7a0f11990_0 .net "d0", 31 0, L_0x7fa7a0f18130;  alias, 1 drivers
v0x7fa7a0f11a60_0 .net "d1", 31 0, L_0x7fa7a0f18530;  1 drivers
v0x7fa7a0f11af0_0 .net "s", 0 0, L_0x7fa7a0f173a0;  alias, 1 drivers
v0x7fa7a0f11b80_0 .net "y", 31 0, L_0x7fa7a0f182d0;  alias, 1 drivers
L_0x7fa7a0f182d0 .functor MUXZ 32, L_0x7fa7a0f18130, L_0x7fa7a0f18530, L_0x7fa7a0f173a0, C4<>;
S_0x7fa7a0f11c50 .scope module, "pcreg" "program_counter" 2 661, 2 693 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fa7a0f11e10 .param/l "WIDTH" 0 2 693, +C4<00000000000000000000000000100000>;
v0x7fa7a0f11fe0_0 .net "clock", 0 0, v0x7fa7a0f168b0_0;  alias, 1 drivers
v0x7fa7a0f120c0_0 .net "d", 31 0, L_0x7fa7a0f182d0;  alias, 1 drivers
v0x7fa7a0f12150_0 .var "q", 31 0;
v0x7fa7a0f121e0_0 .net "reset", 0 0, v0x7fa7a0f16c10_0;  alias, 1 drivers
E_0x7fa7a0f11f90 .event posedge, v0x7fa7a0f121e0_0, v0x7fa7a0f090e0_0;
S_0x7fa7a0f12290 .scope module, "resmux" "mux_2_to_1" 2 673, 2 751 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa7a0f12450 .param/l "WIDTH" 0 2 751, +C4<00000000000000000000000000100000>;
v0x7fa7a0f125d0_0 .net "d0", 31 0, v0x7fa7a0f0c8a0_0;  alias, 1 drivers
v0x7fa7a0f126c0_0 .net "d1", 31 0, L_0x7fa7a0f1a930;  alias, 1 drivers
v0x7fa7a0f12750_0 .net "s", 0 0, L_0x7fa7a0f17260;  alias, 1 drivers
v0x7fa7a0f127e0_0 .net "y", 31 0, L_0x7fa7a0f195e0;  alias, 1 drivers
L_0x7fa7a0f195e0 .functor MUXZ 32, v0x7fa7a0f0c8a0_0, L_0x7fa7a0f1a930, L_0x7fa7a0f17260, C4<>;
S_0x7fa7a0f128a0 .scope module, "srcbmux" "mux_2_to_1" 2 680, 2 751 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa7a0f12a60 .param/l "WIDTH" 0 2 751, +C4<00000000000000000000000000100000>;
v0x7fa7a0f12be0_0 .net "d0", 31 0, L_0x7fa7a0f19030;  alias, 1 drivers
v0x7fa7a0f12cd0_0 .net "d1", 31 0, L_0x7fa7a0f1a280;  alias, 1 drivers
v0x7fa7a0f12d60_0 .net "s", 0 0, L_0x7fa7a0f17000;  alias, 1 drivers
v0x7fa7a0f12df0_0 .net "y", 31 0, L_0x7fa7a0f1a0e0;  alias, 1 drivers
L_0x7fa7a0f1a0e0 .functor MUXZ 32, L_0x7fa7a0f19030, L_0x7fa7a0f1a280, L_0x7fa7a0f17000, C4<>;
S_0x7fa7a0f12eb0 .scope module, "wrmux" "mux_2_to_1" 2 672, 2 751 0, S_0x7fa7a0f0c0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7fa7a0f13170 .param/l "WIDTH" 0 2 751, +C4<00000000000000000000000000000101>;
v0x7fa7a0f13270_0 .net "d0", 4 0, L_0x7fa7a0f194a0;  1 drivers
v0x7fa7a0f13330_0 .net "d1", 4 0, L_0x7fa7a0f19540;  1 drivers
v0x7fa7a0f133d0_0 .net "s", 0 0, L_0x7fa7a0f16f60;  alias, 1 drivers
v0x7fa7a0f13460_0 .net "y", 4 0, L_0x7fa7a0f19400;  alias, 1 drivers
L_0x7fa7a0f19400 .functor MUXZ 5, L_0x7fa7a0f194a0, L_0x7fa7a0f19540, L_0x7fa7a0f16f60, C4<>;
    .scope S_0x7fa7a0f0a5e0;
T_0 ;
    %wait E_0x7fa7a0f0a960;
    %load/vec4 v0x7fa7a0f0b030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 4095, 4095, 12;
    %assign/vec4 v0x7fa7a0f0ac40_0, 0;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x7fa7a0f0ad30_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 34, 0, 12;
    %assign/vec4 v0x7fa7a0f0ac40_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 3104, 0, 12;
    %assign/vec4 v0x7fa7a0f0ac40_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 2624, 0, 12;
    %assign/vec4 v0x7fa7a0f0ac40_0, 0;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 640, 0, 12;
    %assign/vec4 v0x7fa7a0f0ac40_0, 0;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 272, 0, 12;
    %assign/vec4 v0x7fa7a0f0ac40_0, 0;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 2560, 0, 12;
    %assign/vec4 v0x7fa7a0f0ac40_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 8, 0, 12;
    %assign/vec4 v0x7fa7a0f0ac40_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 2612, 0, 12;
    %assign/vec4 v0x7fa7a0f0ac40_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 2049, 0, 12;
    %assign/vec4 v0x7fa7a0f0ac40_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa7a0f0a0e0;
T_1 ;
    %wait E_0x7fa7a0f0a310;
    %load/vec4 v0x7fa7a0f0a420_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa7a0f0a360_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa7a0f0a420_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fa7a0f0a360_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fa7a0f0a420_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa7a0f0a360_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fa7a0f0a4d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fa7a0f0a360_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa7a0f0a360_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fa7a0f0a360_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa7a0f0a360_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa7a0f0a360_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fa7a0f0a360_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fa7a0f0a360_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa7a0f11c50;
T_2 ;
    %wait E_0x7fa7a0f11f90;
    %load/vec4 v0x7fa7a0f121e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x7fa7a0f120c0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x7fa7a0f12150_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa7a0f0cb60;
T_3 ;
    %wait E_0x7fa7a2900850;
    %load/vec4 v0x7fa7a0f0df30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fa7a0f0de80_0;
    %load/vec4 v0x7fa7a0f0ddf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa7a0f0dd60, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa7a0f0c4d0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa7a0f0c8a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7a0f0ca40_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fa7a0f0c4d0;
T_5 ;
    %wait E_0x7fa7a0f0c6f0;
    %load/vec4 v0x7fa7a0f0c970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa7a0f0c8a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7a0f0ca40_0, 0, 1;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x7fa7a0f0c740_0;
    %load/vec4 v0x7fa7a0f0c7f0_0;
    %and;
    %store/vec4 v0x7fa7a0f0c8a0_0, 0, 32;
    %load/vec4 v0x7fa7a0f0c8a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7a0f0ca40_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7a0f0ca40_0, 0, 1;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x7fa7a0f0c740_0;
    %load/vec4 v0x7fa7a0f0c7f0_0;
    %or;
    %store/vec4 v0x7fa7a0f0c8a0_0, 0, 32;
    %load/vec4 v0x7fa7a0f0c8a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7a0f0ca40_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7a0f0ca40_0, 0, 1;
T_5.11 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7fa7a0f0c740_0;
    %load/vec4 v0x7fa7a0f0c7f0_0;
    %add;
    %store/vec4 v0x7fa7a0f0c8a0_0, 0, 32;
    %load/vec4 v0x7fa7a0f0c8a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7a0f0ca40_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7a0f0ca40_0, 0, 1;
T_5.13 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7fa7a0f0c7f0_0;
    %ix/getv 4, v0x7fa7a0f0c740_0;
    %shiftl 4;
    %store/vec4 v0x7fa7a0f0c8a0_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7fa7a0f0c740_0;
    %load/vec4 v0x7fa7a0f0c7f0_0;
    %sub;
    %store/vec4 v0x7fa7a0f0c8a0_0, 0, 32;
    %load/vec4 v0x7fa7a0f0c8a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7a0f0ca40_0, 0, 1;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7a0f0ca40_0, 0, 1;
T_5.15 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x7fa7a0f0c740_0;
    %load/vec4 v0x7fa7a0f0c7f0_0;
    %cmp/u;
    %jmp/0xz  T_5.16, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa7a0f0c8a0_0, 0, 32;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa7a0f0c8a0_0, 0, 32;
T_5.17 ;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa7a0f09410;
T_6 ;
    %vpi_call 2 410 "$readmemh", "sllv_lui_test.dat", v0x7fa7a0f09620 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fa7a29005d0;
T_7 ;
    %wait E_0x7fa7a2900850;
    %load/vec4 v0x7fa7a0f092f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fa7a0f09240_0;
    %load/vec4 v0x7fa7a0f09030_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa7a29008a0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fa7a29001a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7a0f16b80_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa7a0f169d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7a0f16d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7a0f16820_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa7a0f16af0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7a0f16c10_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7a0f16c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7a0f16b80_0, 0, 1;
    %vpi_call 2 96 "$write", "\012 testing verison:  \042sllv + lui\042  ," {0 0 0};
    %vpi_call 2 97 "$write", "  success means M[0x54] = 0x1000_000\012" {0 0 0};
    %vpi_call 2 100 "$write", "\012         PC      |    instr    | mw  |  data addr  |  data\012" {0 0 0};
    %vpi_call 2 101 "$write", " --------------------------------------------------------------\012" {0 0 0};
    %vpi_func 2 109 "$time" 64 {0 0 0};
    %subi 1, 0, 64;
    %vpi_call 2 102 "$write", " %2d)  %4H_%4H  |  %4H_%4H  |  %1b  |  %4H_%4H  |  %4H_%4H        %6t ns\012", v0x7fa7a0f169d0_0, &PV<v0x7fa7a0f164e0_0, 16, 16>, &PV<v0x7fa7a0f164e0_0, 0, 16>, &PV<v0x7fa7a0f16340_0, 16, 16>, &PV<v0x7fa7a0f16340_0, 0, 16>, v0x7fa7a0f16a60_0, &PV<v0x7fa7a0f16940_0, 16, 16>, &PV<v0x7fa7a0f16940_0, 0, 16>, &PV<v0x7fa7a0f16e30_0, 16, 16>, &PV<v0x7fa7a0f16e30_0, 0, 16>, S<0,vec4,u64> {1 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fa7a29001a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7a0f168b0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7a0f168b0_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fa7a29001a0;
T_10 ;
    %wait E_0x7fa7a2900320;
    %load/vec4 v0x7fa7a0f16a60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa7a0f16820_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fa7a0f16940_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fa7a0f16e30_0;
    %pushi/vec4 268435456, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7a0f16d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7a0f16820_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7a0f16d20_0, 0, 1;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa7a29001a0;
T_11 ;
    %wait E_0x7fa7a2900320;
    %delay 1, 0;
    %load/vec4 v0x7fa7a0f16b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fa7a0f169d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa7a0f169d0_0, 0, 32;
    %vpi_func 2 207 "$time" 64 {0 0 0};
    %subi 1, 0, 64;
    %vpi_call 2 200 "$write", " %2d)  %4H_%4H  |  %4H_%4H  |  %1b  |  %4H_%4H  |  %4H_%4H        %6t ns\012", v0x7fa7a0f169d0_0, &PV<v0x7fa7a0f164e0_0, 16, 16>, &PV<v0x7fa7a0f164e0_0, 0, 16>, &PV<v0x7fa7a0f16340_0, 16, 16>, &PV<v0x7fa7a0f16340_0, 0, 16>, v0x7fa7a0f16a60_0, &PV<v0x7fa7a0f16940_0, 16, 16>, &PV<v0x7fa7a0f16940_0, 0, 16>, &PV<v0x7fa7a0f16e30_0, 16, 16>, &PV<v0x7fa7a0f16e30_0, 0, 16>, S<0,vec4,u64> {1 0 0};
T_11.0 ;
    %load/vec4 v0x7fa7a0f16820_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x7fa7a0f16af0_0;
    %subi 1, 0, 32;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x7fa7a0f16af0_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x7fa7a0f16af0_0, 0, 32;
    %load/vec4 v0x7fa7a0f16af0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %load/vec4 v0x7fa7a0f169d0_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0x7fa7a0f16d20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.6, 4;
    %vpi_call 2 216 "$write", "\012\012\011Simulation SUCCESS\012" {0 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call 2 219 "$write", "\012\012\011Simulation FAIL\012" {0 0 0};
T_11.7 ;
    %vpi_call 2 221 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %9t ns\012\012", $time {0 0 0};
    %vpi_call 2 223 "$finish" {0 0 0};
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips_single_enhanced.v";
