Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfg_tb_design_1_wrapper_behav xil_defaultlib.cfg_tb_design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'design_1_bin2bcd_1_1' remains a black box since it has no binding entity [C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/sim/design_1.vhd:179]
WARNING: [VRFC 10-4940] 'design_1_bin2bcd_0_1' remains a black box since it has no binding entity [C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/sim/design_1.vhd:196]
WARNING: [VRFC 10-4940] 'design_1_seg7display_0_0' remains a black box since it has no binding entity [C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/sim/design_1.vhd:208]
WARNING: [VRFC 10-4940] 'design_1_xup_and2_0_0' remains a black box since it has no binding entity [C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/sim/design_1.vhd:256]
WARNING: [VRFC 10-4940] 'design_1_xup_and2_1_0' remains a black box since it has no binding entity [C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/sim/design_1.vhd:262]
WARNING: [VRFC 10-4940] 'design_1_xup_clk_divider_0_1' remains a black box since it has no binding entity [C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/sim/design_1.vhd:268]
WARNING: [VRFC 10-4940] 'design_1_xup_inv_0_0' remains a black box since it has no binding entity [C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/sim/design_1.vhd:273]
WARNING: [VRFC 10-4940] 'design_1_xup_or2_0_0' remains a black box since it has no binding entity [C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/sim/design_1.vhd:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_16.c_counter_binary_v12_0_16_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_16.c_counter_binary_v12_0_16_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=6,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_16.c_counter_binary_v12_0_16_legacy [\c_counter_binary_v12_0_16_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_16.c_counter_binary_v12_0_16_viv [\c_counter_binary_v12_0_16_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_16.c_counter_binary_v12_0_16 [\c_counter_binary_v12_0_16(c_xde...]
Compiling architecture design_1_c_counter_binary_0_1_arch of entity xil_defaultlib.design_1_c_counter_binary_0_1 [design_1_c_counter_binary_0_1_de...]
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_1
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN4_WID...
Compiling module xil_defaultlib.design_1_xlconcat_2_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_design_1_wrapper [tb_design_1_wrapper]
Built simulation snapshot cfg_tb_design_1_wrapper_behav
