;****************************************************************************
; Filename      can_test.asm
; Project       can_test.dav
;----------------------------------------------------------------------------
; Description   This file contains the assembler formatted information
;                about the actual project values. It will be used by your
;                programming environment.
;
;                PLEASE DO NOT MODIFY THIS FILE !
;
;----------------------------------------------------------------------------
; Date          26.09.2012 12:39:25
;
;****************************************************************************


; Alias Register 0
ADC0_ALR0_ALIAS0	SET	0
ADC0_ALR0_ALIAS1	SET	0

; Arbitration Slot Enable Register
ADC0_ASENR_ASEN0	SET	1
ADC0_ASENR_ASEN1	SET	1
ADC0_ASENR_ASEN2	SET	1

; Ch. 0 Control Register
ADC0_CHCTR0_BNDASEL	SET	0
ADC0_CHCTR0_BNDBSEL	SET	1
ADC0_CHCTR0_ICLSEL	SET	0
ADC0_CHCTR0_LCC	SET	0
ADC0_CHCTR0_REFSEL	SET	0
ADC0_CHCTR0_RESRSEL	SET	7
ADC0_CHCTR0_SYNC	SET	0

; Ch. 10 Control Register
ADC0_CHCTR10_BNDASEL	SET	0
ADC0_CHCTR10_BNDBSEL	SET	1
ADC0_CHCTR10_ICLSEL	SET	0
ADC0_CHCTR10_LCC	SET	0
ADC0_CHCTR10_REFSEL	SET	0
ADC0_CHCTR10_RESRSEL	SET	7
ADC0_CHCTR10_SYNC	SET	0

; Ch. 11 Control Register
ADC0_CHCTR11_BNDASEL	SET	0
ADC0_CHCTR11_BNDBSEL	SET	1
ADC0_CHCTR11_ICLSEL	SET	0
ADC0_CHCTR11_LCC	SET	0
ADC0_CHCTR11_REFSEL	SET	0
ADC0_CHCTR11_RESRSEL	SET	7
ADC0_CHCTR11_SYNC	SET	0

; Ch. 12 Control Register
ADC0_CHCTR12_BNDASEL	SET	0
ADC0_CHCTR12_BNDBSEL	SET	1
ADC0_CHCTR12_ICLSEL	SET	0
ADC0_CHCTR12_LCC	SET	0
ADC0_CHCTR12_REFSEL	SET	0
ADC0_CHCTR12_RESRSEL	SET	7
ADC0_CHCTR12_SYNC	SET	0

; Ch. 13 Control Register
ADC0_CHCTR13_BNDASEL	SET	0
ADC0_CHCTR13_BNDBSEL	SET	1
ADC0_CHCTR13_ICLSEL	SET	0
ADC0_CHCTR13_LCC	SET	0
ADC0_CHCTR13_REFSEL	SET	0
ADC0_CHCTR13_RESRSEL	SET	7
ADC0_CHCTR13_SYNC	SET	0

; Ch. 14 Control Register
ADC0_CHCTR14_BNDASEL	SET	0
ADC0_CHCTR14_BNDBSEL	SET	1
ADC0_CHCTR14_ICLSEL	SET	0
ADC0_CHCTR14_LCC	SET	0
ADC0_CHCTR14_REFSEL	SET	0
ADC0_CHCTR14_RESRSEL	SET	7
ADC0_CHCTR14_SYNC	SET	0

; Ch. 15 Control Register
ADC0_CHCTR15_BNDASEL	SET	0
ADC0_CHCTR15_BNDBSEL	SET	1
ADC0_CHCTR15_ICLSEL	SET	0
ADC0_CHCTR15_LCC	SET	0
ADC0_CHCTR15_REFSEL	SET	0
ADC0_CHCTR15_RESRSEL	SET	7
ADC0_CHCTR15_SYNC	SET	0

; Ch. 1 Control Register
ADC0_CHCTR1_BNDASEL	SET	0
ADC0_CHCTR1_BNDBSEL	SET	1
ADC0_CHCTR1_ICLSEL	SET	0
ADC0_CHCTR1_LCC	SET	0
ADC0_CHCTR1_REFSEL	SET	0
ADC0_CHCTR1_RESRSEL	SET	7
ADC0_CHCTR1_SYNC	SET	0

; Ch. 2 Control Register
ADC0_CHCTR2_BNDASEL	SET	0
ADC0_CHCTR2_BNDBSEL	SET	1
ADC0_CHCTR2_ICLSEL	SET	0
ADC0_CHCTR2_LCC	SET	0
ADC0_CHCTR2_REFSEL	SET	0
ADC0_CHCTR2_RESRSEL	SET	7
ADC0_CHCTR2_SYNC	SET	0

; Ch. 3 Control Register
ADC0_CHCTR3_BNDASEL	SET	0
ADC0_CHCTR3_BNDBSEL	SET	1
ADC0_CHCTR3_ICLSEL	SET	0
ADC0_CHCTR3_LCC	SET	0
ADC0_CHCTR3_REFSEL	SET	0
ADC0_CHCTR3_RESRSEL	SET	7
ADC0_CHCTR3_SYNC	SET	0

; Ch. 4 Control Register
ADC0_CHCTR4_BNDASEL	SET	0
ADC0_CHCTR4_BNDBSEL	SET	1
ADC0_CHCTR4_ICLSEL	SET	0
ADC0_CHCTR4_LCC	SET	0
ADC0_CHCTR4_REFSEL	SET	0
ADC0_CHCTR4_RESRSEL	SET	7
ADC0_CHCTR4_SYNC	SET	0

; Ch. 5 Control Register
ADC0_CHCTR5_BNDASEL	SET	0
ADC0_CHCTR5_BNDBSEL	SET	1
ADC0_CHCTR5_ICLSEL	SET	0
ADC0_CHCTR5_LCC	SET	0
ADC0_CHCTR5_REFSEL	SET	0
ADC0_CHCTR5_RESRSEL	SET	7
ADC0_CHCTR5_SYNC	SET	0

; Ch. 6 Control Register
ADC0_CHCTR6_BNDASEL	SET	0
ADC0_CHCTR6_BNDBSEL	SET	1
ADC0_CHCTR6_ICLSEL	SET	0
ADC0_CHCTR6_LCC	SET	0
ADC0_CHCTR6_REFSEL	SET	0
ADC0_CHCTR6_RESRSEL	SET	7
ADC0_CHCTR6_SYNC	SET	0

; Ch. 7 Control Register
ADC0_CHCTR7_BNDASEL	SET	0
ADC0_CHCTR7_BNDBSEL	SET	1
ADC0_CHCTR7_ICLSEL	SET	0
ADC0_CHCTR7_LCC	SET	0
ADC0_CHCTR7_REFSEL	SET	0
ADC0_CHCTR7_RESRSEL	SET	7
ADC0_CHCTR7_SYNC	SET	0

; Ch. 8 Control Register
ADC0_CHCTR8_BNDASEL	SET	0
ADC0_CHCTR8_BNDBSEL	SET	1
ADC0_CHCTR8_ICLSEL	SET	0
ADC0_CHCTR8_LCC	SET	0
ADC0_CHCTR8_REFSEL	SET	0
ADC0_CHCTR8_RESRSEL	SET	7
ADC0_CHCTR8_SYNC	SET	0

; Ch. 9 Control Register
ADC0_CHCTR9_BNDASEL	SET	0
ADC0_CHCTR9_BNDBSEL	SET	1
ADC0_CHCTR9_ICLSEL	SET	0
ADC0_CHCTR9_LCC	SET	0
ADC0_CHCTR9_REFSEL	SET	0
ADC0_CHCTR9_RESRSEL	SET	7
ADC0_CHCTR9_SYNC	SET	0

; Channel Interrupt Clear Register
ADC0_CHINCR_CHINC0	SET	0
ADC0_CHINCR_CHINC1	SET	0
ADC0_CHINCR_CHINC10	SET	0
ADC0_CHINCR_CHINC11	SET	0
ADC0_CHINCR_CHINC12	SET	0
ADC0_CHINCR_CHINC13	SET	0
ADC0_CHINCR_CHINC14	SET	0
ADC0_CHINCR_CHINC15	SET	0
ADC0_CHINCR_CHINC2	SET	0
ADC0_CHINCR_CHINC3	SET	0
ADC0_CHINCR_CHINC4	SET	0
ADC0_CHINCR_CHINC5	SET	0
ADC0_CHINCR_CHINC6	SET	0
ADC0_CHINCR_CHINC7	SET	0
ADC0_CHINCR_CHINC8	SET	0
ADC0_CHINCR_CHINC9	SET	0

; Channel Interrupt Flag Register
ADC0_CHINFR_CHINF0	SET	0
ADC0_CHINFR_CHINF1	SET	0
ADC0_CHINFR_CHINF10	SET	0
ADC0_CHINFR_CHINF11	SET	0
ADC0_CHINFR_CHINF12	SET	0
ADC0_CHINFR_CHINF13	SET	0
ADC0_CHINFR_CHINF14	SET	0
ADC0_CHINFR_CHINF15	SET	0
ADC0_CHINFR_CHINF2	SET	0
ADC0_CHINFR_CHINF3	SET	0
ADC0_CHINFR_CHINF4	SET	0
ADC0_CHINFR_CHINF5	SET	0
ADC0_CHINFR_CHINF6	SET	0
ADC0_CHINFR_CHINF7	SET	0
ADC0_CHINFR_CHINF8	SET	0
ADC0_CHINFR_CHINF9	SET	0

; Channel Interrupt Node Pointer Register 0
ADC0_CHINPR0_CHINP0	SET	0
ADC0_CHINPR0_CHINP1	SET	0
ADC0_CHINPR0_CHINP2	SET	0
ADC0_CHINPR0_CHINP3	SET	0

; Channel Interrupt Node Pointer Register 12
ADC0_CHINPR12_CHINP12	SET	0
ADC0_CHINPR12_CHINP13	SET	0
ADC0_CHINPR12_CHINP14	SET	0
ADC0_CHINPR12_CHINP15	SET	0

; Channel Interrupt Node Pointer Register 4
ADC0_CHINPR4_CHINP4	SET	0
ADC0_CHINPR4_CHINP5	SET	0
ADC0_CHINPR4_CHINP6	SET	0
ADC0_CHINPR4_CHINP7	SET	0

; Channel Interrupt Node Pointer Register 8
ADC0_CHINPR8_CHINP10	SET	0
ADC0_CHINPR8_CHINP11	SET	0
ADC0_CHINPR8_CHINP8	SET	0
ADC0_CHINPR8_CHINP9	SET	0

; Conversion Request Control Register 1
ADC0_CRCR1_CH0	SET	0
ADC0_CRCR1_CH1	SET	0
ADC0_CRCR1_CH10	SET	0
ADC0_CRCR1_CH11	SET	0
ADC0_CRCR1_CH12	SET	0
ADC0_CRCR1_CH13	SET	0
ADC0_CRCR1_CH14	SET	0
ADC0_CRCR1_CH15	SET	0
ADC0_CRCR1_CH2	SET	0
ADC0_CRCR1_CH3	SET	0
ADC0_CRCR1_CH4	SET	0
ADC0_CRCR1_CH5	SET	0
ADC0_CRCR1_CH6	SET	0
ADC0_CRCR1_CH7	SET	0
ADC0_CRCR1_CH8	SET	0
ADC0_CRCR1_CH9	SET	0

; Conversion Request Mode Register 1
ADC0_CRMR1_CLRPND	SET	0
ADC0_CRMR1_ENGT	SET	1
ADC0_CRMR1_ENSI	SET	0
ADC0_CRMR1_ENTR	SET	0
ADC0_CRMR1_LDEV	SET	0
ADC0_CRMR1_LDM	SET	0
ADC0_CRMR1_REQGT	SET	0
ADC0_CRMR1_SCAN	SET	0

; Conversion Request Pending Register 1
ADC0_CRPR1_CHP0	SET	0
ADC0_CRPR1_CHP1	SET	0
ADC0_CRPR1_CHP10	SET	0
ADC0_CRPR1_CHP11	SET	0
ADC0_CRPR1_CHP12	SET	0
ADC0_CRPR1_CHP13	SET	0
ADC0_CRPR1_CHP14	SET	0
ADC0_CRPR1_CHP15	SET	0
ADC0_CRPR1_CHP2	SET	0
ADC0_CRPR1_CHP3	SET	0
ADC0_CRPR1_CHP4	SET	0
ADC0_CRPR1_CHP5	SET	0
ADC0_CRPR1_CHP6	SET	0
ADC0_CRPR1_CHP7	SET	0
ADC0_CRPR1_CHP8	SET	0
ADC0_CRPR1_CHP9	SET	0

; External Multiplexer Control Register
ADC0_EMCTR_EMSAMPLE	SET	0
ADC0_EMCTR_LASTEMUX	SET	0
ADC0_EMCTR_SETEMUX	SET	0

; External Multiplexer Enable Register
ADC0_EMENR_EMSEL0	SET	0
ADC0_EMENR_EMSEL1	SET	0
ADC0_EMENR_EMSEL2	SET	0
ADC0_EMENR_EMSEL3	SET	0
ADC0_EMENR_EMSEL4	SET	0
ADC0_EMENR_EMSEL5	SET	0
ADC0_EMENR_EMSEL6	SET	0
ADC0_EMENR_EMSEL7	SET	0

; Event Interrupt Clear Register
ADC0_EVINCR_EVINC0	SET	0
ADC0_EVINCR_EVINC1	SET	0
ADC0_EVINCR_EVINC10	SET	0
ADC0_EVINCR_EVINC11	SET	0
ADC0_EVINCR_EVINC12	SET	0
ADC0_EVINCR_EVINC13	SET	0
ADC0_EVINCR_EVINC14	SET	0
ADC0_EVINCR_EVINC15	SET	0
ADC0_EVINCR_EVINC2	SET	0
ADC0_EVINCR_EVINC8	SET	0
ADC0_EVINCR_EVINC9	SET	0

; Event Interrupt Flag Register
ADC0_EVINFR_EVINF0	SET	0
ADC0_EVINFR_EVINF1	SET	0
ADC0_EVINFR_EVINF10	SET	0
ADC0_EVINFR_EVINF11	SET	0
ADC0_EVINFR_EVINF12	SET	0
ADC0_EVINFR_EVINF13	SET	0
ADC0_EVINFR_EVINF14	SET	0
ADC0_EVINFR_EVINF15	SET	0
ADC0_EVINFR_EVINF2	SET	0
ADC0_EVINFR_EVINF8	SET	0
ADC0_EVINFR_EVINF9	SET	0

; Event Interrupt Node Pointer Register 0
ADC0_EVINPR0_EVINP0	SET	0
ADC0_EVINPR0_EVINP1	SET	0
ADC0_EVINPR0_EVINP2	SET	0

; Event Interrupt Node Pointer Register 12
ADC0_EVINPR12_EVINP12	SET	0
ADC0_EVINPR12_EVINP13	SET	0
ADC0_EVINPR12_EVINP14	SET	0
ADC0_EVINPR12_EVINP15	SET	0

; Event Interrupt Node Pointer Register 8
ADC0_EVINPR8_EVINP10	SET	0
ADC0_EVINPR8_EVINP11	SET	0
ADC0_EVINPR8_EVINP8	SET	0
ADC0_EVINPR8_EVINP9	SET	0

; Global Control Register
ADC0_GLOBCTR_ANON	SET	0
ADC0_GLOBCTR_ARBM	SET	0
ADC0_GLOBCTR_ARBRND	SET	0
ADC0_GLOBCTR_CDELAY	SET	0
ADC0_GLOBCTR_DIVA	SET	4
ADC0_GLOBCTR_DIVD	SET	0

; Global Status Register
ADC0_GLOBSTR_ANON	SET	0
ADC0_GLOBSTR_BUSY	SET	0
ADC0_GLOBSTR_CAL	SET	0
ADC0_GLOBSTR_CHNR	SET	0
ADC0_GLOBSTR_CSRC	SET	0
ADC0_GLOBSTR_SAMPLE	SET	0
ADC0_GLOBSTR_SYNRUN	SET	0

; Input Class Register 0
ADC0_INPCR0_DW	SET	0
ADC0_INPCR0_STC	SET	0

; Input Class Register 1
ADC0_INPCR1_DW	SET	0
ADC0_INPCR1_STC	SET	0

; Kernel State Configuration Register
ADC0_KSCFG_BPCOM	SET	0
ADC0_KSCFG_BPMODE	SET	1
ADC0_KSCFG_BPNOM	SET	0
ADC0_KSCFG_BPSUM	SET	0
ADC0_KSCFG_COMCFG	SET	0
ADC0_KSCFG_MODEN	SET	1
ADC0_KSCFG_NOMCFG	SET	0
ADC0_KSCFG_SUMCFG	SET	0

; Limit Check Boundary Register 0
ADC0_LCBR0_BOUNDARY	SET	102

; Limit Check Boundary Register 1
ADC0_LCBR1_BOUNDARY	SET	921

; Limit Check Boundary Register 2
ADC0_LCBR2_BOUNDARY	SET	341

; Limit Check Boundary Register 3
ADC0_LCBR3_BOUNDARY	SET	682

; Port Input Select Register
ADC0_PISEL_MTM7	SET	0
ADC0_PISEL_REQGT0	SET	0
ADC0_PISEL_REQGT1	SET	0
ADC0_PISEL_REQGT2	SET	0
ADC0_PISEL_REQTR0	SET	1
ADC0_PISEL_REQTR1	SET	1
ADC0_PISEL_REQTR2	SET	1

; Queue 0 Register 0
ADC0_Q0R0_ENSI	SET	0
ADC0_Q0R0_EXTR	SET	0
ADC0_Q0R0_REQCHNR	SET	0
ADC0_Q0R0_RF	SET	0
ADC0_Q0R0_V	SET	0

; Queue 0 Register 2
ADC0_Q0R2_ENSI	SET	0
ADC0_Q0R2_EXTR	SET	0
ADC0_Q0R2_REQCHNR	SET	0
ADC0_Q0R2_RF	SET	0
ADC0_Q0R2_V	SET	0

; Queue Backup Register 0
ADC0_QBUR0_ENSI	SET	0
ADC0_QBUR0_EXTR	SET	0
ADC0_QBUR0_REQCHNR	SET	0
ADC0_QBUR0_RF	SET	0
ADC0_QBUR0_V	SET	0

; Queue Backup Register 2
ADC0_QBUR2_ENSI	SET	0
ADC0_QBUR2_EXTR	SET	0
ADC0_QBUR2_REQCHNR	SET	0
ADC0_QBUR2_RF	SET	0
ADC0_QBUR2_V	SET	0

; Queue Input Register 0
ADC0_QINR0_ENSI	SET	0
ADC0_QINR0_EXTR	SET	0
ADC0_QINR0_REQCHNR	SET	0
ADC0_QINR0_RF	SET	0

; Queue Input Register 2
ADC0_QINR2_ENSI	SET	0
ADC0_QINR2_EXTR	SET	0
ADC0_QINR2_REQCHNR	SET	0
ADC0_QINR2_RF	SET	0

; Queue Mode Register 0
ADC0_QMR0_CEV	SET	0
ADC0_QMR0_CLRV	SET	0
ADC0_QMR0_ENGT	SET	1
ADC0_QMR0_ENTR	SET	0
ADC0_QMR0_FLUSH	SET	0
ADC0_QMR0_TREV	SET	0

; Queue Mode Register 2
ADC0_QMR2_CEV	SET	0
ADC0_QMR2_CLRV	SET	0
ADC0_QMR2_ENGT	SET	1
ADC0_QMR2_ENTR	SET	0
ADC0_QMR2_FLUSH	SET	0
ADC0_QMR2_TREV	SET	0

; Queue Status Register 0
ADC0_QSR0_EMPTY	SET	0
ADC0_QSR0_EV	SET	0
ADC0_QSR0_FILL	SET	0
ADC0_QSR0_REQGT	SET	0

; Queue Status Register 2
ADC0_QSR2_EMPTY	SET	0
ADC0_QSR2_EV	SET	0
ADC0_QSR2_FILL	SET	0
ADC0_QSR2_REQGT	SET	0

; Result Control Register 0
ADC0_RCR0_DRC	SET	0
ADC0_RCR0_DRCTR	SET	0
ADC0_RCR0_FEN	SET	0
ADC0_RCR0_IEN	SET	0
ADC0_RCR0_VF	SET	0
ADC0_RCR0_WFR	SET	0

; Result Control Register 1
ADC0_RCR1_DRC	SET	0
ADC0_RCR1_DRCTR	SET	0
ADC0_RCR1_FEN	SET	0
ADC0_RCR1_IEN	SET	0
ADC0_RCR1_VF	SET	0
ADC0_RCR1_WFR	SET	0

; Result Control Register 2
ADC0_RCR2_DRC	SET	0
ADC0_RCR2_DRCTR	SET	0
ADC0_RCR2_FEN	SET	0
ADC0_RCR2_IEN	SET	0
ADC0_RCR2_VF	SET	0
ADC0_RCR2_WFR	SET	0

; Result Control Register 3
ADC0_RCR3_DRC	SET	0
ADC0_RCR3_DRCTR	SET	0
ADC0_RCR3_FEN	SET	0
ADC0_RCR3_IEN	SET	0
ADC0_RCR3_VF	SET	0
ADC0_RCR3_WFR	SET	0

; Result Control Register 4
ADC0_RCR4_DRC	SET	0
ADC0_RCR4_DRCTR	SET	0
ADC0_RCR4_FEN	SET	0
ADC0_RCR4_IEN	SET	0
ADC0_RCR4_VF	SET	0
ADC0_RCR4_WFR	SET	0

; Result Control Register 5
ADC0_RCR5_DRC	SET	0
ADC0_RCR5_DRCTR	SET	0
ADC0_RCR5_FEN	SET	0
ADC0_RCR5_IEN	SET	0
ADC0_RCR5_VF	SET	0
ADC0_RCR5_WFR	SET	0

; Result Control Register 6
ADC0_RCR6_DRC	SET	0
ADC0_RCR6_DRCTR	SET	0
ADC0_RCR6_FEN	SET	0
ADC0_RCR6_IEN	SET	0
ADC0_RCR6_VF	SET	0
ADC0_RCR6_WFR	SET	0

; Result Control Register 7
ADC0_RCR7_DRC	SET	0
ADC0_RCR7_DRCTR	SET	0
ADC0_RCR7_FEN	SET	0
ADC0_RCR7_IEN	SET	0
ADC0_RCR7_VF	SET	0
ADC0_RCR7_WFR	SET	0

; Result Register 0
ADC0_RESR0_CHNR	SET	0
ADC0_RESR0_RESULT	SET	0

; Result Register 1
ADC0_RESR1_CHNR	SET	0
ADC0_RESR1_RESULT	SET	0

; Result Register 2
ADC0_RESR2_CHNR	SET	0
ADC0_RESR2_RESULT	SET	0

; Result Register 3
ADC0_RESR3_CHNR	SET	0
ADC0_RESR3_RESULT	SET	0

; Result Register 4
ADC0_RESR4_CHNR	SET	0
ADC0_RESR4_RESULT	SET	0

; Result Register 5
ADC0_RESR5_CHNR	SET	0
ADC0_RESR5_RESULT	SET	0

; Result Register 6
ADC0_RESR6_CHNR	SET	0
ADC0_RESR6_RESULT	SET	0

; Result Register 7
ADC0_RESR7_CHNR	SET	0
ADC0_RESR7_RESULT	SET	0

; Result Register 0, View A
ADC0_RESRA0_RESULT	SET	0

; Result Register 1, View A
ADC0_RESRA1_RESULT	SET	0

; Result Register 2, View A
ADC0_RESRA2_RESULT	SET	0

; Result Register 3, View A
ADC0_RESRA3_RESULT	SET	0

; Result Register 4, View A
ADC0_RESRA4_RESULT	SET	0

; Result Register 5, View A
ADC0_RESRA5_RESULT	SET	0

; Result Register 6, View A
ADC0_RESRA6_RESULT	SET	0

; Result Register 7, View A
ADC0_RESRA7_RESULT	SET	0

; Result Register 0, View AV
ADC0_RESRAV0_RESULT	SET	0

; Result Register 1, View AV
ADC0_RESRAV1_RESULT	SET	0

; Result Register 2, View AV
ADC0_RESRAV2_RESULT	SET	0

; Result Register 3, View AV
ADC0_RESRAV3_RESULT	SET	0

; Result Register 4, View AV
ADC0_RESRAV4_RESULT	SET	0

; Result Register 5, View AV
ADC0_RESRAV5_RESULT	SET	0

; Result Register 6, View AV
ADC0_RESRAV6_RESULT	SET	0

; Result Register 7, View AV
ADC0_RESRAV7_RESULT	SET	0

; Result Register 0, View V
ADC0_RESRV0_CHNR	SET	0
ADC0_RESRV0_RESULT	SET	0

; Result Register 1, View V
ADC0_RESRV1_CHNR	SET	0
ADC0_RESRV1_RESULT	SET	0

; Result Register 2, View V
ADC0_RESRV2_CHNR	SET	0
ADC0_RESRV2_RESULT	SET	0

; Result Register 3, View V
ADC0_RESRV3_CHNR	SET	0
ADC0_RESRV3_RESULT	SET	0

; Result Register 4, View V
ADC0_RESRV4_CHNR	SET	0
ADC0_RESRV4_RESULT	SET	0

; Result Register 5, View V
ADC0_RESRV5_CHNR	SET	0
ADC0_RESRV5_RESULT	SET	0

; Result Register 6, View V
ADC0_RESRV6_CHNR	SET	0
ADC0_RESRV6_RESULT	SET	0

; Result Register 7, View V
ADC0_RESRV7_CHNR	SET	0
ADC0_RESRV7_RESULT	SET	0

; Request Source Priority Register 0
ADC0_RSPR0_CSM0	SET	0
ADC0_RSPR0_CSM1	SET	0
ADC0_RSPR0_CSM2	SET	0
ADC0_RSPR0_PRIO0	SET	0
ADC0_RSPR0_PRIO1	SET	0
ADC0_RSPR0_PRIO2	SET	0

; Result Status Shadow Register
ADC0_RSSR_CHNR	SET	0
ADC0_RSSR_RRNR	SET	0

; Synchronization Control Register
ADC0_SYNCTR_EVALR1	SET	0
ADC0_SYNCTR_EVALR2	SET	0
ADC0_SYNCTR_EVALR3	SET	0
ADC0_SYNCTR_STSEL	SET	0

; Valid Flag Register
ADC0_VFR_VF0	SET	0
ADC0_VFR_VF1	SET	0
ADC0_VFR_VF2	SET	0
ADC0_VFR_VF3	SET	0
ADC0_VFR_VF4	SET	0
ADC0_VFR_VF5	SET	0
ADC0_VFR_VF6	SET	0
ADC0_VFR_VF7	SET	0

; Alias Register 0
ADC1_ALR0_ALIAS0	SET	0
ADC1_ALR0_ALIAS1	SET	0

; Arbitration Slot Enable Register
ADC1_ASENR_ASEN0	SET	1
ADC1_ASENR_ASEN1	SET	1
ADC1_ASENR_ASEN2	SET	1

; Ch. 0 Control Register
ADC1_CHCTR0_BNDASEL	SET	0
ADC1_CHCTR0_BNDBSEL	SET	1
ADC1_CHCTR0_ICLSEL	SET	0
ADC1_CHCTR0_LCC	SET	0
ADC1_CHCTR0_REFSEL	SET	0
ADC1_CHCTR0_RESRSEL	SET	7
ADC1_CHCTR0_SYNC	SET	0

; Ch. 10 Control Register
ADC1_CHCTR10_BNDASEL	SET	0
ADC1_CHCTR10_BNDBSEL	SET	0
ADC1_CHCTR10_ICLSEL	SET	0
ADC1_CHCTR10_LCC	SET	0
ADC1_CHCTR10_REFSEL	SET	0
ADC1_CHCTR10_RESRSEL	SET	0
ADC1_CHCTR10_SYNC	SET	0

; Ch. 11 Control Register
ADC1_CHCTR11_BNDASEL	SET	0
ADC1_CHCTR11_BNDBSEL	SET	0
ADC1_CHCTR11_ICLSEL	SET	0
ADC1_CHCTR11_LCC	SET	0
ADC1_CHCTR11_REFSEL	SET	0
ADC1_CHCTR11_RESRSEL	SET	0
ADC1_CHCTR11_SYNC	SET	0

; Ch. 12 Control Register
ADC1_CHCTR12_BNDASEL	SET	0
ADC1_CHCTR12_BNDBSEL	SET	0
ADC1_CHCTR12_ICLSEL	SET	0
ADC1_CHCTR12_LCC	SET	0
ADC1_CHCTR12_REFSEL	SET	0
ADC1_CHCTR12_RESRSEL	SET	0
ADC1_CHCTR12_SYNC	SET	0

; Ch. 13 Control Register
ADC1_CHCTR13_BNDASEL	SET	0
ADC1_CHCTR13_BNDBSEL	SET	0
ADC1_CHCTR13_ICLSEL	SET	0
ADC1_CHCTR13_LCC	SET	0
ADC1_CHCTR13_REFSEL	SET	0
ADC1_CHCTR13_RESRSEL	SET	0
ADC1_CHCTR13_SYNC	SET	0

; Ch. 14 Control Register
ADC1_CHCTR14_BNDASEL	SET	0
ADC1_CHCTR14_BNDBSEL	SET	0
ADC1_CHCTR14_ICLSEL	SET	0
ADC1_CHCTR14_LCC	SET	0
ADC1_CHCTR14_REFSEL	SET	0
ADC1_CHCTR14_RESRSEL	SET	0
ADC1_CHCTR14_SYNC	SET	0

; Ch. 15 Control Register
ADC1_CHCTR15_BNDASEL	SET	0
ADC1_CHCTR15_BNDBSEL	SET	0
ADC1_CHCTR15_ICLSEL	SET	0
ADC1_CHCTR15_LCC	SET	0
ADC1_CHCTR15_REFSEL	SET	0
ADC1_CHCTR15_RESRSEL	SET	0
ADC1_CHCTR15_SYNC	SET	0

; Ch. 1 Control Register
ADC1_CHCTR1_BNDASEL	SET	0
ADC1_CHCTR1_BNDBSEL	SET	1
ADC1_CHCTR1_ICLSEL	SET	0
ADC1_CHCTR1_LCC	SET	0
ADC1_CHCTR1_REFSEL	SET	0
ADC1_CHCTR1_RESRSEL	SET	7
ADC1_CHCTR1_SYNC	SET	0

; Ch. 2 Control Register
ADC1_CHCTR2_BNDASEL	SET	0
ADC1_CHCTR2_BNDBSEL	SET	1
ADC1_CHCTR2_ICLSEL	SET	0
ADC1_CHCTR2_LCC	SET	0
ADC1_CHCTR2_REFSEL	SET	0
ADC1_CHCTR2_RESRSEL	SET	7
ADC1_CHCTR2_SYNC	SET	0

; Ch. 3 Control Register
ADC1_CHCTR3_BNDASEL	SET	0
ADC1_CHCTR3_BNDBSEL	SET	1
ADC1_CHCTR3_ICLSEL	SET	0
ADC1_CHCTR3_LCC	SET	0
ADC1_CHCTR3_REFSEL	SET	0
ADC1_CHCTR3_RESRSEL	SET	7
ADC1_CHCTR3_SYNC	SET	0

; Ch. 4 Control Register
ADC1_CHCTR4_BNDASEL	SET	0
ADC1_CHCTR4_BNDBSEL	SET	1
ADC1_CHCTR4_ICLSEL	SET	0
ADC1_CHCTR4_LCC	SET	0
ADC1_CHCTR4_REFSEL	SET	0
ADC1_CHCTR4_RESRSEL	SET	7
ADC1_CHCTR4_SYNC	SET	0

; Ch. 5 Control Register
ADC1_CHCTR5_BNDASEL	SET	0
ADC1_CHCTR5_BNDBSEL	SET	1
ADC1_CHCTR5_ICLSEL	SET	0
ADC1_CHCTR5_LCC	SET	0
ADC1_CHCTR5_REFSEL	SET	0
ADC1_CHCTR5_RESRSEL	SET	7
ADC1_CHCTR5_SYNC	SET	0

; Ch. 6 Control Register
ADC1_CHCTR6_BNDASEL	SET	0
ADC1_CHCTR6_BNDBSEL	SET	1
ADC1_CHCTR6_ICLSEL	SET	0
ADC1_CHCTR6_LCC	SET	0
ADC1_CHCTR6_REFSEL	SET	0
ADC1_CHCTR6_RESRSEL	SET	7
ADC1_CHCTR6_SYNC	SET	0

; Ch. 7 Control Register
ADC1_CHCTR7_BNDASEL	SET	0
ADC1_CHCTR7_BNDBSEL	SET	1
ADC1_CHCTR7_ICLSEL	SET	0
ADC1_CHCTR7_LCC	SET	0
ADC1_CHCTR7_REFSEL	SET	0
ADC1_CHCTR7_RESRSEL	SET	7
ADC1_CHCTR7_SYNC	SET	0

; Ch. 8 Control Register
ADC1_CHCTR8_BNDASEL	SET	0
ADC1_CHCTR8_BNDBSEL	SET	0
ADC1_CHCTR8_ICLSEL	SET	0
ADC1_CHCTR8_LCC	SET	0
ADC1_CHCTR8_REFSEL	SET	0
ADC1_CHCTR8_RESRSEL	SET	0
ADC1_CHCTR8_SYNC	SET	0

; Ch. 9 Control Register
ADC1_CHCTR9_BNDASEL	SET	0
ADC1_CHCTR9_BNDBSEL	SET	0
ADC1_CHCTR9_ICLSEL	SET	0
ADC1_CHCTR9_LCC	SET	0
ADC1_CHCTR9_REFSEL	SET	0
ADC1_CHCTR9_RESRSEL	SET	0
ADC1_CHCTR9_SYNC	SET	0

; Channel Interrupt Clear Register
ADC1_CHINCR_CHINC0	SET	0
ADC1_CHINCR_CHINC1	SET	0
ADC1_CHINCR_CHINC10	SET	0
ADC1_CHINCR_CHINC11	SET	0
ADC1_CHINCR_CHINC12	SET	0
ADC1_CHINCR_CHINC13	SET	0
ADC1_CHINCR_CHINC14	SET	0
ADC1_CHINCR_CHINC15	SET	0
ADC1_CHINCR_CHINC2	SET	0
ADC1_CHINCR_CHINC3	SET	0
ADC1_CHINCR_CHINC4	SET	0
ADC1_CHINCR_CHINC5	SET	0
ADC1_CHINCR_CHINC6	SET	0
ADC1_CHINCR_CHINC7	SET	0
ADC1_CHINCR_CHINC8	SET	0
ADC1_CHINCR_CHINC9	SET	0

; Channel Interrupt Flag Register
ADC1_CHINFR_CHINF0	SET	0
ADC1_CHINFR_CHINF1	SET	0
ADC1_CHINFR_CHINF10	SET	0
ADC1_CHINFR_CHINF11	SET	0
ADC1_CHINFR_CHINF12	SET	0
ADC1_CHINFR_CHINF13	SET	0
ADC1_CHINFR_CHINF14	SET	0
ADC1_CHINFR_CHINF15	SET	0
ADC1_CHINFR_CHINF2	SET	0
ADC1_CHINFR_CHINF3	SET	0
ADC1_CHINFR_CHINF4	SET	0
ADC1_CHINFR_CHINF5	SET	0
ADC1_CHINFR_CHINF6	SET	0
ADC1_CHINFR_CHINF7	SET	0
ADC1_CHINFR_CHINF8	SET	0
ADC1_CHINFR_CHINF9	SET	0

; Channel Interrupt Node Pointer Register 0
ADC1_CHINPR0_CHINP0	SET	0
ADC1_CHINPR0_CHINP1	SET	0
ADC1_CHINPR0_CHINP2	SET	0
ADC1_CHINPR0_CHINP3	SET	0

; Channel Interrupt Node Pointer Register 12
ADC1_CHINPR12_CHINP12	SET	0
ADC1_CHINPR12_CHINP13	SET	0
ADC1_CHINPR12_CHINP14	SET	0
ADC1_CHINPR12_CHINP15	SET	0

; Channel Interrupt Node Pointer Register 4
ADC1_CHINPR4_CHINP4	SET	0
ADC1_CHINPR4_CHINP5	SET	0
ADC1_CHINPR4_CHINP6	SET	0
ADC1_CHINPR4_CHINP7	SET	0

; Channel Interrupt Node Pointer Register 8
ADC1_CHINPR8_CHINP10	SET	0
ADC1_CHINPR8_CHINP11	SET	0
ADC1_CHINPR8_CHINP8	SET	0
ADC1_CHINPR8_CHINP9	SET	0

; Conversion Request Control Register 1
ADC1_CRCR1_CH0	SET	0
ADC1_CRCR1_CH1	SET	0
ADC1_CRCR1_CH10	SET	0
ADC1_CRCR1_CH11	SET	0
ADC1_CRCR1_CH12	SET	0
ADC1_CRCR1_CH13	SET	0
ADC1_CRCR1_CH14	SET	0
ADC1_CRCR1_CH15	SET	0
ADC1_CRCR1_CH2	SET	0
ADC1_CRCR1_CH3	SET	0
ADC1_CRCR1_CH4	SET	0
ADC1_CRCR1_CH5	SET	0
ADC1_CRCR1_CH6	SET	0
ADC1_CRCR1_CH7	SET	0
ADC1_CRCR1_CH8	SET	0
ADC1_CRCR1_CH9	SET	0

; Conversion Request Mode Register 1
ADC1_CRMR1_CLRPND	SET	0
ADC1_CRMR1_ENGT	SET	1
ADC1_CRMR1_ENSI	SET	0
ADC1_CRMR1_ENTR	SET	0
ADC1_CRMR1_LDEV	SET	0
ADC1_CRMR1_LDM	SET	0
ADC1_CRMR1_REQGT	SET	0
ADC1_CRMR1_SCAN	SET	0

; Conversion Request Pending Register 1
ADC1_CRPR1_CHP0	SET	0
ADC1_CRPR1_CHP1	SET	0
ADC1_CRPR1_CHP10	SET	0
ADC1_CRPR1_CHP11	SET	0
ADC1_CRPR1_CHP12	SET	0
ADC1_CRPR1_CHP13	SET	0
ADC1_CRPR1_CHP14	SET	0
ADC1_CRPR1_CHP15	SET	0
ADC1_CRPR1_CHP2	SET	0
ADC1_CRPR1_CHP3	SET	0
ADC1_CRPR1_CHP4	SET	0
ADC1_CRPR1_CHP5	SET	0
ADC1_CRPR1_CHP6	SET	0
ADC1_CRPR1_CHP7	SET	0
ADC1_CRPR1_CHP8	SET	0
ADC1_CRPR1_CHP9	SET	0

; External Multiplexer Control Register
ADC1_EMCTR_EMSAMPLE	SET	0
ADC1_EMCTR_LASTEMUX	SET	0
ADC1_EMCTR_SETEMUX	SET	0

; External Multiplexer Enable Register
ADC1_EMENR_EMSEL0	SET	0
ADC1_EMENR_EMSEL1	SET	0
ADC1_EMENR_EMSEL2	SET	0
ADC1_EMENR_EMSEL3	SET	0
ADC1_EMENR_EMSEL4	SET	0
ADC1_EMENR_EMSEL5	SET	0
ADC1_EMENR_EMSEL6	SET	0
ADC1_EMENR_EMSEL7	SET	0

; Event Interrupt Clear Register
ADC1_EVINCR_EVINC0	SET	0
ADC1_EVINCR_EVINC1	SET	0
ADC1_EVINCR_EVINC10	SET	0
ADC1_EVINCR_EVINC11	SET	0
ADC1_EVINCR_EVINC12	SET	0
ADC1_EVINCR_EVINC13	SET	0
ADC1_EVINCR_EVINC14	SET	0
ADC1_EVINCR_EVINC15	SET	0
ADC1_EVINCR_EVINC2	SET	0
ADC1_EVINCR_EVINC8	SET	0
ADC1_EVINCR_EVINC9	SET	0

; Event Interrupt Flag Register
ADC1_EVINFR_EVINF0	SET	0
ADC1_EVINFR_EVINF1	SET	0
ADC1_EVINFR_EVINF10	SET	0
ADC1_EVINFR_EVINF11	SET	0
ADC1_EVINFR_EVINF12	SET	0
ADC1_EVINFR_EVINF13	SET	0
ADC1_EVINFR_EVINF14	SET	0
ADC1_EVINFR_EVINF15	SET	0
ADC1_EVINFR_EVINF2	SET	0
ADC1_EVINFR_EVINF8	SET	0
ADC1_EVINFR_EVINF9	SET	0

; Event Interrupt Node Pointer Register 0
ADC1_EVINPR0_EVINP0	SET	0
ADC1_EVINPR0_EVINP1	SET	0
ADC1_EVINPR0_EVINP2	SET	0

; Event Interrupt Node Pointer Register 12
ADC1_EVINPR12_EVINP12	SET	0
ADC1_EVINPR12_EVINP13	SET	0
ADC1_EVINPR12_EVINP14	SET	0
ADC1_EVINPR12_EVINP15	SET	0

; Event Interrupt Node Pointer Register 8
ADC1_EVINPR8_EVINP10	SET	0
ADC1_EVINPR8_EVINP11	SET	0
ADC1_EVINPR8_EVINP8	SET	0
ADC1_EVINPR8_EVINP9	SET	0

; Global Control Register
ADC1_GLOBCTR_ANON	SET	0
ADC1_GLOBCTR_ARBM	SET	0
ADC1_GLOBCTR_ARBRND	SET	0
ADC1_GLOBCTR_CDELAY	SET	0
ADC1_GLOBCTR_DIVA	SET	4
ADC1_GLOBCTR_DIVD	SET	0

; Global Status Register
ADC1_GLOBSTR_ANON	SET	0
ADC1_GLOBSTR_BUSY	SET	0
ADC1_GLOBSTR_CAL	SET	0
ADC1_GLOBSTR_CHNR	SET	0
ADC1_GLOBSTR_CSRC	SET	0
ADC1_GLOBSTR_SAMPLE	SET	0
ADC1_GLOBSTR_SYNRUN	SET	0

; Input Class Register 0
ADC1_INPCR0_DW	SET	0
ADC1_INPCR0_STC	SET	0

; Input Class Register 1
ADC1_INPCR1_DW	SET	0
ADC1_INPCR1_STC	SET	0

; Limit Check Boundary Register 0
ADC1_LCBR0_BOUNDARY	SET	102

; Limit Check Boundary Register 1
ADC1_LCBR1_BOUNDARY	SET	921

; Limit Check Boundary Register 2
ADC1_LCBR2_BOUNDARY	SET	341

; Limit Check Boundary Register 3
ADC1_LCBR3_BOUNDARY	SET	682

; Port Input Select Register
ADC1_PISEL_MTM7	SET	0
ADC1_PISEL_REQGT0	SET	0
ADC1_PISEL_REQGT1	SET	0
ADC1_PISEL_REQGT2	SET	0
ADC1_PISEL_REQTR0	SET	1
ADC1_PISEL_REQTR1	SET	1
ADC1_PISEL_REQTR2	SET	1

; Queue 0 Register 0
ADC1_Q0R0_ENSI	SET	0
ADC1_Q0R0_EXTR	SET	0
ADC1_Q0R0_REQCHNR	SET	0
ADC1_Q0R0_RF	SET	0
ADC1_Q0R0_V	SET	0

; Queue 0 Register 2
ADC1_Q0R2_ENSI	SET	0
ADC1_Q0R2_EXTR	SET	0
ADC1_Q0R2_REQCHNR	SET	0
ADC1_Q0R2_RF	SET	0
ADC1_Q0R2_V	SET	0

; Queue Backup Register 0
ADC1_QBUR0_ENSI	SET	0
ADC1_QBUR0_EXTR	SET	0
ADC1_QBUR0_REQCHNR	SET	0
ADC1_QBUR0_RF	SET	0
ADC1_QBUR0_V	SET	0

; Queue Backup Register 2
ADC1_QBUR2_ENSI	SET	0
ADC1_QBUR2_EXTR	SET	0
ADC1_QBUR2_REQCHNR	SET	0
ADC1_QBUR2_RF	SET	0
ADC1_QBUR2_V	SET	0

; Queue Input Register 0
ADC1_QINR0_ENSI	SET	0
ADC1_QINR0_EXTR	SET	0
ADC1_QINR0_REQCHNR	SET	0
ADC1_QINR0_RF	SET	0

; Queue Input Register 2
ADC1_QINR2_ENSI	SET	0
ADC1_QINR2_EXTR	SET	0
ADC1_QINR2_REQCHNR	SET	0
ADC1_QINR2_RF	SET	0

; Queue Mode Register 0
ADC1_QMR0_CEV	SET	0
ADC1_QMR0_CLRV	SET	0
ADC1_QMR0_ENGT	SET	1
ADC1_QMR0_ENTR	SET	0
ADC1_QMR0_FLUSH	SET	0
ADC1_QMR0_TREV	SET	0

; Queue Mode Register 2
ADC1_QMR2_CEV	SET	0
ADC1_QMR2_CLRV	SET	0
ADC1_QMR2_ENGT	SET	1
ADC1_QMR2_ENTR	SET	0
ADC1_QMR2_FLUSH	SET	0
ADC1_QMR2_TREV	SET	0

; Queue Status Register 0
ADC1_QSR0_EMPTY	SET	0
ADC1_QSR0_EV	SET	0
ADC1_QSR0_FILL	SET	0
ADC1_QSR0_REQGT	SET	0

; Queue Status Register 2
ADC1_QSR2_EMPTY	SET	0
ADC1_QSR2_EV	SET	0
ADC1_QSR2_FILL	SET	0
ADC1_QSR2_REQGT	SET	0

; Result Control Register 0
ADC1_RCR0_DRC	SET	0
ADC1_RCR0_DRCTR	SET	0
ADC1_RCR0_FEN	SET	0
ADC1_RCR0_IEN	SET	0
ADC1_RCR0_VF	SET	0
ADC1_RCR0_WFR	SET	0

; Result Control Register 1
ADC1_RCR1_DRC	SET	0
ADC1_RCR1_DRCTR	SET	0
ADC1_RCR1_FEN	SET	0
ADC1_RCR1_IEN	SET	0
ADC1_RCR1_VF	SET	0
ADC1_RCR1_WFR	SET	0

; Result Control Register 2
ADC1_RCR2_DRC	SET	0
ADC1_RCR2_DRCTR	SET	0
ADC1_RCR2_FEN	SET	0
ADC1_RCR2_IEN	SET	0
ADC1_RCR2_VF	SET	0
ADC1_RCR2_WFR	SET	0

; Result Control Register 3
ADC1_RCR3_DRC	SET	0
ADC1_RCR3_DRCTR	SET	0
ADC1_RCR3_FEN	SET	0
ADC1_RCR3_IEN	SET	0
ADC1_RCR3_VF	SET	0
ADC1_RCR3_WFR	SET	0

; Result Control Register 4
ADC1_RCR4_DRC	SET	0
ADC1_RCR4_DRCTR	SET	0
ADC1_RCR4_FEN	SET	0
ADC1_RCR4_IEN	SET	0
ADC1_RCR4_VF	SET	0
ADC1_RCR4_WFR	SET	0

; Result Control Register 5
ADC1_RCR5_DRC	SET	0
ADC1_RCR5_DRCTR	SET	0
ADC1_RCR5_FEN	SET	0
ADC1_RCR5_IEN	SET	0
ADC1_RCR5_VF	SET	0
ADC1_RCR5_WFR	SET	0

; Result Control Register 6
ADC1_RCR6_DRC	SET	0
ADC1_RCR6_DRCTR	SET	0
ADC1_RCR6_FEN	SET	0
ADC1_RCR6_IEN	SET	0
ADC1_RCR6_VF	SET	0
ADC1_RCR6_WFR	SET	0

; Result Control Register 7
ADC1_RCR7_DRC	SET	0
ADC1_RCR7_DRCTR	SET	0
ADC1_RCR7_FEN	SET	0
ADC1_RCR7_IEN	SET	0
ADC1_RCR7_VF	SET	0
ADC1_RCR7_WFR	SET	0

; Result Register 0
ADC1_RESR0_CHNR	SET	0
ADC1_RESR0_RESULT	SET	0

; Result Register 1
ADC1_RESR1_CHNR	SET	0
ADC1_RESR1_RESULT	SET	0

; Result Register 2
ADC1_RESR2_CHNR	SET	0
ADC1_RESR2_RESULT	SET	0

; Result Register 3
ADC1_RESR3_CHNR	SET	0
ADC1_RESR3_RESULT	SET	0

; Result Register 4
ADC1_RESR4_CHNR	SET	0
ADC1_RESR4_RESULT	SET	0

; Result Register 5
ADC1_RESR5_CHNR	SET	0
ADC1_RESR5_RESULT	SET	0

; Result Register 6
ADC1_RESR6_CHNR	SET	0
ADC1_RESR6_RESULT	SET	0

; Result Register 7
ADC1_RESR7_CHNR	SET	0
ADC1_RESR7_RESULT	SET	0

; Result Register 0, View A
ADC1_RESRA0_RESULT	SET	0

; Result Register 1, View A
ADC1_RESRA1_RESULT	SET	0

; Result Register 2, View A
ADC1_RESRA2_RESULT	SET	0

; Result Register 3, View A
ADC1_RESRA3_RESULT	SET	0

; Result Register 4, View A
ADC1_RESRA4_RESULT	SET	0

; Result Register 5, View A
ADC1_RESRA5_RESULT	SET	0

; Result Register 6, View A
ADC1_RESRA6_RESULT	SET	0

; Result Register 7, View A
ADC1_RESRA7_RESULT	SET	0

; Result Register 0, View AV
ADC1_RESRAV0_RESULT	SET	0

; Result Register 1, View AV
ADC1_RESRAV1_RESULT	SET	0

; Result Register 2, View AV
ADC1_RESRAV2_RESULT	SET	0

; Result Register 3, View AV
ADC1_RESRAV3_RESULT	SET	0

; Result Register 4, View AV
ADC1_RESRAV4_RESULT	SET	0

; Result Register 5, View AV
ADC1_RESRAV5_RESULT	SET	0

; Result Register 6, View AV
ADC1_RESRAV6_RESULT	SET	0

; Result Register 7, View AV
ADC1_RESRAV7_RESULT	SET	0

; Result Register 0, View V
ADC1_RESRV0_CHNR	SET	0
ADC1_RESRV0_RESULT	SET	0

; Result Register 1, View V
ADC1_RESRV1_CHNR	SET	0
ADC1_RESRV1_RESULT	SET	0

; Result Register 2, View V
ADC1_RESRV2_CHNR	SET	0
ADC1_RESRV2_RESULT	SET	0

; Result Register 3, View V
ADC1_RESRV3_CHNR	SET	0
ADC1_RESRV3_RESULT	SET	0

; Result Register 4, View V
ADC1_RESRV4_CHNR	SET	0
ADC1_RESRV4_RESULT	SET	0

; Result Register 5, View V
ADC1_RESRV5_CHNR	SET	0
ADC1_RESRV5_RESULT	SET	0

; Result Register 6, View V
ADC1_RESRV6_CHNR	SET	0
ADC1_RESRV6_RESULT	SET	0

; Result Register 7, View V
ADC1_RESRV7_CHNR	SET	0
ADC1_RESRV7_RESULT	SET	0

; Request Source Priority Register 0
ADC1_RSPR0_CSM0	SET	0
ADC1_RSPR0_CSM1	SET	0
ADC1_RSPR0_CSM2	SET	0
ADC1_RSPR0_PRIO0	SET	0
ADC1_RSPR0_PRIO1	SET	0
ADC1_RSPR0_PRIO2	SET	0

; Result Status Shadow Register
ADC1_RSSR_CHNR	SET	0
ADC1_RSSR_RRNR	SET	0

; Synchronization Control Register
ADC1_SYNCTR_EVALR1	SET	0
ADC1_SYNCTR_EVALR2	SET	0
ADC1_SYNCTR_EVALR3	SET	0
ADC1_SYNCTR_STSEL	SET	0

; Valid Flag Register
ADC1_VFR_VF0	SET	0
ADC1_VFR_VF1	SET	0
ADC1_VFR_VF2	SET	0
ADC1_VFR_VF3	SET	0
ADC1_VFR_VF4	SET	0
ADC1_VFR_VF5	SET	0
ADC1_VFR_VF6	SET	0
ADC1_VFR_VF7	SET	0

; ADC Interrupt Control Reg. 0
ADC_0IC_GLVL	SET	0
ADC_0IC_GPX	SET	0
ADC_0IC_IE	SET	0
ADC_0IC_ILVL	SET	0
ADC_0IC_IR	SET	0

; ADC Interrupt Control Reg. 1
ADC_1IC_GLVL	SET	0
ADC_1IC_GPX	SET	0
ADC_1IC_IE	SET	0
ADC_1IC_ILVL	SET	0
ADC_1IC_IR	SET	0

; ADC Interrupt Control Reg. 2
ADC_2IC_GLVL	SET	0
ADC_2IC_GPX	SET	0
ADC_2IC_IE	SET	0
ADC_2IC_ILVL	SET	0
ADC_2IC_IR	SET	0

; ADC Interrupt Control Reg. 3
ADC_3IC_GLVL	SET	0
ADC_3IC_GPX	SET	0
ADC_3IC_IE	SET	0
ADC_3IC_ILVL	SET	0
ADC_3IC_IR	SET	0

; ADC Interrupt Control Reg. 4
ADC_4IC_GLVL	SET	0
ADC_4IC_GPX	SET	0
ADC_4IC_IE	SET	0
ADC_4IC_ILVL	SET	0
ADC_4IC_IR	SET	0

; ADC Interrupt Control Reg. 5
ADC_5IC_GLVL	SET	0
ADC_5IC_GPX	SET	0
ADC_5IC_IE	SET	0
ADC_5IC_ILVL	SET	0
ADC_5IC_IR	SET	0

; ADC Interrupt Control Reg. 6
ADC_6IC_GLVL	SET	0
ADC_6IC_GPX	SET	0
ADC_6IC_IE	SET	0
ADC_6IC_ILVL	SET	0
ADC_6IC_IR	SET	0

; ADC Interrupt Control Reg. 7
ADC_7IC_GLVL	SET	0
ADC_7IC_GPX	SET	0
ADC_7IC_IE	SET	0
ADC_7IC_ILVL	SET	0
ADC_7IC_IR	SET	0

; Address Range/Size for CS1
ADDRSEL1_RGSAD	SET	0
ADDRSEL1_RGSZ	SET	0

; Address Range/Size for CS2
ADDRSEL2_RGSAD	SET	0
ADDRSEL2_RGSZ	SET	0

; Address Range/Size for CS3
ADDRSEL3_RGSAD	SET	0
ADDRSEL3_RGSZ	SET	0

; Address Range/Size for CS4
ADDRSEL4_RGSAD	SET	0
ADDRSEL4_RGSZ	SET	0

; Address Range/Size for CS7
ADDRSEL7_RGSAD	SET	0
ADDRSEL7_RGSZ	SET	0

; Register Bank Selection Reg. 0
BNKSEL0_GPRSEL0	SET	0
BNKSEL0_GPRSEL1	SET	0
BNKSEL0_GPRSEL2	SET	0
BNKSEL0_GPRSEL3	SET	0
BNKSEL0_GPRSEL4	SET	0
BNKSEL0_GPRSEL5	SET	0
BNKSEL0_GPRSEL6	SET	0
BNKSEL0_GPRSEL7	SET	0

; Register Bank Selection Reg. 1
BNKSEL1_GPRSEL0	SET	0
BNKSEL1_GPRSEL1	SET	0
BNKSEL1_GPRSEL2	SET	0
BNKSEL1_GPRSEL3	SET	0
BNKSEL1_GPRSEL4	SET	0
BNKSEL1_GPRSEL5	SET	0
BNKSEL1_GPRSEL6	SET	0
BNKSEL1_GPRSEL7	SET	0

; Register Bank Selection Reg. 2
BNKSEL2_GPRSEL0	SET	0
BNKSEL2_GPRSEL1	SET	0
BNKSEL2_GPRSEL2	SET	0
BNKSEL2_GPRSEL3	SET	0
BNKSEL2_GPRSEL4	SET	0
BNKSEL2_GPRSEL5	SET	0
BNKSEL2_GPRSEL6	SET	0
BNKSEL2_GPRSEL7	SET	0

; Register Bank Selection Reg. 3
BNKSEL3_GPRSEL0	SET	0
BNKSEL3_GPRSEL1	SET	0
BNKSEL3_GPRSEL2	SET	0
BNKSEL3_GPRSEL3	SET	0
BNKSEL3_GPRSEL4	SET	0
BNKSEL3_GPRSEL5	SET	0
BNKSEL3_GPRSEL6	SET	0
BNKSEL3_GPRSEL7	SET	0

; CAN Interrupt Control Reg. 0
CAN_0IC_GLVL	SET	0
CAN_0IC_GPX	SET	0
CAN_0IC_IE	SET	1
CAN_0IC_ILVL	SET	13
CAN_0IC_IR	SET	0

; CAN Interrupt Control Reg. 10
CAN_10IC_GLVL	SET	0
CAN_10IC_GPX	SET	0
CAN_10IC_IE	SET	0
CAN_10IC_ILVL	SET	0
CAN_10IC_IR	SET	0

; CAN Interrupt Control Reg. 11
CAN_11IC_GLVL	SET	0
CAN_11IC_GPX	SET	0
CAN_11IC_IE	SET	0
CAN_11IC_ILVL	SET	0
CAN_11IC_IR	SET	0

; CAN Interrupt Control Reg. 12
CAN_12IC_GLVL	SET	0
CAN_12IC_GPX	SET	0
CAN_12IC_IE	SET	0
CAN_12IC_ILVL	SET	0
CAN_12IC_IR	SET	0

; CAN Interrupt Control Reg. 13
CAN_13IC_GLVL	SET	0
CAN_13IC_GPX	SET	0
CAN_13IC_IE	SET	0
CAN_13IC_ILVL	SET	0
CAN_13IC_IR	SET	0

; CAN Interrupt Control Reg. 14
CAN_14IC_GLVL	SET	0
CAN_14IC_GPX	SET	0
CAN_14IC_IE	SET	0
CAN_14IC_ILVL	SET	0
CAN_14IC_IR	SET	0

; CAN Interrupt Control Reg. 15
CAN_15IC_GLVL	SET	0
CAN_15IC_GPX	SET	0
CAN_15IC_IE	SET	0
CAN_15IC_ILVL	SET	0
CAN_15IC_IR	SET	0

; CAN Interrupt Control Reg. 1
CAN_1IC_GLVL	SET	0
CAN_1IC_GPX	SET	0
CAN_1IC_IE	SET	0
CAN_1IC_ILVL	SET	0
CAN_1IC_IR	SET	0

; CAN Interrupt Control Reg. 2
CAN_2IC_GLVL	SET	0
CAN_2IC_GPX	SET	0
CAN_2IC_IE	SET	0
CAN_2IC_ILVL	SET	0
CAN_2IC_IR	SET	0

; CAN Interrupt Control Reg. 3
CAN_3IC_GLVL	SET	0
CAN_3IC_GPX	SET	0
CAN_3IC_IE	SET	0
CAN_3IC_ILVL	SET	0
CAN_3IC_IR	SET	0

; CAN Interrupt Control Reg. 4
CAN_4IC_GLVL	SET	0
CAN_4IC_GPX	SET	0
CAN_4IC_IE	SET	0
CAN_4IC_ILVL	SET	0
CAN_4IC_IR	SET	0

; CAN Interrupt Control Reg. 5
CAN_5IC_GLVL	SET	0
CAN_5IC_GPX	SET	0
CAN_5IC_IE	SET	0
CAN_5IC_ILVL	SET	0
CAN_5IC_IR	SET	0

; CAN Interrupt Control Reg. 6
CAN_6IC_GLVL	SET	0
CAN_6IC_GPX	SET	0
CAN_6IC_IE	SET	0
CAN_6IC_ILVL	SET	0
CAN_6IC_IR	SET	0

; CAN Interrupt Control Reg. 7
CAN_7IC_GLVL	SET	0
CAN_7IC_GPX	SET	0
CAN_7IC_IE	SET	0
CAN_7IC_ILVL	SET	0
CAN_7IC_IR	SET	0

; CAN Interrupt Control Reg. 8
CAN_8IC_GLVL	SET	0
CAN_8IC_GPX	SET	0
CAN_8IC_IE	SET	0
CAN_8IC_ILVL	SET	0
CAN_8IC_IR	SET	0

; CAN Interrupt Control Reg. 9
CAN_9IC_GLVL	SET	0
CAN_9IC_GPX	SET	0
CAN_9IC_IE	SET	0
CAN_9IC_ILVL	SET	0
CAN_9IC_IR	SET	0

; Fractional Divider Register H
CAN_FDRH_DISCLK	SET	0
CAN_FDRH_ENHW	SET	0
CAN_FDRH_RESULT	SET	0
CAN_FDRH_SUSACK	SET	0
CAN_FDRH_SUSREQ	SET	0

; Fractional Divider Register L
CAN_FDRL_DM	SET	1
CAN_FDRL_SC	SET	0
CAN_FDRL_SM	SET	0
CAN_FDRL_STEP	SET	1022

; List Register 0 High
CAN_LIST0H_EMPTY	SET	0
CAN_LIST0H_SIZE	SET	0

; List Register 0 Low
CAN_LIST0L_BEGIN	SET	0
CAN_LIST0L_END	SET	0

; List Register 1 High
CAN_LIST1H_EMPTY	SET	0
CAN_LIST1H_SIZE	SET	0

; List Register 1 Low
CAN_LIST1L_BEGIN	SET	0
CAN_LIST1L_END	SET	0

; List Register 2 High
CAN_LIST2H_EMPTY	SET	0
CAN_LIST2H_SIZE	SET	0

; List Register 2 Low
CAN_LIST2L_BEGIN	SET	0
CAN_LIST2L_END	SET	0

; List Register 3 High
CAN_LIST3H_EMPTY	SET	0
CAN_LIST3H_SIZE	SET	0

; List Register 3 Low
CAN_LIST3L_BEGIN	SET	0
CAN_LIST3L_END	SET	0

; List Register 4 High
CAN_LIST4H_EMPTY	SET	0
CAN_LIST4H_SIZE	SET	0

; List Register 4 Low
CAN_LIST4L_BEGIN	SET	0
CAN_LIST4L_END	SET	0

; List Register 5 High
CAN_LIST5H_EMPTY	SET	0
CAN_LIST5H_SIZE	SET	0

; List Register 5 Low
CAN_LIST5L_BEGIN	SET	0
CAN_LIST5L_END	SET	0

; List Register 6 High
CAN_LIST6H_EMPTY	SET	0
CAN_LIST6H_SIZE	SET	0

; List Register 6 Low
CAN_LIST6L_BEGIN	SET	0
CAN_LIST6L_END	SET	0

; List Register 7 High
CAN_LIST7H_EMPTY	SET	0
CAN_LIST7H_SIZE	SET	0

; List Register 7 Low
CAN_LIST7L_BEGIN	SET	0
CAN_LIST7L_END	SET	0

; Module Control Register
CAN_MCR_MPSEL	SET	0

; Module Interrupt Trigger Register
CAN_MITR_IT[15	SET	0

; Message Object 0 Acceptance Mask Register High
CAN_MOAMR0H_AM[28:16]	SET	8191
CAN_MOAMR0H_MIDE	SET	1

; Message Object 0 Acceptance Mask Register Low
CAN_MOAMR0L_AM[15:0]	SET	65535

; Message Object 100 Acceptance Mask Register High
CAN_MOAMR100H_AM[28:16]	SET	8191
CAN_MOAMR100H_MIDE	SET	1

; Message Object 100 Acceptance Mask Register Low
CAN_MOAMR100L_AM[15:0]	SET	65535

; Message Object 101 Acceptance Mask Register High
CAN_MOAMR101H_AM[28:16]	SET	8191
CAN_MOAMR101H_MIDE	SET	1

; Message Object 101 Acceptance Mask Register Low
CAN_MOAMR101L_AM[15:0]	SET	65535

; Message Object 102 Acceptance Mask Register High
CAN_MOAMR102H_AM[28:16]	SET	8191
CAN_MOAMR102H_MIDE	SET	1

; Message Object 102 Acceptance Mask Register Low
CAN_MOAMR102L_AM[15:0]	SET	65535

; Message Object 103 Acceptance Mask Register High
CAN_MOAMR103H_AM[28:16]	SET	8191
CAN_MOAMR103H_MIDE	SET	1

; Message Object 103 Acceptance Mask Register Low
CAN_MOAMR103L_AM[15:0]	SET	65535

; Message Object 104 Acceptance Mask Register High
CAN_MOAMR104H_AM[28:16]	SET	8191
CAN_MOAMR104H_MIDE	SET	1

; Message Object 104 Acceptance Mask Register Low
CAN_MOAMR104L_AM[15:0]	SET	65535

; Message Object 105 Acceptance Mask Register High
CAN_MOAMR105H_AM[28:16]	SET	8191
CAN_MOAMR105H_MIDE	SET	1

; Message Object 105 Acceptance Mask Register Low
CAN_MOAMR105L_AM[15:0]	SET	65535

; Message Object 106 Acceptance Mask Register High
CAN_MOAMR106H_AM[28:16]	SET	8191
CAN_MOAMR106H_MIDE	SET	1

; Message Object 106 Acceptance Mask Register Low
CAN_MOAMR106L_AM[15:0]	SET	65535

; Message Object 107 Acceptance Mask Register High
CAN_MOAMR107H_AM[28:16]	SET	8191
CAN_MOAMR107H_MIDE	SET	1

; Message Object 107 Acceptance Mask Register Low
CAN_MOAMR107L_AM[15:0]	SET	65535

; Message Object 108 Acceptance Mask Register High
CAN_MOAMR108H_AM[28:16]	SET	8191
CAN_MOAMR108H_MIDE	SET	1

; Message Object 108 Acceptance Mask Register Low
CAN_MOAMR108L_AM[15:0]	SET	65535

; Message Object 109 Acceptance Mask Register High
CAN_MOAMR109H_AM[28:16]	SET	8191
CAN_MOAMR109H_MIDE	SET	1

; Message Object 109 Acceptance Mask Register Low
CAN_MOAMR109L_AM[15:0]	SET	65535

; Message Object 10 Acceptance Mask Register High
CAN_MOAMR10H_AM[28:16]	SET	8191
CAN_MOAMR10H_MIDE	SET	1

; Message Object 10 Acceptance Mask Register Low
CAN_MOAMR10L_AM[15:0]	SET	65535

; Message Object 110 Acceptance Mask Register High
CAN_MOAMR110H_AM[28:16]	SET	8191
CAN_MOAMR110H_MIDE	SET	1

; Message Object 110 Acceptance Mask Register Low
CAN_MOAMR110L_AM[15:0]	SET	65535

; Message Object 111 Acceptance Mask Register High
CAN_MOAMR111H_AM[28:16]	SET	8191
CAN_MOAMR111H_MIDE	SET	1

; Message Object 111 Acceptance Mask Register Low
CAN_MOAMR111L_AM[15:0]	SET	65535

; Message Object 112 Acceptance Mask Register High
CAN_MOAMR112H_AM[28:16]	SET	8191
CAN_MOAMR112H_MIDE	SET	1

; Message Object 112 Acceptance Mask Register Low
CAN_MOAMR112L_AM[15:0]	SET	65535

; Message Object 113 Acceptance Mask Register High
CAN_MOAMR113H_AM[28:16]	SET	8191
CAN_MOAMR113H_MIDE	SET	1

; Message Object 113 Acceptance Mask Register Low
CAN_MOAMR113L_AM[15:0]	SET	65535

; Message Object 114 Acceptance Mask Register High
CAN_MOAMR114H_AM[28:16]	SET	8191
CAN_MOAMR114H_MIDE	SET	1

; Message Object 114 Acceptance Mask Register Low
CAN_MOAMR114L_AM[15:0]	SET	65535

; Message Object 115 Acceptance Mask Register High
CAN_MOAMR115H_AM[28:16]	SET	8191
CAN_MOAMR115H_MIDE	SET	1

; Message Object 115 Acceptance Mask Register Low
CAN_MOAMR115L_AM[15:0]	SET	65535

; Message Object 116 Acceptance Mask Register High
CAN_MOAMR116H_AM[28:16]	SET	8191
CAN_MOAMR116H_MIDE	SET	1

; Message Object 116 Acceptance Mask Register Low
CAN_MOAMR116L_AM[15:0]	SET	65535

; Message Object 117 Acceptance Mask Register High
CAN_MOAMR117H_AM[28:16]	SET	8191
CAN_MOAMR117H_MIDE	SET	1

; Message Object 117 Acceptance Mask Register Low
CAN_MOAMR117L_AM[15:0]	SET	65535

; Message Object 118 Acceptance Mask Register High
CAN_MOAMR118H_AM[28:16]	SET	8191
CAN_MOAMR118H_MIDE	SET	1

; Message Object 118 Acceptance Mask Register Low
CAN_MOAMR118L_AM[15:0]	SET	65535

; Message Object 119 Acceptance Mask Register High
CAN_MOAMR119H_AM[28:16]	SET	8191
CAN_MOAMR119H_MIDE	SET	1

; Message Object 119 Acceptance Mask Register Low
CAN_MOAMR119L_AM[15:0]	SET	65535

; Message Object 11 Acceptance Mask Register High
CAN_MOAMR11H_AM[28:16]	SET	8191
CAN_MOAMR11H_MIDE	SET	1

; Message Object 11 Acceptance Mask Register Low
CAN_MOAMR11L_AM[15:0]	SET	65535

; Message Object 120 Acceptance Mask Register High
CAN_MOAMR120H_AM[28:16]	SET	8191
CAN_MOAMR120H_MIDE	SET	1

; Message Object 120 Acceptance Mask Register Low
CAN_MOAMR120L_AM[15:0]	SET	65535

; Message Object 121 Acceptance Mask Register High
CAN_MOAMR121H_AM[28:16]	SET	8191
CAN_MOAMR121H_MIDE	SET	1

; Message Object 121 Acceptance Mask Register Low
CAN_MOAMR121L_AM[15:0]	SET	65535

; Message Object 122 Acceptance Mask Register High
CAN_MOAMR122H_AM[28:16]	SET	8191
CAN_MOAMR122H_MIDE	SET	1

; Message Object 122 Acceptance Mask Register Low
CAN_MOAMR122L_AM[15:0]	SET	65535

; Message Object 123 Acceptance Mask Register High
CAN_MOAMR123H_AM[28:16]	SET	8191
CAN_MOAMR123H_MIDE	SET	1

; Message Object 123 Acceptance Mask Register Low
CAN_MOAMR123L_AM[15:0]	SET	65535

; Message Object 124 Acceptance Mask Register High
CAN_MOAMR124H_AM[28:16]	SET	8191
CAN_MOAMR124H_MIDE	SET	1

; Message Object 124 Acceptance Mask Register Low
CAN_MOAMR124L_AM[15:0]	SET	65535

; Message Object 125 Acceptance Mask Register High
CAN_MOAMR125H_AM[28:16]	SET	8191
CAN_MOAMR125H_MIDE	SET	1

; Message Object 125 Acceptance Mask Register Low
CAN_MOAMR125L_AM[15:0]	SET	65535

; Message Object 126 Acceptance Mask Register High
CAN_MOAMR126H_AM[28:16]	SET	8191
CAN_MOAMR126H_MIDE	SET	1

; Message Object 126 Acceptance Mask Register Low
CAN_MOAMR126L_AM[15:0]	SET	65535

; Message Object 127 Acceptance Mask Register High
CAN_MOAMR127H_AM[28:16]	SET	8191
CAN_MOAMR127H_MIDE	SET	1

; Message Object 127 Acceptance Mask Register Low
CAN_MOAMR127L_AM[15:0]	SET	65535

; Message Object 12 Acceptance Mask Register High
CAN_MOAMR12H_AM[28:16]	SET	8191
CAN_MOAMR12H_MIDE	SET	1

; Message Object 12 Acceptance Mask Register Low
CAN_MOAMR12L_AM[15:0]	SET	65535

; Message Object 13 Acceptance Mask Register High
CAN_MOAMR13H_AM[28:16]	SET	8191
CAN_MOAMR13H_MIDE	SET	1

; Message Object 13 Acceptance Mask Register Low
CAN_MOAMR13L_AM[15:0]	SET	65535

; Message Object 14 Acceptance Mask Register High
CAN_MOAMR14H_AM[28:16]	SET	8191
CAN_MOAMR14H_MIDE	SET	1

; Message Object 14 Acceptance Mask Register Low
CAN_MOAMR14L_AM[15:0]	SET	65535

; Message Object 15 Acceptance Mask Register High
CAN_MOAMR15H_AM[28:16]	SET	8191
CAN_MOAMR15H_MIDE	SET	1

; Message Object 15 Acceptance Mask Register Low
CAN_MOAMR15L_AM[15:0]	SET	65535

; Message Object 16 Acceptance Mask Register High
CAN_MOAMR16H_AM[28:16]	SET	8191
CAN_MOAMR16H_MIDE	SET	1

; Message Object 16 Acceptance Mask Register Low
CAN_MOAMR16L_AM[15:0]	SET	65535

; Message Object 17 Acceptance Mask Register High
CAN_MOAMR17H_AM[28:16]	SET	8191
CAN_MOAMR17H_MIDE	SET	1

; Message Object 17 Acceptance Mask Register Low
CAN_MOAMR17L_AM[15:0]	SET	65535

; Message Object 18 Acceptance Mask Register High
CAN_MOAMR18H_AM[28:16]	SET	8191
CAN_MOAMR18H_MIDE	SET	1

; Message Object 18 Acceptance Mask Register Low
CAN_MOAMR18L_AM[15:0]	SET	65535

; Message Object 19 Acceptance Mask Register High
CAN_MOAMR19H_AM[28:16]	SET	8191
CAN_MOAMR19H_MIDE	SET	1

; Message Object 19 Acceptance Mask Register Low
CAN_MOAMR19L_AM[15:0]	SET	65535

; Message Object 1 Acceptance Mask Register High
CAN_MOAMR1H_AM[28:16]	SET	8191
CAN_MOAMR1H_MIDE	SET	1

; Message Object 1 Acceptance Mask Register Low
CAN_MOAMR1L_AM[15:0]	SET	65535

; Message Object 20 Acceptance Mask Register High
CAN_MOAMR20H_AM[28:16]	SET	8191
CAN_MOAMR20H_MIDE	SET	1

; Message Object 20 Acceptance Mask Register Low
CAN_MOAMR20L_AM[15:0]	SET	65535

; Message Object 21 Acceptance Mask Register High
CAN_MOAMR21H_AM[28:16]	SET	8191
CAN_MOAMR21H_MIDE	SET	1

; Message Object 21 Acceptance Mask Register Low
CAN_MOAMR21L_AM[15:0]	SET	65535

; Message Object 22 Acceptance Mask Register High
CAN_MOAMR22H_AM[28:16]	SET	8191
CAN_MOAMR22H_MIDE	SET	1

; Message Object 22 Acceptance Mask Register Low
CAN_MOAMR22L_AM[15:0]	SET	65535

; Message Object 23 Acceptance Mask Register High
CAN_MOAMR23H_AM[28:16]	SET	8191
CAN_MOAMR23H_MIDE	SET	1

; Message Object 23 Acceptance Mask Register Low
CAN_MOAMR23L_AM[15:0]	SET	65535

; Message Object 24 Acceptance Mask Register High
CAN_MOAMR24H_AM[28:16]	SET	8191
CAN_MOAMR24H_MIDE	SET	1

; Message Object 24 Acceptance Mask Register Low
CAN_MOAMR24L_AM[15:0]	SET	65535

; Message Object 25 Acceptance Mask Register High
CAN_MOAMR25H_AM[28:16]	SET	8191
CAN_MOAMR25H_MIDE	SET	1

; Message Object 25 Acceptance Mask Register Low
CAN_MOAMR25L_AM[15:0]	SET	65535

; Message Object 26 Acceptance Mask Register High
CAN_MOAMR26H_AM[28:16]	SET	8191
CAN_MOAMR26H_MIDE	SET	1

; Message Object 26 Acceptance Mask Register Low
CAN_MOAMR26L_AM[15:0]	SET	65535

; Message Object 27 Acceptance Mask Register High
CAN_MOAMR27H_AM[28:16]	SET	8191
CAN_MOAMR27H_MIDE	SET	1

; Message Object 27 Acceptance Mask Register Low
CAN_MOAMR27L_AM[15:0]	SET	65535

; Message Object 28 Acceptance Mask Register High
CAN_MOAMR28H_AM[28:16]	SET	8191
CAN_MOAMR28H_MIDE	SET	1

; Message Object 28 Acceptance Mask Register Low
CAN_MOAMR28L_AM[15:0]	SET	65535

; Message Object 29 Acceptance Mask Register High
CAN_MOAMR29H_AM[28:16]	SET	8191
CAN_MOAMR29H_MIDE	SET	1

; Message Object 29 Acceptance Mask Register Low
CAN_MOAMR29L_AM[15:0]	SET	65535

; Message Object 2 Acceptance Mask Register High
CAN_MOAMR2H_AM[28:16]	SET	8191
CAN_MOAMR2H_MIDE	SET	1

; Message Object 2 Acceptance Mask Register Low
CAN_MOAMR2L_AM[15:0]	SET	65535

; Message Object 30 Acceptance Mask Register High
CAN_MOAMR30H_AM[28:16]	SET	8191
CAN_MOAMR30H_MIDE	SET	1

; Message Object 30 Acceptance Mask Register Low
CAN_MOAMR30L_AM[15:0]	SET	65535

; Message Object 31 Acceptance Mask Register High
CAN_MOAMR31H_AM[28:16]	SET	8191
CAN_MOAMR31H_MIDE	SET	1

; Message Object 31 Acceptance Mask Register Low
CAN_MOAMR31L_AM[15:0]	SET	65535

; Message Object 32 Acceptance Mask Register High
CAN_MOAMR32H_AM[28:16]	SET	8191
CAN_MOAMR32H_MIDE	SET	1

; Message Object 32 Acceptance Mask Register Low
CAN_MOAMR32L_AM[15:0]	SET	65535

; Message Object 33 Acceptance Mask Register High
CAN_MOAMR33H_AM[28:16]	SET	8191
CAN_MOAMR33H_MIDE	SET	1

; Message Object 33 Acceptance Mask Register Low
CAN_MOAMR33L_AM[15:0]	SET	65535

; Message Object 34 Acceptance Mask Register High
CAN_MOAMR34H_AM[28:16]	SET	8191
CAN_MOAMR34H_MIDE	SET	1

; Message Object 34 Acceptance Mask Register Low
CAN_MOAMR34L_AM[15:0]	SET	65535

; Message Object 35 Acceptance Mask Register High
CAN_MOAMR35H_AM[28:16]	SET	8191
CAN_MOAMR35H_MIDE	SET	1

; Message Object 35 Acceptance Mask Register Low
CAN_MOAMR35L_AM[15:0]	SET	65535

; Message Object 36 Acceptance Mask Register High
CAN_MOAMR36H_AM[28:16]	SET	8191
CAN_MOAMR36H_MIDE	SET	1

; Message Object 36 Acceptance Mask Register Low
CAN_MOAMR36L_AM[15:0]	SET	65535

; Message Object 37 Acceptance Mask Register High
CAN_MOAMR37H_AM[28:16]	SET	8191
CAN_MOAMR37H_MIDE	SET	1

; Message Object 37 Acceptance Mask Register Low
CAN_MOAMR37L_AM[15:0]	SET	65535

; Message Object 38 Acceptance Mask Register High
CAN_MOAMR38H_AM[28:16]	SET	8191
CAN_MOAMR38H_MIDE	SET	1

; Message Object 38 Acceptance Mask Register Low
CAN_MOAMR38L_AM[15:0]	SET	65535

; Message Object 39 Acceptance Mask Register High
CAN_MOAMR39H_AM[28:16]	SET	8191
CAN_MOAMR39H_MIDE	SET	1

; Message Object 39 Acceptance Mask Register Low
CAN_MOAMR39L_AM[15:0]	SET	65535

; Message Object 3 Acceptance Mask Register High
CAN_MOAMR3H_AM[28:16]	SET	8191
CAN_MOAMR3H_MIDE	SET	1

; Message Object 3 Acceptance Mask Register Low
CAN_MOAMR3L_AM[15:0]	SET	65535

; Message Object 40 Acceptance Mask Register High
CAN_MOAMR40H_AM[28:16]	SET	8191
CAN_MOAMR40H_MIDE	SET	1

; Message Object 40 Acceptance Mask Register Low
CAN_MOAMR40L_AM[15:0]	SET	65535

; Message Object 41 Acceptance Mask Register High
CAN_MOAMR41H_AM[28:16]	SET	8191
CAN_MOAMR41H_MIDE	SET	1

; Message Object 41 Acceptance Mask Register Low
CAN_MOAMR41L_AM[15:0]	SET	65535

; Message Object 42 Acceptance Mask Register High
CAN_MOAMR42H_AM[28:16]	SET	8191
CAN_MOAMR42H_MIDE	SET	1

; Message Object 42 Acceptance Mask Register Low
CAN_MOAMR42L_AM[15:0]	SET	65535

; Message Object 43 Acceptance Mask Register High
CAN_MOAMR43H_AM[28:16]	SET	8191
CAN_MOAMR43H_MIDE	SET	1

; Message Object 43 Acceptance Mask Register Low
CAN_MOAMR43L_AM[15:0]	SET	65535

; Message Object 44 Acceptance Mask Register High
CAN_MOAMR44H_AM[28:16]	SET	8191
CAN_MOAMR44H_MIDE	SET	1

; Message Object 44 Acceptance Mask Register Low
CAN_MOAMR44L_AM[15:0]	SET	65535

; Message Object 45 Acceptance Mask Register High
CAN_MOAMR45H_AM[28:16]	SET	8191
CAN_MOAMR45H_MIDE	SET	1

; Message Object 45 Acceptance Mask Register Low
CAN_MOAMR45L_AM[15:0]	SET	65535

; Message Object 46 Acceptance Mask Register High
CAN_MOAMR46H_AM[28:16]	SET	8191
CAN_MOAMR46H_MIDE	SET	1

; Message Object 46 Acceptance Mask Register Low
CAN_MOAMR46L_AM[15:0]	SET	65535

; Message Object 47 Acceptance Mask Register High
CAN_MOAMR47H_AM[28:16]	SET	8191
CAN_MOAMR47H_MIDE	SET	1

; Message Object 47 Acceptance Mask Register Low
CAN_MOAMR47L_AM[15:0]	SET	65535

; Message Object 48 Acceptance Mask Register High
CAN_MOAMR48H_AM[28:16]	SET	8191
CAN_MOAMR48H_MIDE	SET	1

; Message Object 48 Acceptance Mask Register Low
CAN_MOAMR48L_AM[15:0]	SET	65535

; Message Object 49 Acceptance Mask Register High
CAN_MOAMR49H_AM[28:16]	SET	8191
CAN_MOAMR49H_MIDE	SET	1

; Message Object 49 Acceptance Mask Register Low
CAN_MOAMR49L_AM[15:0]	SET	65535

; Message Object 4 Acceptance Mask Register High
CAN_MOAMR4H_AM[28:16]	SET	8191
CAN_MOAMR4H_MIDE	SET	1

; Message Object 4 Acceptance Mask Register Low
CAN_MOAMR4L_AM[15:0]	SET	65535

; Message Object 50 Acceptance Mask Register High
CAN_MOAMR50H_AM[28:16]	SET	8191
CAN_MOAMR50H_MIDE	SET	1

; Message Object 50 Acceptance Mask Register Low
CAN_MOAMR50L_AM[15:0]	SET	65535

; Message Object 51 Acceptance Mask Register High
CAN_MOAMR51H_AM[28:16]	SET	8191
CAN_MOAMR51H_MIDE	SET	1

; Message Object 51 Acceptance Mask Register Low
CAN_MOAMR51L_AM[15:0]	SET	65535

; Message Object 52 Acceptance Mask Register High
CAN_MOAMR52H_AM[28:16]	SET	8191
CAN_MOAMR52H_MIDE	SET	1

; Message Object 52 Acceptance Mask Register Low
CAN_MOAMR52L_AM[15:0]	SET	65535

; Message Object 53 Acceptance Mask Register High
CAN_MOAMR53H_AM[28:16]	SET	8191
CAN_MOAMR53H_MIDE	SET	1

; Message Object 53 Acceptance Mask Register Low
CAN_MOAMR53L_AM[15:0]	SET	65535

; Message Object 54 Acceptance Mask Register High
CAN_MOAMR54H_AM[28:16]	SET	8191
CAN_MOAMR54H_MIDE	SET	1

; Message Object 54 Acceptance Mask Register Low
CAN_MOAMR54L_AM[15:0]	SET	65535

; Message Object 55 Acceptance Mask Register High
CAN_MOAMR55H_AM[28:16]	SET	8191
CAN_MOAMR55H_MIDE	SET	1

; Message Object 55 Acceptance Mask Register Low
CAN_MOAMR55L_AM[15:0]	SET	65535

; Message Object 56 Acceptance Mask Register High
CAN_MOAMR56H_AM[28:16]	SET	8191
CAN_MOAMR56H_MIDE	SET	1

; Message Object 56 Acceptance Mask Register Low
CAN_MOAMR56L_AM[15:0]	SET	65535

; Message Object 57 Acceptance Mask Register High
CAN_MOAMR57H_AM[28:16]	SET	8191
CAN_MOAMR57H_MIDE	SET	1

; Message Object 57 Acceptance Mask Register Low
CAN_MOAMR57L_AM[15:0]	SET	65535

; Message Object 58 Acceptance Mask Register High
CAN_MOAMR58H_AM[28:16]	SET	8191
CAN_MOAMR58H_MIDE	SET	1

; Message Object 58 Acceptance Mask Register Low
CAN_MOAMR58L_AM[15:0]	SET	65535

; Message Object 59 Acceptance Mask Register High
CAN_MOAMR59H_AM[28:16]	SET	8191
CAN_MOAMR59H_MIDE	SET	1

; Message Object 59 Acceptance Mask Register Low
CAN_MOAMR59L_AM[15:0]	SET	65535

; Message Object 5 Acceptance Mask Register High
CAN_MOAMR5H_AM[28:16]	SET	8191
CAN_MOAMR5H_MIDE	SET	1

; Message Object 5 Acceptance Mask Register Low
CAN_MOAMR5L_AM[15:0]	SET	65535

; Message Object 60 Acceptance Mask Register High
CAN_MOAMR60H_AM[28:16]	SET	8191
CAN_MOAMR60H_MIDE	SET	1

; Message Object 60 Acceptance Mask Register Low
CAN_MOAMR60L_AM[15:0]	SET	65535

; Message Object 61 Acceptance Mask Register High
CAN_MOAMR61H_AM[28:16]	SET	8191
CAN_MOAMR61H_MIDE	SET	1

; Message Object 61 Acceptance Mask Register Low
CAN_MOAMR61L_AM[15:0]	SET	65535

; Message Object 62 Acceptance Mask Register High
CAN_MOAMR62H_AM[28:16]	SET	8191
CAN_MOAMR62H_MIDE	SET	1

; Message Object 62 Acceptance Mask Register Low
CAN_MOAMR62L_AM[15:0]	SET	65535

; Message Object 63 Acceptance Mask Register High
CAN_MOAMR63H_AM[28:16]	SET	8191
CAN_MOAMR63H_MIDE	SET	1

; Message Object 63 Acceptance Mask Register Low
CAN_MOAMR63L_AM[15:0]	SET	65535

; Message Object 64 Acceptance Mask Register High
CAN_MOAMR64H_AM[28:16]	SET	8191
CAN_MOAMR64H_MIDE	SET	1

; Message Object 64 Acceptance Mask Register Low
CAN_MOAMR64L_AM[15:0]	SET	65535

; Message Object 65 Acceptance Mask Register High
CAN_MOAMR65H_AM[28:16]	SET	8191
CAN_MOAMR65H_MIDE	SET	1

; Message Object 65 Acceptance Mask Register Low
CAN_MOAMR65L_AM[15:0]	SET	65535

; Message Object 66 Acceptance Mask Register High
CAN_MOAMR66H_AM[28:16]	SET	8191
CAN_MOAMR66H_MIDE	SET	1

; Message Object 66 Acceptance Mask Register Low
CAN_MOAMR66L_AM[15:0]	SET	65535

; Message Object 67 Acceptance Mask Register High
CAN_MOAMR67H_AM[28:16]	SET	8191
CAN_MOAMR67H_MIDE	SET	1

; Message Object 67 Acceptance Mask Register Low
CAN_MOAMR67L_AM[15:0]	SET	65535

; Message Object 68 Acceptance Mask Register High
CAN_MOAMR68H_AM[28:16]	SET	8191
CAN_MOAMR68H_MIDE	SET	1

; Message Object 68 Acceptance Mask Register Low
CAN_MOAMR68L_AM[15:0]	SET	65535

; Message Object 69 Acceptance Mask Register High
CAN_MOAMR69H_AM[28:16]	SET	8191
CAN_MOAMR69H_MIDE	SET	1

; Message Object 69 Acceptance Mask Register Low
CAN_MOAMR69L_AM[15:0]	SET	65535

; Message Object 6 Acceptance Mask Register High
CAN_MOAMR6H_AM[28:16]	SET	8191
CAN_MOAMR6H_MIDE	SET	1

; Message Object 6 Acceptance Mask Register Low
CAN_MOAMR6L_AM[15:0]	SET	65535

; Message Object 70 Acceptance Mask Register High
CAN_MOAMR70H_AM[28:16]	SET	8191
CAN_MOAMR70H_MIDE	SET	1

; Message Object 70 Acceptance Mask Register Low
CAN_MOAMR70L_AM[15:0]	SET	65535

; Message Object 71 Acceptance Mask Register High
CAN_MOAMR71H_AM[28:16]	SET	8191
CAN_MOAMR71H_MIDE	SET	1

; Message Object 71 Acceptance Mask Register Low
CAN_MOAMR71L_AM[15:0]	SET	65535

; Message Object 72 Acceptance Mask Register High
CAN_MOAMR72H_AM[28:16]	SET	8191
CAN_MOAMR72H_MIDE	SET	1

; Message Object 72 Acceptance Mask Register Low
CAN_MOAMR72L_AM[15:0]	SET	65535

; Message Object 73 Acceptance Mask Register High
CAN_MOAMR73H_AM[28:16]	SET	8191
CAN_MOAMR73H_MIDE	SET	1

; Message Object 73 Acceptance Mask Register Low
CAN_MOAMR73L_AM[15:0]	SET	65535

; Message Object 74 Acceptance Mask Register High
CAN_MOAMR74H_AM[28:16]	SET	8191
CAN_MOAMR74H_MIDE	SET	1

; Message Object 74 Acceptance Mask Register Low
CAN_MOAMR74L_AM[15:0]	SET	65535

; Message Object 75 Acceptance Mask Register High
CAN_MOAMR75H_AM[28:16]	SET	8191
CAN_MOAMR75H_MIDE	SET	1

; Message Object 75 Acceptance Mask Register Low
CAN_MOAMR75L_AM[15:0]	SET	65535

; Message Object 76 Acceptance Mask Register High
CAN_MOAMR76H_AM[28:16]	SET	8191
CAN_MOAMR76H_MIDE	SET	1

; Message Object 76 Acceptance Mask Register Low
CAN_MOAMR76L_AM[15:0]	SET	65535

; Message Object 77 Acceptance Mask Register High
CAN_MOAMR77H_AM[28:16]	SET	8191
CAN_MOAMR77H_MIDE	SET	1

; Message Object 77 Acceptance Mask Register Low
CAN_MOAMR77L_AM[15:0]	SET	65535

; Message Object 78 Acceptance Mask Register High
CAN_MOAMR78H_AM[28:16]	SET	8191
CAN_MOAMR78H_MIDE	SET	1

; Message Object 78 Acceptance Mask Register Low
CAN_MOAMR78L_AM[15:0]	SET	65535

; Message Object 79 Acceptance Mask Register High
CAN_MOAMR79H_AM[28:16]	SET	8191
CAN_MOAMR79H_MIDE	SET	1

; Message Object 79 Acceptance Mask Register Low
CAN_MOAMR79L_AM[15:0]	SET	65535

; Message Object 7 Acceptance Mask Register High
CAN_MOAMR7H_AM[28:16]	SET	8191
CAN_MOAMR7H_MIDE	SET	1

; Message Object 7 Acceptance Mask Register Low
CAN_MOAMR7L_AM[15:0]	SET	65535

; Message Object 80 Acceptance Mask Register High
CAN_MOAMR80H_AM[28:16]	SET	8191
CAN_MOAMR80H_MIDE	SET	1

; Message Object 80 Acceptance Mask Register Low
CAN_MOAMR80L_AM[15:0]	SET	65535

; Message Object 81 Acceptance Mask Register High
CAN_MOAMR81H_AM[28:16]	SET	8191
CAN_MOAMR81H_MIDE	SET	1

; Message Object 81 Acceptance Mask Register Low
CAN_MOAMR81L_AM[15:0]	SET	65535

; Message Object 82 Acceptance Mask Register High
CAN_MOAMR82H_AM[28:16]	SET	8191
CAN_MOAMR82H_MIDE	SET	1

; Message Object 82 Acceptance Mask Register Low
CAN_MOAMR82L_AM[15:0]	SET	65535

; Message Object 83 Acceptance Mask Register High
CAN_MOAMR83H_AM[28:16]	SET	8191
CAN_MOAMR83H_MIDE	SET	1

; Message Object 83 Acceptance Mask Register Low
CAN_MOAMR83L_AM[15:0]	SET	65535

; Message Object 84 Acceptance Mask Register High
CAN_MOAMR84H_AM[28:16]	SET	8191
CAN_MOAMR84H_MIDE	SET	1

; Message Object 84 Acceptance Mask Register Low
CAN_MOAMR84L_AM[15:0]	SET	65535

; Message Object 85 Acceptance Mask Register High
CAN_MOAMR85H_AM[28:16]	SET	8191
CAN_MOAMR85H_MIDE	SET	1

; Message Object 85 Acceptance Mask Register Low
CAN_MOAMR85L_AM[15:0]	SET	65535

; Message Object 86 Acceptance Mask Register High
CAN_MOAMR86H_AM[28:16]	SET	8191
CAN_MOAMR86H_MIDE	SET	1

; Message Object 86 Acceptance Mask Register Low
CAN_MOAMR86L_AM[15:0]	SET	65535

; Message Object 87 Acceptance Mask Register High
CAN_MOAMR87H_AM[28:16]	SET	8191
CAN_MOAMR87H_MIDE	SET	1

; Message Object 87 Acceptance Mask Register Low
CAN_MOAMR87L_AM[15:0]	SET	65535

; Message Object 88 Acceptance Mask Register High
CAN_MOAMR88H_AM[28:16]	SET	8191
CAN_MOAMR88H_MIDE	SET	1

; Message Object 88 Acceptance Mask Register Low
CAN_MOAMR88L_AM[15:0]	SET	65535

; Message Object 89 Acceptance Mask Register High
CAN_MOAMR89H_AM[28:16]	SET	8191
CAN_MOAMR89H_MIDE	SET	1

; Message Object 89 Acceptance Mask Register Low
CAN_MOAMR89L_AM[15:0]	SET	65535

; Message Object 8 Acceptance Mask Register High
CAN_MOAMR8H_AM[28:16]	SET	8191
CAN_MOAMR8H_MIDE	SET	1

; Message Object 8 Acceptance Mask Register Low
CAN_MOAMR8L_AM[15:0]	SET	65535

; Message Object 90 Acceptance Mask Register High
CAN_MOAMR90H_AM[28:16]	SET	8191
CAN_MOAMR90H_MIDE	SET	1

; Message Object 90 Acceptance Mask Register Low
CAN_MOAMR90L_AM[15:0]	SET	65535

; Message Object 91 Acceptance Mask Register High
CAN_MOAMR91H_AM[28:16]	SET	8191
CAN_MOAMR91H_MIDE	SET	1

; Message Object 91 Acceptance Mask Register Low
CAN_MOAMR91L_AM[15:0]	SET	65535

; Message Object 92 Acceptance Mask Register High
CAN_MOAMR92H_AM[28:16]	SET	8191
CAN_MOAMR92H_MIDE	SET	1

; Message Object 92 Acceptance Mask Register Low
CAN_MOAMR92L_AM[15:0]	SET	65535

; Message Object 93 Acceptance Mask Register High
CAN_MOAMR93H_AM[28:16]	SET	8191
CAN_MOAMR93H_MIDE	SET	1

; Message Object 93 Acceptance Mask Register Low
CAN_MOAMR93L_AM[15:0]	SET	65535

; Message Object 94 Acceptance Mask Register High
CAN_MOAMR94H_AM[28:16]	SET	8191
CAN_MOAMR94H_MIDE	SET	1

; Message Object 94 Acceptance Mask Register Low
CAN_MOAMR94L_AM[15:0]	SET	65535

; Message Object 95 Acceptance Mask Register High
CAN_MOAMR95H_AM[28:16]	SET	8191
CAN_MOAMR95H_MIDE	SET	1

; Message Object 95 Acceptance Mask Register Low
CAN_MOAMR95L_AM[15:0]	SET	65535

; Message Object 96 Acceptance Mask Register High
CAN_MOAMR96H_AM[28:16]	SET	8191
CAN_MOAMR96H_MIDE	SET	1

; Message Object 96 Acceptance Mask Register Low
CAN_MOAMR96L_AM[15:0]	SET	65535

; Message Object 97 Acceptance Mask Register High
CAN_MOAMR97H_AM[28:16]	SET	8191
CAN_MOAMR97H_MIDE	SET	1

; Message Object 97 Acceptance Mask Register Low
CAN_MOAMR97L_AM[15:0]	SET	65535

; Message Object 98 Acceptance Mask Register High
CAN_MOAMR98H_AM[28:16]	SET	8191
CAN_MOAMR98H_MIDE	SET	1

; Message Object 98 Acceptance Mask Register Low
CAN_MOAMR98L_AM[15:0]	SET	65535

; Message Object 99 Acceptance Mask Register High
CAN_MOAMR99H_AM[28:16]	SET	8191
CAN_MOAMR99H_MIDE	SET	1

; Message Object 99 Acceptance Mask Register Low
CAN_MOAMR99L_AM[15:0]	SET	65535

; Message Object 9 Acceptance Mask Register High
CAN_MOAMR9H_AM[28:16]	SET	8191
CAN_MOAMR9H_MIDE	SET	1

; Message Object 9 Acceptance Mask Register Low
CAN_MOAMR9L_AM[15:0]	SET	65535

; Message Object 0 Arbitration Register High
CAN_MOAR0H_IDE	SET	0
CAN_MOAR0H_ID[28:16]	SET	192
CAN_MOAR0H_PRI	SET	2

; Message Object 0 Arbitration Register Low
CAN_MOAR0L_ID[15:0]	SET	0

; Message Object 100 Arbitration Register High
CAN_MOAR100H_IDE	SET	0
CAN_MOAR100H_ID[28:16]	SET	0
CAN_MOAR100H_PRI	SET	1

; Message Object 100 Arbitration Register Low
CAN_MOAR100L_ID[15:0]	SET	0

; Message Object 101 Arbitration Register High
CAN_MOAR101H_IDE	SET	0
CAN_MOAR101H_ID[28:16]	SET	0
CAN_MOAR101H_PRI	SET	1

; Message Object 101 Arbitration Register Low
CAN_MOAR101L_ID[15:0]	SET	0

; Message Object 102 Arbitration Register High
CAN_MOAR102H_IDE	SET	0
CAN_MOAR102H_ID[28:16]	SET	0
CAN_MOAR102H_PRI	SET	1

; Message Object 102 Arbitration Register Low
CAN_MOAR102L_ID[15:0]	SET	0

; Message Object 103 Arbitration Register High
CAN_MOAR103H_IDE	SET	0
CAN_MOAR103H_ID[28:16]	SET	0
CAN_MOAR103H_PRI	SET	1

; Message Object 103 Arbitration Register Low
CAN_MOAR103L_ID[15:0]	SET	0

; Message Object 104 Arbitration Register High
CAN_MOAR104H_IDE	SET	0
CAN_MOAR104H_ID[28:16]	SET	0
CAN_MOAR104H_PRI	SET	1

; Message Object 104 Arbitration Register Low
CAN_MOAR104L_ID[15:0]	SET	0

; Message Object 105 Arbitration Register High
CAN_MOAR105H_IDE	SET	0
CAN_MOAR105H_ID[28:16]	SET	0
CAN_MOAR105H_PRI	SET	1

; Message Object 105 Arbitration Register Low
CAN_MOAR105L_ID[15:0]	SET	0

; Message Object 106 Arbitration Register High
CAN_MOAR106H_IDE	SET	0
CAN_MOAR106H_ID[28:16]	SET	0
CAN_MOAR106H_PRI	SET	1

; Message Object 106 Arbitration Register Low
CAN_MOAR106L_ID[15:0]	SET	0

; Message Object 107 Arbitration Register High
CAN_MOAR107H_IDE	SET	0
CAN_MOAR107H_ID[28:16]	SET	0
CAN_MOAR107H_PRI	SET	1

; Message Object 107 Arbitration Register Low
CAN_MOAR107L_ID[15:0]	SET	0

; Message Object 108 Arbitration Register High
CAN_MOAR108H_IDE	SET	0
CAN_MOAR108H_ID[28:16]	SET	0
CAN_MOAR108H_PRI	SET	1

; Message Object 108 Arbitration Register Low
CAN_MOAR108L_ID[15:0]	SET	0

; Message Object 109 Arbitration Register High
CAN_MOAR109H_IDE	SET	0
CAN_MOAR109H_ID[28:16]	SET	0
CAN_MOAR109H_PRI	SET	1

; Message Object 109 Arbitration Register Low
CAN_MOAR109L_ID[15:0]	SET	0

; Message Object 10 Arbitration Register High
CAN_MOAR10H_IDE	SET	0
CAN_MOAR10H_ID[28:16]	SET	0
CAN_MOAR10H_PRI	SET	1

; Message Object 10 Arbitration Register Low
CAN_MOAR10L_ID[15:0]	SET	0

; Message Object 110 Arbitration Register High
CAN_MOAR110H_IDE	SET	0
CAN_MOAR110H_ID[28:16]	SET	0
CAN_MOAR110H_PRI	SET	1

; Message Object 110 Arbitration Register Low
CAN_MOAR110L_ID[15:0]	SET	0

; Message Object 111 Arbitration Register High
CAN_MOAR111H_IDE	SET	0
CAN_MOAR111H_ID[28:16]	SET	0
CAN_MOAR111H_PRI	SET	1

; Message Object 111 Arbitration Register Low
CAN_MOAR111L_ID[15:0]	SET	0

; Message Object 112 Arbitration Register High
CAN_MOAR112H_IDE	SET	0
CAN_MOAR112H_ID[28:16]	SET	0
CAN_MOAR112H_PRI	SET	1

; Message Object 112 Arbitration Register Low
CAN_MOAR112L_ID[15:0]	SET	0

; Message Object 113 Arbitration Register High
CAN_MOAR113H_IDE	SET	0
CAN_MOAR113H_ID[28:16]	SET	0
CAN_MOAR113H_PRI	SET	1

; Message Object 113 Arbitration Register Low
CAN_MOAR113L_ID[15:0]	SET	0

; Message Object 114 Arbitration Register High
CAN_MOAR114H_IDE	SET	0
CAN_MOAR114H_ID[28:16]	SET	0
CAN_MOAR114H_PRI	SET	1

; Message Object 114 Arbitration Register Low
CAN_MOAR114L_ID[15:0]	SET	0

; Message Object 115 Arbitration Register High
CAN_MOAR115H_IDE	SET	0
CAN_MOAR115H_ID[28:16]	SET	0
CAN_MOAR115H_PRI	SET	1

; Message Object 115 Arbitration Register Low
CAN_MOAR115L_ID[15:0]	SET	0

; Message Object 116 Arbitration Register High
CAN_MOAR116H_IDE	SET	0
CAN_MOAR116H_ID[28:16]	SET	0
CAN_MOAR116H_PRI	SET	1

; Message Object 116 Arbitration Register Low
CAN_MOAR116L_ID[15:0]	SET	0

; Message Object 117 Arbitration Register High
CAN_MOAR117H_IDE	SET	0
CAN_MOAR117H_ID[28:16]	SET	0
CAN_MOAR117H_PRI	SET	1

; Message Object 117 Arbitration Register Low
CAN_MOAR117L_ID[15:0]	SET	0

; Message Object 118 Arbitration Register High
CAN_MOAR118H_IDE	SET	0
CAN_MOAR118H_ID[28:16]	SET	0
CAN_MOAR118H_PRI	SET	1

; Message Object 118 Arbitration Register Low
CAN_MOAR118L_ID[15:0]	SET	0

; Message Object 119 Arbitration Register High
CAN_MOAR119H_IDE	SET	0
CAN_MOAR119H_ID[28:16]	SET	0
CAN_MOAR119H_PRI	SET	1

; Message Object 119 Arbitration Register Low
CAN_MOAR119L_ID[15:0]	SET	0

; Message Object 11 Arbitration Register High
CAN_MOAR11H_IDE	SET	0
CAN_MOAR11H_ID[28:16]	SET	0
CAN_MOAR11H_PRI	SET	1

; Message Object 11 Arbitration Register Low
CAN_MOAR11L_ID[15:0]	SET	0

; Message Object 120 Arbitration Register High
CAN_MOAR120H_IDE	SET	0
CAN_MOAR120H_ID[28:16]	SET	0
CAN_MOAR120H_PRI	SET	1

; Message Object 120 Arbitration Register Low
CAN_MOAR120L_ID[15:0]	SET	0

; Message Object 121 Arbitration Register High
CAN_MOAR121H_IDE	SET	0
CAN_MOAR121H_ID[28:16]	SET	0
CAN_MOAR121H_PRI	SET	1

; Message Object 121 Arbitration Register Low
CAN_MOAR121L_ID[15:0]	SET	0

; Message Object 122 Arbitration Register High
CAN_MOAR122H_IDE	SET	0
CAN_MOAR122H_ID[28:16]	SET	0
CAN_MOAR122H_PRI	SET	1

; Message Object 122 Arbitration Register Low
CAN_MOAR122L_ID[15:0]	SET	0

; Message Object 123 Arbitration Register High
CAN_MOAR123H_IDE	SET	0
CAN_MOAR123H_ID[28:16]	SET	0
CAN_MOAR123H_PRI	SET	1

; Message Object 123 Arbitration Register Low
CAN_MOAR123L_ID[15:0]	SET	0

; Message Object 124 Arbitration Register High
CAN_MOAR124H_IDE	SET	0
CAN_MOAR124H_ID[28:16]	SET	0
CAN_MOAR124H_PRI	SET	1

; Message Object 124 Arbitration Register Low
CAN_MOAR124L_ID[15:0]	SET	0

; Message Object 125 Arbitration Register High
CAN_MOAR125H_IDE	SET	0
CAN_MOAR125H_ID[28:16]	SET	0
CAN_MOAR125H_PRI	SET	1

; Message Object 125 Arbitration Register Low
CAN_MOAR125L_ID[15:0]	SET	0

; Message Object 126 Arbitration Register High
CAN_MOAR126H_IDE	SET	0
CAN_MOAR126H_ID[28:16]	SET	0
CAN_MOAR126H_PRI	SET	1

; Message Object 126 Arbitration Register Low
CAN_MOAR126L_ID[15:0]	SET	0

; Message Object 127 Arbitration Register High
CAN_MOAR127H_IDE	SET	0
CAN_MOAR127H_ID[28:16]	SET	0
CAN_MOAR127H_PRI	SET	1

; Message Object 127 Arbitration Register Low
CAN_MOAR127L_ID[15:0]	SET	0

; Message Object 12 Arbitration Register High
CAN_MOAR12H_IDE	SET	0
CAN_MOAR12H_ID[28:16]	SET	0
CAN_MOAR12H_PRI	SET	1

; Message Object 12 Arbitration Register Low
CAN_MOAR12L_ID[15:0]	SET	0

; Message Object 13 Arbitration Register High
CAN_MOAR13H_IDE	SET	0
CAN_MOAR13H_ID[28:16]	SET	0
CAN_MOAR13H_PRI	SET	1

; Message Object 13 Arbitration Register Low
CAN_MOAR13L_ID[15:0]	SET	0

; Message Object 14 Arbitration Register High
CAN_MOAR14H_IDE	SET	0
CAN_MOAR14H_ID[28:16]	SET	0
CAN_MOAR14H_PRI	SET	1

; Message Object 14 Arbitration Register Low
CAN_MOAR14L_ID[15:0]	SET	0

; Message Object 15 Arbitration Register High
CAN_MOAR15H_IDE	SET	0
CAN_MOAR15H_ID[28:16]	SET	0
CAN_MOAR15H_PRI	SET	1

; Message Object 15 Arbitration Register Low
CAN_MOAR15L_ID[15:0]	SET	0

; Message Object 16 Arbitration Register High
CAN_MOAR16H_IDE	SET	0
CAN_MOAR16H_ID[28:16]	SET	0
CAN_MOAR16H_PRI	SET	1

; Message Object 16 Arbitration Register Low
CAN_MOAR16L_ID[15:0]	SET	0

; Message Object 17 Arbitration Register High
CAN_MOAR17H_IDE	SET	0
CAN_MOAR17H_ID[28:16]	SET	0
CAN_MOAR17H_PRI	SET	1

; Message Object 17 Arbitration Register Low
CAN_MOAR17L_ID[15:0]	SET	0

; Message Object 18 Arbitration Register High
CAN_MOAR18H_IDE	SET	0
CAN_MOAR18H_ID[28:16]	SET	0
CAN_MOAR18H_PRI	SET	1

; Message Object 18 Arbitration Register Low
CAN_MOAR18L_ID[15:0]	SET	0

; Message Object 19 Arbitration Register High
CAN_MOAR19H_IDE	SET	0
CAN_MOAR19H_ID[28:16]	SET	0
CAN_MOAR19H_PRI	SET	1

; Message Object 19 Arbitration Register Low
CAN_MOAR19L_ID[15:0]	SET	0

; Message Object 1 Arbitration Register High
CAN_MOAR1H_IDE	SET	0
CAN_MOAR1H_ID[28:16]	SET	196
CAN_MOAR1H_PRI	SET	1

; Message Object 1 Arbitration Register Low
CAN_MOAR1L_ID[15:0]	SET	0

; Message Object 20 Arbitration Register High
CAN_MOAR20H_IDE	SET	0
CAN_MOAR20H_ID[28:16]	SET	0
CAN_MOAR20H_PRI	SET	1

; Message Object 20 Arbitration Register Low
CAN_MOAR20L_ID[15:0]	SET	0

; Message Object 21 Arbitration Register High
CAN_MOAR21H_IDE	SET	0
CAN_MOAR21H_ID[28:16]	SET	0
CAN_MOAR21H_PRI	SET	1

; Message Object 21 Arbitration Register Low
CAN_MOAR21L_ID[15:0]	SET	0

; Message Object 22 Arbitration Register High
CAN_MOAR22H_IDE	SET	0
CAN_MOAR22H_ID[28:16]	SET	0
CAN_MOAR22H_PRI	SET	1

; Message Object 22 Arbitration Register Low
CAN_MOAR22L_ID[15:0]	SET	0

; Message Object 23 Arbitration Register High
CAN_MOAR23H_IDE	SET	0
CAN_MOAR23H_ID[28:16]	SET	0
CAN_MOAR23H_PRI	SET	1

; Message Object 23 Arbitration Register Low
CAN_MOAR23L_ID[15:0]	SET	0

; Message Object 24 Arbitration Register High
CAN_MOAR24H_IDE	SET	0
CAN_MOAR24H_ID[28:16]	SET	0
CAN_MOAR24H_PRI	SET	1

; Message Object 24 Arbitration Register Low
CAN_MOAR24L_ID[15:0]	SET	0

; Message Object 25 Arbitration Register High
CAN_MOAR25H_IDE	SET	0
CAN_MOAR25H_ID[28:16]	SET	0
CAN_MOAR25H_PRI	SET	1

; Message Object 25 Arbitration Register Low
CAN_MOAR25L_ID[15:0]	SET	0

; Message Object 26 Arbitration Register High
CAN_MOAR26H_IDE	SET	0
CAN_MOAR26H_ID[28:16]	SET	0
CAN_MOAR26H_PRI	SET	1

; Message Object 26 Arbitration Register Low
CAN_MOAR26L_ID[15:0]	SET	0

; Message Object 27 Arbitration Register High
CAN_MOAR27H_IDE	SET	0
CAN_MOAR27H_ID[28:16]	SET	0
CAN_MOAR27H_PRI	SET	1

; Message Object 27 Arbitration Register Low
CAN_MOAR27L_ID[15:0]	SET	0

; Message Object 28 Arbitration Register High
CAN_MOAR28H_IDE	SET	0
CAN_MOAR28H_ID[28:16]	SET	0
CAN_MOAR28H_PRI	SET	1

; Message Object 28 Arbitration Register Low
CAN_MOAR28L_ID[15:0]	SET	0

; Message Object 29 Arbitration Register High
CAN_MOAR29H_IDE	SET	0
CAN_MOAR29H_ID[28:16]	SET	0
CAN_MOAR29H_PRI	SET	1

; Message Object 29 Arbitration Register Low
CAN_MOAR29L_ID[15:0]	SET	0

; Message Object 2 Arbitration Register High
CAN_MOAR2H_IDE	SET	0
CAN_MOAR2H_ID[28:16]	SET	256
CAN_MOAR2H_PRI	SET	1

; Message Object 2 Arbitration Register Low
CAN_MOAR2L_ID[15:0]	SET	0

; Message Object 30 Arbitration Register High
CAN_MOAR30H_IDE	SET	0
CAN_MOAR30H_ID[28:16]	SET	0
CAN_MOAR30H_PRI	SET	1

; Message Object 30 Arbitration Register Low
CAN_MOAR30L_ID[15:0]	SET	0

; Message Object 31 Arbitration Register High
CAN_MOAR31H_IDE	SET	0
CAN_MOAR31H_ID[28:16]	SET	0
CAN_MOAR31H_PRI	SET	1

; Message Object 31 Arbitration Register Low
CAN_MOAR31L_ID[15:0]	SET	0

; Message Object 32 Arbitration Register High
CAN_MOAR32H_IDE	SET	0
CAN_MOAR32H_ID[28:16]	SET	0
CAN_MOAR32H_PRI	SET	1

; Message Object 32 Arbitration Register Low
CAN_MOAR32L_ID[15:0]	SET	0

; Message Object 33 Arbitration Register High
CAN_MOAR33H_IDE	SET	0
CAN_MOAR33H_ID[28:16]	SET	0
CAN_MOAR33H_PRI	SET	1

; Message Object 33 Arbitration Register Low
CAN_MOAR33L_ID[15:0]	SET	0

; Message Object 34 Arbitration Register High
CAN_MOAR34H_IDE	SET	0
CAN_MOAR34H_ID[28:16]	SET	0
CAN_MOAR34H_PRI	SET	1

; Message Object 34 Arbitration Register Low
CAN_MOAR34L_ID[15:0]	SET	0

; Message Object 35 Arbitration Register High
CAN_MOAR35H_IDE	SET	0
CAN_MOAR35H_ID[28:16]	SET	0
CAN_MOAR35H_PRI	SET	1

; Message Object 35 Arbitration Register Low
CAN_MOAR35L_ID[15:0]	SET	0

; Message Object 36 Arbitration Register High
CAN_MOAR36H_IDE	SET	0
CAN_MOAR36H_ID[28:16]	SET	0
CAN_MOAR36H_PRI	SET	1

; Message Object 36 Arbitration Register Low
CAN_MOAR36L_ID[15:0]	SET	0

; Message Object 37 Arbitration Register High
CAN_MOAR37H_IDE	SET	0
CAN_MOAR37H_ID[28:16]	SET	0
CAN_MOAR37H_PRI	SET	1

; Message Object 37 Arbitration Register Low
CAN_MOAR37L_ID[15:0]	SET	0

; Message Object 38 Arbitration Register High
CAN_MOAR38H_IDE	SET	0
CAN_MOAR38H_ID[28:16]	SET	0
CAN_MOAR38H_PRI	SET	1

; Message Object 38 Arbitration Register Low
CAN_MOAR38L_ID[15:0]	SET	0

; Message Object 39 Arbitration Register High
CAN_MOAR39H_IDE	SET	0
CAN_MOAR39H_ID[28:16]	SET	0
CAN_MOAR39H_PRI	SET	1

; Message Object 39 Arbitration Register Low
CAN_MOAR39L_ID[15:0]	SET	0

; Message Object 3 Arbitration Register High
CAN_MOAR3H_IDE	SET	0
CAN_MOAR3H_ID[28:16]	SET	260
CAN_MOAR3H_PRI	SET	1

; Message Object 3 Arbitration Register Low
CAN_MOAR3L_ID[15:0]	SET	0

; Message Object 40 Arbitration Register High
CAN_MOAR40H_IDE	SET	0
CAN_MOAR40H_ID[28:16]	SET	0
CAN_MOAR40H_PRI	SET	1

; Message Object 40 Arbitration Register Low
CAN_MOAR40L_ID[15:0]	SET	0

; Message Object 41 Arbitration Register High
CAN_MOAR41H_IDE	SET	0
CAN_MOAR41H_ID[28:16]	SET	0
CAN_MOAR41H_PRI	SET	1

; Message Object 41 Arbitration Register Low
CAN_MOAR41L_ID[15:0]	SET	0

; Message Object 42 Arbitration Register High
CAN_MOAR42H_IDE	SET	0
CAN_MOAR42H_ID[28:16]	SET	0
CAN_MOAR42H_PRI	SET	1

; Message Object 42 Arbitration Register Low
CAN_MOAR42L_ID[15:0]	SET	0

; Message Object 43 Arbitration Register High
CAN_MOAR43H_IDE	SET	0
CAN_MOAR43H_ID[28:16]	SET	0
CAN_MOAR43H_PRI	SET	1

; Message Object 43 Arbitration Register Low
CAN_MOAR43L_ID[15:0]	SET	0

; Message Object 44 Arbitration Register High
CAN_MOAR44H_IDE	SET	0
CAN_MOAR44H_ID[28:16]	SET	0
CAN_MOAR44H_PRI	SET	1

; Message Object 44 Arbitration Register Low
CAN_MOAR44L_ID[15:0]	SET	0

; Message Object 45 Arbitration Register High
CAN_MOAR45H_IDE	SET	0
CAN_MOAR45H_ID[28:16]	SET	0
CAN_MOAR45H_PRI	SET	1

; Message Object 45 Arbitration Register Low
CAN_MOAR45L_ID[15:0]	SET	0

; Message Object 46 Arbitration Register High
CAN_MOAR46H_IDE	SET	0
CAN_MOAR46H_ID[28:16]	SET	0
CAN_MOAR46H_PRI	SET	1

; Message Object 46 Arbitration Register Low
CAN_MOAR46L_ID[15:0]	SET	0

; Message Object 47 Arbitration Register High
CAN_MOAR47H_IDE	SET	0
CAN_MOAR47H_ID[28:16]	SET	0
CAN_MOAR47H_PRI	SET	1

; Message Object 47 Arbitration Register Low
CAN_MOAR47L_ID[15:0]	SET	0

; Message Object 48 Arbitration Register High
CAN_MOAR48H_IDE	SET	0
CAN_MOAR48H_ID[28:16]	SET	0
CAN_MOAR48H_PRI	SET	1

; Message Object 48 Arbitration Register Low
CAN_MOAR48L_ID[15:0]	SET	0

; Message Object 49 Arbitration Register High
CAN_MOAR49H_IDE	SET	0
CAN_MOAR49H_ID[28:16]	SET	0
CAN_MOAR49H_PRI	SET	1

; Message Object 49 Arbitration Register Low
CAN_MOAR49L_ID[15:0]	SET	0

; Message Object 4 Arbitration Register High
CAN_MOAR4H_IDE	SET	0
CAN_MOAR4H_ID[28:16]	SET	320
CAN_MOAR4H_PRI	SET	1

; Message Object 4 Arbitration Register Low
CAN_MOAR4L_ID[15:0]	SET	0

; Message Object 50 Arbitration Register High
CAN_MOAR50H_IDE	SET	0
CAN_MOAR50H_ID[28:16]	SET	0
CAN_MOAR50H_PRI	SET	1

; Message Object 50 Arbitration Register Low
CAN_MOAR50L_ID[15:0]	SET	0

; Message Object 51 Arbitration Register High
CAN_MOAR51H_IDE	SET	0
CAN_MOAR51H_ID[28:16]	SET	0
CAN_MOAR51H_PRI	SET	1

; Message Object 51 Arbitration Register Low
CAN_MOAR51L_ID[15:0]	SET	0

; Message Object 52 Arbitration Register High
CAN_MOAR52H_IDE	SET	0
CAN_MOAR52H_ID[28:16]	SET	0
CAN_MOAR52H_PRI	SET	1

; Message Object 52 Arbitration Register Low
CAN_MOAR52L_ID[15:0]	SET	0

; Message Object 53 Arbitration Register High
CAN_MOAR53H_IDE	SET	0
CAN_MOAR53H_ID[28:16]	SET	0
CAN_MOAR53H_PRI	SET	1

; Message Object 53 Arbitration Register Low
CAN_MOAR53L_ID[15:0]	SET	0

; Message Object 54 Arbitration Register High
CAN_MOAR54H_IDE	SET	0
CAN_MOAR54H_ID[28:16]	SET	0
CAN_MOAR54H_PRI	SET	1

; Message Object 54 Arbitration Register Low
CAN_MOAR54L_ID[15:0]	SET	0

; Message Object 55 Arbitration Register High
CAN_MOAR55H_IDE	SET	0
CAN_MOAR55H_ID[28:16]	SET	0
CAN_MOAR55H_PRI	SET	1

; Message Object 55 Arbitration Register Low
CAN_MOAR55L_ID[15:0]	SET	0

; Message Object 56 Arbitration Register High
CAN_MOAR56H_IDE	SET	0
CAN_MOAR56H_ID[28:16]	SET	0
CAN_MOAR56H_PRI	SET	1

; Message Object 56 Arbitration Register Low
CAN_MOAR56L_ID[15:0]	SET	0

; Message Object 57 Arbitration Register High
CAN_MOAR57H_IDE	SET	0
CAN_MOAR57H_ID[28:16]	SET	0
CAN_MOAR57H_PRI	SET	1

; Message Object 57 Arbitration Register Low
CAN_MOAR57L_ID[15:0]	SET	0

; Message Object 58 Arbitration Register High
CAN_MOAR58H_IDE	SET	0
CAN_MOAR58H_ID[28:16]	SET	0
CAN_MOAR58H_PRI	SET	1

; Message Object 58 Arbitration Register Low
CAN_MOAR58L_ID[15:0]	SET	0

; Message Object 59 Arbitration Register High
CAN_MOAR59H_IDE	SET	0
CAN_MOAR59H_ID[28:16]	SET	0
CAN_MOAR59H_PRI	SET	1

; Message Object 59 Arbitration Register Low
CAN_MOAR59L_ID[15:0]	SET	0

; Message Object 5 Arbitration Register High
CAN_MOAR5H_IDE	SET	0
CAN_MOAR5H_ID[28:16]	SET	324
CAN_MOAR5H_PRI	SET	1

; Message Object 5 Arbitration Register Low
CAN_MOAR5L_ID[15:0]	SET	0

; Message Object 60 Arbitration Register High
CAN_MOAR60H_IDE	SET	0
CAN_MOAR60H_ID[28:16]	SET	0
CAN_MOAR60H_PRI	SET	1

; Message Object 60 Arbitration Register Low
CAN_MOAR60L_ID[15:0]	SET	0

; Message Object 61 Arbitration Register High
CAN_MOAR61H_IDE	SET	0
CAN_MOAR61H_ID[28:16]	SET	0
CAN_MOAR61H_PRI	SET	1

; Message Object 61 Arbitration Register Low
CAN_MOAR61L_ID[15:0]	SET	0

; Message Object 62 Arbitration Register High
CAN_MOAR62H_IDE	SET	0
CAN_MOAR62H_ID[28:16]	SET	0
CAN_MOAR62H_PRI	SET	1

; Message Object 62 Arbitration Register Low
CAN_MOAR62L_ID[15:0]	SET	0

; Message Object 63 Arbitration Register High
CAN_MOAR63H_IDE	SET	0
CAN_MOAR63H_ID[28:16]	SET	0
CAN_MOAR63H_PRI	SET	1

; Message Object 63 Arbitration Register Low
CAN_MOAR63L_ID[15:0]	SET	0

; Message Object 64 Arbitration Register High
CAN_MOAR64H_IDE	SET	0
CAN_MOAR64H_ID[28:16]	SET	0
CAN_MOAR64H_PRI	SET	1

; Message Object 64 Arbitration Register Low
CAN_MOAR64L_ID[15:0]	SET	0

; Message Object 65 Arbitration Register High
CAN_MOAR65H_IDE	SET	0
CAN_MOAR65H_ID[28:16]	SET	0
CAN_MOAR65H_PRI	SET	1

; Message Object 65 Arbitration Register Low
CAN_MOAR65L_ID[15:0]	SET	0

; Message Object 66 Arbitration Register High
CAN_MOAR66H_IDE	SET	0
CAN_MOAR66H_ID[28:16]	SET	0
CAN_MOAR66H_PRI	SET	1

; Message Object 66 Arbitration Register Low
CAN_MOAR66L_ID[15:0]	SET	0

; Message Object 67 Arbitration Register High
CAN_MOAR67H_IDE	SET	0
CAN_MOAR67H_ID[28:16]	SET	0
CAN_MOAR67H_PRI	SET	1

; Message Object 67 Arbitration Register Low
CAN_MOAR67L_ID[15:0]	SET	0

; Message Object 68 Arbitration Register High
CAN_MOAR68H_IDE	SET	0
CAN_MOAR68H_ID[28:16]	SET	0
CAN_MOAR68H_PRI	SET	1

; Message Object 68 Arbitration Register Low
CAN_MOAR68L_ID[15:0]	SET	0

; Message Object 69 Arbitration Register High
CAN_MOAR69H_IDE	SET	0
CAN_MOAR69H_ID[28:16]	SET	0
CAN_MOAR69H_PRI	SET	1

; Message Object 69 Arbitration Register Low
CAN_MOAR69L_ID[15:0]	SET	0

; Message Object 6 Arbitration Register High
CAN_MOAR6H_IDE	SET	0
CAN_MOAR6H_ID[28:16]	SET	128
CAN_MOAR6H_PRI	SET	1

; Message Object 6 Arbitration Register Low
CAN_MOAR6L_ID[15:0]	SET	0

; Message Object 70 Arbitration Register High
CAN_MOAR70H_IDE	SET	0
CAN_MOAR70H_ID[28:16]	SET	0
CAN_MOAR70H_PRI	SET	1

; Message Object 70 Arbitration Register Low
CAN_MOAR70L_ID[15:0]	SET	0

; Message Object 71 Arbitration Register High
CAN_MOAR71H_IDE	SET	0
CAN_MOAR71H_ID[28:16]	SET	0
CAN_MOAR71H_PRI	SET	1

; Message Object 71 Arbitration Register Low
CAN_MOAR71L_ID[15:0]	SET	0

; Message Object 72 Arbitration Register High
CAN_MOAR72H_IDE	SET	0
CAN_MOAR72H_ID[28:16]	SET	0
CAN_MOAR72H_PRI	SET	1

; Message Object 72 Arbitration Register Low
CAN_MOAR72L_ID[15:0]	SET	0

; Message Object 73 Arbitration Register High
CAN_MOAR73H_IDE	SET	0
CAN_MOAR73H_ID[28:16]	SET	0
CAN_MOAR73H_PRI	SET	1

; Message Object 73 Arbitration Register Low
CAN_MOAR73L_ID[15:0]	SET	0

; Message Object 74 Arbitration Register High
CAN_MOAR74H_IDE	SET	0
CAN_MOAR74H_ID[28:16]	SET	0
CAN_MOAR74H_PRI	SET	1

; Message Object 74 Arbitration Register Low
CAN_MOAR74L_ID[15:0]	SET	0

; Message Object 75 Arbitration Register High
CAN_MOAR75H_IDE	SET	0
CAN_MOAR75H_ID[28:16]	SET	0
CAN_MOAR75H_PRI	SET	1

; Message Object 75 Arbitration Register Low
CAN_MOAR75L_ID[15:0]	SET	0

; Message Object 76 Arbitration Register High
CAN_MOAR76H_IDE	SET	0
CAN_MOAR76H_ID[28:16]	SET	0
CAN_MOAR76H_PRI	SET	1

; Message Object 76 Arbitration Register Low
CAN_MOAR76L_ID[15:0]	SET	0

; Message Object 77 Arbitration Register High
CAN_MOAR77H_IDE	SET	0
CAN_MOAR77H_ID[28:16]	SET	0
CAN_MOAR77H_PRI	SET	1

; Message Object 77 Arbitration Register Low
CAN_MOAR77L_ID[15:0]	SET	0

; Message Object 78 Arbitration Register High
CAN_MOAR78H_IDE	SET	0
CAN_MOAR78H_ID[28:16]	SET	0
CAN_MOAR78H_PRI	SET	1

; Message Object 78 Arbitration Register Low
CAN_MOAR78L_ID[15:0]	SET	0

; Message Object 79 Arbitration Register High
CAN_MOAR79H_IDE	SET	0
CAN_MOAR79H_ID[28:16]	SET	0
CAN_MOAR79H_PRI	SET	1

; Message Object 79 Arbitration Register Low
CAN_MOAR79L_ID[15:0]	SET	0

; Message Object 7 Arbitration Register High
CAN_MOAR7H_IDE	SET	0
CAN_MOAR7H_ID[28:16]	SET	132
CAN_MOAR7H_PRI	SET	1

; Message Object 7 Arbitration Register Low
CAN_MOAR7L_ID[15:0]	SET	0

; Message Object 80 Arbitration Register High
CAN_MOAR80H_IDE	SET	0
CAN_MOAR80H_ID[28:16]	SET	0
CAN_MOAR80H_PRI	SET	1

; Message Object 80 Arbitration Register Low
CAN_MOAR80L_ID[15:0]	SET	0

; Message Object 81 Arbitration Register High
CAN_MOAR81H_IDE	SET	0
CAN_MOAR81H_ID[28:16]	SET	0
CAN_MOAR81H_PRI	SET	1

; Message Object 81 Arbitration Register Low
CAN_MOAR81L_ID[15:0]	SET	0

; Message Object 82 Arbitration Register High
CAN_MOAR82H_IDE	SET	0
CAN_MOAR82H_ID[28:16]	SET	0
CAN_MOAR82H_PRI	SET	1

; Message Object 82 Arbitration Register Low
CAN_MOAR82L_ID[15:0]	SET	0

; Message Object 83 Arbitration Register High
CAN_MOAR83H_IDE	SET	0
CAN_MOAR83H_ID[28:16]	SET	0
CAN_MOAR83H_PRI	SET	1

; Message Object 83 Arbitration Register Low
CAN_MOAR83L_ID[15:0]	SET	0

; Message Object 84 Arbitration Register High
CAN_MOAR84H_IDE	SET	0
CAN_MOAR84H_ID[28:16]	SET	0
CAN_MOAR84H_PRI	SET	1

; Message Object 84 Arbitration Register Low
CAN_MOAR84L_ID[15:0]	SET	0

; Message Object 85 Arbitration Register High
CAN_MOAR85H_IDE	SET	0
CAN_MOAR85H_ID[28:16]	SET	0
CAN_MOAR85H_PRI	SET	1

; Message Object 85 Arbitration Register Low
CAN_MOAR85L_ID[15:0]	SET	0

; Message Object 86 Arbitration Register High
CAN_MOAR86H_IDE	SET	0
CAN_MOAR86H_ID[28:16]	SET	0
CAN_MOAR86H_PRI	SET	1

; Message Object 86 Arbitration Register Low
CAN_MOAR86L_ID[15:0]	SET	0

; Message Object 87 Arbitration Register High
CAN_MOAR87H_IDE	SET	0
CAN_MOAR87H_ID[28:16]	SET	0
CAN_MOAR87H_PRI	SET	1

; Message Object 87 Arbitration Register Low
CAN_MOAR87L_ID[15:0]	SET	0

; Message Object 88 Arbitration Register High
CAN_MOAR88H_IDE	SET	0
CAN_MOAR88H_ID[28:16]	SET	0
CAN_MOAR88H_PRI	SET	1

; Message Object 88 Arbitration Register Low
CAN_MOAR88L_ID[15:0]	SET	0

; Message Object 89 Arbitration Register High
CAN_MOAR89H_IDE	SET	0
CAN_MOAR89H_ID[28:16]	SET	0
CAN_MOAR89H_PRI	SET	1

; Message Object 89 Arbitration Register Low
CAN_MOAR89L_ID[15:0]	SET	0

; Message Object 8 Arbitration Register High
CAN_MOAR8H_IDE	SET	0
CAN_MOAR8H_ID[28:16]	SET	136
CAN_MOAR8H_PRI	SET	1

; Message Object 8 Arbitration Register Low
CAN_MOAR8L_ID[15:0]	SET	0

; Message Object 90 Arbitration Register High
CAN_MOAR90H_IDE	SET	0
CAN_MOAR90H_ID[28:16]	SET	0
CAN_MOAR90H_PRI	SET	1

; Message Object 90 Arbitration Register Low
CAN_MOAR90L_ID[15:0]	SET	0

; Message Object 91 Arbitration Register High
CAN_MOAR91H_IDE	SET	0
CAN_MOAR91H_ID[28:16]	SET	0
CAN_MOAR91H_PRI	SET	1

; Message Object 91 Arbitration Register Low
CAN_MOAR91L_ID[15:0]	SET	0

; Message Object 92 Arbitration Register High
CAN_MOAR92H_IDE	SET	0
CAN_MOAR92H_ID[28:16]	SET	0
CAN_MOAR92H_PRI	SET	1

; Message Object 92 Arbitration Register Low
CAN_MOAR92L_ID[15:0]	SET	0

; Message Object 93 Arbitration Register High
CAN_MOAR93H_IDE	SET	0
CAN_MOAR93H_ID[28:16]	SET	0
CAN_MOAR93H_PRI	SET	1

; Message Object 93 Arbitration Register Low
CAN_MOAR93L_ID[15:0]	SET	0

; Message Object 94 Arbitration Register High
CAN_MOAR94H_IDE	SET	0
CAN_MOAR94H_ID[28:16]	SET	0
CAN_MOAR94H_PRI	SET	1

; Message Object 94 Arbitration Register Low
CAN_MOAR94L_ID[15:0]	SET	0

; Message Object 95 Arbitration Register High
CAN_MOAR95H_IDE	SET	0
CAN_MOAR95H_ID[28:16]	SET	0
CAN_MOAR95H_PRI	SET	1

; Message Object 95 Arbitration Register Low
CAN_MOAR95L_ID[15:0]	SET	0

; Message Object 96 Arbitration Register High
CAN_MOAR96H_IDE	SET	0
CAN_MOAR96H_ID[28:16]	SET	0
CAN_MOAR96H_PRI	SET	1

; Message Object 96 Arbitration Register Low
CAN_MOAR96L_ID[15:0]	SET	0

; Message Object 97 Arbitration Register High
CAN_MOAR97H_IDE	SET	0
CAN_MOAR97H_ID[28:16]	SET	0
CAN_MOAR97H_PRI	SET	1

; Message Object 97 Arbitration Register Low
CAN_MOAR97L_ID[15:0]	SET	0

; Message Object 98 Arbitration Register High
CAN_MOAR98H_IDE	SET	0
CAN_MOAR98H_ID[28:16]	SET	0
CAN_MOAR98H_PRI	SET	1

; Message Object 98 Arbitration Register Low
CAN_MOAR98L_ID[15:0]	SET	0

; Message Object 99 Arbitration Register High
CAN_MOAR99H_IDE	SET	0
CAN_MOAR99H_ID[28:16]	SET	0
CAN_MOAR99H_PRI	SET	1

; Message Object 99 Arbitration Register Low
CAN_MOAR99L_ID[15:0]	SET	0

; Message Object 9 Arbitration Register High
CAN_MOAR9H_IDE	SET	0
CAN_MOAR9H_ID[28:16]	SET	64
CAN_MOAR9H_PRI	SET	1

; Message Object 9 Arbitration Register Low
CAN_MOAR9L_ID[15:0]	SET	0

; Message Object 0 Control Register High
CAN_MOCTR0H_CTRL	SET	1

; Message Object 0 Control Register Low
CAN_MOCTR0L_DIR	SET	1
CAN_MOCTR0L_LIST	SET	1
CAN_MOCTR0L_MSGLST	SET	0
CAN_MOCTR0L_MSGVAL	SET	1
CAN_MOCTR0L_NEWDAT	SET	0
CAN_MOCTR0L_RTSEL	SET	0
CAN_MOCTR0L_RXEN	SET	0
CAN_MOCTR0L_RXPND	SET	0
CAN_MOCTR0L_RXUPD	SET	0
CAN_MOCTR0L_TXEN0	SET	0
CAN_MOCTR0L_TXEN1	SET	0
CAN_MOCTR0L_TXPND	SET	0
CAN_MOCTR0L_TXRQ	SET	0

; Message Object 100 Control Register High
CAN_MOCTR100H_CTRL	SET	0

; Message Object 100 Control Register Low
CAN_MOCTR100L_DIR	SET	0
CAN_MOCTR100L_LIST	SET	0
CAN_MOCTR100L_MSGLST	SET	0
CAN_MOCTR100L_MSGVAL	SET	0
CAN_MOCTR100L_NEWDAT	SET	0
CAN_MOCTR100L_RTSEL	SET	0
CAN_MOCTR100L_RXEN	SET	0
CAN_MOCTR100L_RXPND	SET	0
CAN_MOCTR100L_RXUPD	SET	0
CAN_MOCTR100L_TXEN0	SET	0
CAN_MOCTR100L_TXEN1	SET	0
CAN_MOCTR100L_TXPND	SET	0
CAN_MOCTR100L_TXRQ	SET	0

; Message Object 101 Control Register High
CAN_MOCTR101H_CTRL	SET	0

; Message Object 101 Control Register Low
CAN_MOCTR101L_DIR	SET	0
CAN_MOCTR101L_LIST	SET	0
CAN_MOCTR101L_MSGLST	SET	0
CAN_MOCTR101L_MSGVAL	SET	0
CAN_MOCTR101L_NEWDAT	SET	0
CAN_MOCTR101L_RTSEL	SET	0
CAN_MOCTR101L_RXEN	SET	0
CAN_MOCTR101L_RXPND	SET	0
CAN_MOCTR101L_RXUPD	SET	0
CAN_MOCTR101L_TXEN0	SET	0
CAN_MOCTR101L_TXEN1	SET	0
CAN_MOCTR101L_TXPND	SET	0
CAN_MOCTR101L_TXRQ	SET	0

; Message Object 102 Control Register High
CAN_MOCTR102H_CTRL	SET	0

; Message Object 102 Control Register Low
CAN_MOCTR102L_DIR	SET	0
CAN_MOCTR102L_LIST	SET	0
CAN_MOCTR102L_MSGLST	SET	0
CAN_MOCTR102L_MSGVAL	SET	0
CAN_MOCTR102L_NEWDAT	SET	0
CAN_MOCTR102L_RTSEL	SET	0
CAN_MOCTR102L_RXEN	SET	0
CAN_MOCTR102L_RXPND	SET	0
CAN_MOCTR102L_RXUPD	SET	0
CAN_MOCTR102L_TXEN0	SET	0
CAN_MOCTR102L_TXEN1	SET	0
CAN_MOCTR102L_TXPND	SET	0
CAN_MOCTR102L_TXRQ	SET	0

; Message Object 103 Control Register High
CAN_MOCTR103H_CTRL	SET	0

; Message Object 103 Control Register Low
CAN_MOCTR103L_DIR	SET	0
CAN_MOCTR103L_LIST	SET	0
CAN_MOCTR103L_MSGLST	SET	0
CAN_MOCTR103L_MSGVAL	SET	0
CAN_MOCTR103L_NEWDAT	SET	0
CAN_MOCTR103L_RTSEL	SET	0
CAN_MOCTR103L_RXEN	SET	0
CAN_MOCTR103L_RXPND	SET	0
CAN_MOCTR103L_RXUPD	SET	0
CAN_MOCTR103L_TXEN0	SET	0
CAN_MOCTR103L_TXEN1	SET	0
CAN_MOCTR103L_TXPND	SET	0
CAN_MOCTR103L_TXRQ	SET	0

; Message Object 104 Control Register High
CAN_MOCTR104H_CTRL	SET	0

; Message Object 104 Control Register Low
CAN_MOCTR104L_DIR	SET	0
CAN_MOCTR104L_LIST	SET	0
CAN_MOCTR104L_MSGLST	SET	0
CAN_MOCTR104L_MSGVAL	SET	0
CAN_MOCTR104L_NEWDAT	SET	0
CAN_MOCTR104L_RTSEL	SET	0
CAN_MOCTR104L_RXEN	SET	0
CAN_MOCTR104L_RXPND	SET	0
CAN_MOCTR104L_RXUPD	SET	0
CAN_MOCTR104L_TXEN0	SET	0
CAN_MOCTR104L_TXEN1	SET	0
CAN_MOCTR104L_TXPND	SET	0
CAN_MOCTR104L_TXRQ	SET	0

; Message Object 105 Control Register High
CAN_MOCTR105H_CTRL	SET	0

; Message Object 105 Control Register Low
CAN_MOCTR105L_DIR	SET	0
CAN_MOCTR105L_LIST	SET	0
CAN_MOCTR105L_MSGLST	SET	0
CAN_MOCTR105L_MSGVAL	SET	0
CAN_MOCTR105L_NEWDAT	SET	0
CAN_MOCTR105L_RTSEL	SET	0
CAN_MOCTR105L_RXEN	SET	0
CAN_MOCTR105L_RXPND	SET	0
CAN_MOCTR105L_RXUPD	SET	0
CAN_MOCTR105L_TXEN0	SET	0
CAN_MOCTR105L_TXEN1	SET	0
CAN_MOCTR105L_TXPND	SET	0
CAN_MOCTR105L_TXRQ	SET	0

; Message Object 106 Control Register High
CAN_MOCTR106H_CTRL	SET	0

; Message Object 106 Control Register Low
CAN_MOCTR106L_DIR	SET	0
CAN_MOCTR106L_LIST	SET	0
CAN_MOCTR106L_MSGLST	SET	0
CAN_MOCTR106L_MSGVAL	SET	0
CAN_MOCTR106L_NEWDAT	SET	0
CAN_MOCTR106L_RTSEL	SET	0
CAN_MOCTR106L_RXEN	SET	0
CAN_MOCTR106L_RXPND	SET	0
CAN_MOCTR106L_RXUPD	SET	0
CAN_MOCTR106L_TXEN0	SET	0
CAN_MOCTR106L_TXEN1	SET	0
CAN_MOCTR106L_TXPND	SET	0
CAN_MOCTR106L_TXRQ	SET	0

; Message Object 107 Control Register High
CAN_MOCTR107H_CTRL	SET	0

; Message Object 107 Control Register Low
CAN_MOCTR107L_DIR	SET	0
CAN_MOCTR107L_LIST	SET	0
CAN_MOCTR107L_MSGLST	SET	0
CAN_MOCTR107L_MSGVAL	SET	0
CAN_MOCTR107L_NEWDAT	SET	0
CAN_MOCTR107L_RTSEL	SET	0
CAN_MOCTR107L_RXEN	SET	0
CAN_MOCTR107L_RXPND	SET	0
CAN_MOCTR107L_RXUPD	SET	0
CAN_MOCTR107L_TXEN0	SET	0
CAN_MOCTR107L_TXEN1	SET	0
CAN_MOCTR107L_TXPND	SET	0
CAN_MOCTR107L_TXRQ	SET	0

; Message Object 108 Control Register High
CAN_MOCTR108H_CTRL	SET	0

; Message Object 108 Control Register Low
CAN_MOCTR108L_DIR	SET	0
CAN_MOCTR108L_LIST	SET	0
CAN_MOCTR108L_MSGLST	SET	0
CAN_MOCTR108L_MSGVAL	SET	0
CAN_MOCTR108L_NEWDAT	SET	0
CAN_MOCTR108L_RTSEL	SET	0
CAN_MOCTR108L_RXEN	SET	0
CAN_MOCTR108L_RXPND	SET	0
CAN_MOCTR108L_RXUPD	SET	0
CAN_MOCTR108L_TXEN0	SET	0
CAN_MOCTR108L_TXEN1	SET	0
CAN_MOCTR108L_TXPND	SET	0
CAN_MOCTR108L_TXRQ	SET	0

; Message Object 109 Control Register High
CAN_MOCTR109H_CTRL	SET	0

; Message Object 109 Control Register Low
CAN_MOCTR109L_DIR	SET	0
CAN_MOCTR109L_LIST	SET	0
CAN_MOCTR109L_MSGLST	SET	0
CAN_MOCTR109L_MSGVAL	SET	0
CAN_MOCTR109L_NEWDAT	SET	0
CAN_MOCTR109L_RTSEL	SET	0
CAN_MOCTR109L_RXEN	SET	0
CAN_MOCTR109L_RXPND	SET	0
CAN_MOCTR109L_RXUPD	SET	0
CAN_MOCTR109L_TXEN0	SET	0
CAN_MOCTR109L_TXEN1	SET	0
CAN_MOCTR109L_TXPND	SET	0
CAN_MOCTR109L_TXRQ	SET	0

; Message Object 10 Control Register High
CAN_MOCTR10H_CTRL	SET	0

; Message Object 10 Control Register Low
CAN_MOCTR10L_DIR	SET	0
CAN_MOCTR10L_LIST	SET	0
CAN_MOCTR10L_MSGLST	SET	0
CAN_MOCTR10L_MSGVAL	SET	0
CAN_MOCTR10L_NEWDAT	SET	0
CAN_MOCTR10L_RTSEL	SET	0
CAN_MOCTR10L_RXEN	SET	0
CAN_MOCTR10L_RXPND	SET	0
CAN_MOCTR10L_RXUPD	SET	0
CAN_MOCTR10L_TXEN0	SET	0
CAN_MOCTR10L_TXEN1	SET	0
CAN_MOCTR10L_TXPND	SET	0
CAN_MOCTR10L_TXRQ	SET	0

; Message Object 110 Control Register High
CAN_MOCTR110H_CTRL	SET	0

; Message Object 110 Control Register Low
CAN_MOCTR110L_DIR	SET	0
CAN_MOCTR110L_LIST	SET	0
CAN_MOCTR110L_MSGLST	SET	0
CAN_MOCTR110L_MSGVAL	SET	0
CAN_MOCTR110L_NEWDAT	SET	0
CAN_MOCTR110L_RTSEL	SET	0
CAN_MOCTR110L_RXEN	SET	0
CAN_MOCTR110L_RXPND	SET	0
CAN_MOCTR110L_RXUPD	SET	0
CAN_MOCTR110L_TXEN0	SET	0
CAN_MOCTR110L_TXEN1	SET	0
CAN_MOCTR110L_TXPND	SET	0
CAN_MOCTR110L_TXRQ	SET	0

; Message Object 111 Control Register High
CAN_MOCTR111H_CTRL	SET	0

; Message Object 111 Control Register Low
CAN_MOCTR111L_DIR	SET	0
CAN_MOCTR111L_LIST	SET	0
CAN_MOCTR111L_MSGLST	SET	0
CAN_MOCTR111L_MSGVAL	SET	0
CAN_MOCTR111L_NEWDAT	SET	0
CAN_MOCTR111L_RTSEL	SET	0
CAN_MOCTR111L_RXEN	SET	0
CAN_MOCTR111L_RXPND	SET	0
CAN_MOCTR111L_RXUPD	SET	0
CAN_MOCTR111L_TXEN0	SET	0
CAN_MOCTR111L_TXEN1	SET	0
CAN_MOCTR111L_TXPND	SET	0
CAN_MOCTR111L_TXRQ	SET	0

; Message Object 112 Control Register High
CAN_MOCTR112H_CTRL	SET	0

; Message Object 112 Control Register Low
CAN_MOCTR112L_DIR	SET	0
CAN_MOCTR112L_LIST	SET	0
CAN_MOCTR112L_MSGLST	SET	0
CAN_MOCTR112L_MSGVAL	SET	0
CAN_MOCTR112L_NEWDAT	SET	0
CAN_MOCTR112L_RTSEL	SET	0
CAN_MOCTR112L_RXEN	SET	0
CAN_MOCTR112L_RXPND	SET	0
CAN_MOCTR112L_RXUPD	SET	0
CAN_MOCTR112L_TXEN0	SET	0
CAN_MOCTR112L_TXEN1	SET	0
CAN_MOCTR112L_TXPND	SET	0
CAN_MOCTR112L_TXRQ	SET	0

; Message Object 113 Control Register High
CAN_MOCTR113H_CTRL	SET	0

; Message Object 113 Control Register Low
CAN_MOCTR113L_DIR	SET	0
CAN_MOCTR113L_LIST	SET	0
CAN_MOCTR113L_MSGLST	SET	0
CAN_MOCTR113L_MSGVAL	SET	0
CAN_MOCTR113L_NEWDAT	SET	0
CAN_MOCTR113L_RTSEL	SET	0
CAN_MOCTR113L_RXEN	SET	0
CAN_MOCTR113L_RXPND	SET	0
CAN_MOCTR113L_RXUPD	SET	0
CAN_MOCTR113L_TXEN0	SET	0
CAN_MOCTR113L_TXEN1	SET	0
CAN_MOCTR113L_TXPND	SET	0
CAN_MOCTR113L_TXRQ	SET	0

; Message Object 114 Control Register High
CAN_MOCTR114H_CTRL	SET	0

; Message Object 114 Control Register Low
CAN_MOCTR114L_DIR	SET	0
CAN_MOCTR114L_LIST	SET	0
CAN_MOCTR114L_MSGLST	SET	0
CAN_MOCTR114L_MSGVAL	SET	0
CAN_MOCTR114L_NEWDAT	SET	0
CAN_MOCTR114L_RTSEL	SET	0
CAN_MOCTR114L_RXEN	SET	0
CAN_MOCTR114L_RXPND	SET	0
CAN_MOCTR114L_RXUPD	SET	0
CAN_MOCTR114L_TXEN0	SET	0
CAN_MOCTR114L_TXEN1	SET	0
CAN_MOCTR114L_TXPND	SET	0
CAN_MOCTR114L_TXRQ	SET	0

; Message Object 115 Control Register High
CAN_MOCTR115H_CTRL	SET	0

; Message Object 115 Control Register Low
CAN_MOCTR115L_DIR	SET	0
CAN_MOCTR115L_LIST	SET	0
CAN_MOCTR115L_MSGLST	SET	0
CAN_MOCTR115L_MSGVAL	SET	0
CAN_MOCTR115L_NEWDAT	SET	0
CAN_MOCTR115L_RTSEL	SET	0
CAN_MOCTR115L_RXEN	SET	0
CAN_MOCTR115L_RXPND	SET	0
CAN_MOCTR115L_RXUPD	SET	0
CAN_MOCTR115L_TXEN0	SET	0
CAN_MOCTR115L_TXEN1	SET	0
CAN_MOCTR115L_TXPND	SET	0
CAN_MOCTR115L_TXRQ	SET	0

; Message Object 116 Control Register High
CAN_MOCTR116H_CTRL	SET	0

; Message Object 116 Control Register Low
CAN_MOCTR116L_DIR	SET	0
CAN_MOCTR116L_LIST	SET	0
CAN_MOCTR116L_MSGLST	SET	0
CAN_MOCTR116L_MSGVAL	SET	0
CAN_MOCTR116L_NEWDAT	SET	0
CAN_MOCTR116L_RTSEL	SET	0
CAN_MOCTR116L_RXEN	SET	0
CAN_MOCTR116L_RXPND	SET	0
CAN_MOCTR116L_RXUPD	SET	0
CAN_MOCTR116L_TXEN0	SET	0
CAN_MOCTR116L_TXEN1	SET	0
CAN_MOCTR116L_TXPND	SET	0
CAN_MOCTR116L_TXRQ	SET	0

; Message Object 117 Control Register High
CAN_MOCTR117H_CTRL	SET	0

; Message Object 117 Control Register Low
CAN_MOCTR117L_DIR	SET	0
CAN_MOCTR117L_LIST	SET	0
CAN_MOCTR117L_MSGLST	SET	0
CAN_MOCTR117L_MSGVAL	SET	0
CAN_MOCTR117L_NEWDAT	SET	0
CAN_MOCTR117L_RTSEL	SET	0
CAN_MOCTR117L_RXEN	SET	0
CAN_MOCTR117L_RXPND	SET	0
CAN_MOCTR117L_RXUPD	SET	0
CAN_MOCTR117L_TXEN0	SET	0
CAN_MOCTR117L_TXEN1	SET	0
CAN_MOCTR117L_TXPND	SET	0
CAN_MOCTR117L_TXRQ	SET	0

; Message Object 118 Control Register High
CAN_MOCTR118H_CTRL	SET	0

; Message Object 118 Control Register Low
CAN_MOCTR118L_DIR	SET	0
CAN_MOCTR118L_LIST	SET	0
CAN_MOCTR118L_MSGLST	SET	0
CAN_MOCTR118L_MSGVAL	SET	0
CAN_MOCTR118L_NEWDAT	SET	0
CAN_MOCTR118L_RTSEL	SET	0
CAN_MOCTR118L_RXEN	SET	0
CAN_MOCTR118L_RXPND	SET	0
CAN_MOCTR118L_RXUPD	SET	0
CAN_MOCTR118L_TXEN0	SET	0
CAN_MOCTR118L_TXEN1	SET	0
CAN_MOCTR118L_TXPND	SET	0
CAN_MOCTR118L_TXRQ	SET	0

; Message Object 119 Control Register High
CAN_MOCTR119H_CTRL	SET	0

; Message Object 119 Control Register Low
CAN_MOCTR119L_DIR	SET	0
CAN_MOCTR119L_LIST	SET	0
CAN_MOCTR119L_MSGLST	SET	0
CAN_MOCTR119L_MSGVAL	SET	0
CAN_MOCTR119L_NEWDAT	SET	0
CAN_MOCTR119L_RTSEL	SET	0
CAN_MOCTR119L_RXEN	SET	0
CAN_MOCTR119L_RXPND	SET	0
CAN_MOCTR119L_RXUPD	SET	0
CAN_MOCTR119L_TXEN0	SET	0
CAN_MOCTR119L_TXEN1	SET	0
CAN_MOCTR119L_TXPND	SET	0
CAN_MOCTR119L_TXRQ	SET	0

; Message Object 11 Control Register High
CAN_MOCTR11H_CTRL	SET	0

; Message Object 11 Control Register Low
CAN_MOCTR11L_DIR	SET	0
CAN_MOCTR11L_LIST	SET	0
CAN_MOCTR11L_MSGLST	SET	0
CAN_MOCTR11L_MSGVAL	SET	0
CAN_MOCTR11L_NEWDAT	SET	0
CAN_MOCTR11L_RTSEL	SET	0
CAN_MOCTR11L_RXEN	SET	0
CAN_MOCTR11L_RXPND	SET	0
CAN_MOCTR11L_RXUPD	SET	0
CAN_MOCTR11L_TXEN0	SET	0
CAN_MOCTR11L_TXEN1	SET	0
CAN_MOCTR11L_TXPND	SET	0
CAN_MOCTR11L_TXRQ	SET	0

; Message Object 120 Control Register High
CAN_MOCTR120H_CTRL	SET	0

; Message Object 120 Control Register Low
CAN_MOCTR120L_DIR	SET	0
CAN_MOCTR120L_LIST	SET	0
CAN_MOCTR120L_MSGLST	SET	0
CAN_MOCTR120L_MSGVAL	SET	0
CAN_MOCTR120L_NEWDAT	SET	0
CAN_MOCTR120L_RTSEL	SET	0
CAN_MOCTR120L_RXEN	SET	0
CAN_MOCTR120L_RXPND	SET	0
CAN_MOCTR120L_RXUPD	SET	0
CAN_MOCTR120L_TXEN0	SET	0
CAN_MOCTR120L_TXEN1	SET	0
CAN_MOCTR120L_TXPND	SET	0
CAN_MOCTR120L_TXRQ	SET	0

; Message Object 121 Control Register High
CAN_MOCTR121H_CTRL	SET	0

; Message Object 121 Control Register Low
CAN_MOCTR121L_DIR	SET	0
CAN_MOCTR121L_LIST	SET	0
CAN_MOCTR121L_MSGLST	SET	0
CAN_MOCTR121L_MSGVAL	SET	0
CAN_MOCTR121L_NEWDAT	SET	0
CAN_MOCTR121L_RTSEL	SET	0
CAN_MOCTR121L_RXEN	SET	0
CAN_MOCTR121L_RXPND	SET	0
CAN_MOCTR121L_RXUPD	SET	0
CAN_MOCTR121L_TXEN0	SET	0
CAN_MOCTR121L_TXEN1	SET	0
CAN_MOCTR121L_TXPND	SET	0
CAN_MOCTR121L_TXRQ	SET	0

; Message Object 122 Control Register High
CAN_MOCTR122H_CTRL	SET	0

; Message Object 122 Control Register Low
CAN_MOCTR122L_DIR	SET	0
CAN_MOCTR122L_LIST	SET	0
CAN_MOCTR122L_MSGLST	SET	0
CAN_MOCTR122L_MSGVAL	SET	0
CAN_MOCTR122L_NEWDAT	SET	0
CAN_MOCTR122L_RTSEL	SET	0
CAN_MOCTR122L_RXEN	SET	0
CAN_MOCTR122L_RXPND	SET	0
CAN_MOCTR122L_RXUPD	SET	0
CAN_MOCTR122L_TXEN0	SET	0
CAN_MOCTR122L_TXEN1	SET	0
CAN_MOCTR122L_TXPND	SET	0
CAN_MOCTR122L_TXRQ	SET	0

; Message Object 123 Control Register High
CAN_MOCTR123H_CTRL	SET	0

; Message Object 123 Control Register Low
CAN_MOCTR123L_DIR	SET	0
CAN_MOCTR123L_LIST	SET	0
CAN_MOCTR123L_MSGLST	SET	0
CAN_MOCTR123L_MSGVAL	SET	0
CAN_MOCTR123L_NEWDAT	SET	0
CAN_MOCTR123L_RTSEL	SET	0
CAN_MOCTR123L_RXEN	SET	0
CAN_MOCTR123L_RXPND	SET	0
CAN_MOCTR123L_RXUPD	SET	0
CAN_MOCTR123L_TXEN0	SET	0
CAN_MOCTR123L_TXEN1	SET	0
CAN_MOCTR123L_TXPND	SET	0
CAN_MOCTR123L_TXRQ	SET	0

; Message Object 124 Control Register High
CAN_MOCTR124H_CTRL	SET	0

; Message Object 124 Control Register Low
CAN_MOCTR124L_DIR	SET	0
CAN_MOCTR124L_LIST	SET	0
CAN_MOCTR124L_MSGLST	SET	0
CAN_MOCTR124L_MSGVAL	SET	0
CAN_MOCTR124L_NEWDAT	SET	0
CAN_MOCTR124L_RTSEL	SET	0
CAN_MOCTR124L_RXEN	SET	0
CAN_MOCTR124L_RXPND	SET	0
CAN_MOCTR124L_RXUPD	SET	0
CAN_MOCTR124L_TXEN0	SET	0
CAN_MOCTR124L_TXEN1	SET	0
CAN_MOCTR124L_TXPND	SET	0
CAN_MOCTR124L_TXRQ	SET	0

; Message Object 125 Control Register High
CAN_MOCTR125H_CTRL	SET	0

; Message Object 125 Control Register Low
CAN_MOCTR125L_DIR	SET	0
CAN_MOCTR125L_LIST	SET	0
CAN_MOCTR125L_MSGLST	SET	0
CAN_MOCTR125L_MSGVAL	SET	0
CAN_MOCTR125L_NEWDAT	SET	0
CAN_MOCTR125L_RTSEL	SET	0
CAN_MOCTR125L_RXEN	SET	0
CAN_MOCTR125L_RXPND	SET	0
CAN_MOCTR125L_RXUPD	SET	0
CAN_MOCTR125L_TXEN0	SET	0
CAN_MOCTR125L_TXEN1	SET	0
CAN_MOCTR125L_TXPND	SET	0
CAN_MOCTR125L_TXRQ	SET	0

; Message Object 126 Control Register High
CAN_MOCTR126H_CTRL	SET	0

; Message Object 126 Control Register Low
CAN_MOCTR126L_DIR	SET	0
CAN_MOCTR126L_LIST	SET	0
CAN_MOCTR126L_MSGLST	SET	0
CAN_MOCTR126L_MSGVAL	SET	0
CAN_MOCTR126L_NEWDAT	SET	0
CAN_MOCTR126L_RTSEL	SET	0
CAN_MOCTR126L_RXEN	SET	0
CAN_MOCTR126L_RXPND	SET	0
CAN_MOCTR126L_RXUPD	SET	0
CAN_MOCTR126L_TXEN0	SET	0
CAN_MOCTR126L_TXEN1	SET	0
CAN_MOCTR126L_TXPND	SET	0
CAN_MOCTR126L_TXRQ	SET	0

; Message Object 127 Control Register High
CAN_MOCTR127H_CTRL	SET	0

; Message Object 127 Control Register Low
CAN_MOCTR127L_DIR	SET	0
CAN_MOCTR127L_LIST	SET	0
CAN_MOCTR127L_MSGLST	SET	0
CAN_MOCTR127L_MSGVAL	SET	0
CAN_MOCTR127L_NEWDAT	SET	0
CAN_MOCTR127L_RTSEL	SET	0
CAN_MOCTR127L_RXEN	SET	0
CAN_MOCTR127L_RXPND	SET	0
CAN_MOCTR127L_RXUPD	SET	0
CAN_MOCTR127L_TXEN0	SET	0
CAN_MOCTR127L_TXEN1	SET	0
CAN_MOCTR127L_TXPND	SET	0
CAN_MOCTR127L_TXRQ	SET	0

; Message Object 12 Control Register High
CAN_MOCTR12H_CTRL	SET	0

; Message Object 12 Control Register Low
CAN_MOCTR12L_DIR	SET	0
CAN_MOCTR12L_LIST	SET	0
CAN_MOCTR12L_MSGLST	SET	0
CAN_MOCTR12L_MSGVAL	SET	0
CAN_MOCTR12L_NEWDAT	SET	0
CAN_MOCTR12L_RTSEL	SET	0
CAN_MOCTR12L_RXEN	SET	0
CAN_MOCTR12L_RXPND	SET	0
CAN_MOCTR12L_RXUPD	SET	0
CAN_MOCTR12L_TXEN0	SET	0
CAN_MOCTR12L_TXEN1	SET	0
CAN_MOCTR12L_TXPND	SET	0
CAN_MOCTR12L_TXRQ	SET	0

; Message Object 13 Control Register High
CAN_MOCTR13H_CTRL	SET	0

; Message Object 13 Control Register Low
CAN_MOCTR13L_DIR	SET	0
CAN_MOCTR13L_LIST	SET	0
CAN_MOCTR13L_MSGLST	SET	0
CAN_MOCTR13L_MSGVAL	SET	0
CAN_MOCTR13L_NEWDAT	SET	0
CAN_MOCTR13L_RTSEL	SET	0
CAN_MOCTR13L_RXEN	SET	0
CAN_MOCTR13L_RXPND	SET	0
CAN_MOCTR13L_RXUPD	SET	0
CAN_MOCTR13L_TXEN0	SET	0
CAN_MOCTR13L_TXEN1	SET	0
CAN_MOCTR13L_TXPND	SET	0
CAN_MOCTR13L_TXRQ	SET	0

; Message Object 14 Control Register High
CAN_MOCTR14H_CTRL	SET	0

; Message Object 14 Control Register Low
CAN_MOCTR14L_DIR	SET	0
CAN_MOCTR14L_LIST	SET	0
CAN_MOCTR14L_MSGLST	SET	0
CAN_MOCTR14L_MSGVAL	SET	0
CAN_MOCTR14L_NEWDAT	SET	0
CAN_MOCTR14L_RTSEL	SET	0
CAN_MOCTR14L_RXEN	SET	0
CAN_MOCTR14L_RXPND	SET	0
CAN_MOCTR14L_RXUPD	SET	0
CAN_MOCTR14L_TXEN0	SET	0
CAN_MOCTR14L_TXEN1	SET	0
CAN_MOCTR14L_TXPND	SET	0
CAN_MOCTR14L_TXRQ	SET	0

; Message Object 15 Control Register High
CAN_MOCTR15H_CTRL	SET	0

; Message Object 15 Control Register Low
CAN_MOCTR15L_DIR	SET	0
CAN_MOCTR15L_LIST	SET	0
CAN_MOCTR15L_MSGLST	SET	0
CAN_MOCTR15L_MSGVAL	SET	0
CAN_MOCTR15L_NEWDAT	SET	0
CAN_MOCTR15L_RTSEL	SET	0
CAN_MOCTR15L_RXEN	SET	0
CAN_MOCTR15L_RXPND	SET	0
CAN_MOCTR15L_RXUPD	SET	0
CAN_MOCTR15L_TXEN0	SET	0
CAN_MOCTR15L_TXEN1	SET	0
CAN_MOCTR15L_TXPND	SET	0
CAN_MOCTR15L_TXRQ	SET	0

; Message Object 16 Control Register High
CAN_MOCTR16H_CTRL	SET	0

; Message Object 16 Control Register Low
CAN_MOCTR16L_DIR	SET	0
CAN_MOCTR16L_LIST	SET	0
CAN_MOCTR16L_MSGLST	SET	0
CAN_MOCTR16L_MSGVAL	SET	0
CAN_MOCTR16L_NEWDAT	SET	0
CAN_MOCTR16L_RTSEL	SET	0
CAN_MOCTR16L_RXEN	SET	0
CAN_MOCTR16L_RXPND	SET	0
CAN_MOCTR16L_RXUPD	SET	0
CAN_MOCTR16L_TXEN0	SET	0
CAN_MOCTR16L_TXEN1	SET	0
CAN_MOCTR16L_TXPND	SET	0
CAN_MOCTR16L_TXRQ	SET	0

; Message Object 17 Control Register High
CAN_MOCTR17H_CTRL	SET	0

; Message Object 17 Control Register Low
CAN_MOCTR17L_DIR	SET	0
CAN_MOCTR17L_LIST	SET	0
CAN_MOCTR17L_MSGLST	SET	0
CAN_MOCTR17L_MSGVAL	SET	0
CAN_MOCTR17L_NEWDAT	SET	0
CAN_MOCTR17L_RTSEL	SET	0
CAN_MOCTR17L_RXEN	SET	0
CAN_MOCTR17L_RXPND	SET	0
CAN_MOCTR17L_RXUPD	SET	0
CAN_MOCTR17L_TXEN0	SET	0
CAN_MOCTR17L_TXEN1	SET	0
CAN_MOCTR17L_TXPND	SET	0
CAN_MOCTR17L_TXRQ	SET	0

; Message Object 18 Control Register High
CAN_MOCTR18H_CTRL	SET	0

; Message Object 18 Control Register Low
CAN_MOCTR18L_DIR	SET	0
CAN_MOCTR18L_LIST	SET	0
CAN_MOCTR18L_MSGLST	SET	0
CAN_MOCTR18L_MSGVAL	SET	0
CAN_MOCTR18L_NEWDAT	SET	0
CAN_MOCTR18L_RTSEL	SET	0
CAN_MOCTR18L_RXEN	SET	0
CAN_MOCTR18L_RXPND	SET	0
CAN_MOCTR18L_RXUPD	SET	0
CAN_MOCTR18L_TXEN0	SET	0
CAN_MOCTR18L_TXEN1	SET	0
CAN_MOCTR18L_TXPND	SET	0
CAN_MOCTR18L_TXRQ	SET	0

; Message Object 19 Control Register High
CAN_MOCTR19H_CTRL	SET	0

; Message Object 19 Control Register Low
CAN_MOCTR19L_DIR	SET	0
CAN_MOCTR19L_LIST	SET	0
CAN_MOCTR19L_MSGLST	SET	0
CAN_MOCTR19L_MSGVAL	SET	0
CAN_MOCTR19L_NEWDAT	SET	0
CAN_MOCTR19L_RTSEL	SET	0
CAN_MOCTR19L_RXEN	SET	0
CAN_MOCTR19L_RXPND	SET	0
CAN_MOCTR19L_RXUPD	SET	0
CAN_MOCTR19L_TXEN0	SET	0
CAN_MOCTR19L_TXEN1	SET	0
CAN_MOCTR19L_TXPND	SET	0
CAN_MOCTR19L_TXRQ	SET	0

; Message Object 1 Control Register High
CAN_MOCTR1H_CTRL	SET	2

; Message Object 1 Control Register Low
CAN_MOCTR1L_DIR	SET	1
CAN_MOCTR1L_LIST	SET	1
CAN_MOCTR1L_MSGLST	SET	0
CAN_MOCTR1L_MSGVAL	SET	1
CAN_MOCTR1L_NEWDAT	SET	0
CAN_MOCTR1L_RTSEL	SET	0
CAN_MOCTR1L_RXEN	SET	0
CAN_MOCTR1L_RXPND	SET	0
CAN_MOCTR1L_RXUPD	SET	0
CAN_MOCTR1L_TXEN0	SET	0
CAN_MOCTR1L_TXEN1	SET	0
CAN_MOCTR1L_TXPND	SET	0
CAN_MOCTR1L_TXRQ	SET	0

; Message Object 20 Control Register High
CAN_MOCTR20H_CTRL	SET	0

; Message Object 20 Control Register Low
CAN_MOCTR20L_DIR	SET	0
CAN_MOCTR20L_LIST	SET	0
CAN_MOCTR20L_MSGLST	SET	0
CAN_MOCTR20L_MSGVAL	SET	0
CAN_MOCTR20L_NEWDAT	SET	0
CAN_MOCTR20L_RTSEL	SET	0
CAN_MOCTR20L_RXEN	SET	0
CAN_MOCTR20L_RXPND	SET	0
CAN_MOCTR20L_RXUPD	SET	0
CAN_MOCTR20L_TXEN0	SET	0
CAN_MOCTR20L_TXEN1	SET	0
CAN_MOCTR20L_TXPND	SET	0
CAN_MOCTR20L_TXRQ	SET	0

; Message Object 21 Control Register High
CAN_MOCTR21H_CTRL	SET	0

; Message Object 21 Control Register Low
CAN_MOCTR21L_DIR	SET	0
CAN_MOCTR21L_LIST	SET	0
CAN_MOCTR21L_MSGLST	SET	0
CAN_MOCTR21L_MSGVAL	SET	0
CAN_MOCTR21L_NEWDAT	SET	0
CAN_MOCTR21L_RTSEL	SET	0
CAN_MOCTR21L_RXEN	SET	0
CAN_MOCTR21L_RXPND	SET	0
CAN_MOCTR21L_RXUPD	SET	0
CAN_MOCTR21L_TXEN0	SET	0
CAN_MOCTR21L_TXEN1	SET	0
CAN_MOCTR21L_TXPND	SET	0
CAN_MOCTR21L_TXRQ	SET	0

; Message Object 22 Control Register High
CAN_MOCTR22H_CTRL	SET	0

; Message Object 22 Control Register Low
CAN_MOCTR22L_DIR	SET	0
CAN_MOCTR22L_LIST	SET	0
CAN_MOCTR22L_MSGLST	SET	0
CAN_MOCTR22L_MSGVAL	SET	0
CAN_MOCTR22L_NEWDAT	SET	0
CAN_MOCTR22L_RTSEL	SET	0
CAN_MOCTR22L_RXEN	SET	0
CAN_MOCTR22L_RXPND	SET	0
CAN_MOCTR22L_RXUPD	SET	0
CAN_MOCTR22L_TXEN0	SET	0
CAN_MOCTR22L_TXEN1	SET	0
CAN_MOCTR22L_TXPND	SET	0
CAN_MOCTR22L_TXRQ	SET	0

; Message Object 23 Control Register High
CAN_MOCTR23H_CTRL	SET	0

; Message Object 23 Control Register Low
CAN_MOCTR23L_DIR	SET	0
CAN_MOCTR23L_LIST	SET	0
CAN_MOCTR23L_MSGLST	SET	0
CAN_MOCTR23L_MSGVAL	SET	0
CAN_MOCTR23L_NEWDAT	SET	0
CAN_MOCTR23L_RTSEL	SET	0
CAN_MOCTR23L_RXEN	SET	0
CAN_MOCTR23L_RXPND	SET	0
CAN_MOCTR23L_RXUPD	SET	0
CAN_MOCTR23L_TXEN0	SET	0
CAN_MOCTR23L_TXEN1	SET	0
CAN_MOCTR23L_TXPND	SET	0
CAN_MOCTR23L_TXRQ	SET	0

; Message Object 24 Control Register High
CAN_MOCTR24H_CTRL	SET	0

; Message Object 24 Control Register Low
CAN_MOCTR24L_DIR	SET	0
CAN_MOCTR24L_LIST	SET	0
CAN_MOCTR24L_MSGLST	SET	0
CAN_MOCTR24L_MSGVAL	SET	0
CAN_MOCTR24L_NEWDAT	SET	0
CAN_MOCTR24L_RTSEL	SET	0
CAN_MOCTR24L_RXEN	SET	0
CAN_MOCTR24L_RXPND	SET	0
CAN_MOCTR24L_RXUPD	SET	0
CAN_MOCTR24L_TXEN0	SET	0
CAN_MOCTR24L_TXEN1	SET	0
CAN_MOCTR24L_TXPND	SET	0
CAN_MOCTR24L_TXRQ	SET	0

; Message Object 25 Control Register High
CAN_MOCTR25H_CTRL	SET	0

; Message Object 25 Control Register Low
CAN_MOCTR25L_DIR	SET	0
CAN_MOCTR25L_LIST	SET	0
CAN_MOCTR25L_MSGLST	SET	0
CAN_MOCTR25L_MSGVAL	SET	0
CAN_MOCTR25L_NEWDAT	SET	0
CAN_MOCTR25L_RTSEL	SET	0
CAN_MOCTR25L_RXEN	SET	0
CAN_MOCTR25L_RXPND	SET	0
CAN_MOCTR25L_RXUPD	SET	0
CAN_MOCTR25L_TXEN0	SET	0
CAN_MOCTR25L_TXEN1	SET	0
CAN_MOCTR25L_TXPND	SET	0
CAN_MOCTR25L_TXRQ	SET	0

; Message Object 26 Control Register High
CAN_MOCTR26H_CTRL	SET	0

; Message Object 26 Control Register Low
CAN_MOCTR26L_DIR	SET	0
CAN_MOCTR26L_LIST	SET	0
CAN_MOCTR26L_MSGLST	SET	0
CAN_MOCTR26L_MSGVAL	SET	0
CAN_MOCTR26L_NEWDAT	SET	0
CAN_MOCTR26L_RTSEL	SET	0
CAN_MOCTR26L_RXEN	SET	0
CAN_MOCTR26L_RXPND	SET	0
CAN_MOCTR26L_RXUPD	SET	0
CAN_MOCTR26L_TXEN0	SET	0
CAN_MOCTR26L_TXEN1	SET	0
CAN_MOCTR26L_TXPND	SET	0
CAN_MOCTR26L_TXRQ	SET	0

; Message Object 27 Control Register High
CAN_MOCTR27H_CTRL	SET	0

; Message Object 27 Control Register Low
CAN_MOCTR27L_DIR	SET	0
CAN_MOCTR27L_LIST	SET	0
CAN_MOCTR27L_MSGLST	SET	0
CAN_MOCTR27L_MSGVAL	SET	0
CAN_MOCTR27L_NEWDAT	SET	0
CAN_MOCTR27L_RTSEL	SET	0
CAN_MOCTR27L_RXEN	SET	0
CAN_MOCTR27L_RXPND	SET	0
CAN_MOCTR27L_RXUPD	SET	0
CAN_MOCTR27L_TXEN0	SET	0
CAN_MOCTR27L_TXEN1	SET	0
CAN_MOCTR27L_TXPND	SET	0
CAN_MOCTR27L_TXRQ	SET	0

; Message Object 28 Control Register High
CAN_MOCTR28H_CTRL	SET	0

; Message Object 28 Control Register Low
CAN_MOCTR28L_DIR	SET	0
CAN_MOCTR28L_LIST	SET	0
CAN_MOCTR28L_MSGLST	SET	0
CAN_MOCTR28L_MSGVAL	SET	0
CAN_MOCTR28L_NEWDAT	SET	0
CAN_MOCTR28L_RTSEL	SET	0
CAN_MOCTR28L_RXEN	SET	0
CAN_MOCTR28L_RXPND	SET	0
CAN_MOCTR28L_RXUPD	SET	0
CAN_MOCTR28L_TXEN0	SET	0
CAN_MOCTR28L_TXEN1	SET	0
CAN_MOCTR28L_TXPND	SET	0
CAN_MOCTR28L_TXRQ	SET	0

; Message Object 29 Control Register High
CAN_MOCTR29H_CTRL	SET	0

; Message Object 29 Control Register Low
CAN_MOCTR29L_DIR	SET	0
CAN_MOCTR29L_LIST	SET	0
CAN_MOCTR29L_MSGLST	SET	0
CAN_MOCTR29L_MSGVAL	SET	0
CAN_MOCTR29L_NEWDAT	SET	0
CAN_MOCTR29L_RTSEL	SET	0
CAN_MOCTR29L_RXEN	SET	0
CAN_MOCTR29L_RXPND	SET	0
CAN_MOCTR29L_RXUPD	SET	0
CAN_MOCTR29L_TXEN0	SET	0
CAN_MOCTR29L_TXEN1	SET	0
CAN_MOCTR29L_TXPND	SET	0
CAN_MOCTR29L_TXRQ	SET	0

; Message Object 2 Control Register High
CAN_MOCTR2H_CTRL	SET	259

; Message Object 2 Control Register Low
CAN_MOCTR2L_DIR	SET	1
CAN_MOCTR2L_LIST	SET	1
CAN_MOCTR2L_MSGLST	SET	0
CAN_MOCTR2L_MSGVAL	SET	1
CAN_MOCTR2L_NEWDAT	SET	0
CAN_MOCTR2L_RTSEL	SET	0
CAN_MOCTR2L_RXEN	SET	0
CAN_MOCTR2L_RXPND	SET	0
CAN_MOCTR2L_RXUPD	SET	0
CAN_MOCTR2L_TXEN0	SET	0
CAN_MOCTR2L_TXEN1	SET	0
CAN_MOCTR2L_TXPND	SET	0
CAN_MOCTR2L_TXRQ	SET	0

; Message Object 30 Control Register High
CAN_MOCTR30H_CTRL	SET	0

; Message Object 30 Control Register Low
CAN_MOCTR30L_DIR	SET	0
CAN_MOCTR30L_LIST	SET	0
CAN_MOCTR30L_MSGLST	SET	0
CAN_MOCTR30L_MSGVAL	SET	0
CAN_MOCTR30L_NEWDAT	SET	0
CAN_MOCTR30L_RTSEL	SET	0
CAN_MOCTR30L_RXEN	SET	0
CAN_MOCTR30L_RXPND	SET	0
CAN_MOCTR30L_RXUPD	SET	0
CAN_MOCTR30L_TXEN0	SET	0
CAN_MOCTR30L_TXEN1	SET	0
CAN_MOCTR30L_TXPND	SET	0
CAN_MOCTR30L_TXRQ	SET	0

; Message Object 31 Control Register High
CAN_MOCTR31H_CTRL	SET	0

; Message Object 31 Control Register Low
CAN_MOCTR31L_DIR	SET	0
CAN_MOCTR31L_LIST	SET	0
CAN_MOCTR31L_MSGLST	SET	0
CAN_MOCTR31L_MSGVAL	SET	0
CAN_MOCTR31L_NEWDAT	SET	0
CAN_MOCTR31L_RTSEL	SET	0
CAN_MOCTR31L_RXEN	SET	0
CAN_MOCTR31L_RXPND	SET	0
CAN_MOCTR31L_RXUPD	SET	0
CAN_MOCTR31L_TXEN0	SET	0
CAN_MOCTR31L_TXEN1	SET	0
CAN_MOCTR31L_TXPND	SET	0
CAN_MOCTR31L_TXRQ	SET	0

; Message Object 32 Control Register High
CAN_MOCTR32H_CTRL	SET	0

; Message Object 32 Control Register Low
CAN_MOCTR32L_DIR	SET	0
CAN_MOCTR32L_LIST	SET	0
CAN_MOCTR32L_MSGLST	SET	0
CAN_MOCTR32L_MSGVAL	SET	0
CAN_MOCTR32L_NEWDAT	SET	0
CAN_MOCTR32L_RTSEL	SET	0
CAN_MOCTR32L_RXEN	SET	0
CAN_MOCTR32L_RXPND	SET	0
CAN_MOCTR32L_RXUPD	SET	0
CAN_MOCTR32L_TXEN0	SET	0
CAN_MOCTR32L_TXEN1	SET	0
CAN_MOCTR32L_TXPND	SET	0
CAN_MOCTR32L_TXRQ	SET	0

; Message Object 33 Control Register High
CAN_MOCTR33H_CTRL	SET	0

; Message Object 33 Control Register Low
CAN_MOCTR33L_DIR	SET	0
CAN_MOCTR33L_LIST	SET	0
CAN_MOCTR33L_MSGLST	SET	0
CAN_MOCTR33L_MSGVAL	SET	0
CAN_MOCTR33L_NEWDAT	SET	0
CAN_MOCTR33L_RTSEL	SET	0
CAN_MOCTR33L_RXEN	SET	0
CAN_MOCTR33L_RXPND	SET	0
CAN_MOCTR33L_RXUPD	SET	0
CAN_MOCTR33L_TXEN0	SET	0
CAN_MOCTR33L_TXEN1	SET	0
CAN_MOCTR33L_TXPND	SET	0
CAN_MOCTR33L_TXRQ	SET	0

; Message Object 34 Control Register High
CAN_MOCTR34H_CTRL	SET	0

; Message Object 34 Control Register Low
CAN_MOCTR34L_DIR	SET	0
CAN_MOCTR34L_LIST	SET	0
CAN_MOCTR34L_MSGLST	SET	0
CAN_MOCTR34L_MSGVAL	SET	0
CAN_MOCTR34L_NEWDAT	SET	0
CAN_MOCTR34L_RTSEL	SET	0
CAN_MOCTR34L_RXEN	SET	0
CAN_MOCTR34L_RXPND	SET	0
CAN_MOCTR34L_RXUPD	SET	0
CAN_MOCTR34L_TXEN0	SET	0
CAN_MOCTR34L_TXEN1	SET	0
CAN_MOCTR34L_TXPND	SET	0
CAN_MOCTR34L_TXRQ	SET	0

; Message Object 35 Control Register High
CAN_MOCTR35H_CTRL	SET	0

; Message Object 35 Control Register Low
CAN_MOCTR35L_DIR	SET	0
CAN_MOCTR35L_LIST	SET	0
CAN_MOCTR35L_MSGLST	SET	0
CAN_MOCTR35L_MSGVAL	SET	0
CAN_MOCTR35L_NEWDAT	SET	0
CAN_MOCTR35L_RTSEL	SET	0
CAN_MOCTR35L_RXEN	SET	0
CAN_MOCTR35L_RXPND	SET	0
CAN_MOCTR35L_RXUPD	SET	0
CAN_MOCTR35L_TXEN0	SET	0
CAN_MOCTR35L_TXEN1	SET	0
CAN_MOCTR35L_TXPND	SET	0
CAN_MOCTR35L_TXRQ	SET	0

; Message Object 36 Control Register High
CAN_MOCTR36H_CTRL	SET	0

; Message Object 36 Control Register Low
CAN_MOCTR36L_DIR	SET	0
CAN_MOCTR36L_LIST	SET	0
CAN_MOCTR36L_MSGLST	SET	0
CAN_MOCTR36L_MSGVAL	SET	0
CAN_MOCTR36L_NEWDAT	SET	0
CAN_MOCTR36L_RTSEL	SET	0
CAN_MOCTR36L_RXEN	SET	0
CAN_MOCTR36L_RXPND	SET	0
CAN_MOCTR36L_RXUPD	SET	0
CAN_MOCTR36L_TXEN0	SET	0
CAN_MOCTR36L_TXEN1	SET	0
CAN_MOCTR36L_TXPND	SET	0
CAN_MOCTR36L_TXRQ	SET	0

; Message Object 37 Control Register High
CAN_MOCTR37H_CTRL	SET	0

; Message Object 37 Control Register Low
CAN_MOCTR37L_DIR	SET	0
CAN_MOCTR37L_LIST	SET	0
CAN_MOCTR37L_MSGLST	SET	0
CAN_MOCTR37L_MSGVAL	SET	0
CAN_MOCTR37L_NEWDAT	SET	0
CAN_MOCTR37L_RTSEL	SET	0
CAN_MOCTR37L_RXEN	SET	0
CAN_MOCTR37L_RXPND	SET	0
CAN_MOCTR37L_RXUPD	SET	0
CAN_MOCTR37L_TXEN0	SET	0
CAN_MOCTR37L_TXEN1	SET	0
CAN_MOCTR37L_TXPND	SET	0
CAN_MOCTR37L_TXRQ	SET	0

; Message Object 38 Control Register High
CAN_MOCTR38H_CTRL	SET	0

; Message Object 38 Control Register Low
CAN_MOCTR38L_DIR	SET	0
CAN_MOCTR38L_LIST	SET	0
CAN_MOCTR38L_MSGLST	SET	0
CAN_MOCTR38L_MSGVAL	SET	0
CAN_MOCTR38L_NEWDAT	SET	0
CAN_MOCTR38L_RTSEL	SET	0
CAN_MOCTR38L_RXEN	SET	0
CAN_MOCTR38L_RXPND	SET	0
CAN_MOCTR38L_RXUPD	SET	0
CAN_MOCTR38L_TXEN0	SET	0
CAN_MOCTR38L_TXEN1	SET	0
CAN_MOCTR38L_TXPND	SET	0
CAN_MOCTR38L_TXRQ	SET	0

; Message Object 39 Control Register High
CAN_MOCTR39H_CTRL	SET	0

; Message Object 39 Control Register Low
CAN_MOCTR39L_DIR	SET	0
CAN_MOCTR39L_LIST	SET	0
CAN_MOCTR39L_MSGLST	SET	0
CAN_MOCTR39L_MSGVAL	SET	0
CAN_MOCTR39L_NEWDAT	SET	0
CAN_MOCTR39L_RTSEL	SET	0
CAN_MOCTR39L_RXEN	SET	0
CAN_MOCTR39L_RXPND	SET	0
CAN_MOCTR39L_RXUPD	SET	0
CAN_MOCTR39L_TXEN0	SET	0
CAN_MOCTR39L_TXEN1	SET	0
CAN_MOCTR39L_TXPND	SET	0
CAN_MOCTR39L_TXRQ	SET	0

; Message Object 3 Control Register High
CAN_MOCTR3H_CTRL	SET	516

; Message Object 3 Control Register Low
CAN_MOCTR3L_DIR	SET	1
CAN_MOCTR3L_LIST	SET	1
CAN_MOCTR3L_MSGLST	SET	0
CAN_MOCTR3L_MSGVAL	SET	1
CAN_MOCTR3L_NEWDAT	SET	0
CAN_MOCTR3L_RTSEL	SET	0
CAN_MOCTR3L_RXEN	SET	0
CAN_MOCTR3L_RXPND	SET	0
CAN_MOCTR3L_RXUPD	SET	0
CAN_MOCTR3L_TXEN0	SET	0
CAN_MOCTR3L_TXEN1	SET	0
CAN_MOCTR3L_TXPND	SET	0
CAN_MOCTR3L_TXRQ	SET	0

; Message Object 40 Control Register High
CAN_MOCTR40H_CTRL	SET	0

; Message Object 40 Control Register Low
CAN_MOCTR40L_DIR	SET	0
CAN_MOCTR40L_LIST	SET	0
CAN_MOCTR40L_MSGLST	SET	0
CAN_MOCTR40L_MSGVAL	SET	0
CAN_MOCTR40L_NEWDAT	SET	0
CAN_MOCTR40L_RTSEL	SET	0
CAN_MOCTR40L_RXEN	SET	0
CAN_MOCTR40L_RXPND	SET	0
CAN_MOCTR40L_RXUPD	SET	0
CAN_MOCTR40L_TXEN0	SET	0
CAN_MOCTR40L_TXEN1	SET	0
CAN_MOCTR40L_TXPND	SET	0
CAN_MOCTR40L_TXRQ	SET	0

; Message Object 41 Control Register High
CAN_MOCTR41H_CTRL	SET	0

; Message Object 41 Control Register Low
CAN_MOCTR41L_DIR	SET	0
CAN_MOCTR41L_LIST	SET	0
CAN_MOCTR41L_MSGLST	SET	0
CAN_MOCTR41L_MSGVAL	SET	0
CAN_MOCTR41L_NEWDAT	SET	0
CAN_MOCTR41L_RTSEL	SET	0
CAN_MOCTR41L_RXEN	SET	0
CAN_MOCTR41L_RXPND	SET	0
CAN_MOCTR41L_RXUPD	SET	0
CAN_MOCTR41L_TXEN0	SET	0
CAN_MOCTR41L_TXEN1	SET	0
CAN_MOCTR41L_TXPND	SET	0
CAN_MOCTR41L_TXRQ	SET	0

; Message Object 42 Control Register High
CAN_MOCTR42H_CTRL	SET	0

; Message Object 42 Control Register Low
CAN_MOCTR42L_DIR	SET	0
CAN_MOCTR42L_LIST	SET	0
CAN_MOCTR42L_MSGLST	SET	0
CAN_MOCTR42L_MSGVAL	SET	0
CAN_MOCTR42L_NEWDAT	SET	0
CAN_MOCTR42L_RTSEL	SET	0
CAN_MOCTR42L_RXEN	SET	0
CAN_MOCTR42L_RXPND	SET	0
CAN_MOCTR42L_RXUPD	SET	0
CAN_MOCTR42L_TXEN0	SET	0
CAN_MOCTR42L_TXEN1	SET	0
CAN_MOCTR42L_TXPND	SET	0
CAN_MOCTR42L_TXRQ	SET	0

; Message Object 43 Control Register High
CAN_MOCTR43H_CTRL	SET	0

; Message Object 43 Control Register Low
CAN_MOCTR43L_DIR	SET	0
CAN_MOCTR43L_LIST	SET	0
CAN_MOCTR43L_MSGLST	SET	0
CAN_MOCTR43L_MSGVAL	SET	0
CAN_MOCTR43L_NEWDAT	SET	0
CAN_MOCTR43L_RTSEL	SET	0
CAN_MOCTR43L_RXEN	SET	0
CAN_MOCTR43L_RXPND	SET	0
CAN_MOCTR43L_RXUPD	SET	0
CAN_MOCTR43L_TXEN0	SET	0
CAN_MOCTR43L_TXEN1	SET	0
CAN_MOCTR43L_TXPND	SET	0
CAN_MOCTR43L_TXRQ	SET	0

; Message Object 44 Control Register High
CAN_MOCTR44H_CTRL	SET	0

; Message Object 44 Control Register Low
CAN_MOCTR44L_DIR	SET	0
CAN_MOCTR44L_LIST	SET	0
CAN_MOCTR44L_MSGLST	SET	0
CAN_MOCTR44L_MSGVAL	SET	0
CAN_MOCTR44L_NEWDAT	SET	0
CAN_MOCTR44L_RTSEL	SET	0
CAN_MOCTR44L_RXEN	SET	0
CAN_MOCTR44L_RXPND	SET	0
CAN_MOCTR44L_RXUPD	SET	0
CAN_MOCTR44L_TXEN0	SET	0
CAN_MOCTR44L_TXEN1	SET	0
CAN_MOCTR44L_TXPND	SET	0
CAN_MOCTR44L_TXRQ	SET	0

; Message Object 45 Control Register High
CAN_MOCTR45H_CTRL	SET	0

; Message Object 45 Control Register Low
CAN_MOCTR45L_DIR	SET	0
CAN_MOCTR45L_LIST	SET	0
CAN_MOCTR45L_MSGLST	SET	0
CAN_MOCTR45L_MSGVAL	SET	0
CAN_MOCTR45L_NEWDAT	SET	0
CAN_MOCTR45L_RTSEL	SET	0
CAN_MOCTR45L_RXEN	SET	0
CAN_MOCTR45L_RXPND	SET	0
CAN_MOCTR45L_RXUPD	SET	0
CAN_MOCTR45L_TXEN0	SET	0
CAN_MOCTR45L_TXEN1	SET	0
CAN_MOCTR45L_TXPND	SET	0
CAN_MOCTR45L_TXRQ	SET	0

; Message Object 46 Control Register High
CAN_MOCTR46H_CTRL	SET	0

; Message Object 46 Control Register Low
CAN_MOCTR46L_DIR	SET	0
CAN_MOCTR46L_LIST	SET	0
CAN_MOCTR46L_MSGLST	SET	0
CAN_MOCTR46L_MSGVAL	SET	0
CAN_MOCTR46L_NEWDAT	SET	0
CAN_MOCTR46L_RTSEL	SET	0
CAN_MOCTR46L_RXEN	SET	0
CAN_MOCTR46L_RXPND	SET	0
CAN_MOCTR46L_RXUPD	SET	0
CAN_MOCTR46L_TXEN0	SET	0
CAN_MOCTR46L_TXEN1	SET	0
CAN_MOCTR46L_TXPND	SET	0
CAN_MOCTR46L_TXRQ	SET	0

; Message Object 47 Control Register High
CAN_MOCTR47H_CTRL	SET	0

; Message Object 47 Control Register Low
CAN_MOCTR47L_DIR	SET	0
CAN_MOCTR47L_LIST	SET	0
CAN_MOCTR47L_MSGLST	SET	0
CAN_MOCTR47L_MSGVAL	SET	0
CAN_MOCTR47L_NEWDAT	SET	0
CAN_MOCTR47L_RTSEL	SET	0
CAN_MOCTR47L_RXEN	SET	0
CAN_MOCTR47L_RXPND	SET	0
CAN_MOCTR47L_RXUPD	SET	0
CAN_MOCTR47L_TXEN0	SET	0
CAN_MOCTR47L_TXEN1	SET	0
CAN_MOCTR47L_TXPND	SET	0
CAN_MOCTR47L_TXRQ	SET	0

; Message Object 48 Control Register High
CAN_MOCTR48H_CTRL	SET	0

; Message Object 48 Control Register Low
CAN_MOCTR48L_DIR	SET	0
CAN_MOCTR48L_LIST	SET	0
CAN_MOCTR48L_MSGLST	SET	0
CAN_MOCTR48L_MSGVAL	SET	0
CAN_MOCTR48L_NEWDAT	SET	0
CAN_MOCTR48L_RTSEL	SET	0
CAN_MOCTR48L_RXEN	SET	0
CAN_MOCTR48L_RXPND	SET	0
CAN_MOCTR48L_RXUPD	SET	0
CAN_MOCTR48L_TXEN0	SET	0
CAN_MOCTR48L_TXEN1	SET	0
CAN_MOCTR48L_TXPND	SET	0
CAN_MOCTR48L_TXRQ	SET	0

; Message Object 49 Control Register High
CAN_MOCTR49H_CTRL	SET	0

; Message Object 49 Control Register Low
CAN_MOCTR49L_DIR	SET	0
CAN_MOCTR49L_LIST	SET	0
CAN_MOCTR49L_MSGLST	SET	0
CAN_MOCTR49L_MSGVAL	SET	0
CAN_MOCTR49L_NEWDAT	SET	0
CAN_MOCTR49L_RTSEL	SET	0
CAN_MOCTR49L_RXEN	SET	0
CAN_MOCTR49L_RXPND	SET	0
CAN_MOCTR49L_RXUPD	SET	0
CAN_MOCTR49L_TXEN0	SET	0
CAN_MOCTR49L_TXEN1	SET	0
CAN_MOCTR49L_TXPND	SET	0
CAN_MOCTR49L_TXRQ	SET	0

; Message Object 4 Control Register High
CAN_MOCTR4H_CTRL	SET	773

; Message Object 4 Control Register Low
CAN_MOCTR4L_DIR	SET	1
CAN_MOCTR4L_LIST	SET	1
CAN_MOCTR4L_MSGLST	SET	0
CAN_MOCTR4L_MSGVAL	SET	1
CAN_MOCTR4L_NEWDAT	SET	0
CAN_MOCTR4L_RTSEL	SET	0
CAN_MOCTR4L_RXEN	SET	0
CAN_MOCTR4L_RXPND	SET	0
CAN_MOCTR4L_RXUPD	SET	0
CAN_MOCTR4L_TXEN0	SET	0
CAN_MOCTR4L_TXEN1	SET	0
CAN_MOCTR4L_TXPND	SET	0
CAN_MOCTR4L_TXRQ	SET	0

; Message Object 50 Control Register High
CAN_MOCTR50H_CTRL	SET	0

; Message Object 50 Control Register Low
CAN_MOCTR50L_DIR	SET	0
CAN_MOCTR50L_LIST	SET	0
CAN_MOCTR50L_MSGLST	SET	0
CAN_MOCTR50L_MSGVAL	SET	0
CAN_MOCTR50L_NEWDAT	SET	0
CAN_MOCTR50L_RTSEL	SET	0
CAN_MOCTR50L_RXEN	SET	0
CAN_MOCTR50L_RXPND	SET	0
CAN_MOCTR50L_RXUPD	SET	0
CAN_MOCTR50L_TXEN0	SET	0
CAN_MOCTR50L_TXEN1	SET	0
CAN_MOCTR50L_TXPND	SET	0
CAN_MOCTR50L_TXRQ	SET	0

; Message Object 51 Control Register High
CAN_MOCTR51H_CTRL	SET	0

; Message Object 51 Control Register Low
CAN_MOCTR51L_DIR	SET	0
CAN_MOCTR51L_LIST	SET	0
CAN_MOCTR51L_MSGLST	SET	0
CAN_MOCTR51L_MSGVAL	SET	0
CAN_MOCTR51L_NEWDAT	SET	0
CAN_MOCTR51L_RTSEL	SET	0
CAN_MOCTR51L_RXEN	SET	0
CAN_MOCTR51L_RXPND	SET	0
CAN_MOCTR51L_RXUPD	SET	0
CAN_MOCTR51L_TXEN0	SET	0
CAN_MOCTR51L_TXEN1	SET	0
CAN_MOCTR51L_TXPND	SET	0
CAN_MOCTR51L_TXRQ	SET	0

; Message Object 52 Control Register High
CAN_MOCTR52H_CTRL	SET	0

; Message Object 52 Control Register Low
CAN_MOCTR52L_DIR	SET	0
CAN_MOCTR52L_LIST	SET	0
CAN_MOCTR52L_MSGLST	SET	0
CAN_MOCTR52L_MSGVAL	SET	0
CAN_MOCTR52L_NEWDAT	SET	0
CAN_MOCTR52L_RTSEL	SET	0
CAN_MOCTR52L_RXEN	SET	0
CAN_MOCTR52L_RXPND	SET	0
CAN_MOCTR52L_RXUPD	SET	0
CAN_MOCTR52L_TXEN0	SET	0
CAN_MOCTR52L_TXEN1	SET	0
CAN_MOCTR52L_TXPND	SET	0
CAN_MOCTR52L_TXRQ	SET	0

; Message Object 53 Control Register High
CAN_MOCTR53H_CTRL	SET	0

; Message Object 53 Control Register Low
CAN_MOCTR53L_DIR	SET	0
CAN_MOCTR53L_LIST	SET	0
CAN_MOCTR53L_MSGLST	SET	0
CAN_MOCTR53L_MSGVAL	SET	0
CAN_MOCTR53L_NEWDAT	SET	0
CAN_MOCTR53L_RTSEL	SET	0
CAN_MOCTR53L_RXEN	SET	0
CAN_MOCTR53L_RXPND	SET	0
CAN_MOCTR53L_RXUPD	SET	0
CAN_MOCTR53L_TXEN0	SET	0
CAN_MOCTR53L_TXEN1	SET	0
CAN_MOCTR53L_TXPND	SET	0
CAN_MOCTR53L_TXRQ	SET	0

; Message Object 54 Control Register High
CAN_MOCTR54H_CTRL	SET	0

; Message Object 54 Control Register Low
CAN_MOCTR54L_DIR	SET	0
CAN_MOCTR54L_LIST	SET	0
CAN_MOCTR54L_MSGLST	SET	0
CAN_MOCTR54L_MSGVAL	SET	0
CAN_MOCTR54L_NEWDAT	SET	0
CAN_MOCTR54L_RTSEL	SET	0
CAN_MOCTR54L_RXEN	SET	0
CAN_MOCTR54L_RXPND	SET	0
CAN_MOCTR54L_RXUPD	SET	0
CAN_MOCTR54L_TXEN0	SET	0
CAN_MOCTR54L_TXEN1	SET	0
CAN_MOCTR54L_TXPND	SET	0
CAN_MOCTR54L_TXRQ	SET	0

; Message Object 55 Control Register High
CAN_MOCTR55H_CTRL	SET	0

; Message Object 55 Control Register Low
CAN_MOCTR55L_DIR	SET	0
CAN_MOCTR55L_LIST	SET	0
CAN_MOCTR55L_MSGLST	SET	0
CAN_MOCTR55L_MSGVAL	SET	0
CAN_MOCTR55L_NEWDAT	SET	0
CAN_MOCTR55L_RTSEL	SET	0
CAN_MOCTR55L_RXEN	SET	0
CAN_MOCTR55L_RXPND	SET	0
CAN_MOCTR55L_RXUPD	SET	0
CAN_MOCTR55L_TXEN0	SET	0
CAN_MOCTR55L_TXEN1	SET	0
CAN_MOCTR55L_TXPND	SET	0
CAN_MOCTR55L_TXRQ	SET	0

; Message Object 56 Control Register High
CAN_MOCTR56H_CTRL	SET	0

; Message Object 56 Control Register Low
CAN_MOCTR56L_DIR	SET	0
CAN_MOCTR56L_LIST	SET	0
CAN_MOCTR56L_MSGLST	SET	0
CAN_MOCTR56L_MSGVAL	SET	0
CAN_MOCTR56L_NEWDAT	SET	0
CAN_MOCTR56L_RTSEL	SET	0
CAN_MOCTR56L_RXEN	SET	0
CAN_MOCTR56L_RXPND	SET	0
CAN_MOCTR56L_RXUPD	SET	0
CAN_MOCTR56L_TXEN0	SET	0
CAN_MOCTR56L_TXEN1	SET	0
CAN_MOCTR56L_TXPND	SET	0
CAN_MOCTR56L_TXRQ	SET	0

; Message Object 57 Control Register High
CAN_MOCTR57H_CTRL	SET	0

; Message Object 57 Control Register Low
CAN_MOCTR57L_DIR	SET	0
CAN_MOCTR57L_LIST	SET	0
CAN_MOCTR57L_MSGLST	SET	0
CAN_MOCTR57L_MSGVAL	SET	0
CAN_MOCTR57L_NEWDAT	SET	0
CAN_MOCTR57L_RTSEL	SET	0
CAN_MOCTR57L_RXEN	SET	0
CAN_MOCTR57L_RXPND	SET	0
CAN_MOCTR57L_RXUPD	SET	0
CAN_MOCTR57L_TXEN0	SET	0
CAN_MOCTR57L_TXEN1	SET	0
CAN_MOCTR57L_TXPND	SET	0
CAN_MOCTR57L_TXRQ	SET	0

; Message Object 58 Control Register High
CAN_MOCTR58H_CTRL	SET	0

; Message Object 58 Control Register Low
CAN_MOCTR58L_DIR	SET	0
CAN_MOCTR58L_LIST	SET	0
CAN_MOCTR58L_MSGLST	SET	0
CAN_MOCTR58L_MSGVAL	SET	0
CAN_MOCTR58L_NEWDAT	SET	0
CAN_MOCTR58L_RTSEL	SET	0
CAN_MOCTR58L_RXEN	SET	0
CAN_MOCTR58L_RXPND	SET	0
CAN_MOCTR58L_RXUPD	SET	0
CAN_MOCTR58L_TXEN0	SET	0
CAN_MOCTR58L_TXEN1	SET	0
CAN_MOCTR58L_TXPND	SET	0
CAN_MOCTR58L_TXRQ	SET	0

; Message Object 59 Control Register High
CAN_MOCTR59H_CTRL	SET	0

; Message Object 59 Control Register Low
CAN_MOCTR59L_DIR	SET	0
CAN_MOCTR59L_LIST	SET	0
CAN_MOCTR59L_MSGLST	SET	0
CAN_MOCTR59L_MSGVAL	SET	0
CAN_MOCTR59L_NEWDAT	SET	0
CAN_MOCTR59L_RTSEL	SET	0
CAN_MOCTR59L_RXEN	SET	0
CAN_MOCTR59L_RXPND	SET	0
CAN_MOCTR59L_RXUPD	SET	0
CAN_MOCTR59L_TXEN0	SET	0
CAN_MOCTR59L_TXEN1	SET	0
CAN_MOCTR59L_TXPND	SET	0
CAN_MOCTR59L_TXRQ	SET	0

; Message Object 5 Control Register High
CAN_MOCTR5H_CTRL	SET	1030

; Message Object 5 Control Register Low
CAN_MOCTR5L_DIR	SET	1
CAN_MOCTR5L_LIST	SET	1
CAN_MOCTR5L_MSGLST	SET	0
CAN_MOCTR5L_MSGVAL	SET	1
CAN_MOCTR5L_NEWDAT	SET	0
CAN_MOCTR5L_RTSEL	SET	0
CAN_MOCTR5L_RXEN	SET	0
CAN_MOCTR5L_RXPND	SET	0
CAN_MOCTR5L_RXUPD	SET	0
CAN_MOCTR5L_TXEN0	SET	0
CAN_MOCTR5L_TXEN1	SET	0
CAN_MOCTR5L_TXPND	SET	0
CAN_MOCTR5L_TXRQ	SET	0

; Message Object 60 Control Register High
CAN_MOCTR60H_CTRL	SET	0

; Message Object 60 Control Register Low
CAN_MOCTR60L_DIR	SET	0
CAN_MOCTR60L_LIST	SET	0
CAN_MOCTR60L_MSGLST	SET	0
CAN_MOCTR60L_MSGVAL	SET	0
CAN_MOCTR60L_NEWDAT	SET	0
CAN_MOCTR60L_RTSEL	SET	0
CAN_MOCTR60L_RXEN	SET	0
CAN_MOCTR60L_RXPND	SET	0
CAN_MOCTR60L_RXUPD	SET	0
CAN_MOCTR60L_TXEN0	SET	0
CAN_MOCTR60L_TXEN1	SET	0
CAN_MOCTR60L_TXPND	SET	0
CAN_MOCTR60L_TXRQ	SET	0

; Message Object 61 Control Register High
CAN_MOCTR61H_CTRL	SET	0

; Message Object 61 Control Register Low
CAN_MOCTR61L_DIR	SET	0
CAN_MOCTR61L_LIST	SET	0
CAN_MOCTR61L_MSGLST	SET	0
CAN_MOCTR61L_MSGVAL	SET	0
CAN_MOCTR61L_NEWDAT	SET	0
CAN_MOCTR61L_RTSEL	SET	0
CAN_MOCTR61L_RXEN	SET	0
CAN_MOCTR61L_RXPND	SET	0
CAN_MOCTR61L_RXUPD	SET	0
CAN_MOCTR61L_TXEN0	SET	0
CAN_MOCTR61L_TXEN1	SET	0
CAN_MOCTR61L_TXPND	SET	0
CAN_MOCTR61L_TXRQ	SET	0

; Message Object 62 Control Register High
CAN_MOCTR62H_CTRL	SET	0

; Message Object 62 Control Register Low
CAN_MOCTR62L_DIR	SET	0
CAN_MOCTR62L_LIST	SET	0
CAN_MOCTR62L_MSGLST	SET	0
CAN_MOCTR62L_MSGVAL	SET	0
CAN_MOCTR62L_NEWDAT	SET	0
CAN_MOCTR62L_RTSEL	SET	0
CAN_MOCTR62L_RXEN	SET	0
CAN_MOCTR62L_RXPND	SET	0
CAN_MOCTR62L_RXUPD	SET	0
CAN_MOCTR62L_TXEN0	SET	0
CAN_MOCTR62L_TXEN1	SET	0
CAN_MOCTR62L_TXPND	SET	0
CAN_MOCTR62L_TXRQ	SET	0

; Message Object 63 Control Register High
CAN_MOCTR63H_CTRL	SET	0

; Message Object 63 Control Register Low
CAN_MOCTR63L_DIR	SET	0
CAN_MOCTR63L_LIST	SET	0
CAN_MOCTR63L_MSGLST	SET	0
CAN_MOCTR63L_MSGVAL	SET	0
CAN_MOCTR63L_NEWDAT	SET	0
CAN_MOCTR63L_RTSEL	SET	0
CAN_MOCTR63L_RXEN	SET	0
CAN_MOCTR63L_RXPND	SET	0
CAN_MOCTR63L_RXUPD	SET	0
CAN_MOCTR63L_TXEN0	SET	0
CAN_MOCTR63L_TXEN1	SET	0
CAN_MOCTR63L_TXPND	SET	0
CAN_MOCTR63L_TXRQ	SET	0

; Message Object 64 Control Register High
CAN_MOCTR64H_CTRL	SET	0

; Message Object 64 Control Register Low
CAN_MOCTR64L_DIR	SET	0
CAN_MOCTR64L_LIST	SET	0
CAN_MOCTR64L_MSGLST	SET	0
CAN_MOCTR64L_MSGVAL	SET	0
CAN_MOCTR64L_NEWDAT	SET	0
CAN_MOCTR64L_RTSEL	SET	0
CAN_MOCTR64L_RXEN	SET	0
CAN_MOCTR64L_RXPND	SET	0
CAN_MOCTR64L_RXUPD	SET	0
CAN_MOCTR64L_TXEN0	SET	0
CAN_MOCTR64L_TXEN1	SET	0
CAN_MOCTR64L_TXPND	SET	0
CAN_MOCTR64L_TXRQ	SET	0

; Message Object 65 Control Register High
CAN_MOCTR65H_CTRL	SET	0

; Message Object 65 Control Register Low
CAN_MOCTR65L_DIR	SET	0
CAN_MOCTR65L_LIST	SET	0
CAN_MOCTR65L_MSGLST	SET	0
CAN_MOCTR65L_MSGVAL	SET	0
CAN_MOCTR65L_NEWDAT	SET	0
CAN_MOCTR65L_RTSEL	SET	0
CAN_MOCTR65L_RXEN	SET	0
CAN_MOCTR65L_RXPND	SET	0
CAN_MOCTR65L_RXUPD	SET	0
CAN_MOCTR65L_TXEN0	SET	0
CAN_MOCTR65L_TXEN1	SET	0
CAN_MOCTR65L_TXPND	SET	0
CAN_MOCTR65L_TXRQ	SET	0

; Message Object 66 Control Register High
CAN_MOCTR66H_CTRL	SET	0

; Message Object 66 Control Register Low
CAN_MOCTR66L_DIR	SET	0
CAN_MOCTR66L_LIST	SET	0
CAN_MOCTR66L_MSGLST	SET	0
CAN_MOCTR66L_MSGVAL	SET	0
CAN_MOCTR66L_NEWDAT	SET	0
CAN_MOCTR66L_RTSEL	SET	0
CAN_MOCTR66L_RXEN	SET	0
CAN_MOCTR66L_RXPND	SET	0
CAN_MOCTR66L_RXUPD	SET	0
CAN_MOCTR66L_TXEN0	SET	0
CAN_MOCTR66L_TXEN1	SET	0
CAN_MOCTR66L_TXPND	SET	0
CAN_MOCTR66L_TXRQ	SET	0

; Message Object 67 Control Register High
CAN_MOCTR67H_CTRL	SET	0

; Message Object 67 Control Register Low
CAN_MOCTR67L_DIR	SET	0
CAN_MOCTR67L_LIST	SET	0
CAN_MOCTR67L_MSGLST	SET	0
CAN_MOCTR67L_MSGVAL	SET	0
CAN_MOCTR67L_NEWDAT	SET	0
CAN_MOCTR67L_RTSEL	SET	0
CAN_MOCTR67L_RXEN	SET	0
CAN_MOCTR67L_RXPND	SET	0
CAN_MOCTR67L_RXUPD	SET	0
CAN_MOCTR67L_TXEN0	SET	0
CAN_MOCTR67L_TXEN1	SET	0
CAN_MOCTR67L_TXPND	SET	0
CAN_MOCTR67L_TXRQ	SET	0

; Message Object 68 Control Register High
CAN_MOCTR68H_CTRL	SET	0

; Message Object 68 Control Register Low
CAN_MOCTR68L_DIR	SET	0
CAN_MOCTR68L_LIST	SET	0
CAN_MOCTR68L_MSGLST	SET	0
CAN_MOCTR68L_MSGVAL	SET	0
CAN_MOCTR68L_NEWDAT	SET	0
CAN_MOCTR68L_RTSEL	SET	0
CAN_MOCTR68L_RXEN	SET	0
CAN_MOCTR68L_RXPND	SET	0
CAN_MOCTR68L_RXUPD	SET	0
CAN_MOCTR68L_TXEN0	SET	0
CAN_MOCTR68L_TXEN1	SET	0
CAN_MOCTR68L_TXPND	SET	0
CAN_MOCTR68L_TXRQ	SET	0

; Message Object 69 Control Register High
CAN_MOCTR69H_CTRL	SET	0

; Message Object 69 Control Register Low
CAN_MOCTR69L_DIR	SET	0
CAN_MOCTR69L_LIST	SET	0
CAN_MOCTR69L_MSGLST	SET	0
CAN_MOCTR69L_MSGVAL	SET	0
CAN_MOCTR69L_NEWDAT	SET	0
CAN_MOCTR69L_RTSEL	SET	0
CAN_MOCTR69L_RXEN	SET	0
CAN_MOCTR69L_RXPND	SET	0
CAN_MOCTR69L_RXUPD	SET	0
CAN_MOCTR69L_TXEN0	SET	0
CAN_MOCTR69L_TXEN1	SET	0
CAN_MOCTR69L_TXPND	SET	0
CAN_MOCTR69L_TXRQ	SET	0

; Message Object 6 Control Register High
CAN_MOCTR6H_CTRL	SET	1287

; Message Object 6 Control Register Low
CAN_MOCTR6L_DIR	SET	1
CAN_MOCTR6L_LIST	SET	1
CAN_MOCTR6L_MSGLST	SET	0
CAN_MOCTR6L_MSGVAL	SET	1
CAN_MOCTR6L_NEWDAT	SET	0
CAN_MOCTR6L_RTSEL	SET	0
CAN_MOCTR6L_RXEN	SET	0
CAN_MOCTR6L_RXPND	SET	0
CAN_MOCTR6L_RXUPD	SET	0
CAN_MOCTR6L_TXEN0	SET	0
CAN_MOCTR6L_TXEN1	SET	0
CAN_MOCTR6L_TXPND	SET	0
CAN_MOCTR6L_TXRQ	SET	0

; Message Object 70 Control Register High
CAN_MOCTR70H_CTRL	SET	0

; Message Object 70 Control Register Low
CAN_MOCTR70L_DIR	SET	0
CAN_MOCTR70L_LIST	SET	0
CAN_MOCTR70L_MSGLST	SET	0
CAN_MOCTR70L_MSGVAL	SET	0
CAN_MOCTR70L_NEWDAT	SET	0
CAN_MOCTR70L_RTSEL	SET	0
CAN_MOCTR70L_RXEN	SET	0
CAN_MOCTR70L_RXPND	SET	0
CAN_MOCTR70L_RXUPD	SET	0
CAN_MOCTR70L_TXEN0	SET	0
CAN_MOCTR70L_TXEN1	SET	0
CAN_MOCTR70L_TXPND	SET	0
CAN_MOCTR70L_TXRQ	SET	0

; Message Object 71 Control Register High
CAN_MOCTR71H_CTRL	SET	0

; Message Object 71 Control Register Low
CAN_MOCTR71L_DIR	SET	0
CAN_MOCTR71L_LIST	SET	0
CAN_MOCTR71L_MSGLST	SET	0
CAN_MOCTR71L_MSGVAL	SET	0
CAN_MOCTR71L_NEWDAT	SET	0
CAN_MOCTR71L_RTSEL	SET	0
CAN_MOCTR71L_RXEN	SET	0
CAN_MOCTR71L_RXPND	SET	0
CAN_MOCTR71L_RXUPD	SET	0
CAN_MOCTR71L_TXEN0	SET	0
CAN_MOCTR71L_TXEN1	SET	0
CAN_MOCTR71L_TXPND	SET	0
CAN_MOCTR71L_TXRQ	SET	0

; Message Object 72 Control Register High
CAN_MOCTR72H_CTRL	SET	0

; Message Object 72 Control Register Low
CAN_MOCTR72L_DIR	SET	0
CAN_MOCTR72L_LIST	SET	0
CAN_MOCTR72L_MSGLST	SET	0
CAN_MOCTR72L_MSGVAL	SET	0
CAN_MOCTR72L_NEWDAT	SET	0
CAN_MOCTR72L_RTSEL	SET	0
CAN_MOCTR72L_RXEN	SET	0
CAN_MOCTR72L_RXPND	SET	0
CAN_MOCTR72L_RXUPD	SET	0
CAN_MOCTR72L_TXEN0	SET	0
CAN_MOCTR72L_TXEN1	SET	0
CAN_MOCTR72L_TXPND	SET	0
CAN_MOCTR72L_TXRQ	SET	0

; Message Object 73 Control Register High
CAN_MOCTR73H_CTRL	SET	0

; Message Object 73 Control Register Low
CAN_MOCTR73L_DIR	SET	0
CAN_MOCTR73L_LIST	SET	0
CAN_MOCTR73L_MSGLST	SET	0
CAN_MOCTR73L_MSGVAL	SET	0
CAN_MOCTR73L_NEWDAT	SET	0
CAN_MOCTR73L_RTSEL	SET	0
CAN_MOCTR73L_RXEN	SET	0
CAN_MOCTR73L_RXPND	SET	0
CAN_MOCTR73L_RXUPD	SET	0
CAN_MOCTR73L_TXEN0	SET	0
CAN_MOCTR73L_TXEN1	SET	0
CAN_MOCTR73L_TXPND	SET	0
CAN_MOCTR73L_TXRQ	SET	0

; Message Object 74 Control Register High
CAN_MOCTR74H_CTRL	SET	0

; Message Object 74 Control Register Low
CAN_MOCTR74L_DIR	SET	0
CAN_MOCTR74L_LIST	SET	0
CAN_MOCTR74L_MSGLST	SET	0
CAN_MOCTR74L_MSGVAL	SET	0
CAN_MOCTR74L_NEWDAT	SET	0
CAN_MOCTR74L_RTSEL	SET	0
CAN_MOCTR74L_RXEN	SET	0
CAN_MOCTR74L_RXPND	SET	0
CAN_MOCTR74L_RXUPD	SET	0
CAN_MOCTR74L_TXEN0	SET	0
CAN_MOCTR74L_TXEN1	SET	0
CAN_MOCTR74L_TXPND	SET	0
CAN_MOCTR74L_TXRQ	SET	0

; Message Object 75 Control Register High
CAN_MOCTR75H_CTRL	SET	0

; Message Object 75 Control Register Low
CAN_MOCTR75L_DIR	SET	0
CAN_MOCTR75L_LIST	SET	0
CAN_MOCTR75L_MSGLST	SET	0
CAN_MOCTR75L_MSGVAL	SET	0
CAN_MOCTR75L_NEWDAT	SET	0
CAN_MOCTR75L_RTSEL	SET	0
CAN_MOCTR75L_RXEN	SET	0
CAN_MOCTR75L_RXPND	SET	0
CAN_MOCTR75L_RXUPD	SET	0
CAN_MOCTR75L_TXEN0	SET	0
CAN_MOCTR75L_TXEN1	SET	0
CAN_MOCTR75L_TXPND	SET	0
CAN_MOCTR75L_TXRQ	SET	0

; Message Object 76 Control Register High
CAN_MOCTR76H_CTRL	SET	0

; Message Object 76 Control Register Low
CAN_MOCTR76L_DIR	SET	0
CAN_MOCTR76L_LIST	SET	0
CAN_MOCTR76L_MSGLST	SET	0
CAN_MOCTR76L_MSGVAL	SET	0
CAN_MOCTR76L_NEWDAT	SET	0
CAN_MOCTR76L_RTSEL	SET	0
CAN_MOCTR76L_RXEN	SET	0
CAN_MOCTR76L_RXPND	SET	0
CAN_MOCTR76L_RXUPD	SET	0
CAN_MOCTR76L_TXEN0	SET	0
CAN_MOCTR76L_TXEN1	SET	0
CAN_MOCTR76L_TXPND	SET	0
CAN_MOCTR76L_TXRQ	SET	0

; Message Object 77 Control Register High
CAN_MOCTR77H_CTRL	SET	0

; Message Object 77 Control Register Low
CAN_MOCTR77L_DIR	SET	0
CAN_MOCTR77L_LIST	SET	0
CAN_MOCTR77L_MSGLST	SET	0
CAN_MOCTR77L_MSGVAL	SET	0
CAN_MOCTR77L_NEWDAT	SET	0
CAN_MOCTR77L_RTSEL	SET	0
CAN_MOCTR77L_RXEN	SET	0
CAN_MOCTR77L_RXPND	SET	0
CAN_MOCTR77L_RXUPD	SET	0
CAN_MOCTR77L_TXEN0	SET	0
CAN_MOCTR77L_TXEN1	SET	0
CAN_MOCTR77L_TXPND	SET	0
CAN_MOCTR77L_TXRQ	SET	0

; Message Object 78 Control Register High
CAN_MOCTR78H_CTRL	SET	0

; Message Object 78 Control Register Low
CAN_MOCTR78L_DIR	SET	0
CAN_MOCTR78L_LIST	SET	0
CAN_MOCTR78L_MSGLST	SET	0
CAN_MOCTR78L_MSGVAL	SET	0
CAN_MOCTR78L_NEWDAT	SET	0
CAN_MOCTR78L_RTSEL	SET	0
CAN_MOCTR78L_RXEN	SET	0
CAN_MOCTR78L_RXPND	SET	0
CAN_MOCTR78L_RXUPD	SET	0
CAN_MOCTR78L_TXEN0	SET	0
CAN_MOCTR78L_TXEN1	SET	0
CAN_MOCTR78L_TXPND	SET	0
CAN_MOCTR78L_TXRQ	SET	0

; Message Object 79 Control Register High
CAN_MOCTR79H_CTRL	SET	0

; Message Object 79 Control Register Low
CAN_MOCTR79L_DIR	SET	0
CAN_MOCTR79L_LIST	SET	0
CAN_MOCTR79L_MSGLST	SET	0
CAN_MOCTR79L_MSGVAL	SET	0
CAN_MOCTR79L_NEWDAT	SET	0
CAN_MOCTR79L_RTSEL	SET	0
CAN_MOCTR79L_RXEN	SET	0
CAN_MOCTR79L_RXPND	SET	0
CAN_MOCTR79L_RXUPD	SET	0
CAN_MOCTR79L_TXEN0	SET	0
CAN_MOCTR79L_TXEN1	SET	0
CAN_MOCTR79L_TXPND	SET	0
CAN_MOCTR79L_TXRQ	SET	0

; Message Object 7 Control Register High
CAN_MOCTR7H_CTRL	SET	1544

; Message Object 7 Control Register Low
CAN_MOCTR7L_DIR	SET	1
CAN_MOCTR7L_LIST	SET	1
CAN_MOCTR7L_MSGLST	SET	0
CAN_MOCTR7L_MSGVAL	SET	1
CAN_MOCTR7L_NEWDAT	SET	0
CAN_MOCTR7L_RTSEL	SET	0
CAN_MOCTR7L_RXEN	SET	0
CAN_MOCTR7L_RXPND	SET	0
CAN_MOCTR7L_RXUPD	SET	0
CAN_MOCTR7L_TXEN0	SET	0
CAN_MOCTR7L_TXEN1	SET	0
CAN_MOCTR7L_TXPND	SET	0
CAN_MOCTR7L_TXRQ	SET	0

; Message Object 80 Control Register High
CAN_MOCTR80H_CTRL	SET	0

; Message Object 80 Control Register Low
CAN_MOCTR80L_DIR	SET	0
CAN_MOCTR80L_LIST	SET	0
CAN_MOCTR80L_MSGLST	SET	0
CAN_MOCTR80L_MSGVAL	SET	0
CAN_MOCTR80L_NEWDAT	SET	0
CAN_MOCTR80L_RTSEL	SET	0
CAN_MOCTR80L_RXEN	SET	0
CAN_MOCTR80L_RXPND	SET	0
CAN_MOCTR80L_RXUPD	SET	0
CAN_MOCTR80L_TXEN0	SET	0
CAN_MOCTR80L_TXEN1	SET	0
CAN_MOCTR80L_TXPND	SET	0
CAN_MOCTR80L_TXRQ	SET	0

; Message Object 81 Control Register High
CAN_MOCTR81H_CTRL	SET	0

; Message Object 81 Control Register Low
CAN_MOCTR81L_DIR	SET	0
CAN_MOCTR81L_LIST	SET	0
CAN_MOCTR81L_MSGLST	SET	0
CAN_MOCTR81L_MSGVAL	SET	0
CAN_MOCTR81L_NEWDAT	SET	0
CAN_MOCTR81L_RTSEL	SET	0
CAN_MOCTR81L_RXEN	SET	0
CAN_MOCTR81L_RXPND	SET	0
CAN_MOCTR81L_RXUPD	SET	0
CAN_MOCTR81L_TXEN0	SET	0
CAN_MOCTR81L_TXEN1	SET	0
CAN_MOCTR81L_TXPND	SET	0
CAN_MOCTR81L_TXRQ	SET	0

; Message Object 82 Control Register High
CAN_MOCTR82H_CTRL	SET	0

; Message Object 82 Control Register Low
CAN_MOCTR82L_DIR	SET	0
CAN_MOCTR82L_LIST	SET	0
CAN_MOCTR82L_MSGLST	SET	0
CAN_MOCTR82L_MSGVAL	SET	0
CAN_MOCTR82L_NEWDAT	SET	0
CAN_MOCTR82L_RTSEL	SET	0
CAN_MOCTR82L_RXEN	SET	0
CAN_MOCTR82L_RXPND	SET	0
CAN_MOCTR82L_RXUPD	SET	0
CAN_MOCTR82L_TXEN0	SET	0
CAN_MOCTR82L_TXEN1	SET	0
CAN_MOCTR82L_TXPND	SET	0
CAN_MOCTR82L_TXRQ	SET	0

; Message Object 83 Control Register High
CAN_MOCTR83H_CTRL	SET	0

; Message Object 83 Control Register Low
CAN_MOCTR83L_DIR	SET	0
CAN_MOCTR83L_LIST	SET	0
CAN_MOCTR83L_MSGLST	SET	0
CAN_MOCTR83L_MSGVAL	SET	0
CAN_MOCTR83L_NEWDAT	SET	0
CAN_MOCTR83L_RTSEL	SET	0
CAN_MOCTR83L_RXEN	SET	0
CAN_MOCTR83L_RXPND	SET	0
CAN_MOCTR83L_RXUPD	SET	0
CAN_MOCTR83L_TXEN0	SET	0
CAN_MOCTR83L_TXEN1	SET	0
CAN_MOCTR83L_TXPND	SET	0
CAN_MOCTR83L_TXRQ	SET	0

; Message Object 84 Control Register High
CAN_MOCTR84H_CTRL	SET	0

; Message Object 84 Control Register Low
CAN_MOCTR84L_DIR	SET	0
CAN_MOCTR84L_LIST	SET	0
CAN_MOCTR84L_MSGLST	SET	0
CAN_MOCTR84L_MSGVAL	SET	0
CAN_MOCTR84L_NEWDAT	SET	0
CAN_MOCTR84L_RTSEL	SET	0
CAN_MOCTR84L_RXEN	SET	0
CAN_MOCTR84L_RXPND	SET	0
CAN_MOCTR84L_RXUPD	SET	0
CAN_MOCTR84L_TXEN0	SET	0
CAN_MOCTR84L_TXEN1	SET	0
CAN_MOCTR84L_TXPND	SET	0
CAN_MOCTR84L_TXRQ	SET	0

; Message Object 85 Control Register High
CAN_MOCTR85H_CTRL	SET	0

; Message Object 85 Control Register Low
CAN_MOCTR85L_DIR	SET	0
CAN_MOCTR85L_LIST	SET	0
CAN_MOCTR85L_MSGLST	SET	0
CAN_MOCTR85L_MSGVAL	SET	0
CAN_MOCTR85L_NEWDAT	SET	0
CAN_MOCTR85L_RTSEL	SET	0
CAN_MOCTR85L_RXEN	SET	0
CAN_MOCTR85L_RXPND	SET	0
CAN_MOCTR85L_RXUPD	SET	0
CAN_MOCTR85L_TXEN0	SET	0
CAN_MOCTR85L_TXEN1	SET	0
CAN_MOCTR85L_TXPND	SET	0
CAN_MOCTR85L_TXRQ	SET	0

; Message Object 86 Control Register High
CAN_MOCTR86H_CTRL	SET	0

; Message Object 86 Control Register Low
CAN_MOCTR86L_DIR	SET	0
CAN_MOCTR86L_LIST	SET	0
CAN_MOCTR86L_MSGLST	SET	0
CAN_MOCTR86L_MSGVAL	SET	0
CAN_MOCTR86L_NEWDAT	SET	0
CAN_MOCTR86L_RTSEL	SET	0
CAN_MOCTR86L_RXEN	SET	0
CAN_MOCTR86L_RXPND	SET	0
CAN_MOCTR86L_RXUPD	SET	0
CAN_MOCTR86L_TXEN0	SET	0
CAN_MOCTR86L_TXEN1	SET	0
CAN_MOCTR86L_TXPND	SET	0
CAN_MOCTR86L_TXRQ	SET	0

; Message Object 87 Control Register High
CAN_MOCTR87H_CTRL	SET	0

; Message Object 87 Control Register Low
CAN_MOCTR87L_DIR	SET	0
CAN_MOCTR87L_LIST	SET	0
CAN_MOCTR87L_MSGLST	SET	0
CAN_MOCTR87L_MSGVAL	SET	0
CAN_MOCTR87L_NEWDAT	SET	0
CAN_MOCTR87L_RTSEL	SET	0
CAN_MOCTR87L_RXEN	SET	0
CAN_MOCTR87L_RXPND	SET	0
CAN_MOCTR87L_RXUPD	SET	0
CAN_MOCTR87L_TXEN0	SET	0
CAN_MOCTR87L_TXEN1	SET	0
CAN_MOCTR87L_TXPND	SET	0
CAN_MOCTR87L_TXRQ	SET	0

; Message Object 88 Control Register High
CAN_MOCTR88H_CTRL	SET	0

; Message Object 88 Control Register Low
CAN_MOCTR88L_DIR	SET	0
CAN_MOCTR88L_LIST	SET	0
CAN_MOCTR88L_MSGLST	SET	0
CAN_MOCTR88L_MSGVAL	SET	0
CAN_MOCTR88L_NEWDAT	SET	0
CAN_MOCTR88L_RTSEL	SET	0
CAN_MOCTR88L_RXEN	SET	0
CAN_MOCTR88L_RXPND	SET	0
CAN_MOCTR88L_RXUPD	SET	0
CAN_MOCTR88L_TXEN0	SET	0
CAN_MOCTR88L_TXEN1	SET	0
CAN_MOCTR88L_TXPND	SET	0
CAN_MOCTR88L_TXRQ	SET	0

; Message Object 89 Control Register High
CAN_MOCTR89H_CTRL	SET	0

; Message Object 89 Control Register Low
CAN_MOCTR89L_DIR	SET	0
CAN_MOCTR89L_LIST	SET	0
CAN_MOCTR89L_MSGLST	SET	0
CAN_MOCTR89L_MSGVAL	SET	0
CAN_MOCTR89L_NEWDAT	SET	0
CAN_MOCTR89L_RTSEL	SET	0
CAN_MOCTR89L_RXEN	SET	0
CAN_MOCTR89L_RXPND	SET	0
CAN_MOCTR89L_RXUPD	SET	0
CAN_MOCTR89L_TXEN0	SET	0
CAN_MOCTR89L_TXEN1	SET	0
CAN_MOCTR89L_TXPND	SET	0
CAN_MOCTR89L_TXRQ	SET	0

; Message Object 8 Control Register High
CAN_MOCTR8H_CTRL	SET	1801

; Message Object 8 Control Register Low
CAN_MOCTR8L_DIR	SET	1
CAN_MOCTR8L_LIST	SET	1
CAN_MOCTR8L_MSGLST	SET	0
CAN_MOCTR8L_MSGVAL	SET	1
CAN_MOCTR8L_NEWDAT	SET	0
CAN_MOCTR8L_RTSEL	SET	0
CAN_MOCTR8L_RXEN	SET	0
CAN_MOCTR8L_RXPND	SET	0
CAN_MOCTR8L_RXUPD	SET	0
CAN_MOCTR8L_TXEN0	SET	0
CAN_MOCTR8L_TXEN1	SET	0
CAN_MOCTR8L_TXPND	SET	0
CAN_MOCTR8L_TXRQ	SET	0

; Message Object 90 Control Register High
CAN_MOCTR90H_CTRL	SET	0

; Message Object 90 Control Register Low
CAN_MOCTR90L_DIR	SET	0
CAN_MOCTR90L_LIST	SET	0
CAN_MOCTR90L_MSGLST	SET	0
CAN_MOCTR90L_MSGVAL	SET	0
CAN_MOCTR90L_NEWDAT	SET	0
CAN_MOCTR90L_RTSEL	SET	0
CAN_MOCTR90L_RXEN	SET	0
CAN_MOCTR90L_RXPND	SET	0
CAN_MOCTR90L_RXUPD	SET	0
CAN_MOCTR90L_TXEN0	SET	0
CAN_MOCTR90L_TXEN1	SET	0
CAN_MOCTR90L_TXPND	SET	0
CAN_MOCTR90L_TXRQ	SET	0

; Message Object 91 Control Register High
CAN_MOCTR91H_CTRL	SET	0

; Message Object 91 Control Register Low
CAN_MOCTR91L_DIR	SET	0
CAN_MOCTR91L_LIST	SET	0
CAN_MOCTR91L_MSGLST	SET	0
CAN_MOCTR91L_MSGVAL	SET	0
CAN_MOCTR91L_NEWDAT	SET	0
CAN_MOCTR91L_RTSEL	SET	0
CAN_MOCTR91L_RXEN	SET	0
CAN_MOCTR91L_RXPND	SET	0
CAN_MOCTR91L_RXUPD	SET	0
CAN_MOCTR91L_TXEN0	SET	0
CAN_MOCTR91L_TXEN1	SET	0
CAN_MOCTR91L_TXPND	SET	0
CAN_MOCTR91L_TXRQ	SET	0

; Message Object 92 Control Register High
CAN_MOCTR92H_CTRL	SET	0

; Message Object 92 Control Register Low
CAN_MOCTR92L_DIR	SET	0
CAN_MOCTR92L_LIST	SET	0
CAN_MOCTR92L_MSGLST	SET	0
CAN_MOCTR92L_MSGVAL	SET	0
CAN_MOCTR92L_NEWDAT	SET	0
CAN_MOCTR92L_RTSEL	SET	0
CAN_MOCTR92L_RXEN	SET	0
CAN_MOCTR92L_RXPND	SET	0
CAN_MOCTR92L_RXUPD	SET	0
CAN_MOCTR92L_TXEN0	SET	0
CAN_MOCTR92L_TXEN1	SET	0
CAN_MOCTR92L_TXPND	SET	0
CAN_MOCTR92L_TXRQ	SET	0

; Message Object 93 Control Register High
CAN_MOCTR93H_CTRL	SET	0

; Message Object 93 Control Register Low
CAN_MOCTR93L_DIR	SET	0
CAN_MOCTR93L_LIST	SET	0
CAN_MOCTR93L_MSGLST	SET	0
CAN_MOCTR93L_MSGVAL	SET	0
CAN_MOCTR93L_NEWDAT	SET	0
CAN_MOCTR93L_RTSEL	SET	0
CAN_MOCTR93L_RXEN	SET	0
CAN_MOCTR93L_RXPND	SET	0
CAN_MOCTR93L_RXUPD	SET	0
CAN_MOCTR93L_TXEN0	SET	0
CAN_MOCTR93L_TXEN1	SET	0
CAN_MOCTR93L_TXPND	SET	0
CAN_MOCTR93L_TXRQ	SET	0

; Message Object 94 Control Register High
CAN_MOCTR94H_CTRL	SET	0

; Message Object 94 Control Register Low
CAN_MOCTR94L_DIR	SET	0
CAN_MOCTR94L_LIST	SET	0
CAN_MOCTR94L_MSGLST	SET	0
CAN_MOCTR94L_MSGVAL	SET	0
CAN_MOCTR94L_NEWDAT	SET	0
CAN_MOCTR94L_RTSEL	SET	0
CAN_MOCTR94L_RXEN	SET	0
CAN_MOCTR94L_RXPND	SET	0
CAN_MOCTR94L_RXUPD	SET	0
CAN_MOCTR94L_TXEN0	SET	0
CAN_MOCTR94L_TXEN1	SET	0
CAN_MOCTR94L_TXPND	SET	0
CAN_MOCTR94L_TXRQ	SET	0

; Message Object 95 Control Register High
CAN_MOCTR95H_CTRL	SET	0

; Message Object 95 Control Register Low
CAN_MOCTR95L_DIR	SET	0
CAN_MOCTR95L_LIST	SET	0
CAN_MOCTR95L_MSGLST	SET	0
CAN_MOCTR95L_MSGVAL	SET	0
CAN_MOCTR95L_NEWDAT	SET	0
CAN_MOCTR95L_RTSEL	SET	0
CAN_MOCTR95L_RXEN	SET	0
CAN_MOCTR95L_RXPND	SET	0
CAN_MOCTR95L_RXUPD	SET	0
CAN_MOCTR95L_TXEN0	SET	0
CAN_MOCTR95L_TXEN1	SET	0
CAN_MOCTR95L_TXPND	SET	0
CAN_MOCTR95L_TXRQ	SET	0

; Message Object 96 Control Register High
CAN_MOCTR96H_CTRL	SET	0

; Message Object 96 Control Register Low
CAN_MOCTR96L_DIR	SET	0
CAN_MOCTR96L_LIST	SET	0
CAN_MOCTR96L_MSGLST	SET	0
CAN_MOCTR96L_MSGVAL	SET	0
CAN_MOCTR96L_NEWDAT	SET	0
CAN_MOCTR96L_RTSEL	SET	0
CAN_MOCTR96L_RXEN	SET	0
CAN_MOCTR96L_RXPND	SET	0
CAN_MOCTR96L_RXUPD	SET	0
CAN_MOCTR96L_TXEN0	SET	0
CAN_MOCTR96L_TXEN1	SET	0
CAN_MOCTR96L_TXPND	SET	0
CAN_MOCTR96L_TXRQ	SET	0

; Message Object 97 Control Register High
CAN_MOCTR97H_CTRL	SET	0

; Message Object 97 Control Register Low
CAN_MOCTR97L_DIR	SET	0
CAN_MOCTR97L_LIST	SET	0
CAN_MOCTR97L_MSGLST	SET	0
CAN_MOCTR97L_MSGVAL	SET	0
CAN_MOCTR97L_NEWDAT	SET	0
CAN_MOCTR97L_RTSEL	SET	0
CAN_MOCTR97L_RXEN	SET	0
CAN_MOCTR97L_RXPND	SET	0
CAN_MOCTR97L_RXUPD	SET	0
CAN_MOCTR97L_TXEN0	SET	0
CAN_MOCTR97L_TXEN1	SET	0
CAN_MOCTR97L_TXPND	SET	0
CAN_MOCTR97L_TXRQ	SET	0

; Message Object 98 Control Register High
CAN_MOCTR98H_CTRL	SET	0

; Message Object 98 Control Register Low
CAN_MOCTR98L_DIR	SET	0
CAN_MOCTR98L_LIST	SET	0
CAN_MOCTR98L_MSGLST	SET	0
CAN_MOCTR98L_MSGVAL	SET	0
CAN_MOCTR98L_NEWDAT	SET	0
CAN_MOCTR98L_RTSEL	SET	0
CAN_MOCTR98L_RXEN	SET	0
CAN_MOCTR98L_RXPND	SET	0
CAN_MOCTR98L_RXUPD	SET	0
CAN_MOCTR98L_TXEN0	SET	0
CAN_MOCTR98L_TXEN1	SET	0
CAN_MOCTR98L_TXPND	SET	0
CAN_MOCTR98L_TXRQ	SET	0

; Message Object 99 Control Register High
CAN_MOCTR99H_CTRL	SET	0

; Message Object 99 Control Register Low
CAN_MOCTR99L_DIR	SET	0
CAN_MOCTR99L_LIST	SET	0
CAN_MOCTR99L_MSGLST	SET	0
CAN_MOCTR99L_MSGVAL	SET	0
CAN_MOCTR99L_NEWDAT	SET	0
CAN_MOCTR99L_RTSEL	SET	0
CAN_MOCTR99L_RXEN	SET	0
CAN_MOCTR99L_RXPND	SET	0
CAN_MOCTR99L_RXUPD	SET	0
CAN_MOCTR99L_TXEN0	SET	0
CAN_MOCTR99L_TXEN1	SET	0
CAN_MOCTR99L_TXPND	SET	0
CAN_MOCTR99L_TXRQ	SET	0

; Message Object 9 Control Register High
CAN_MOCTR9H_CTRL	SET	2057

; Message Object 9 Control Register Low
CAN_MOCTR9L_DIR	SET	0
CAN_MOCTR9L_LIST	SET	1
CAN_MOCTR9L_MSGLST	SET	0
CAN_MOCTR9L_MSGVAL	SET	1
CAN_MOCTR9L_NEWDAT	SET	0
CAN_MOCTR9L_RTSEL	SET	0
CAN_MOCTR9L_RXEN	SET	0
CAN_MOCTR9L_RXPND	SET	0
CAN_MOCTR9L_RXUPD	SET	0
CAN_MOCTR9L_TXEN0	SET	0
CAN_MOCTR9L_TXEN1	SET	0
CAN_MOCTR9L_TXPND	SET	0
CAN_MOCTR9L_TXRQ	SET	0

; Message Object 0 Data Register High High
CAN_MODATA0HH_DB6	SET	0
CAN_MODATA0HH_DB7	SET	0

; Message Object 0 Data Register High Low
CAN_MODATA0HL_DB4	SET	0
CAN_MODATA0HL_DB5	SET	0

; Message Object 0 Data Register Low High
CAN_MODATA0LH_DB2	SET	0
CAN_MODATA0LH_DB3	SET	0

; Message Object 0 Data Register Low Low
CAN_MODATA0LL_DB0	SET	0
CAN_MODATA0LL_DB1	SET	0

; Message Object 100 Data Register High High
CAN_MODATA100HH_DB6	SET	0
CAN_MODATA100HH_DB7	SET	0

; Message Object 100 Data Register High Low
CAN_MODATA100HL_DB4	SET	0
CAN_MODATA100HL_DB5	SET	0

; Message Object 100 Data Register Low High
CAN_MODATA100LH_DB2	SET	0
CAN_MODATA100LH_DB3	SET	0

; Message Object 100 Data Register Low Low
CAN_MODATA100LL_DB0	SET	0
CAN_MODATA100LL_DB1	SET	0

; Message Object 101 Data Register High High
CAN_MODATA101HH_DB6	SET	0
CAN_MODATA101HH_DB7	SET	0

; Message Object 101 Data Register High Low
CAN_MODATA101HL_DB4	SET	0
CAN_MODATA101HL_DB5	SET	0

; Message Object 101 Data Register Low High
CAN_MODATA101LH_DB2	SET	0
CAN_MODATA101LH_DB3	SET	0

; Message Object 101 Data Register Low Low
CAN_MODATA101LL_DB0	SET	0
CAN_MODATA101LL_DB1	SET	0

; Message Object 102 Data Register High High
CAN_MODATA102HH_DB6	SET	0
CAN_MODATA102HH_DB7	SET	0

; Message Object 102 Data Register High Low
CAN_MODATA102HL_DB4	SET	0
CAN_MODATA102HL_DB5	SET	0

; Message Object 102 Data Register Low High
CAN_MODATA102LH_DB2	SET	0
CAN_MODATA102LH_DB3	SET	0

; Message Object 102 Data Register Low Low
CAN_MODATA102LL_DB0	SET	0
CAN_MODATA102LL_DB1	SET	0

; Message Object 103 Data Register High High
CAN_MODATA103HH_DB6	SET	0
CAN_MODATA103HH_DB7	SET	0

; Message Object 103 Data Register High Low
CAN_MODATA103HL_DB4	SET	0
CAN_MODATA103HL_DB5	SET	0

; Message Object 103 Data Register Low High
CAN_MODATA103LH_DB2	SET	0
CAN_MODATA103LH_DB3	SET	0

; Message Object 103 Data Register Low Low
CAN_MODATA103LL_DB0	SET	0
CAN_MODATA103LL_DB1	SET	0

; Message Object 104 Data Register High High
CAN_MODATA104HH_DB6	SET	0
CAN_MODATA104HH_DB7	SET	0

; Message Object 104 Data Register High Low
CAN_MODATA104HL_DB4	SET	0
CAN_MODATA104HL_DB5	SET	0

; Message Object 104 Data Register Low High
CAN_MODATA104LH_DB2	SET	0
CAN_MODATA104LH_DB3	SET	0

; Message Object 104 Data Register Low Low
CAN_MODATA104LL_DB0	SET	0
CAN_MODATA104LL_DB1	SET	0

; Message Object 105 Data Register High High
CAN_MODATA105HH_DB6	SET	0
CAN_MODATA105HH_DB7	SET	0

; Message Object 105 Data Register High Low
CAN_MODATA105HL_DB4	SET	0
CAN_MODATA105HL_DB5	SET	0

; Message Object 105 Data Register Low High
CAN_MODATA105LH_DB2	SET	0
CAN_MODATA105LH_DB3	SET	0

; Message Object 105 Data Register Low Low
CAN_MODATA105LL_DB0	SET	0
CAN_MODATA105LL_DB1	SET	0

; Message Object 106 Data Register High High
CAN_MODATA106HH_DB6	SET	0
CAN_MODATA106HH_DB7	SET	0

; Message Object 106 Data Register High Low
CAN_MODATA106HL_DB4	SET	0
CAN_MODATA106HL_DB5	SET	0

; Message Object 106 Data Register Low High
CAN_MODATA106LH_DB2	SET	0
CAN_MODATA106LH_DB3	SET	0

; Message Object 106 Data Register Low Low
CAN_MODATA106LL_DB0	SET	0
CAN_MODATA106LL_DB1	SET	0

; Message Object 107 Data Register High High
CAN_MODATA107HH_DB6	SET	0
CAN_MODATA107HH_DB7	SET	0

; Message Object 107 Data Register High Low
CAN_MODATA107HL_DB4	SET	0
CAN_MODATA107HL_DB5	SET	0

; Message Object 107 Data Register Low High
CAN_MODATA107LH_DB2	SET	0
CAN_MODATA107LH_DB3	SET	0

; Message Object 107 Data Register Low Low
CAN_MODATA107LL_DB0	SET	0
CAN_MODATA107LL_DB1	SET	0

; Message Object 108 Data Register High High
CAN_MODATA108HH_DB6	SET	0
CAN_MODATA108HH_DB7	SET	0

; Message Object 108 Data Register High Low
CAN_MODATA108HL_DB4	SET	0
CAN_MODATA108HL_DB5	SET	0

; Message Object 108 Data Register Low High
CAN_MODATA108LH_DB2	SET	0
CAN_MODATA108LH_DB3	SET	0

; Message Object 108 Data Register Low Low
CAN_MODATA108LL_DB0	SET	0
CAN_MODATA108LL_DB1	SET	0

; Message Object 109 Data Register High High
CAN_MODATA109HH_DB6	SET	0
CAN_MODATA109HH_DB7	SET	0

; Message Object 109 Data Register High Low
CAN_MODATA109HL_DB4	SET	0
CAN_MODATA109HL_DB5	SET	0

; Message Object 109 Data Register Low High
CAN_MODATA109LH_DB2	SET	0
CAN_MODATA109LH_DB3	SET	0

; Message Object 109 Data Register Low Low
CAN_MODATA109LL_DB0	SET	0
CAN_MODATA109LL_DB1	SET	0

; Message Object 10 Data Register High High
CAN_MODATA10HH_DB6	SET	0
CAN_MODATA10HH_DB7	SET	0

; Message Object 10 Data Register High Low
CAN_MODATA10HL_DB4	SET	0
CAN_MODATA10HL_DB5	SET	0

; Message Object 10 Data Register Low High
CAN_MODATA10LH_DB2	SET	0
CAN_MODATA10LH_DB3	SET	0

; Message Object 10 Data Register Low Low
CAN_MODATA10LL_DB0	SET	0
CAN_MODATA10LL_DB1	SET	0

; Message Object 110 Data Register High High
CAN_MODATA110HH_DB6	SET	0
CAN_MODATA110HH_DB7	SET	0

; Message Object 110 Data Register High Low
CAN_MODATA110HL_DB4	SET	0
CAN_MODATA110HL_DB5	SET	0

; Message Object 110 Data Register Low High
CAN_MODATA110LH_DB2	SET	0
CAN_MODATA110LH_DB3	SET	0

; Message Object 110 Data Register Low Low
CAN_MODATA110LL_DB0	SET	0
CAN_MODATA110LL_DB1	SET	0

; Message Object 111 Data Register High High
CAN_MODATA111HH_DB6	SET	0
CAN_MODATA111HH_DB7	SET	0

; Message Object 111 Data Register High Low
CAN_MODATA111HL_DB4	SET	0
CAN_MODATA111HL_DB5	SET	0

; Message Object 111 Data Register Low High
CAN_MODATA111LH_DB2	SET	0
CAN_MODATA111LH_DB3	SET	0

; Message Object 111 Data Register Low Low
CAN_MODATA111LL_DB0	SET	0
CAN_MODATA111LL_DB1	SET	0

; Message Object 112 Data Register High High
CAN_MODATA112HH_DB6	SET	0
CAN_MODATA112HH_DB7	SET	0

; Message Object 112 Data Register High Low
CAN_MODATA112HL_DB4	SET	0
CAN_MODATA112HL_DB5	SET	0

; Message Object 112 Data Register Low High
CAN_MODATA112LH_DB2	SET	0
CAN_MODATA112LH_DB3	SET	0

; Message Object 112 Data Register Low Low
CAN_MODATA112LL_DB0	SET	0
CAN_MODATA112LL_DB1	SET	0

; Message Object 113 Data Register High High
CAN_MODATA113HH_DB6	SET	0
CAN_MODATA113HH_DB7	SET	0

; Message Object 113 Data Register High Low
CAN_MODATA113HL_DB4	SET	0
CAN_MODATA113HL_DB5	SET	0

; Message Object 113 Data Register Low High
CAN_MODATA113LH_DB2	SET	0
CAN_MODATA113LH_DB3	SET	0

; Message Object 113 Data Register Low Low
CAN_MODATA113LL_DB0	SET	0
CAN_MODATA113LL_DB1	SET	0

; Message Object 114 Data Register High High
CAN_MODATA114HH_DB6	SET	0
CAN_MODATA114HH_DB7	SET	0

; Message Object 114 Data Register High Low
CAN_MODATA114HL_DB4	SET	0
CAN_MODATA114HL_DB5	SET	0

; Message Object 114 Data Register Low High
CAN_MODATA114LH_DB2	SET	0
CAN_MODATA114LH_DB3	SET	0

; Message Object 114 Data Register Low Low
CAN_MODATA114LL_DB0	SET	0
CAN_MODATA114LL_DB1	SET	0

; Message Object 115 Data Register High High
CAN_MODATA115HH_DB6	SET	0
CAN_MODATA115HH_DB7	SET	0

; Message Object 115 Data Register High Low
CAN_MODATA115HL_DB4	SET	0
CAN_MODATA115HL_DB5	SET	0

; Message Object 115 Data Register Low High
CAN_MODATA115LH_DB2	SET	0
CAN_MODATA115LH_DB3	SET	0

; Message Object 115 Data Register Low Low
CAN_MODATA115LL_DB0	SET	0
CAN_MODATA115LL_DB1	SET	0

; Message Object 116 Data Register High High
CAN_MODATA116HH_DB6	SET	0
CAN_MODATA116HH_DB7	SET	0

; Message Object 116 Data Register High Low
CAN_MODATA116HL_DB4	SET	0
CAN_MODATA116HL_DB5	SET	0

; Message Object 116 Data Register Low High
CAN_MODATA116LH_DB2	SET	0
CAN_MODATA116LH_DB3	SET	0

; Message Object 116 Data Register Low Low
CAN_MODATA116LL_DB0	SET	0
CAN_MODATA116LL_DB1	SET	0

; Message Object 117 Data Register High High
CAN_MODATA117HH_DB6	SET	0
CAN_MODATA117HH_DB7	SET	0

; Message Object 117 Data Register High Low
CAN_MODATA117HL_DB4	SET	0
CAN_MODATA117HL_DB5	SET	0

; Message Object 117 Data Register Low High
CAN_MODATA117LH_DB2	SET	0
CAN_MODATA117LH_DB3	SET	0

; Message Object 117 Data Register Low Low
CAN_MODATA117LL_DB0	SET	0
CAN_MODATA117LL_DB1	SET	0

; Message Object 118 Data Register High High
CAN_MODATA118HH_DB6	SET	0
CAN_MODATA118HH_DB7	SET	0

; Message Object 118 Data Register High Low
CAN_MODATA118HL_DB4	SET	0
CAN_MODATA118HL_DB5	SET	0

; Message Object 118 Data Register Low High
CAN_MODATA118LH_DB2	SET	0
CAN_MODATA118LH_DB3	SET	0

; Message Object 118 Data Register Low Low
CAN_MODATA118LL_DB0	SET	0
CAN_MODATA118LL_DB1	SET	0

; Message Object 119 Data Register High High
CAN_MODATA119HH_DB6	SET	0
CAN_MODATA119HH_DB7	SET	0

; Message Object 119 Data Register High Low
CAN_MODATA119HL_DB4	SET	0
CAN_MODATA119HL_DB5	SET	0

; Message Object 119 Data Register Low High
CAN_MODATA119LH_DB2	SET	0
CAN_MODATA119LH_DB3	SET	0

; Message Object 119 Data Register Low Low
CAN_MODATA119LL_DB0	SET	0
CAN_MODATA119LL_DB1	SET	0

; Message Object 11 Data Register High High
CAN_MODATA11HH_DB6	SET	0
CAN_MODATA11HH_DB7	SET	0

; Message Object 11 Data Register High Low
CAN_MODATA11HL_DB4	SET	0
CAN_MODATA11HL_DB5	SET	0

; Message Object 11 Data Register Low High
CAN_MODATA11LH_DB2	SET	0
CAN_MODATA11LH_DB3	SET	0

; Message Object 11 Data Register Low Low
CAN_MODATA11LL_DB0	SET	0
CAN_MODATA11LL_DB1	SET	0

; Message Object 120 Data Register High High
CAN_MODATA120HH_DB6	SET	0
CAN_MODATA120HH_DB7	SET	0

; Message Object 120 Data Register High Low
CAN_MODATA120HL_DB4	SET	0
CAN_MODATA120HL_DB5	SET	0

; Message Object 120 Data Register Low High
CAN_MODATA120LH_DB2	SET	0
CAN_MODATA120LH_DB3	SET	0

; Message Object 120 Data Register Low Low
CAN_MODATA120LL_DB0	SET	0
CAN_MODATA120LL_DB1	SET	0

; Message Object 121 Data Register High High
CAN_MODATA121HH_DB6	SET	0
CAN_MODATA121HH_DB7	SET	0

; Message Object 121 Data Register High Low
CAN_MODATA121HL_DB4	SET	0
CAN_MODATA121HL_DB5	SET	0

; Message Object 121 Data Register Low High
CAN_MODATA121LH_DB2	SET	0
CAN_MODATA121LH_DB3	SET	0

; Message Object 121 Data Register Low Low
CAN_MODATA121LL_DB0	SET	0
CAN_MODATA121LL_DB1	SET	0

; Message Object 122 Data Register High High
CAN_MODATA122HH_DB6	SET	0
CAN_MODATA122HH_DB7	SET	0

; Message Object 122 Data Register High Low
CAN_MODATA122HL_DB4	SET	0
CAN_MODATA122HL_DB5	SET	0

; Message Object 122 Data Register Low High
CAN_MODATA122LH_DB2	SET	0
CAN_MODATA122LH_DB3	SET	0

; Message Object 122 Data Register Low Low
CAN_MODATA122LL_DB0	SET	0
CAN_MODATA122LL_DB1	SET	0

; Message Object 123 Data Register High High
CAN_MODATA123HH_DB6	SET	0
CAN_MODATA123HH_DB7	SET	0

; Message Object 123 Data Register High Low
CAN_MODATA123HL_DB4	SET	0
CAN_MODATA123HL_DB5	SET	0

; Message Object 123 Data Register Low High
CAN_MODATA123LH_DB2	SET	0
CAN_MODATA123LH_DB3	SET	0

; Message Object 123 Data Register Low Low
CAN_MODATA123LL_DB0	SET	0
CAN_MODATA123LL_DB1	SET	0

; Message Object 124 Data Register High High
CAN_MODATA124HH_DB6	SET	0
CAN_MODATA124HH_DB7	SET	0

; Message Object 124 Data Register High Low
CAN_MODATA124HL_DB4	SET	0
CAN_MODATA124HL_DB5	SET	0

; Message Object 124 Data Register Low High
CAN_MODATA124LH_DB2	SET	0
CAN_MODATA124LH_DB3	SET	0

; Message Object 124 Data Register Low Low
CAN_MODATA124LL_DB0	SET	0
CAN_MODATA124LL_DB1	SET	0

; Message Object 125 Data Register High High
CAN_MODATA125HH_DB6	SET	0
CAN_MODATA125HH_DB7	SET	0

; Message Object 125 Data Register High Low
CAN_MODATA125HL_DB4	SET	0
CAN_MODATA125HL_DB5	SET	0

; Message Object 125 Data Register Low High
CAN_MODATA125LH_DB2	SET	0
CAN_MODATA125LH_DB3	SET	0

; Message Object 125 Data Register Low Low
CAN_MODATA125LL_DB0	SET	0
CAN_MODATA125LL_DB1	SET	0

; Message Object 126 Data Register High High
CAN_MODATA126HH_DB6	SET	0
CAN_MODATA126HH_DB7	SET	0

; Message Object 126 Data Register High Low
CAN_MODATA126HL_DB4	SET	0
CAN_MODATA126HL_DB5	SET	0

; Message Object 126 Data Register Low High
CAN_MODATA126LH_DB2	SET	0
CAN_MODATA126LH_DB3	SET	0

; Message Object 126 Data Register Low Low
CAN_MODATA126LL_DB0	SET	0
CAN_MODATA126LL_DB1	SET	0

; Message Object 127 Data Register High High
CAN_MODATA127HH_DB6	SET	0
CAN_MODATA127HH_DB7	SET	0

; Message Object 127 Data Register High Low
CAN_MODATA127HL_DB4	SET	0
CAN_MODATA127HL_DB5	SET	0

; Message Object 127 Data Register Low High
CAN_MODATA127LH_DB2	SET	0
CAN_MODATA127LH_DB3	SET	0

; Message Object 127 Data Register Low Low
CAN_MODATA127LL_DB0	SET	0
CAN_MODATA127LL_DB1	SET	0

; Message Object 12 Data Register High High
CAN_MODATA12HH_DB6	SET	0
CAN_MODATA12HH_DB7	SET	0

; Message Object 12 Data Register High Low
CAN_MODATA12HL_DB4	SET	0
CAN_MODATA12HL_DB5	SET	0

; Message Object 12 Data Register Low High
CAN_MODATA12LH_DB2	SET	0
CAN_MODATA12LH_DB3	SET	0

; Message Object 12 Data Register Low Low
CAN_MODATA12LL_DB0	SET	0
CAN_MODATA12LL_DB1	SET	0

; Message Object 13 Data Register High High
CAN_MODATA13HH_DB6	SET	0
CAN_MODATA13HH_DB7	SET	0

; Message Object 13 Data Register High Low
CAN_MODATA13HL_DB4	SET	0
CAN_MODATA13HL_DB5	SET	0

; Message Object 13 Data Register Low High
CAN_MODATA13LH_DB2	SET	0
CAN_MODATA13LH_DB3	SET	0

; Message Object 13 Data Register Low Low
CAN_MODATA13LL_DB0	SET	0
CAN_MODATA13LL_DB1	SET	0

; Message Object 14 Data Register High High
CAN_MODATA14HH_DB6	SET	0
CAN_MODATA14HH_DB7	SET	0

; Message Object 14 Data Register High Low
CAN_MODATA14HL_DB4	SET	0
CAN_MODATA14HL_DB5	SET	0

; Message Object 14 Data Register Low High
CAN_MODATA14LH_DB2	SET	0
CAN_MODATA14LH_DB3	SET	0

; Message Object 14 Data Register Low Low
CAN_MODATA14LL_DB0	SET	0
CAN_MODATA14LL_DB1	SET	0

; Message Object 15 Data Register High High
CAN_MODATA15HH_DB6	SET	0
CAN_MODATA15HH_DB7	SET	0

; Message Object 15 Data Register High Low
CAN_MODATA15HL_DB4	SET	0
CAN_MODATA15HL_DB5	SET	0

; Message Object 15 Data Register Low High
CAN_MODATA15LH_DB2	SET	0
CAN_MODATA15LH_DB3	SET	0

; Message Object 15 Data Register Low Low
CAN_MODATA15LL_DB0	SET	0
CAN_MODATA15LL_DB1	SET	0

; Message Object 16 Data Register High High
CAN_MODATA16HH_DB6	SET	0
CAN_MODATA16HH_DB7	SET	0

; Message Object 16 Data Register High Low
CAN_MODATA16HL_DB4	SET	0
CAN_MODATA16HL_DB5	SET	0

; Message Object 16 Data Register Low High
CAN_MODATA16LH_DB2	SET	0
CAN_MODATA16LH_DB3	SET	0

; Message Object 16 Data Register Low Low
CAN_MODATA16LL_DB0	SET	0
CAN_MODATA16LL_DB1	SET	0

; Message Object 17 Data Register High High
CAN_MODATA17HH_DB6	SET	0
CAN_MODATA17HH_DB7	SET	0

; Message Object 17 Data Register High Low
CAN_MODATA17HL_DB4	SET	0
CAN_MODATA17HL_DB5	SET	0

; Message Object 17 Data Register Low High
CAN_MODATA17LH_DB2	SET	0
CAN_MODATA17LH_DB3	SET	0

; Message Object 17 Data Register Low Low
CAN_MODATA17LL_DB0	SET	0
CAN_MODATA17LL_DB1	SET	0

; Message Object 18 Data Register High High
CAN_MODATA18HH_DB6	SET	0
CAN_MODATA18HH_DB7	SET	0

; Message Object 18 Data Register High Low
CAN_MODATA18HL_DB4	SET	0
CAN_MODATA18HL_DB5	SET	0

; Message Object 18 Data Register Low High
CAN_MODATA18LH_DB2	SET	0
CAN_MODATA18LH_DB3	SET	0

; Message Object 18 Data Register Low Low
CAN_MODATA18LL_DB0	SET	0
CAN_MODATA18LL_DB1	SET	0

; Message Object 19 Data Register High High
CAN_MODATA19HH_DB6	SET	0
CAN_MODATA19HH_DB7	SET	0

; Message Object 19 Data Register High Low
CAN_MODATA19HL_DB4	SET	0
CAN_MODATA19HL_DB5	SET	0

; Message Object 19 Data Register Low High
CAN_MODATA19LH_DB2	SET	0
CAN_MODATA19LH_DB3	SET	0

; Message Object 19 Data Register Low Low
CAN_MODATA19LL_DB0	SET	0
CAN_MODATA19LL_DB1	SET	0

; Message Object 1 Data Register High High
CAN_MODATA1HH_DB6	SET	0
CAN_MODATA1HH_DB7	SET	0

; Message Object 1 Data Register High Low
CAN_MODATA1HL_DB4	SET	0
CAN_MODATA1HL_DB5	SET	0

; Message Object 1 Data Register Low High
CAN_MODATA1LH_DB2	SET	0
CAN_MODATA1LH_DB3	SET	0

; Message Object 1 Data Register Low Low
CAN_MODATA1LL_DB0	SET	0
CAN_MODATA1LL_DB1	SET	0

; Message Object 20 Data Register High High
CAN_MODATA20HH_DB6	SET	0
CAN_MODATA20HH_DB7	SET	0

; Message Object 20 Data Register High Low
CAN_MODATA20HL_DB4	SET	0
CAN_MODATA20HL_DB5	SET	0

; Message Object 20 Data Register Low High
CAN_MODATA20LH_DB2	SET	0
CAN_MODATA20LH_DB3	SET	0

; Message Object 20 Data Register Low Low
CAN_MODATA20LL_DB0	SET	0
CAN_MODATA20LL_DB1	SET	0

; Message Object 21 Data Register High High
CAN_MODATA21HH_DB6	SET	0
CAN_MODATA21HH_DB7	SET	0

; Message Object 21 Data Register High Low
CAN_MODATA21HL_DB4	SET	0
CAN_MODATA21HL_DB5	SET	0

; Message Object 21 Data Register Low High
CAN_MODATA21LH_DB2	SET	0
CAN_MODATA21LH_DB3	SET	0

; Message Object 21 Data Register Low Low
CAN_MODATA21LL_DB0	SET	0
CAN_MODATA21LL_DB1	SET	0

; Message Object 22 Data Register High High
CAN_MODATA22HH_DB6	SET	0
CAN_MODATA22HH_DB7	SET	0

; Message Object 22 Data Register High Low
CAN_MODATA22HL_DB4	SET	0
CAN_MODATA22HL_DB5	SET	0

; Message Object 22 Data Register Low High
CAN_MODATA22LH_DB2	SET	0
CAN_MODATA22LH_DB3	SET	0

; Message Object 22 Data Register Low Low
CAN_MODATA22LL_DB0	SET	0
CAN_MODATA22LL_DB1	SET	0

; Message Object 23 Data Register High High
CAN_MODATA23HH_DB6	SET	0
CAN_MODATA23HH_DB7	SET	0

; Message Object 23 Data Register High Low
CAN_MODATA23HL_DB4	SET	0
CAN_MODATA23HL_DB5	SET	0

; Message Object 23 Data Register Low High
CAN_MODATA23LH_DB2	SET	0
CAN_MODATA23LH_DB3	SET	0

; Message Object 23 Data Register Low Low
CAN_MODATA23LL_DB0	SET	0
CAN_MODATA23LL_DB1	SET	0

; Message Object 24 Data Register High High
CAN_MODATA24HH_DB6	SET	0
CAN_MODATA24HH_DB7	SET	0

; Message Object 24 Data Register High Low
CAN_MODATA24HL_DB4	SET	0
CAN_MODATA24HL_DB5	SET	0

; Message Object 24 Data Register Low High
CAN_MODATA24LH_DB2	SET	0
CAN_MODATA24LH_DB3	SET	0

; Message Object 24 Data Register Low Low
CAN_MODATA24LL_DB0	SET	0
CAN_MODATA24LL_DB1	SET	0

; Message Object 25 Data Register High High
CAN_MODATA25HH_DB6	SET	0
CAN_MODATA25HH_DB7	SET	0

; Message Object 25 Data Register High Low
CAN_MODATA25HL_DB4	SET	0
CAN_MODATA25HL_DB5	SET	0

; Message Object 25 Data Register Low High
CAN_MODATA25LH_DB2	SET	0
CAN_MODATA25LH_DB3	SET	0

; Message Object 25 Data Register Low Low
CAN_MODATA25LL_DB0	SET	0
CAN_MODATA25LL_DB1	SET	0

; Message Object 26 Data Register High High
CAN_MODATA26HH_DB6	SET	0
CAN_MODATA26HH_DB7	SET	0

; Message Object 26 Data Register High Low
CAN_MODATA26HL_DB4	SET	0
CAN_MODATA26HL_DB5	SET	0

; Message Object 26 Data Register Low High
CAN_MODATA26LH_DB2	SET	0
CAN_MODATA26LH_DB3	SET	0

; Message Object 26 Data Register Low Low
CAN_MODATA26LL_DB0	SET	0
CAN_MODATA26LL_DB1	SET	0

; Message Object 27 Data Register High High
CAN_MODATA27HH_DB6	SET	0
CAN_MODATA27HH_DB7	SET	0

; Message Object 27 Data Register High Low
CAN_MODATA27HL_DB4	SET	0
CAN_MODATA27HL_DB5	SET	0

; Message Object 27 Data Register Low High
CAN_MODATA27LH_DB2	SET	0
CAN_MODATA27LH_DB3	SET	0

; Message Object 27 Data Register Low Low
CAN_MODATA27LL_DB0	SET	0
CAN_MODATA27LL_DB1	SET	0

; Message Object 28 Data Register High High
CAN_MODATA28HH_DB6	SET	0
CAN_MODATA28HH_DB7	SET	0

; Message Object 28 Data Register High Low
CAN_MODATA28HL_DB4	SET	0
CAN_MODATA28HL_DB5	SET	0

; Message Object 28 Data Register Low High
CAN_MODATA28LH_DB2	SET	0
CAN_MODATA28LH_DB3	SET	0

; Message Object 28 Data Register Low Low
CAN_MODATA28LL_DB0	SET	0
CAN_MODATA28LL_DB1	SET	0

; Message Object 29 Data Register High High
CAN_MODATA29HH_DB6	SET	0
CAN_MODATA29HH_DB7	SET	0

; Message Object 29 Data Register High Low
CAN_MODATA29HL_DB4	SET	0
CAN_MODATA29HL_DB5	SET	0

; Message Object 29 Data Register Low High
CAN_MODATA29LH_DB2	SET	0
CAN_MODATA29LH_DB3	SET	0

; Message Object 29 Data Register Low Low
CAN_MODATA29LL_DB0	SET	0
CAN_MODATA29LL_DB1	SET	0

; Message Object 2 Data Register High High
CAN_MODATA2HH_DB6	SET	0
CAN_MODATA2HH_DB7	SET	0

; Message Object 2 Data Register High Low
CAN_MODATA2HL_DB4	SET	0
CAN_MODATA2HL_DB5	SET	0

; Message Object 2 Data Register Low High
CAN_MODATA2LH_DB2	SET	0
CAN_MODATA2LH_DB3	SET	0

; Message Object 2 Data Register Low Low
CAN_MODATA2LL_DB0	SET	0
CAN_MODATA2LL_DB1	SET	0

; Message Object 30 Data Register High High
CAN_MODATA30HH_DB6	SET	0
CAN_MODATA30HH_DB7	SET	0

; Message Object 30 Data Register High Low
CAN_MODATA30HL_DB4	SET	0
CAN_MODATA30HL_DB5	SET	0

; Message Object 30 Data Register Low High
CAN_MODATA30LH_DB2	SET	0
CAN_MODATA30LH_DB3	SET	0

; Message Object 30 Data Register Low Low
CAN_MODATA30LL_DB0	SET	0
CAN_MODATA30LL_DB1	SET	0

; Message Object 31 Data Register High High
CAN_MODATA31HH_DB6	SET	0
CAN_MODATA31HH_DB7	SET	0

; Message Object 31 Data Register High Low
CAN_MODATA31HL_DB4	SET	0
CAN_MODATA31HL_DB5	SET	0

; Message Object 31 Data Register Low High
CAN_MODATA31LH_DB2	SET	0
CAN_MODATA31LH_DB3	SET	0

; Message Object 31 Data Register Low Low
CAN_MODATA31LL_DB0	SET	0
CAN_MODATA31LL_DB1	SET	0

; Message Object 32 Data Register High High
CAN_MODATA32HH_DB6	SET	0
CAN_MODATA32HH_DB7	SET	0

; Message Object 32 Data Register High Low
CAN_MODATA32HL_DB4	SET	0
CAN_MODATA32HL_DB5	SET	0

; Message Object 32 Data Register Low High
CAN_MODATA32LH_DB2	SET	0
CAN_MODATA32LH_DB3	SET	0

; Message Object 32 Data Register Low Low
CAN_MODATA32LL_DB0	SET	0
CAN_MODATA32LL_DB1	SET	0

; Message Object 33 Data Register High High
CAN_MODATA33HH_DB6	SET	0
CAN_MODATA33HH_DB7	SET	0

; Message Object 33 Data Register High Low
CAN_MODATA33HL_DB4	SET	0
CAN_MODATA33HL_DB5	SET	0

; Message Object 33 Data Register Low High
CAN_MODATA33LH_DB2	SET	0
CAN_MODATA33LH_DB3	SET	0

; Message Object 33 Data Register Low Low
CAN_MODATA33LL_DB0	SET	0
CAN_MODATA33LL_DB1	SET	0

; Message Object 34 Data Register High High
CAN_MODATA34HH_DB6	SET	0
CAN_MODATA34HH_DB7	SET	0

; Message Object 34 Data Register High Low
CAN_MODATA34HL_DB4	SET	0
CAN_MODATA34HL_DB5	SET	0

; Message Object 34 Data Register Low High
CAN_MODATA34LH_DB2	SET	0
CAN_MODATA34LH_DB3	SET	0

; Message Object 34 Data Register Low Low
CAN_MODATA34LL_DB0	SET	0
CAN_MODATA34LL_DB1	SET	0

; Message Object 35 Data Register High High
CAN_MODATA35HH_DB6	SET	0
CAN_MODATA35HH_DB7	SET	0

; Message Object 35 Data Register High Low
CAN_MODATA35HL_DB4	SET	0
CAN_MODATA35HL_DB5	SET	0

; Message Object 35 Data Register Low High
CAN_MODATA35LH_DB2	SET	0
CAN_MODATA35LH_DB3	SET	0

; Message Object 35 Data Register Low Low
CAN_MODATA35LL_DB0	SET	0
CAN_MODATA35LL_DB1	SET	0

; Message Object 36 Data Register High High
CAN_MODATA36HH_DB6	SET	0
CAN_MODATA36HH_DB7	SET	0

; Message Object 36 Data Register High Low
CAN_MODATA36HL_DB4	SET	0
CAN_MODATA36HL_DB5	SET	0

; Message Object 36 Data Register Low High
CAN_MODATA36LH_DB2	SET	0
CAN_MODATA36LH_DB3	SET	0

; Message Object 36 Data Register Low Low
CAN_MODATA36LL_DB0	SET	0
CAN_MODATA36LL_DB1	SET	0

; Message Object 37 Data Register High High
CAN_MODATA37HH_DB6	SET	0
CAN_MODATA37HH_DB7	SET	0

; Message Object 37 Data Register High Low
CAN_MODATA37HL_DB4	SET	0
CAN_MODATA37HL_DB5	SET	0

; Message Object 37 Data Register Low High
CAN_MODATA37LH_DB2	SET	0
CAN_MODATA37LH_DB3	SET	0

; Message Object 37 Data Register Low Low
CAN_MODATA37LL_DB0	SET	0
CAN_MODATA37LL_DB1	SET	0

; Message Object 38 Data Register High High
CAN_MODATA38HH_DB6	SET	0
CAN_MODATA38HH_DB7	SET	0

; Message Object 38 Data Register High Low
CAN_MODATA38HL_DB4	SET	0
CAN_MODATA38HL_DB5	SET	0

; Message Object 38 Data Register Low High
CAN_MODATA38LH_DB2	SET	0
CAN_MODATA38LH_DB3	SET	0

; Message Object 38 Data Register Low Low
CAN_MODATA38LL_DB0	SET	0
CAN_MODATA38LL_DB1	SET	0

; Message Object 39 Data Register High High
CAN_MODATA39HH_DB6	SET	0
CAN_MODATA39HH_DB7	SET	0

; Message Object 39 Data Register High Low
CAN_MODATA39HL_DB4	SET	0
CAN_MODATA39HL_DB5	SET	0

; Message Object 39 Data Register Low High
CAN_MODATA39LH_DB2	SET	0
CAN_MODATA39LH_DB3	SET	0

; Message Object 39 Data Register Low Low
CAN_MODATA39LL_DB0	SET	0
CAN_MODATA39LL_DB1	SET	0

; Message Object 3 Data Register High High
CAN_MODATA3HH_DB6	SET	0
CAN_MODATA3HH_DB7	SET	0

; Message Object 3 Data Register High Low
CAN_MODATA3HL_DB4	SET	0
CAN_MODATA3HL_DB5	SET	0

; Message Object 3 Data Register Low High
CAN_MODATA3LH_DB2	SET	0
CAN_MODATA3LH_DB3	SET	0

; Message Object 3 Data Register Low Low
CAN_MODATA3LL_DB0	SET	0
CAN_MODATA3LL_DB1	SET	0

; Message Object 40 Data Register High High
CAN_MODATA40HH_DB6	SET	0
CAN_MODATA40HH_DB7	SET	0

; Message Object 40 Data Register High Low
CAN_MODATA40HL_DB4	SET	0
CAN_MODATA40HL_DB5	SET	0

; Message Object 40 Data Register Low High
CAN_MODATA40LH_DB2	SET	0
CAN_MODATA40LH_DB3	SET	0

; Message Object 40 Data Register Low Low
CAN_MODATA40LL_DB0	SET	0
CAN_MODATA40LL_DB1	SET	0

; Message Object 41 Data Register High High
CAN_MODATA41HH_DB6	SET	0
CAN_MODATA41HH_DB7	SET	0

; Message Object 41 Data Register High Low
CAN_MODATA41HL_DB4	SET	0
CAN_MODATA41HL_DB5	SET	0

; Message Object 41 Data Register Low High
CAN_MODATA41LH_DB2	SET	0
CAN_MODATA41LH_DB3	SET	0

; Message Object 41 Data Register Low Low
CAN_MODATA41LL_DB0	SET	0
CAN_MODATA41LL_DB1	SET	0

; Message Object 42 Data Register High High
CAN_MODATA42HH_DB6	SET	0
CAN_MODATA42HH_DB7	SET	0

; Message Object 42 Data Register High Low
CAN_MODATA42HL_DB4	SET	0
CAN_MODATA42HL_DB5	SET	0

; Message Object 42 Data Register Low High
CAN_MODATA42LH_DB2	SET	0
CAN_MODATA42LH_DB3	SET	0

; Message Object 42 Data Register Low Low
CAN_MODATA42LL_DB0	SET	0
CAN_MODATA42LL_DB1	SET	0

; Message Object 43 Data Register High High
CAN_MODATA43HH_DB6	SET	0
CAN_MODATA43HH_DB7	SET	0

; Message Object 43 Data Register High Low
CAN_MODATA43HL_DB4	SET	0
CAN_MODATA43HL_DB5	SET	0

; Message Object 43 Data Register Low High
CAN_MODATA43LH_DB2	SET	0
CAN_MODATA43LH_DB3	SET	0

; Message Object 43 Data Register Low Low
CAN_MODATA43LL_DB0	SET	0
CAN_MODATA43LL_DB1	SET	0

; Message Object 44 Data Register High High
CAN_MODATA44HH_DB6	SET	0
CAN_MODATA44HH_DB7	SET	0

; Message Object 44 Data Register High Low
CAN_MODATA44HL_DB4	SET	0
CAN_MODATA44HL_DB5	SET	0

; Message Object 44 Data Register Low High
CAN_MODATA44LH_DB2	SET	0
CAN_MODATA44LH_DB3	SET	0

; Message Object 44 Data Register Low Low
CAN_MODATA44LL_DB0	SET	0
CAN_MODATA44LL_DB1	SET	0

; Message Object 45 Data Register High High
CAN_MODATA45HH_DB6	SET	0
CAN_MODATA45HH_DB7	SET	0

; Message Object 45 Data Register High Low
CAN_MODATA45HL_DB4	SET	0
CAN_MODATA45HL_DB5	SET	0

; Message Object 45 Data Register Low High
CAN_MODATA45LH_DB2	SET	0
CAN_MODATA45LH_DB3	SET	0

; Message Object 45 Data Register Low Low
CAN_MODATA45LL_DB0	SET	0
CAN_MODATA45LL_DB1	SET	0

; Message Object 46 Data Register High High
CAN_MODATA46HH_DB6	SET	0
CAN_MODATA46HH_DB7	SET	0

; Message Object 46 Data Register High Low
CAN_MODATA46HL_DB4	SET	0
CAN_MODATA46HL_DB5	SET	0

; Message Object 46 Data Register Low High
CAN_MODATA46LH_DB2	SET	0
CAN_MODATA46LH_DB3	SET	0

; Message Object 46 Data Register Low Low
CAN_MODATA46LL_DB0	SET	0
CAN_MODATA46LL_DB1	SET	0

; Message Object 47 Data Register High High
CAN_MODATA47HH_DB6	SET	0
CAN_MODATA47HH_DB7	SET	0

; Message Object 47 Data Register High Low
CAN_MODATA47HL_DB4	SET	0
CAN_MODATA47HL_DB5	SET	0

; Message Object 47 Data Register Low High
CAN_MODATA47LH_DB2	SET	0
CAN_MODATA47LH_DB3	SET	0

; Message Object 47 Data Register Low Low
CAN_MODATA47LL_DB0	SET	0
CAN_MODATA47LL_DB1	SET	0

; Message Object 48 Data Register High High
CAN_MODATA48HH_DB6	SET	0
CAN_MODATA48HH_DB7	SET	0

; Message Object 48 Data Register High Low
CAN_MODATA48HL_DB4	SET	0
CAN_MODATA48HL_DB5	SET	0

; Message Object 48 Data Register Low High
CAN_MODATA48LH_DB2	SET	0
CAN_MODATA48LH_DB3	SET	0

; Message Object 48 Data Register Low Low
CAN_MODATA48LL_DB0	SET	0
CAN_MODATA48LL_DB1	SET	0

; Message Object 49 Data Register High High
CAN_MODATA49HH_DB6	SET	0
CAN_MODATA49HH_DB7	SET	0

; Message Object 49 Data Register High Low
CAN_MODATA49HL_DB4	SET	0
CAN_MODATA49HL_DB5	SET	0

; Message Object 49 Data Register Low High
CAN_MODATA49LH_DB2	SET	0
CAN_MODATA49LH_DB3	SET	0

; Message Object 49 Data Register Low Low
CAN_MODATA49LL_DB0	SET	0
CAN_MODATA49LL_DB1	SET	0

; Message Object 4 Data Register High High
CAN_MODATA4HH_DB6	SET	0
CAN_MODATA4HH_DB7	SET	0

; Message Object 4 Data Register High Low
CAN_MODATA4HL_DB4	SET	0
CAN_MODATA4HL_DB5	SET	0

; Message Object 4 Data Register Low High
CAN_MODATA4LH_DB2	SET	0
CAN_MODATA4LH_DB3	SET	0

; Message Object 4 Data Register Low Low
CAN_MODATA4LL_DB0	SET	0
CAN_MODATA4LL_DB1	SET	0

; Message Object 50 Data Register High High
CAN_MODATA50HH_DB6	SET	0
CAN_MODATA50HH_DB7	SET	0

; Message Object 50 Data Register High Low
CAN_MODATA50HL_DB4	SET	0
CAN_MODATA50HL_DB5	SET	0

; Message Object 50 Data Register Low High
CAN_MODATA50LH_DB2	SET	0
CAN_MODATA50LH_DB3	SET	0

; Message Object 50 Data Register Low Low
CAN_MODATA50LL_DB0	SET	0
CAN_MODATA50LL_DB1	SET	0

; Message Object 51 Data Register High High
CAN_MODATA51HH_DB6	SET	0
CAN_MODATA51HH_DB7	SET	0

; Message Object 51 Data Register High Low
CAN_MODATA51HL_DB4	SET	0
CAN_MODATA51HL_DB5	SET	0

; Message Object 51 Data Register Low High
CAN_MODATA51LH_DB2	SET	0
CAN_MODATA51LH_DB3	SET	0

; Message Object 51 Data Register Low Low
CAN_MODATA51LL_DB0	SET	0
CAN_MODATA51LL_DB1	SET	0

; Message Object 52 Data Register High High
CAN_MODATA52HH_DB6	SET	0
CAN_MODATA52HH_DB7	SET	0

; Message Object 52 Data Register High Low
CAN_MODATA52HL_DB4	SET	0
CAN_MODATA52HL_DB5	SET	0

; Message Object 52 Data Register Low High
CAN_MODATA52LH_DB2	SET	0
CAN_MODATA52LH_DB3	SET	0

; Message Object 52 Data Register Low Low
CAN_MODATA52LL_DB0	SET	0
CAN_MODATA52LL_DB1	SET	0

; Message Object 53 Data Register High High
CAN_MODATA53HH_DB6	SET	0
CAN_MODATA53HH_DB7	SET	0

; Message Object 53 Data Register High Low
CAN_MODATA53HL_DB4	SET	0
CAN_MODATA53HL_DB5	SET	0

; Message Object 53 Data Register Low High
CAN_MODATA53LH_DB2	SET	0
CAN_MODATA53LH_DB3	SET	0

; Message Object 53 Data Register Low Low
CAN_MODATA53LL_DB0	SET	0
CAN_MODATA53LL_DB1	SET	0

; Message Object 54 Data Register High High
CAN_MODATA54HH_DB6	SET	0
CAN_MODATA54HH_DB7	SET	0

; Message Object 54 Data Register High Low
CAN_MODATA54HL_DB4	SET	0
CAN_MODATA54HL_DB5	SET	0

; Message Object 54 Data Register Low High
CAN_MODATA54LH_DB2	SET	0
CAN_MODATA54LH_DB3	SET	0

; Message Object 54 Data Register Low Low
CAN_MODATA54LL_DB0	SET	0
CAN_MODATA54LL_DB1	SET	0

; Message Object 55 Data Register High High
CAN_MODATA55HH_DB6	SET	0
CAN_MODATA55HH_DB7	SET	0

; Message Object 55 Data Register High Low
CAN_MODATA55HL_DB4	SET	0
CAN_MODATA55HL_DB5	SET	0

; Message Object 55 Data Register Low High
CAN_MODATA55LH_DB2	SET	0
CAN_MODATA55LH_DB3	SET	0

; Message Object 55 Data Register Low Low
CAN_MODATA55LL_DB0	SET	0
CAN_MODATA55LL_DB1	SET	0

; Message Object 56 Data Register High High
CAN_MODATA56HH_DB6	SET	0
CAN_MODATA56HH_DB7	SET	0

; Message Object 56 Data Register High Low
CAN_MODATA56HL_DB4	SET	0
CAN_MODATA56HL_DB5	SET	0

; Message Object 56 Data Register Low High
CAN_MODATA56LH_DB2	SET	0
CAN_MODATA56LH_DB3	SET	0

; Message Object 56 Data Register Low Low
CAN_MODATA56LL_DB0	SET	0
CAN_MODATA56LL_DB1	SET	0

; Message Object 57 Data Register High High
CAN_MODATA57HH_DB6	SET	0
CAN_MODATA57HH_DB7	SET	0

; Message Object 57 Data Register High Low
CAN_MODATA57HL_DB4	SET	0
CAN_MODATA57HL_DB5	SET	0

; Message Object 57 Data Register Low High
CAN_MODATA57LH_DB2	SET	0
CAN_MODATA57LH_DB3	SET	0

; Message Object 57 Data Register Low Low
CAN_MODATA57LL_DB0	SET	0
CAN_MODATA57LL_DB1	SET	0

; Message Object 58 Data Register High High
CAN_MODATA58HH_DB6	SET	0
CAN_MODATA58HH_DB7	SET	0

; Message Object 58 Data Register High Low
CAN_MODATA58HL_DB4	SET	0
CAN_MODATA58HL_DB5	SET	0

; Message Object 58 Data Register Low High
CAN_MODATA58LH_DB2	SET	0
CAN_MODATA58LH_DB3	SET	0

; Message Object 58 Data Register Low Low
CAN_MODATA58LL_DB0	SET	0
CAN_MODATA58LL_DB1	SET	0

; Message Object 59 Data Register High High
CAN_MODATA59HH_DB6	SET	0
CAN_MODATA59HH_DB7	SET	0

; Message Object 59 Data Register High Low
CAN_MODATA59HL_DB4	SET	0
CAN_MODATA59HL_DB5	SET	0

; Message Object 59 Data Register Low High
CAN_MODATA59LH_DB2	SET	0
CAN_MODATA59LH_DB3	SET	0

; Message Object 59 Data Register Low Low
CAN_MODATA59LL_DB0	SET	0
CAN_MODATA59LL_DB1	SET	0

; Message Object 5 Data Register High High
CAN_MODATA5HH_DB6	SET	0
CAN_MODATA5HH_DB7	SET	0

; Message Object 5 Data Register High Low
CAN_MODATA5HL_DB4	SET	0
CAN_MODATA5HL_DB5	SET	0

; Message Object 5 Data Register Low High
CAN_MODATA5LH_DB2	SET	0
CAN_MODATA5LH_DB3	SET	0

; Message Object 5 Data Register Low Low
CAN_MODATA5LL_DB0	SET	0
CAN_MODATA5LL_DB1	SET	0

; Message Object 60 Data Register High High
CAN_MODATA60HH_DB6	SET	0
CAN_MODATA60HH_DB7	SET	0

; Message Object 60 Data Register High Low
CAN_MODATA60HL_DB4	SET	0
CAN_MODATA60HL_DB5	SET	0

; Message Object 60 Data Register Low High
CAN_MODATA60LH_DB2	SET	0
CAN_MODATA60LH_DB3	SET	0

; Message Object 60 Data Register Low Low
CAN_MODATA60LL_DB0	SET	0
CAN_MODATA60LL_DB1	SET	0

; Message Object 61 Data Register High High
CAN_MODATA61HH_DB6	SET	0
CAN_MODATA61HH_DB7	SET	0

; Message Object 61 Data Register High Low
CAN_MODATA61HL_DB4	SET	0
CAN_MODATA61HL_DB5	SET	0

; Message Object 61 Data Register Low High
CAN_MODATA61LH_DB2	SET	0
CAN_MODATA61LH_DB3	SET	0

; Message Object 61 Data Register Low Low
CAN_MODATA61LL_DB0	SET	0
CAN_MODATA61LL_DB1	SET	0

; Message Object 62 Data Register High High
CAN_MODATA62HH_DB6	SET	0
CAN_MODATA62HH_DB7	SET	0

; Message Object 62 Data Register High Low
CAN_MODATA62HL_DB4	SET	0
CAN_MODATA62HL_DB5	SET	0

; Message Object 62 Data Register Low High
CAN_MODATA62LH_DB2	SET	0
CAN_MODATA62LH_DB3	SET	0

; Message Object 62 Data Register Low Low
CAN_MODATA62LL_DB0	SET	0
CAN_MODATA62LL_DB1	SET	0

; Message Object 63 Data Register High High
CAN_MODATA63HH_DB6	SET	0
CAN_MODATA63HH_DB7	SET	0

; Message Object 63 Data Register High Low
CAN_MODATA63HL_DB4	SET	0
CAN_MODATA63HL_DB5	SET	0

; Message Object 63 Data Register Low High
CAN_MODATA63LH_DB2	SET	0
CAN_MODATA63LH_DB3	SET	0

; Message Object 63 Data Register Low Low
CAN_MODATA63LL_DB0	SET	0
CAN_MODATA63LL_DB1	SET	0

; Message Object 64 Data Register High High
CAN_MODATA64HH_DB6	SET	0
CAN_MODATA64HH_DB7	SET	0

; Message Object 64 Data Register High Low
CAN_MODATA64HL_DB4	SET	0
CAN_MODATA64HL_DB5	SET	0

; Message Object 64 Data Register Low High
CAN_MODATA64LH_DB2	SET	0
CAN_MODATA64LH_DB3	SET	0

; Message Object 64 Data Register Low Low
CAN_MODATA64LL_DB0	SET	0
CAN_MODATA64LL_DB1	SET	0

; Message Object 65 Data Register High High
CAN_MODATA65HH_DB6	SET	0
CAN_MODATA65HH_DB7	SET	0

; Message Object 65 Data Register High Low
CAN_MODATA65HL_DB4	SET	0
CAN_MODATA65HL_DB5	SET	0

; Message Object 65 Data Register Low High
CAN_MODATA65LH_DB2	SET	0
CAN_MODATA65LH_DB3	SET	0

; Message Object 65 Data Register Low Low
CAN_MODATA65LL_DB0	SET	0
CAN_MODATA65LL_DB1	SET	0

; Message Object 66 Data Register High High
CAN_MODATA66HH_DB6	SET	0
CAN_MODATA66HH_DB7	SET	0

; Message Object 66 Data Register High Low
CAN_MODATA66HL_DB4	SET	0
CAN_MODATA66HL_DB5	SET	0

; Message Object 66 Data Register Low High
CAN_MODATA66LH_DB2	SET	0
CAN_MODATA66LH_DB3	SET	0

; Message Object 66 Data Register Low Low
CAN_MODATA66LL_DB0	SET	0
CAN_MODATA66LL_DB1	SET	0

; Message Object 67 Data Register High High
CAN_MODATA67HH_DB6	SET	0
CAN_MODATA67HH_DB7	SET	0

; Message Object 67 Data Register High Low
CAN_MODATA67HL_DB4	SET	0
CAN_MODATA67HL_DB5	SET	0

; Message Object 67 Data Register Low High
CAN_MODATA67LH_DB2	SET	0
CAN_MODATA67LH_DB3	SET	0

; Message Object 67 Data Register Low Low
CAN_MODATA67LL_DB0	SET	0
CAN_MODATA67LL_DB1	SET	0

; Message Object 68 Data Register High High
CAN_MODATA68HH_DB6	SET	0
CAN_MODATA68HH_DB7	SET	0

; Message Object 68 Data Register High Low
CAN_MODATA68HL_DB4	SET	0
CAN_MODATA68HL_DB5	SET	0

; Message Object 68 Data Register Low High
CAN_MODATA68LH_DB2	SET	0
CAN_MODATA68LH_DB3	SET	0

; Message Object 68 Data Register Low Low
CAN_MODATA68LL_DB0	SET	0
CAN_MODATA68LL_DB1	SET	0

; Message Object 69 Data Register High High
CAN_MODATA69HH_DB6	SET	0
CAN_MODATA69HH_DB7	SET	0

; Message Object 69 Data Register High Low
CAN_MODATA69HL_DB4	SET	0
CAN_MODATA69HL_DB5	SET	0

; Message Object 69 Data Register Low High
CAN_MODATA69LH_DB2	SET	0
CAN_MODATA69LH_DB3	SET	0

; Message Object 69 Data Register Low Low
CAN_MODATA69LL_DB0	SET	0
CAN_MODATA69LL_DB1	SET	0

; Message Object 6 Data Register High High
CAN_MODATA6HH_DB6	SET	0
CAN_MODATA6HH_DB7	SET	0

; Message Object 6 Data Register High Low
CAN_MODATA6HL_DB4	SET	0
CAN_MODATA6HL_DB5	SET	0

; Message Object 6 Data Register Low High
CAN_MODATA6LH_DB2	SET	0
CAN_MODATA6LH_DB3	SET	0

; Message Object 6 Data Register Low Low
CAN_MODATA6LL_DB0	SET	0
CAN_MODATA6LL_DB1	SET	0

; Message Object 70 Data Register High High
CAN_MODATA70HH_DB6	SET	0
CAN_MODATA70HH_DB7	SET	0

; Message Object 70 Data Register High Low
CAN_MODATA70HL_DB4	SET	0
CAN_MODATA70HL_DB5	SET	0

; Message Object 70 Data Register Low High
CAN_MODATA70LH_DB2	SET	0
CAN_MODATA70LH_DB3	SET	0

; Message Object 70 Data Register Low Low
CAN_MODATA70LL_DB0	SET	0
CAN_MODATA70LL_DB1	SET	0

; Message Object 71 Data Register High High
CAN_MODATA71HH_DB6	SET	0
CAN_MODATA71HH_DB7	SET	0

; Message Object 71 Data Register High Low
CAN_MODATA71HL_DB4	SET	0
CAN_MODATA71HL_DB5	SET	0

; Message Object 71 Data Register Low High
CAN_MODATA71LH_DB2	SET	0
CAN_MODATA71LH_DB3	SET	0

; Message Object 71 Data Register Low Low
CAN_MODATA71LL_DB0	SET	0
CAN_MODATA71LL_DB1	SET	0

; Message Object 72 Data Register High High
CAN_MODATA72HH_DB6	SET	0
CAN_MODATA72HH_DB7	SET	0

; Message Object 72 Data Register High Low
CAN_MODATA72HL_DB4	SET	0
CAN_MODATA72HL_DB5	SET	0

; Message Object 72 Data Register Low High
CAN_MODATA72LH_DB2	SET	0
CAN_MODATA72LH_DB3	SET	0

; Message Object 72 Data Register Low Low
CAN_MODATA72LL_DB0	SET	0
CAN_MODATA72LL_DB1	SET	0

; Message Object 73 Data Register High High
CAN_MODATA73HH_DB6	SET	0
CAN_MODATA73HH_DB7	SET	0

; Message Object 73 Data Register High Low
CAN_MODATA73HL_DB4	SET	0
CAN_MODATA73HL_DB5	SET	0

; Message Object 73 Data Register Low High
CAN_MODATA73LH_DB2	SET	0
CAN_MODATA73LH_DB3	SET	0

; Message Object 73 Data Register Low Low
CAN_MODATA73LL_DB0	SET	0
CAN_MODATA73LL_DB1	SET	0

; Message Object 74 Data Register High High
CAN_MODATA74HH_DB6	SET	0
CAN_MODATA74HH_DB7	SET	0

; Message Object 74 Data Register High Low
CAN_MODATA74HL_DB4	SET	0
CAN_MODATA74HL_DB5	SET	0

; Message Object 74 Data Register Low High
CAN_MODATA74LH_DB2	SET	0
CAN_MODATA74LH_DB3	SET	0

; Message Object 74 Data Register Low Low
CAN_MODATA74LL_DB0	SET	0
CAN_MODATA74LL_DB1	SET	0

; Message Object 75 Data Register High High
CAN_MODATA75HH_DB6	SET	0
CAN_MODATA75HH_DB7	SET	0

; Message Object 75 Data Register High Low
CAN_MODATA75HL_DB4	SET	0
CAN_MODATA75HL_DB5	SET	0

; Message Object 75 Data Register Low High
CAN_MODATA75LH_DB2	SET	0
CAN_MODATA75LH_DB3	SET	0

; Message Object 75 Data Register Low Low
CAN_MODATA75LL_DB0	SET	0
CAN_MODATA75LL_DB1	SET	0

; Message Object 76 Data Register High High
CAN_MODATA76HH_DB6	SET	0
CAN_MODATA76HH_DB7	SET	0

; Message Object 76 Data Register High Low
CAN_MODATA76HL_DB4	SET	0
CAN_MODATA76HL_DB5	SET	0

; Message Object 76 Data Register Low High
CAN_MODATA76LH_DB2	SET	0
CAN_MODATA76LH_DB3	SET	0

; Message Object 76 Data Register Low Low
CAN_MODATA76LL_DB0	SET	0
CAN_MODATA76LL_DB1	SET	0

; Message Object 77 Data Register High High
CAN_MODATA77HH_DB6	SET	0
CAN_MODATA77HH_DB7	SET	0

; Message Object 77 Data Register High Low
CAN_MODATA77HL_DB4	SET	0
CAN_MODATA77HL_DB5	SET	0

; Message Object 77 Data Register Low High
CAN_MODATA77LH_DB2	SET	0
CAN_MODATA77LH_DB3	SET	0

; Message Object 77 Data Register Low Low
CAN_MODATA77LL_DB0	SET	0
CAN_MODATA77LL_DB1	SET	0

; Message Object 78 Data Register High High
CAN_MODATA78HH_DB6	SET	0
CAN_MODATA78HH_DB7	SET	0

; Message Object 78 Data Register High Low
CAN_MODATA78HL_DB4	SET	0
CAN_MODATA78HL_DB5	SET	0

; Message Object 78 Data Register Low High
CAN_MODATA78LH_DB2	SET	0
CAN_MODATA78LH_DB3	SET	0

; Message Object 78 Data Register Low Low
CAN_MODATA78LL_DB0	SET	0
CAN_MODATA78LL_DB1	SET	0

; Message Object 79 Data Register High High
CAN_MODATA79HH_DB6	SET	0
CAN_MODATA79HH_DB7	SET	0

; Message Object 79 Data Register High Low
CAN_MODATA79HL_DB4	SET	0
CAN_MODATA79HL_DB5	SET	0

; Message Object 79 Data Register Low High
CAN_MODATA79LH_DB2	SET	0
CAN_MODATA79LH_DB3	SET	0

; Message Object 79 Data Register Low Low
CAN_MODATA79LL_DB0	SET	0
CAN_MODATA79LL_DB1	SET	0

; Message Object 7 Data Register High High
CAN_MODATA7HH_DB6	SET	0
CAN_MODATA7HH_DB7	SET	0

; Message Object 7 Data Register High Low
CAN_MODATA7HL_DB4	SET	0
CAN_MODATA7HL_DB5	SET	0

; Message Object 7 Data Register Low High
CAN_MODATA7LH_DB2	SET	0
CAN_MODATA7LH_DB3	SET	0

; Message Object 7 Data Register Low Low
CAN_MODATA7LL_DB0	SET	0
CAN_MODATA7LL_DB1	SET	0

; Message Object 80 Data Register High High
CAN_MODATA80HH_DB6	SET	0
CAN_MODATA80HH_DB7	SET	0

; Message Object 80 Data Register High Low
CAN_MODATA80HL_DB4	SET	0
CAN_MODATA80HL_DB5	SET	0

; Message Object 80 Data Register Low High
CAN_MODATA80LH_DB2	SET	0
CAN_MODATA80LH_DB3	SET	0

; Message Object 80 Data Register Low Low
CAN_MODATA80LL_DB0	SET	0
CAN_MODATA80LL_DB1	SET	0

; Message Object 81 Data Register High High
CAN_MODATA81HH_DB6	SET	0
CAN_MODATA81HH_DB7	SET	0

; Message Object 81 Data Register High Low
CAN_MODATA81HL_DB4	SET	0
CAN_MODATA81HL_DB5	SET	0

; Message Object 81 Data Register Low High
CAN_MODATA81LH_DB2	SET	0
CAN_MODATA81LH_DB3	SET	0

; Message Object 81 Data Register Low Low
CAN_MODATA81LL_DB0	SET	0
CAN_MODATA81LL_DB1	SET	0

; Message Object 82 Data Register High High
CAN_MODATA82HH_DB6	SET	0
CAN_MODATA82HH_DB7	SET	0

; Message Object 82 Data Register High Low
CAN_MODATA82HL_DB4	SET	0
CAN_MODATA82HL_DB5	SET	0

; Message Object 82 Data Register Low High
CAN_MODATA82LH_DB2	SET	0
CAN_MODATA82LH_DB3	SET	0

; Message Object 82 Data Register Low Low
CAN_MODATA82LL_DB0	SET	0
CAN_MODATA82LL_DB1	SET	0

; Message Object 83 Data Register High High
CAN_MODATA83HH_DB6	SET	0
CAN_MODATA83HH_DB7	SET	0

; Message Object 83 Data Register High Low
CAN_MODATA83HL_DB4	SET	0
CAN_MODATA83HL_DB5	SET	0

; Message Object 83 Data Register Low High
CAN_MODATA83LH_DB2	SET	0
CAN_MODATA83LH_DB3	SET	0

; Message Object 83 Data Register Low Low
CAN_MODATA83LL_DB0	SET	0
CAN_MODATA83LL_DB1	SET	0

; Message Object 84 Data Register High High
CAN_MODATA84HH_DB6	SET	0
CAN_MODATA84HH_DB7	SET	0

; Message Object 84 Data Register High Low
CAN_MODATA84HL_DB4	SET	0
CAN_MODATA84HL_DB5	SET	0

; Message Object 84 Data Register Low High
CAN_MODATA84LH_DB2	SET	0
CAN_MODATA84LH_DB3	SET	0

; Message Object 84 Data Register Low Low
CAN_MODATA84LL_DB0	SET	0
CAN_MODATA84LL_DB1	SET	0

; Message Object 85 Data Register High High
CAN_MODATA85HH_DB6	SET	0
CAN_MODATA85HH_DB7	SET	0

; Message Object 85 Data Register High Low
CAN_MODATA85HL_DB4	SET	0
CAN_MODATA85HL_DB5	SET	0

; Message Object 85 Data Register Low High
CAN_MODATA85LH_DB2	SET	0
CAN_MODATA85LH_DB3	SET	0

; Message Object 85 Data Register Low Low
CAN_MODATA85LL_DB0	SET	0
CAN_MODATA85LL_DB1	SET	0

; Message Object 86 Data Register High High
CAN_MODATA86HH_DB6	SET	0
CAN_MODATA86HH_DB7	SET	0

; Message Object 86 Data Register High Low
CAN_MODATA86HL_DB4	SET	0
CAN_MODATA86HL_DB5	SET	0

; Message Object 86 Data Register Low High
CAN_MODATA86LH_DB2	SET	0
CAN_MODATA86LH_DB3	SET	0

; Message Object 86 Data Register Low Low
CAN_MODATA86LL_DB0	SET	0
CAN_MODATA86LL_DB1	SET	0

; Message Object 87 Data Register High High
CAN_MODATA87HH_DB6	SET	0
CAN_MODATA87HH_DB7	SET	0

; Message Object 87 Data Register High Low
CAN_MODATA87HL_DB4	SET	0
CAN_MODATA87HL_DB5	SET	0

; Message Object 87 Data Register Low High
CAN_MODATA87LH_DB2	SET	0
CAN_MODATA87LH_DB3	SET	0

; Message Object 87 Data Register Low Low
CAN_MODATA87LL_DB0	SET	0
CAN_MODATA87LL_DB1	SET	0

; Message Object 88 Data Register High High
CAN_MODATA88HH_DB6	SET	0
CAN_MODATA88HH_DB7	SET	0

; Message Object 88 Data Register High Low
CAN_MODATA88HL_DB4	SET	0
CAN_MODATA88HL_DB5	SET	0

; Message Object 88 Data Register Low High
CAN_MODATA88LH_DB2	SET	0
CAN_MODATA88LH_DB3	SET	0

; Message Object 88 Data Register Low Low
CAN_MODATA88LL_DB0	SET	0
CAN_MODATA88LL_DB1	SET	0

; Message Object 89 Data Register High High
CAN_MODATA89HH_DB6	SET	0
CAN_MODATA89HH_DB7	SET	0

; Message Object 89 Data Register High Low
CAN_MODATA89HL_DB4	SET	0
CAN_MODATA89HL_DB5	SET	0

; Message Object 89 Data Register Low High
CAN_MODATA89LH_DB2	SET	0
CAN_MODATA89LH_DB3	SET	0

; Message Object 89 Data Register Low Low
CAN_MODATA89LL_DB0	SET	0
CAN_MODATA89LL_DB1	SET	0

; Message Object 8 Data Register High High
CAN_MODATA8HH_DB6	SET	0
CAN_MODATA8HH_DB7	SET	0

; Message Object 8 Data Register High Low
CAN_MODATA8HL_DB4	SET	0
CAN_MODATA8HL_DB5	SET	0

; Message Object 8 Data Register Low High
CAN_MODATA8LH_DB2	SET	0
CAN_MODATA8LH_DB3	SET	0

; Message Object 8 Data Register Low Low
CAN_MODATA8LL_DB0	SET	0
CAN_MODATA8LL_DB1	SET	0

; Message Object 90 Data Register High High
CAN_MODATA90HH_DB6	SET	0
CAN_MODATA90HH_DB7	SET	0

; Message Object 90 Data Register High Low
CAN_MODATA90HL_DB4	SET	0
CAN_MODATA90HL_DB5	SET	0

; Message Object 90 Data Register Low High
CAN_MODATA90LH_DB2	SET	0
CAN_MODATA90LH_DB3	SET	0

; Message Object 90 Data Register Low Low
CAN_MODATA90LL_DB0	SET	0
CAN_MODATA90LL_DB1	SET	0

; Message Object 91 Data Register High High
CAN_MODATA91HH_DB6	SET	0
CAN_MODATA91HH_DB7	SET	0

; Message Object 91 Data Register High Low
CAN_MODATA91HL_DB4	SET	0
CAN_MODATA91HL_DB5	SET	0

; Message Object 91 Data Register Low High
CAN_MODATA91LH_DB2	SET	0
CAN_MODATA91LH_DB3	SET	0

; Message Object 91 Data Register Low Low
CAN_MODATA91LL_DB0	SET	0
CAN_MODATA91LL_DB1	SET	0

; Message Object 92 Data Register High High
CAN_MODATA92HH_DB6	SET	0
CAN_MODATA92HH_DB7	SET	0

; Message Object 92 Data Register High Low
CAN_MODATA92HL_DB4	SET	0
CAN_MODATA92HL_DB5	SET	0

; Message Object 92 Data Register Low High
CAN_MODATA92LH_DB2	SET	0
CAN_MODATA92LH_DB3	SET	0

; Message Object 92 Data Register Low Low
CAN_MODATA92LL_DB0	SET	0
CAN_MODATA92LL_DB1	SET	0

; Message Object 93 Data Register High High
CAN_MODATA93HH_DB6	SET	0
CAN_MODATA93HH_DB7	SET	0

; Message Object 93 Data Register High Low
CAN_MODATA93HL_DB4	SET	0
CAN_MODATA93HL_DB5	SET	0

; Message Object 93 Data Register Low High
CAN_MODATA93LH_DB2	SET	0
CAN_MODATA93LH_DB3	SET	0

; Message Object 93 Data Register Low Low
CAN_MODATA93LL_DB0	SET	0
CAN_MODATA93LL_DB1	SET	0

; Message Object 94 Data Register High High
CAN_MODATA94HH_DB6	SET	0
CAN_MODATA94HH_DB7	SET	0

; Message Object 94 Data Register High Low
CAN_MODATA94HL_DB4	SET	0
CAN_MODATA94HL_DB5	SET	0

; Message Object 94 Data Register Low High
CAN_MODATA94LH_DB2	SET	0
CAN_MODATA94LH_DB3	SET	0

; Message Object 94 Data Register Low Low
CAN_MODATA94LL_DB0	SET	0
CAN_MODATA94LL_DB1	SET	0

; Message Object 95 Data Register High High
CAN_MODATA95HH_DB6	SET	0
CAN_MODATA95HH_DB7	SET	0

; Message Object 95 Data Register High Low
CAN_MODATA95HL_DB4	SET	0
CAN_MODATA95HL_DB5	SET	0

; Message Object 95 Data Register Low High
CAN_MODATA95LH_DB2	SET	0
CAN_MODATA95LH_DB3	SET	0

; Message Object 95 Data Register Low Low
CAN_MODATA95LL_DB0	SET	0
CAN_MODATA95LL_DB1	SET	0

; Message Object 96 Data Register High High
CAN_MODATA96HH_DB6	SET	0
CAN_MODATA96HH_DB7	SET	0

; Message Object 96 Data Register High Low
CAN_MODATA96HL_DB4	SET	0
CAN_MODATA96HL_DB5	SET	0

; Message Object 96 Data Register Low High
CAN_MODATA96LH_DB2	SET	0
CAN_MODATA96LH_DB3	SET	0

; Message Object 96 Data Register Low Low
CAN_MODATA96LL_DB0	SET	0
CAN_MODATA96LL_DB1	SET	0

; Message Object 97 Data Register High High
CAN_MODATA97HH_DB6	SET	0
CAN_MODATA97HH_DB7	SET	0

; Message Object 97 Data Register High Low
CAN_MODATA97HL_DB4	SET	0
CAN_MODATA97HL_DB5	SET	0

; Message Object 97 Data Register Low High
CAN_MODATA97LH_DB2	SET	0
CAN_MODATA97LH_DB3	SET	0

; Message Object 97 Data Register Low Low
CAN_MODATA97LL_DB0	SET	0
CAN_MODATA97LL_DB1	SET	0

; Message Object 98 Data Register High High
CAN_MODATA98HH_DB6	SET	0
CAN_MODATA98HH_DB7	SET	0

; Message Object 98 Data Register High Low
CAN_MODATA98HL_DB4	SET	0
CAN_MODATA98HL_DB5	SET	0

; Message Object 98 Data Register Low High
CAN_MODATA98LH_DB2	SET	0
CAN_MODATA98LH_DB3	SET	0

; Message Object 98 Data Register Low Low
CAN_MODATA98LL_DB0	SET	0
CAN_MODATA98LL_DB1	SET	0

; Message Object 99 Data Register High High
CAN_MODATA99HH_DB6	SET	0
CAN_MODATA99HH_DB7	SET	0

; Message Object 99 Data Register High Low
CAN_MODATA99HL_DB4	SET	0
CAN_MODATA99HL_DB5	SET	0

; Message Object 99 Data Register Low High
CAN_MODATA99LH_DB2	SET	0
CAN_MODATA99LH_DB3	SET	0

; Message Object 99 Data Register Low Low
CAN_MODATA99LL_DB0	SET	0
CAN_MODATA99LL_DB1	SET	0

; Message Object 9 Data Register High High
CAN_MODATA9HH_DB6	SET	0
CAN_MODATA9HH_DB7	SET	0

; Message Object 9 Data Register High Low
CAN_MODATA9HL_DB4	SET	0
CAN_MODATA9HL_DB5	SET	0

; Message Object 9 Data Register Low High
CAN_MODATA9LH_DB2	SET	0
CAN_MODATA9LH_DB3	SET	0

; Message Object 9 Data Register Low Low
CAN_MODATA9LL_DB0	SET	0
CAN_MODATA9LL_DB1	SET	0

; Message Object 0 Function Control Register High
CAN_MOFCR0H_DLC	SET	8
CAN_MOFCR0H_FRREN	SET	0
CAN_MOFCR0H_MSC	SET	0
CAN_MOFCR0H_OVIE	SET	0
CAN_MOFCR0H_RMM	SET	0
CAN_MOFCR0H_RXIE	SET	0
CAN_MOFCR0H_SDT	SET	0
CAN_MOFCR0H_STT	SET	0
CAN_MOFCR0H_TXIE	SET	0

; Message Object 0 Function Control Register Low
CAN_MOFCR0L_DATC	SET	0
CAN_MOFCR0L_DLCC	SET	0
CAN_MOFCR0L_GDFS	SET	0
CAN_MOFCR0L_IDC	SET	0
CAN_MOFCR0L_MMC	SET	0

; Message Object 100 Function Control Register High
CAN_MOFCR100H_DLC	SET	0
CAN_MOFCR100H_FRREN	SET	0
CAN_MOFCR100H_MSC	SET	0
CAN_MOFCR100H_OVIE	SET	0
CAN_MOFCR100H_RMM	SET	0
CAN_MOFCR100H_RXIE	SET	0
CAN_MOFCR100H_SDT	SET	0
CAN_MOFCR100H_STT	SET	0
CAN_MOFCR100H_TXIE	SET	0

; Message Object 100 Function Control Register Low
CAN_MOFCR100L_DATC	SET	0
CAN_MOFCR100L_DLCC	SET	0
CAN_MOFCR100L_GDFS	SET	0
CAN_MOFCR100L_IDC	SET	0
CAN_MOFCR100L_MMC	SET	0

; Message Object 101 Function Control Register High
CAN_MOFCR101H_DLC	SET	0
CAN_MOFCR101H_FRREN	SET	0
CAN_MOFCR101H_MSC	SET	0
CAN_MOFCR101H_OVIE	SET	0
CAN_MOFCR101H_RMM	SET	0
CAN_MOFCR101H_RXIE	SET	0
CAN_MOFCR101H_SDT	SET	0
CAN_MOFCR101H_STT	SET	0
CAN_MOFCR101H_TXIE	SET	0

; Message Object 101 Function Control Register Low
CAN_MOFCR101L_DATC	SET	0
CAN_MOFCR101L_DLCC	SET	0
CAN_MOFCR101L_GDFS	SET	0
CAN_MOFCR101L_IDC	SET	0
CAN_MOFCR101L_MMC	SET	0

; Message Object 102 Function Control Register High
CAN_MOFCR102H_DLC	SET	0
CAN_MOFCR102H_FRREN	SET	0
CAN_MOFCR102H_MSC	SET	0
CAN_MOFCR102H_OVIE	SET	0
CAN_MOFCR102H_RMM	SET	0
CAN_MOFCR102H_RXIE	SET	0
CAN_MOFCR102H_SDT	SET	0
CAN_MOFCR102H_STT	SET	0
CAN_MOFCR102H_TXIE	SET	0

; Message Object 102 Function Control Register Low
CAN_MOFCR102L_DATC	SET	0
CAN_MOFCR102L_DLCC	SET	0
CAN_MOFCR102L_GDFS	SET	0
CAN_MOFCR102L_IDC	SET	0
CAN_MOFCR102L_MMC	SET	0

; Message Object 103 Function Control Register High
CAN_MOFCR103H_DLC	SET	0
CAN_MOFCR103H_FRREN	SET	0
CAN_MOFCR103H_MSC	SET	0
CAN_MOFCR103H_OVIE	SET	0
CAN_MOFCR103H_RMM	SET	0
CAN_MOFCR103H_RXIE	SET	0
CAN_MOFCR103H_SDT	SET	0
CAN_MOFCR103H_STT	SET	0
CAN_MOFCR103H_TXIE	SET	0

; Message Object 103 Function Control Register Low
CAN_MOFCR103L_DATC	SET	0
CAN_MOFCR103L_DLCC	SET	0
CAN_MOFCR103L_GDFS	SET	0
CAN_MOFCR103L_IDC	SET	0
CAN_MOFCR103L_MMC	SET	0

; Message Object 104 Function Control Register High
CAN_MOFCR104H_DLC	SET	0
CAN_MOFCR104H_FRREN	SET	0
CAN_MOFCR104H_MSC	SET	0
CAN_MOFCR104H_OVIE	SET	0
CAN_MOFCR104H_RMM	SET	0
CAN_MOFCR104H_RXIE	SET	0
CAN_MOFCR104H_SDT	SET	0
CAN_MOFCR104H_STT	SET	0
CAN_MOFCR104H_TXIE	SET	0

; Message Object 104 Function Control Register Low
CAN_MOFCR104L_DATC	SET	0
CAN_MOFCR104L_DLCC	SET	0
CAN_MOFCR104L_GDFS	SET	0
CAN_MOFCR104L_IDC	SET	0
CAN_MOFCR104L_MMC	SET	0

; Message Object 105 Function Control Register High
CAN_MOFCR105H_DLC	SET	0
CAN_MOFCR105H_FRREN	SET	0
CAN_MOFCR105H_MSC	SET	0
CAN_MOFCR105H_OVIE	SET	0
CAN_MOFCR105H_RMM	SET	0
CAN_MOFCR105H_RXIE	SET	0
CAN_MOFCR105H_SDT	SET	0
CAN_MOFCR105H_STT	SET	0
CAN_MOFCR105H_TXIE	SET	0

; Message Object 105 Function Control Register Low
CAN_MOFCR105L_DATC	SET	0
CAN_MOFCR105L_DLCC	SET	0
CAN_MOFCR105L_GDFS	SET	0
CAN_MOFCR105L_IDC	SET	0
CAN_MOFCR105L_MMC	SET	0

; Message Object 106 Function Control Register High
CAN_MOFCR106H_DLC	SET	0
CAN_MOFCR106H_FRREN	SET	0
CAN_MOFCR106H_MSC	SET	0
CAN_MOFCR106H_OVIE	SET	0
CAN_MOFCR106H_RMM	SET	0
CAN_MOFCR106H_RXIE	SET	0
CAN_MOFCR106H_SDT	SET	0
CAN_MOFCR106H_STT	SET	0
CAN_MOFCR106H_TXIE	SET	0

; Message Object 106 Function Control Register Low
CAN_MOFCR106L_DATC	SET	0
CAN_MOFCR106L_DLCC	SET	0
CAN_MOFCR106L_GDFS	SET	0
CAN_MOFCR106L_IDC	SET	0
CAN_MOFCR106L_MMC	SET	0

; Message Object 107 Function Control Register High
CAN_MOFCR107H_DLC	SET	0
CAN_MOFCR107H_FRREN	SET	0
CAN_MOFCR107H_MSC	SET	0
CAN_MOFCR107H_OVIE	SET	0
CAN_MOFCR107H_RMM	SET	0
CAN_MOFCR107H_RXIE	SET	0
CAN_MOFCR107H_SDT	SET	0
CAN_MOFCR107H_STT	SET	0
CAN_MOFCR107H_TXIE	SET	0

; Message Object 107 Function Control Register Low
CAN_MOFCR107L_DATC	SET	0
CAN_MOFCR107L_DLCC	SET	0
CAN_MOFCR107L_GDFS	SET	0
CAN_MOFCR107L_IDC	SET	0
CAN_MOFCR107L_MMC	SET	0

; Message Object 108 Function Control Register High
CAN_MOFCR108H_DLC	SET	0
CAN_MOFCR108H_FRREN	SET	0
CAN_MOFCR108H_MSC	SET	0
CAN_MOFCR108H_OVIE	SET	0
CAN_MOFCR108H_RMM	SET	0
CAN_MOFCR108H_RXIE	SET	0
CAN_MOFCR108H_SDT	SET	0
CAN_MOFCR108H_STT	SET	0
CAN_MOFCR108H_TXIE	SET	0

; Message Object 108 Function Control Register Low
CAN_MOFCR108L_DATC	SET	0
CAN_MOFCR108L_DLCC	SET	0
CAN_MOFCR108L_GDFS	SET	0
CAN_MOFCR108L_IDC	SET	0
CAN_MOFCR108L_MMC	SET	0

; Message Object 109 Function Control Register High
CAN_MOFCR109H_DLC	SET	0
CAN_MOFCR109H_FRREN	SET	0
CAN_MOFCR109H_MSC	SET	0
CAN_MOFCR109H_OVIE	SET	0
CAN_MOFCR109H_RMM	SET	0
CAN_MOFCR109H_RXIE	SET	0
CAN_MOFCR109H_SDT	SET	0
CAN_MOFCR109H_STT	SET	0
CAN_MOFCR109H_TXIE	SET	0

; Message Object 109 Function Control Register Low
CAN_MOFCR109L_DATC	SET	0
CAN_MOFCR109L_DLCC	SET	0
CAN_MOFCR109L_GDFS	SET	0
CAN_MOFCR109L_IDC	SET	0
CAN_MOFCR109L_MMC	SET	0

; Message Object 10 Function Control Register High
CAN_MOFCR10H_DLC	SET	0
CAN_MOFCR10H_FRREN	SET	0
CAN_MOFCR10H_MSC	SET	0
CAN_MOFCR10H_OVIE	SET	0
CAN_MOFCR10H_RMM	SET	0
CAN_MOFCR10H_RXIE	SET	0
CAN_MOFCR10H_SDT	SET	0
CAN_MOFCR10H_STT	SET	0
CAN_MOFCR10H_TXIE	SET	0

; Message Object 10 Function Control Register Low
CAN_MOFCR10L_DATC	SET	0
CAN_MOFCR10L_DLCC	SET	0
CAN_MOFCR10L_GDFS	SET	0
CAN_MOFCR10L_IDC	SET	0
CAN_MOFCR10L_MMC	SET	0

; Message Object 110 Function Control Register High
CAN_MOFCR110H_DLC	SET	0
CAN_MOFCR110H_FRREN	SET	0
CAN_MOFCR110H_MSC	SET	0
CAN_MOFCR110H_OVIE	SET	0
CAN_MOFCR110H_RMM	SET	0
CAN_MOFCR110H_RXIE	SET	0
CAN_MOFCR110H_SDT	SET	0
CAN_MOFCR110H_STT	SET	0
CAN_MOFCR110H_TXIE	SET	0

; Message Object 110 Function Control Register Low
CAN_MOFCR110L_DATC	SET	0
CAN_MOFCR110L_DLCC	SET	0
CAN_MOFCR110L_GDFS	SET	0
CAN_MOFCR110L_IDC	SET	0
CAN_MOFCR110L_MMC	SET	0

; Message Object 111 Function Control Register High
CAN_MOFCR111H_DLC	SET	0
CAN_MOFCR111H_FRREN	SET	0
CAN_MOFCR111H_MSC	SET	0
CAN_MOFCR111H_OVIE	SET	0
CAN_MOFCR111H_RMM	SET	0
CAN_MOFCR111H_RXIE	SET	0
CAN_MOFCR111H_SDT	SET	0
CAN_MOFCR111H_STT	SET	0
CAN_MOFCR111H_TXIE	SET	0

; Message Object 111 Function Control Register Low
CAN_MOFCR111L_DATC	SET	0
CAN_MOFCR111L_DLCC	SET	0
CAN_MOFCR111L_GDFS	SET	0
CAN_MOFCR111L_IDC	SET	0
CAN_MOFCR111L_MMC	SET	0

; Message Object 112 Function Control Register High
CAN_MOFCR112H_DLC	SET	0
CAN_MOFCR112H_FRREN	SET	0
CAN_MOFCR112H_MSC	SET	0
CAN_MOFCR112H_OVIE	SET	0
CAN_MOFCR112H_RMM	SET	0
CAN_MOFCR112H_RXIE	SET	0
CAN_MOFCR112H_SDT	SET	0
CAN_MOFCR112H_STT	SET	0
CAN_MOFCR112H_TXIE	SET	0

; Message Object 112 Function Control Register Low
CAN_MOFCR112L_DATC	SET	0
CAN_MOFCR112L_DLCC	SET	0
CAN_MOFCR112L_GDFS	SET	0
CAN_MOFCR112L_IDC	SET	0
CAN_MOFCR112L_MMC	SET	0

; Message Object 113 Function Control Register High
CAN_MOFCR113H_DLC	SET	0
CAN_MOFCR113H_FRREN	SET	0
CAN_MOFCR113H_MSC	SET	0
CAN_MOFCR113H_OVIE	SET	0
CAN_MOFCR113H_RMM	SET	0
CAN_MOFCR113H_RXIE	SET	0
CAN_MOFCR113H_SDT	SET	0
CAN_MOFCR113H_STT	SET	0
CAN_MOFCR113H_TXIE	SET	0

; Message Object 113 Function Control Register Low
CAN_MOFCR113L_DATC	SET	0
CAN_MOFCR113L_DLCC	SET	0
CAN_MOFCR113L_GDFS	SET	0
CAN_MOFCR113L_IDC	SET	0
CAN_MOFCR113L_MMC	SET	0

; Message Object 114 Function Control Register High
CAN_MOFCR114H_DLC	SET	0
CAN_MOFCR114H_FRREN	SET	0
CAN_MOFCR114H_MSC	SET	0
CAN_MOFCR114H_OVIE	SET	0
CAN_MOFCR114H_RMM	SET	0
CAN_MOFCR114H_RXIE	SET	0
CAN_MOFCR114H_SDT	SET	0
CAN_MOFCR114H_STT	SET	0
CAN_MOFCR114H_TXIE	SET	0

; Message Object 114 Function Control Register Low
CAN_MOFCR114L_DATC	SET	0
CAN_MOFCR114L_DLCC	SET	0
CAN_MOFCR114L_GDFS	SET	0
CAN_MOFCR114L_IDC	SET	0
CAN_MOFCR114L_MMC	SET	0

; Message Object 115 Function Control Register High
CAN_MOFCR115H_DLC	SET	0
CAN_MOFCR115H_FRREN	SET	0
CAN_MOFCR115H_MSC	SET	0
CAN_MOFCR115H_OVIE	SET	0
CAN_MOFCR115H_RMM	SET	0
CAN_MOFCR115H_RXIE	SET	0
CAN_MOFCR115H_SDT	SET	0
CAN_MOFCR115H_STT	SET	0
CAN_MOFCR115H_TXIE	SET	0

; Message Object 115 Function Control Register Low
CAN_MOFCR115L_DATC	SET	0
CAN_MOFCR115L_DLCC	SET	0
CAN_MOFCR115L_GDFS	SET	0
CAN_MOFCR115L_IDC	SET	0
CAN_MOFCR115L_MMC	SET	0

; Message Object 116 Function Control Register High
CAN_MOFCR116H_DLC	SET	0
CAN_MOFCR116H_FRREN	SET	0
CAN_MOFCR116H_MSC	SET	0
CAN_MOFCR116H_OVIE	SET	0
CAN_MOFCR116H_RMM	SET	0
CAN_MOFCR116H_RXIE	SET	0
CAN_MOFCR116H_SDT	SET	0
CAN_MOFCR116H_STT	SET	0
CAN_MOFCR116H_TXIE	SET	0

; Message Object 116 Function Control Register Low
CAN_MOFCR116L_DATC	SET	0
CAN_MOFCR116L_DLCC	SET	0
CAN_MOFCR116L_GDFS	SET	0
CAN_MOFCR116L_IDC	SET	0
CAN_MOFCR116L_MMC	SET	0

; Message Object 117 Function Control Register High
CAN_MOFCR117H_DLC	SET	0
CAN_MOFCR117H_FRREN	SET	0
CAN_MOFCR117H_MSC	SET	0
CAN_MOFCR117H_OVIE	SET	0
CAN_MOFCR117H_RMM	SET	0
CAN_MOFCR117H_RXIE	SET	0
CAN_MOFCR117H_SDT	SET	0
CAN_MOFCR117H_STT	SET	0
CAN_MOFCR117H_TXIE	SET	0

; Message Object 117 Function Control Register Low
CAN_MOFCR117L_DATC	SET	0
CAN_MOFCR117L_DLCC	SET	0
CAN_MOFCR117L_GDFS	SET	0
CAN_MOFCR117L_IDC	SET	0
CAN_MOFCR117L_MMC	SET	0

; Message Object 118 Function Control Register High
CAN_MOFCR118H_DLC	SET	0
CAN_MOFCR118H_FRREN	SET	0
CAN_MOFCR118H_MSC	SET	0
CAN_MOFCR118H_OVIE	SET	0
CAN_MOFCR118H_RMM	SET	0
CAN_MOFCR118H_RXIE	SET	0
CAN_MOFCR118H_SDT	SET	0
CAN_MOFCR118H_STT	SET	0
CAN_MOFCR118H_TXIE	SET	0

; Message Object 118 Function Control Register Low
CAN_MOFCR118L_DATC	SET	0
CAN_MOFCR118L_DLCC	SET	0
CAN_MOFCR118L_GDFS	SET	0
CAN_MOFCR118L_IDC	SET	0
CAN_MOFCR118L_MMC	SET	0

; Message Object 119 Function Control Register High
CAN_MOFCR119H_DLC	SET	0
CAN_MOFCR119H_FRREN	SET	0
CAN_MOFCR119H_MSC	SET	0
CAN_MOFCR119H_OVIE	SET	0
CAN_MOFCR119H_RMM	SET	0
CAN_MOFCR119H_RXIE	SET	0
CAN_MOFCR119H_SDT	SET	0
CAN_MOFCR119H_STT	SET	0
CAN_MOFCR119H_TXIE	SET	0

; Message Object 119 Function Control Register Low
CAN_MOFCR119L_DATC	SET	0
CAN_MOFCR119L_DLCC	SET	0
CAN_MOFCR119L_GDFS	SET	0
CAN_MOFCR119L_IDC	SET	0
CAN_MOFCR119L_MMC	SET	0

; Message Object 11 Function Control Register High
CAN_MOFCR11H_DLC	SET	0
CAN_MOFCR11H_FRREN	SET	0
CAN_MOFCR11H_MSC	SET	0
CAN_MOFCR11H_OVIE	SET	0
CAN_MOFCR11H_RMM	SET	0
CAN_MOFCR11H_RXIE	SET	0
CAN_MOFCR11H_SDT	SET	0
CAN_MOFCR11H_STT	SET	0
CAN_MOFCR11H_TXIE	SET	0

; Message Object 11 Function Control Register Low
CAN_MOFCR11L_DATC	SET	0
CAN_MOFCR11L_DLCC	SET	0
CAN_MOFCR11L_GDFS	SET	0
CAN_MOFCR11L_IDC	SET	0
CAN_MOFCR11L_MMC	SET	0

; Message Object 120 Function Control Register High
CAN_MOFCR120H_DLC	SET	0
CAN_MOFCR120H_FRREN	SET	0
CAN_MOFCR120H_MSC	SET	0
CAN_MOFCR120H_OVIE	SET	0
CAN_MOFCR120H_RMM	SET	0
CAN_MOFCR120H_RXIE	SET	0
CAN_MOFCR120H_SDT	SET	0
CAN_MOFCR120H_STT	SET	0
CAN_MOFCR120H_TXIE	SET	0

; Message Object 120 Function Control Register Low
CAN_MOFCR120L_DATC	SET	0
CAN_MOFCR120L_DLCC	SET	0
CAN_MOFCR120L_GDFS	SET	0
CAN_MOFCR120L_IDC	SET	0
CAN_MOFCR120L_MMC	SET	0

; Message Object 121 Function Control Register High
CAN_MOFCR121H_DLC	SET	0
CAN_MOFCR121H_FRREN	SET	0
CAN_MOFCR121H_MSC	SET	0
CAN_MOFCR121H_OVIE	SET	0
CAN_MOFCR121H_RMM	SET	0
CAN_MOFCR121H_RXIE	SET	0
CAN_MOFCR121H_SDT	SET	0
CAN_MOFCR121H_STT	SET	0
CAN_MOFCR121H_TXIE	SET	0

; Message Object 121 Function Control Register Low
CAN_MOFCR121L_DATC	SET	0
CAN_MOFCR121L_DLCC	SET	0
CAN_MOFCR121L_GDFS	SET	0
CAN_MOFCR121L_IDC	SET	0
CAN_MOFCR121L_MMC	SET	0

; Message Object 122 Function Control Register High
CAN_MOFCR122H_DLC	SET	0
CAN_MOFCR122H_FRREN	SET	0
CAN_MOFCR122H_MSC	SET	0
CAN_MOFCR122H_OVIE	SET	0
CAN_MOFCR122H_RMM	SET	0
CAN_MOFCR122H_RXIE	SET	0
CAN_MOFCR122H_SDT	SET	0
CAN_MOFCR122H_STT	SET	0
CAN_MOFCR122H_TXIE	SET	0

; Message Object 122 Function Control Register Low
CAN_MOFCR122L_DATC	SET	0
CAN_MOFCR122L_DLCC	SET	0
CAN_MOFCR122L_GDFS	SET	0
CAN_MOFCR122L_IDC	SET	0
CAN_MOFCR122L_MMC	SET	0

; Message Object 123 Function Control Register High
CAN_MOFCR123H_DLC	SET	0
CAN_MOFCR123H_FRREN	SET	0
CAN_MOFCR123H_MSC	SET	0
CAN_MOFCR123H_OVIE	SET	0
CAN_MOFCR123H_RMM	SET	0
CAN_MOFCR123H_RXIE	SET	0
CAN_MOFCR123H_SDT	SET	0
CAN_MOFCR123H_STT	SET	0
CAN_MOFCR123H_TXIE	SET	0

; Message Object 123 Function Control Register Low
CAN_MOFCR123L_DATC	SET	0
CAN_MOFCR123L_DLCC	SET	0
CAN_MOFCR123L_GDFS	SET	0
CAN_MOFCR123L_IDC	SET	0
CAN_MOFCR123L_MMC	SET	0

; Message Object 124 Function Control Register High
CAN_MOFCR124H_DLC	SET	0
CAN_MOFCR124H_FRREN	SET	0
CAN_MOFCR124H_MSC	SET	0
CAN_MOFCR124H_OVIE	SET	0
CAN_MOFCR124H_RMM	SET	0
CAN_MOFCR124H_RXIE	SET	0
CAN_MOFCR124H_SDT	SET	0
CAN_MOFCR124H_STT	SET	0
CAN_MOFCR124H_TXIE	SET	0

; Message Object 124 Function Control Register Low
CAN_MOFCR124L_DATC	SET	0
CAN_MOFCR124L_DLCC	SET	0
CAN_MOFCR124L_GDFS	SET	0
CAN_MOFCR124L_IDC	SET	0
CAN_MOFCR124L_MMC	SET	0

; Message Object 125 Function Control Register High
CAN_MOFCR125H_DLC	SET	0
CAN_MOFCR125H_FRREN	SET	0
CAN_MOFCR125H_MSC	SET	0
CAN_MOFCR125H_OVIE	SET	0
CAN_MOFCR125H_RMM	SET	0
CAN_MOFCR125H_RXIE	SET	0
CAN_MOFCR125H_SDT	SET	0
CAN_MOFCR125H_STT	SET	0
CAN_MOFCR125H_TXIE	SET	0

; Message Object 125 Function Control Register Low
CAN_MOFCR125L_DATC	SET	0
CAN_MOFCR125L_DLCC	SET	0
CAN_MOFCR125L_GDFS	SET	0
CAN_MOFCR125L_IDC	SET	0
CAN_MOFCR125L_MMC	SET	0

; Message Object 126 Function Control Register High
CAN_MOFCR126H_DLC	SET	0
CAN_MOFCR126H_FRREN	SET	0
CAN_MOFCR126H_MSC	SET	0
CAN_MOFCR126H_OVIE	SET	0
CAN_MOFCR126H_RMM	SET	0
CAN_MOFCR126H_RXIE	SET	0
CAN_MOFCR126H_SDT	SET	0
CAN_MOFCR126H_STT	SET	0
CAN_MOFCR126H_TXIE	SET	0

; Message Object 126 Function Control Register Low
CAN_MOFCR126L_DATC	SET	0
CAN_MOFCR126L_DLCC	SET	0
CAN_MOFCR126L_GDFS	SET	0
CAN_MOFCR126L_IDC	SET	0
CAN_MOFCR126L_MMC	SET	0

; Message Object 127 Function Control Register High
CAN_MOFCR127H_DLC	SET	0
CAN_MOFCR127H_FRREN	SET	0
CAN_MOFCR127H_MSC	SET	0
CAN_MOFCR127H_OVIE	SET	0
CAN_MOFCR127H_RMM	SET	0
CAN_MOFCR127H_RXIE	SET	0
CAN_MOFCR127H_SDT	SET	0
CAN_MOFCR127H_STT	SET	0
CAN_MOFCR127H_TXIE	SET	0

; Message Object 127 Function Control Register Low
CAN_MOFCR127L_DATC	SET	0
CAN_MOFCR127L_DLCC	SET	0
CAN_MOFCR127L_GDFS	SET	0
CAN_MOFCR127L_IDC	SET	0
CAN_MOFCR127L_MMC	SET	0

; Message Object 12 Function Control Register High
CAN_MOFCR12H_DLC	SET	0
CAN_MOFCR12H_FRREN	SET	0
CAN_MOFCR12H_MSC	SET	0
CAN_MOFCR12H_OVIE	SET	0
CAN_MOFCR12H_RMM	SET	0
CAN_MOFCR12H_RXIE	SET	0
CAN_MOFCR12H_SDT	SET	0
CAN_MOFCR12H_STT	SET	0
CAN_MOFCR12H_TXIE	SET	0

; Message Object 12 Function Control Register Low
CAN_MOFCR12L_DATC	SET	0
CAN_MOFCR12L_DLCC	SET	0
CAN_MOFCR12L_GDFS	SET	0
CAN_MOFCR12L_IDC	SET	0
CAN_MOFCR12L_MMC	SET	0

; Message Object 13 Function Control Register High
CAN_MOFCR13H_DLC	SET	0
CAN_MOFCR13H_FRREN	SET	0
CAN_MOFCR13H_MSC	SET	0
CAN_MOFCR13H_OVIE	SET	0
CAN_MOFCR13H_RMM	SET	0
CAN_MOFCR13H_RXIE	SET	0
CAN_MOFCR13H_SDT	SET	0
CAN_MOFCR13H_STT	SET	0
CAN_MOFCR13H_TXIE	SET	0

; Message Object 13 Function Control Register Low
CAN_MOFCR13L_DATC	SET	0
CAN_MOFCR13L_DLCC	SET	0
CAN_MOFCR13L_GDFS	SET	0
CAN_MOFCR13L_IDC	SET	0
CAN_MOFCR13L_MMC	SET	0

; Message Object 14 Function Control Register High
CAN_MOFCR14H_DLC	SET	0
CAN_MOFCR14H_FRREN	SET	0
CAN_MOFCR14H_MSC	SET	0
CAN_MOFCR14H_OVIE	SET	0
CAN_MOFCR14H_RMM	SET	0
CAN_MOFCR14H_RXIE	SET	0
CAN_MOFCR14H_SDT	SET	0
CAN_MOFCR14H_STT	SET	0
CAN_MOFCR14H_TXIE	SET	0

; Message Object 14 Function Control Register Low
CAN_MOFCR14L_DATC	SET	0
CAN_MOFCR14L_DLCC	SET	0
CAN_MOFCR14L_GDFS	SET	0
CAN_MOFCR14L_IDC	SET	0
CAN_MOFCR14L_MMC	SET	0

; Message Object 15 Function Control Register High
CAN_MOFCR15H_DLC	SET	0
CAN_MOFCR15H_FRREN	SET	0
CAN_MOFCR15H_MSC	SET	0
CAN_MOFCR15H_OVIE	SET	0
CAN_MOFCR15H_RMM	SET	0
CAN_MOFCR15H_RXIE	SET	0
CAN_MOFCR15H_SDT	SET	0
CAN_MOFCR15H_STT	SET	0
CAN_MOFCR15H_TXIE	SET	0

; Message Object 15 Function Control Register Low
CAN_MOFCR15L_DATC	SET	0
CAN_MOFCR15L_DLCC	SET	0
CAN_MOFCR15L_GDFS	SET	0
CAN_MOFCR15L_IDC	SET	0
CAN_MOFCR15L_MMC	SET	0

; Message Object 16 Function Control Register High
CAN_MOFCR16H_DLC	SET	0
CAN_MOFCR16H_FRREN	SET	0
CAN_MOFCR16H_MSC	SET	0
CAN_MOFCR16H_OVIE	SET	0
CAN_MOFCR16H_RMM	SET	0
CAN_MOFCR16H_RXIE	SET	0
CAN_MOFCR16H_SDT	SET	0
CAN_MOFCR16H_STT	SET	0
CAN_MOFCR16H_TXIE	SET	0

; Message Object 16 Function Control Register Low
CAN_MOFCR16L_DATC	SET	0
CAN_MOFCR16L_DLCC	SET	0
CAN_MOFCR16L_GDFS	SET	0
CAN_MOFCR16L_IDC	SET	0
CAN_MOFCR16L_MMC	SET	0

; Message Object 17 Function Control Register High
CAN_MOFCR17H_DLC	SET	0
CAN_MOFCR17H_FRREN	SET	0
CAN_MOFCR17H_MSC	SET	0
CAN_MOFCR17H_OVIE	SET	0
CAN_MOFCR17H_RMM	SET	0
CAN_MOFCR17H_RXIE	SET	0
CAN_MOFCR17H_SDT	SET	0
CAN_MOFCR17H_STT	SET	0
CAN_MOFCR17H_TXIE	SET	0

; Message Object 17 Function Control Register Low
CAN_MOFCR17L_DATC	SET	0
CAN_MOFCR17L_DLCC	SET	0
CAN_MOFCR17L_GDFS	SET	0
CAN_MOFCR17L_IDC	SET	0
CAN_MOFCR17L_MMC	SET	0

; Message Object 18 Function Control Register High
CAN_MOFCR18H_DLC	SET	0
CAN_MOFCR18H_FRREN	SET	0
CAN_MOFCR18H_MSC	SET	0
CAN_MOFCR18H_OVIE	SET	0
CAN_MOFCR18H_RMM	SET	0
CAN_MOFCR18H_RXIE	SET	0
CAN_MOFCR18H_SDT	SET	0
CAN_MOFCR18H_STT	SET	0
CAN_MOFCR18H_TXIE	SET	0

; Message Object 18 Function Control Register Low
CAN_MOFCR18L_DATC	SET	0
CAN_MOFCR18L_DLCC	SET	0
CAN_MOFCR18L_GDFS	SET	0
CAN_MOFCR18L_IDC	SET	0
CAN_MOFCR18L_MMC	SET	0

; Message Object 19 Function Control Register High
CAN_MOFCR19H_DLC	SET	0
CAN_MOFCR19H_FRREN	SET	0
CAN_MOFCR19H_MSC	SET	0
CAN_MOFCR19H_OVIE	SET	0
CAN_MOFCR19H_RMM	SET	0
CAN_MOFCR19H_RXIE	SET	0
CAN_MOFCR19H_SDT	SET	0
CAN_MOFCR19H_STT	SET	0
CAN_MOFCR19H_TXIE	SET	0

; Message Object 19 Function Control Register Low
CAN_MOFCR19L_DATC	SET	0
CAN_MOFCR19L_DLCC	SET	0
CAN_MOFCR19L_GDFS	SET	0
CAN_MOFCR19L_IDC	SET	0
CAN_MOFCR19L_MMC	SET	0

; Message Object 1 Function Control Register High
CAN_MOFCR1H_DLC	SET	8
CAN_MOFCR1H_FRREN	SET	0
CAN_MOFCR1H_MSC	SET	0
CAN_MOFCR1H_OVIE	SET	0
CAN_MOFCR1H_RMM	SET	0
CAN_MOFCR1H_RXIE	SET	0
CAN_MOFCR1H_SDT	SET	0
CAN_MOFCR1H_STT	SET	0
CAN_MOFCR1H_TXIE	SET	0

; Message Object 1 Function Control Register Low
CAN_MOFCR1L_DATC	SET	0
CAN_MOFCR1L_DLCC	SET	0
CAN_MOFCR1L_GDFS	SET	0
CAN_MOFCR1L_IDC	SET	0
CAN_MOFCR1L_MMC	SET	0

; Message Object 20 Function Control Register High
CAN_MOFCR20H_DLC	SET	0
CAN_MOFCR20H_FRREN	SET	0
CAN_MOFCR20H_MSC	SET	0
CAN_MOFCR20H_OVIE	SET	0
CAN_MOFCR20H_RMM	SET	0
CAN_MOFCR20H_RXIE	SET	0
CAN_MOFCR20H_SDT	SET	0
CAN_MOFCR20H_STT	SET	0
CAN_MOFCR20H_TXIE	SET	0

; Message Object 20 Function Control Register Low
CAN_MOFCR20L_DATC	SET	0
CAN_MOFCR20L_DLCC	SET	0
CAN_MOFCR20L_GDFS	SET	0
CAN_MOFCR20L_IDC	SET	0
CAN_MOFCR20L_MMC	SET	0

; Message Object 21 Function Control Register High
CAN_MOFCR21H_DLC	SET	0
CAN_MOFCR21H_FRREN	SET	0
CAN_MOFCR21H_MSC	SET	0
CAN_MOFCR21H_OVIE	SET	0
CAN_MOFCR21H_RMM	SET	0
CAN_MOFCR21H_RXIE	SET	0
CAN_MOFCR21H_SDT	SET	0
CAN_MOFCR21H_STT	SET	0
CAN_MOFCR21H_TXIE	SET	0

; Message Object 21 Function Control Register Low
CAN_MOFCR21L_DATC	SET	0
CAN_MOFCR21L_DLCC	SET	0
CAN_MOFCR21L_GDFS	SET	0
CAN_MOFCR21L_IDC	SET	0
CAN_MOFCR21L_MMC	SET	0

; Message Object 22 Function Control Register High
CAN_MOFCR22H_DLC	SET	0
CAN_MOFCR22H_FRREN	SET	0
CAN_MOFCR22H_MSC	SET	0
CAN_MOFCR22H_OVIE	SET	0
CAN_MOFCR22H_RMM	SET	0
CAN_MOFCR22H_RXIE	SET	0
CAN_MOFCR22H_SDT	SET	0
CAN_MOFCR22H_STT	SET	0
CAN_MOFCR22H_TXIE	SET	0

; Message Object 22 Function Control Register Low
CAN_MOFCR22L_DATC	SET	0
CAN_MOFCR22L_DLCC	SET	0
CAN_MOFCR22L_GDFS	SET	0
CAN_MOFCR22L_IDC	SET	0
CAN_MOFCR22L_MMC	SET	0

; Message Object 23 Function Control Register High
CAN_MOFCR23H_DLC	SET	0
CAN_MOFCR23H_FRREN	SET	0
CAN_MOFCR23H_MSC	SET	0
CAN_MOFCR23H_OVIE	SET	0
CAN_MOFCR23H_RMM	SET	0
CAN_MOFCR23H_RXIE	SET	0
CAN_MOFCR23H_SDT	SET	0
CAN_MOFCR23H_STT	SET	0
CAN_MOFCR23H_TXIE	SET	0

; Message Object 23 Function Control Register Low
CAN_MOFCR23L_DATC	SET	0
CAN_MOFCR23L_DLCC	SET	0
CAN_MOFCR23L_GDFS	SET	0
CAN_MOFCR23L_IDC	SET	0
CAN_MOFCR23L_MMC	SET	0

; Message Object 24 Function Control Register High
CAN_MOFCR24H_DLC	SET	0
CAN_MOFCR24H_FRREN	SET	0
CAN_MOFCR24H_MSC	SET	0
CAN_MOFCR24H_OVIE	SET	0
CAN_MOFCR24H_RMM	SET	0
CAN_MOFCR24H_RXIE	SET	0
CAN_MOFCR24H_SDT	SET	0
CAN_MOFCR24H_STT	SET	0
CAN_MOFCR24H_TXIE	SET	0

; Message Object 24 Function Control Register Low
CAN_MOFCR24L_DATC	SET	0
CAN_MOFCR24L_DLCC	SET	0
CAN_MOFCR24L_GDFS	SET	0
CAN_MOFCR24L_IDC	SET	0
CAN_MOFCR24L_MMC	SET	0

; Message Object 25 Function Control Register High
CAN_MOFCR25H_DLC	SET	0
CAN_MOFCR25H_FRREN	SET	0
CAN_MOFCR25H_MSC	SET	0
CAN_MOFCR25H_OVIE	SET	0
CAN_MOFCR25H_RMM	SET	0
CAN_MOFCR25H_RXIE	SET	0
CAN_MOFCR25H_SDT	SET	0
CAN_MOFCR25H_STT	SET	0
CAN_MOFCR25H_TXIE	SET	0

; Message Object 25 Function Control Register Low
CAN_MOFCR25L_DATC	SET	0
CAN_MOFCR25L_DLCC	SET	0
CAN_MOFCR25L_GDFS	SET	0
CAN_MOFCR25L_IDC	SET	0
CAN_MOFCR25L_MMC	SET	0

; Message Object 26 Function Control Register High
CAN_MOFCR26H_DLC	SET	0
CAN_MOFCR26H_FRREN	SET	0
CAN_MOFCR26H_MSC	SET	0
CAN_MOFCR26H_OVIE	SET	0
CAN_MOFCR26H_RMM	SET	0
CAN_MOFCR26H_RXIE	SET	0
CAN_MOFCR26H_SDT	SET	0
CAN_MOFCR26H_STT	SET	0
CAN_MOFCR26H_TXIE	SET	0

; Message Object 26 Function Control Register Low
CAN_MOFCR26L_DATC	SET	0
CAN_MOFCR26L_DLCC	SET	0
CAN_MOFCR26L_GDFS	SET	0
CAN_MOFCR26L_IDC	SET	0
CAN_MOFCR26L_MMC	SET	0

; Message Object 27 Function Control Register High
CAN_MOFCR27H_DLC	SET	0
CAN_MOFCR27H_FRREN	SET	0
CAN_MOFCR27H_MSC	SET	0
CAN_MOFCR27H_OVIE	SET	0
CAN_MOFCR27H_RMM	SET	0
CAN_MOFCR27H_RXIE	SET	0
CAN_MOFCR27H_SDT	SET	0
CAN_MOFCR27H_STT	SET	0
CAN_MOFCR27H_TXIE	SET	0

; Message Object 27 Function Control Register Low
CAN_MOFCR27L_DATC	SET	0
CAN_MOFCR27L_DLCC	SET	0
CAN_MOFCR27L_GDFS	SET	0
CAN_MOFCR27L_IDC	SET	0
CAN_MOFCR27L_MMC	SET	0

; Message Object 28 Function Control Register High
CAN_MOFCR28H_DLC	SET	0
CAN_MOFCR28H_FRREN	SET	0
CAN_MOFCR28H_MSC	SET	0
CAN_MOFCR28H_OVIE	SET	0
CAN_MOFCR28H_RMM	SET	0
CAN_MOFCR28H_RXIE	SET	0
CAN_MOFCR28H_SDT	SET	0
CAN_MOFCR28H_STT	SET	0
CAN_MOFCR28H_TXIE	SET	0

; Message Object 28 Function Control Register Low
CAN_MOFCR28L_DATC	SET	0
CAN_MOFCR28L_DLCC	SET	0
CAN_MOFCR28L_GDFS	SET	0
CAN_MOFCR28L_IDC	SET	0
CAN_MOFCR28L_MMC	SET	0

; Message Object 29 Function Control Register High
CAN_MOFCR29H_DLC	SET	0
CAN_MOFCR29H_FRREN	SET	0
CAN_MOFCR29H_MSC	SET	0
CAN_MOFCR29H_OVIE	SET	0
CAN_MOFCR29H_RMM	SET	0
CAN_MOFCR29H_RXIE	SET	0
CAN_MOFCR29H_SDT	SET	0
CAN_MOFCR29H_STT	SET	0
CAN_MOFCR29H_TXIE	SET	0

; Message Object 29 Function Control Register Low
CAN_MOFCR29L_DATC	SET	0
CAN_MOFCR29L_DLCC	SET	0
CAN_MOFCR29L_GDFS	SET	0
CAN_MOFCR29L_IDC	SET	0
CAN_MOFCR29L_MMC	SET	0

; Message Object 2 Function Control Register High
CAN_MOFCR2H_DLC	SET	8
CAN_MOFCR2H_FRREN	SET	0
CAN_MOFCR2H_MSC	SET	0
CAN_MOFCR2H_OVIE	SET	0
CAN_MOFCR2H_RMM	SET	0
CAN_MOFCR2H_RXIE	SET	0
CAN_MOFCR2H_SDT	SET	0
CAN_MOFCR2H_STT	SET	0
CAN_MOFCR2H_TXIE	SET	0

; Message Object 2 Function Control Register Low
CAN_MOFCR2L_DATC	SET	0
CAN_MOFCR2L_DLCC	SET	0
CAN_MOFCR2L_GDFS	SET	0
CAN_MOFCR2L_IDC	SET	0
CAN_MOFCR2L_MMC	SET	0

; Message Object 30 Function Control Register High
CAN_MOFCR30H_DLC	SET	0
CAN_MOFCR30H_FRREN	SET	0
CAN_MOFCR30H_MSC	SET	0
CAN_MOFCR30H_OVIE	SET	0
CAN_MOFCR30H_RMM	SET	0
CAN_MOFCR30H_RXIE	SET	0
CAN_MOFCR30H_SDT	SET	0
CAN_MOFCR30H_STT	SET	0
CAN_MOFCR30H_TXIE	SET	0

; Message Object 30 Function Control Register Low
CAN_MOFCR30L_DATC	SET	0
CAN_MOFCR30L_DLCC	SET	0
CAN_MOFCR30L_GDFS	SET	0
CAN_MOFCR30L_IDC	SET	0
CAN_MOFCR30L_MMC	SET	0

; Message Object 31 Function Control Register High
CAN_MOFCR31H_DLC	SET	0
CAN_MOFCR31H_FRREN	SET	0
CAN_MOFCR31H_MSC	SET	0
CAN_MOFCR31H_OVIE	SET	0
CAN_MOFCR31H_RMM	SET	0
CAN_MOFCR31H_RXIE	SET	0
CAN_MOFCR31H_SDT	SET	0
CAN_MOFCR31H_STT	SET	0
CAN_MOFCR31H_TXIE	SET	0

; Message Object 31 Function Control Register Low
CAN_MOFCR31L_DATC	SET	0
CAN_MOFCR31L_DLCC	SET	0
CAN_MOFCR31L_GDFS	SET	0
CAN_MOFCR31L_IDC	SET	0
CAN_MOFCR31L_MMC	SET	0

; Message Object 32 Function Control Register High
CAN_MOFCR32H_DLC	SET	0
CAN_MOFCR32H_FRREN	SET	0
CAN_MOFCR32H_MSC	SET	0
CAN_MOFCR32H_OVIE	SET	0
CAN_MOFCR32H_RMM	SET	0
CAN_MOFCR32H_RXIE	SET	0
CAN_MOFCR32H_SDT	SET	0
CAN_MOFCR32H_STT	SET	0
CAN_MOFCR32H_TXIE	SET	0

; Message Object 32 Function Control Register Low
CAN_MOFCR32L_DATC	SET	0
CAN_MOFCR32L_DLCC	SET	0
CAN_MOFCR32L_GDFS	SET	0
CAN_MOFCR32L_IDC	SET	0
CAN_MOFCR32L_MMC	SET	0

; Message Object 33 Function Control Register High
CAN_MOFCR33H_DLC	SET	0
CAN_MOFCR33H_FRREN	SET	0
CAN_MOFCR33H_MSC	SET	0
CAN_MOFCR33H_OVIE	SET	0
CAN_MOFCR33H_RMM	SET	0
CAN_MOFCR33H_RXIE	SET	0
CAN_MOFCR33H_SDT	SET	0
CAN_MOFCR33H_STT	SET	0
CAN_MOFCR33H_TXIE	SET	0

; Message Object 33 Function Control Register Low
CAN_MOFCR33L_DATC	SET	0
CAN_MOFCR33L_DLCC	SET	0
CAN_MOFCR33L_GDFS	SET	0
CAN_MOFCR33L_IDC	SET	0
CAN_MOFCR33L_MMC	SET	0

; Message Object 34 Function Control Register High
CAN_MOFCR34H_DLC	SET	0
CAN_MOFCR34H_FRREN	SET	0
CAN_MOFCR34H_MSC	SET	0
CAN_MOFCR34H_OVIE	SET	0
CAN_MOFCR34H_RMM	SET	0
CAN_MOFCR34H_RXIE	SET	0
CAN_MOFCR34H_SDT	SET	0
CAN_MOFCR34H_STT	SET	0
CAN_MOFCR34H_TXIE	SET	0

; Message Object 34 Function Control Register Low
CAN_MOFCR34L_DATC	SET	0
CAN_MOFCR34L_DLCC	SET	0
CAN_MOFCR34L_GDFS	SET	0
CAN_MOFCR34L_IDC	SET	0
CAN_MOFCR34L_MMC	SET	0

; Message Object 35 Function Control Register High
CAN_MOFCR35H_DLC	SET	0
CAN_MOFCR35H_FRREN	SET	0
CAN_MOFCR35H_MSC	SET	0
CAN_MOFCR35H_OVIE	SET	0
CAN_MOFCR35H_RMM	SET	0
CAN_MOFCR35H_RXIE	SET	0
CAN_MOFCR35H_SDT	SET	0
CAN_MOFCR35H_STT	SET	0
CAN_MOFCR35H_TXIE	SET	0

; Message Object 35 Function Control Register Low
CAN_MOFCR35L_DATC	SET	0
CAN_MOFCR35L_DLCC	SET	0
CAN_MOFCR35L_GDFS	SET	0
CAN_MOFCR35L_IDC	SET	0
CAN_MOFCR35L_MMC	SET	0

; Message Object 36 Function Control Register High
CAN_MOFCR36H_DLC	SET	0
CAN_MOFCR36H_FRREN	SET	0
CAN_MOFCR36H_MSC	SET	0
CAN_MOFCR36H_OVIE	SET	0
CAN_MOFCR36H_RMM	SET	0
CAN_MOFCR36H_RXIE	SET	0
CAN_MOFCR36H_SDT	SET	0
CAN_MOFCR36H_STT	SET	0
CAN_MOFCR36H_TXIE	SET	0

; Message Object 36 Function Control Register Low
CAN_MOFCR36L_DATC	SET	0
CAN_MOFCR36L_DLCC	SET	0
CAN_MOFCR36L_GDFS	SET	0
CAN_MOFCR36L_IDC	SET	0
CAN_MOFCR36L_MMC	SET	0

; Message Object 37 Function Control Register High
CAN_MOFCR37H_DLC	SET	0
CAN_MOFCR37H_FRREN	SET	0
CAN_MOFCR37H_MSC	SET	0
CAN_MOFCR37H_OVIE	SET	0
CAN_MOFCR37H_RMM	SET	0
CAN_MOFCR37H_RXIE	SET	0
CAN_MOFCR37H_SDT	SET	0
CAN_MOFCR37H_STT	SET	0
CAN_MOFCR37H_TXIE	SET	0

; Message Object 37 Function Control Register Low
CAN_MOFCR37L_DATC	SET	0
CAN_MOFCR37L_DLCC	SET	0
CAN_MOFCR37L_GDFS	SET	0
CAN_MOFCR37L_IDC	SET	0
CAN_MOFCR37L_MMC	SET	0

; Message Object 38 Function Control Register High
CAN_MOFCR38H_DLC	SET	0
CAN_MOFCR38H_FRREN	SET	0
CAN_MOFCR38H_MSC	SET	0
CAN_MOFCR38H_OVIE	SET	0
CAN_MOFCR38H_RMM	SET	0
CAN_MOFCR38H_RXIE	SET	0
CAN_MOFCR38H_SDT	SET	0
CAN_MOFCR38H_STT	SET	0
CAN_MOFCR38H_TXIE	SET	0

; Message Object 38 Function Control Register Low
CAN_MOFCR38L_DATC	SET	0
CAN_MOFCR38L_DLCC	SET	0
CAN_MOFCR38L_GDFS	SET	0
CAN_MOFCR38L_IDC	SET	0
CAN_MOFCR38L_MMC	SET	0

; Message Object 39 Function Control Register High
CAN_MOFCR39H_DLC	SET	0
CAN_MOFCR39H_FRREN	SET	0
CAN_MOFCR39H_MSC	SET	0
CAN_MOFCR39H_OVIE	SET	0
CAN_MOFCR39H_RMM	SET	0
CAN_MOFCR39H_RXIE	SET	0
CAN_MOFCR39H_SDT	SET	0
CAN_MOFCR39H_STT	SET	0
CAN_MOFCR39H_TXIE	SET	0

; Message Object 39 Function Control Register Low
CAN_MOFCR39L_DATC	SET	0
CAN_MOFCR39L_DLCC	SET	0
CAN_MOFCR39L_GDFS	SET	0
CAN_MOFCR39L_IDC	SET	0
CAN_MOFCR39L_MMC	SET	0

; Message Object 3 Function Control Register High
CAN_MOFCR3H_DLC	SET	8
CAN_MOFCR3H_FRREN	SET	0
CAN_MOFCR3H_MSC	SET	0
CAN_MOFCR3H_OVIE	SET	0
CAN_MOFCR3H_RMM	SET	0
CAN_MOFCR3H_RXIE	SET	0
CAN_MOFCR3H_SDT	SET	0
CAN_MOFCR3H_STT	SET	0
CAN_MOFCR3H_TXIE	SET	0

; Message Object 3 Function Control Register Low
CAN_MOFCR3L_DATC	SET	0
CAN_MOFCR3L_DLCC	SET	0
CAN_MOFCR3L_GDFS	SET	0
CAN_MOFCR3L_IDC	SET	0
CAN_MOFCR3L_MMC	SET	0

; Message Object 40 Function Control Register High
CAN_MOFCR40H_DLC	SET	0
CAN_MOFCR40H_FRREN	SET	0
CAN_MOFCR40H_MSC	SET	0
CAN_MOFCR40H_OVIE	SET	0
CAN_MOFCR40H_RMM	SET	0
CAN_MOFCR40H_RXIE	SET	0
CAN_MOFCR40H_SDT	SET	0
CAN_MOFCR40H_STT	SET	0
CAN_MOFCR40H_TXIE	SET	0

; Message Object 40 Function Control Register Low
CAN_MOFCR40L_DATC	SET	0
CAN_MOFCR40L_DLCC	SET	0
CAN_MOFCR40L_GDFS	SET	0
CAN_MOFCR40L_IDC	SET	0
CAN_MOFCR40L_MMC	SET	0

; Message Object 41 Function Control Register High
CAN_MOFCR41H_DLC	SET	0
CAN_MOFCR41H_FRREN	SET	0
CAN_MOFCR41H_MSC	SET	0
CAN_MOFCR41H_OVIE	SET	0
CAN_MOFCR41H_RMM	SET	0
CAN_MOFCR41H_RXIE	SET	0
CAN_MOFCR41H_SDT	SET	0
CAN_MOFCR41H_STT	SET	0
CAN_MOFCR41H_TXIE	SET	0

; Message Object 41 Function Control Register Low
CAN_MOFCR41L_DATC	SET	0
CAN_MOFCR41L_DLCC	SET	0
CAN_MOFCR41L_GDFS	SET	0
CAN_MOFCR41L_IDC	SET	0
CAN_MOFCR41L_MMC	SET	0

; Message Object 42 Function Control Register High
CAN_MOFCR42H_DLC	SET	0
CAN_MOFCR42H_FRREN	SET	0
CAN_MOFCR42H_MSC	SET	0
CAN_MOFCR42H_OVIE	SET	0
CAN_MOFCR42H_RMM	SET	0
CAN_MOFCR42H_RXIE	SET	0
CAN_MOFCR42H_SDT	SET	0
CAN_MOFCR42H_STT	SET	0
CAN_MOFCR42H_TXIE	SET	0

; Message Object 42 Function Control Register Low
CAN_MOFCR42L_DATC	SET	0
CAN_MOFCR42L_DLCC	SET	0
CAN_MOFCR42L_GDFS	SET	0
CAN_MOFCR42L_IDC	SET	0
CAN_MOFCR42L_MMC	SET	0

; Message Object 43 Function Control Register High
CAN_MOFCR43H_DLC	SET	0
CAN_MOFCR43H_FRREN	SET	0
CAN_MOFCR43H_MSC	SET	0
CAN_MOFCR43H_OVIE	SET	0
CAN_MOFCR43H_RMM	SET	0
CAN_MOFCR43H_RXIE	SET	0
CAN_MOFCR43H_SDT	SET	0
CAN_MOFCR43H_STT	SET	0
CAN_MOFCR43H_TXIE	SET	0

; Message Object 43 Function Control Register Low
CAN_MOFCR43L_DATC	SET	0
CAN_MOFCR43L_DLCC	SET	0
CAN_MOFCR43L_GDFS	SET	0
CAN_MOFCR43L_IDC	SET	0
CAN_MOFCR43L_MMC	SET	0

; Message Object 44 Function Control Register High
CAN_MOFCR44H_DLC	SET	0
CAN_MOFCR44H_FRREN	SET	0
CAN_MOFCR44H_MSC	SET	0
CAN_MOFCR44H_OVIE	SET	0
CAN_MOFCR44H_RMM	SET	0
CAN_MOFCR44H_RXIE	SET	0
CAN_MOFCR44H_SDT	SET	0
CAN_MOFCR44H_STT	SET	0
CAN_MOFCR44H_TXIE	SET	0

; Message Object 44 Function Control Register Low
CAN_MOFCR44L_DATC	SET	0
CAN_MOFCR44L_DLCC	SET	0
CAN_MOFCR44L_GDFS	SET	0
CAN_MOFCR44L_IDC	SET	0
CAN_MOFCR44L_MMC	SET	0

; Message Object 45 Function Control Register High
CAN_MOFCR45H_DLC	SET	0
CAN_MOFCR45H_FRREN	SET	0
CAN_MOFCR45H_MSC	SET	0
CAN_MOFCR45H_OVIE	SET	0
CAN_MOFCR45H_RMM	SET	0
CAN_MOFCR45H_RXIE	SET	0
CAN_MOFCR45H_SDT	SET	0
CAN_MOFCR45H_STT	SET	0
CAN_MOFCR45H_TXIE	SET	0

; Message Object 45 Function Control Register Low
CAN_MOFCR45L_DATC	SET	0
CAN_MOFCR45L_DLCC	SET	0
CAN_MOFCR45L_GDFS	SET	0
CAN_MOFCR45L_IDC	SET	0
CAN_MOFCR45L_MMC	SET	0

; Message Object 46 Function Control Register High
CAN_MOFCR46H_DLC	SET	0
CAN_MOFCR46H_FRREN	SET	0
CAN_MOFCR46H_MSC	SET	0
CAN_MOFCR46H_OVIE	SET	0
CAN_MOFCR46H_RMM	SET	0
CAN_MOFCR46H_RXIE	SET	0
CAN_MOFCR46H_SDT	SET	0
CAN_MOFCR46H_STT	SET	0
CAN_MOFCR46H_TXIE	SET	0

; Message Object 46 Function Control Register Low
CAN_MOFCR46L_DATC	SET	0
CAN_MOFCR46L_DLCC	SET	0
CAN_MOFCR46L_GDFS	SET	0
CAN_MOFCR46L_IDC	SET	0
CAN_MOFCR46L_MMC	SET	0

; Message Object 47 Function Control Register High
CAN_MOFCR47H_DLC	SET	0
CAN_MOFCR47H_FRREN	SET	0
CAN_MOFCR47H_MSC	SET	0
CAN_MOFCR47H_OVIE	SET	0
CAN_MOFCR47H_RMM	SET	0
CAN_MOFCR47H_RXIE	SET	0
CAN_MOFCR47H_SDT	SET	0
CAN_MOFCR47H_STT	SET	0
CAN_MOFCR47H_TXIE	SET	0

; Message Object 47 Function Control Register Low
CAN_MOFCR47L_DATC	SET	0
CAN_MOFCR47L_DLCC	SET	0
CAN_MOFCR47L_GDFS	SET	0
CAN_MOFCR47L_IDC	SET	0
CAN_MOFCR47L_MMC	SET	0

; Message Object 48 Function Control Register High
CAN_MOFCR48H_DLC	SET	0
CAN_MOFCR48H_FRREN	SET	0
CAN_MOFCR48H_MSC	SET	0
CAN_MOFCR48H_OVIE	SET	0
CAN_MOFCR48H_RMM	SET	0
CAN_MOFCR48H_RXIE	SET	0
CAN_MOFCR48H_SDT	SET	0
CAN_MOFCR48H_STT	SET	0
CAN_MOFCR48H_TXIE	SET	0

; Message Object 48 Function Control Register Low
CAN_MOFCR48L_DATC	SET	0
CAN_MOFCR48L_DLCC	SET	0
CAN_MOFCR48L_GDFS	SET	0
CAN_MOFCR48L_IDC	SET	0
CAN_MOFCR48L_MMC	SET	0

; Message Object 49 Function Control Register High
CAN_MOFCR49H_DLC	SET	0
CAN_MOFCR49H_FRREN	SET	0
CAN_MOFCR49H_MSC	SET	0
CAN_MOFCR49H_OVIE	SET	0
CAN_MOFCR49H_RMM	SET	0
CAN_MOFCR49H_RXIE	SET	0
CAN_MOFCR49H_SDT	SET	0
CAN_MOFCR49H_STT	SET	0
CAN_MOFCR49H_TXIE	SET	0

; Message Object 49 Function Control Register Low
CAN_MOFCR49L_DATC	SET	0
CAN_MOFCR49L_DLCC	SET	0
CAN_MOFCR49L_GDFS	SET	0
CAN_MOFCR49L_IDC	SET	0
CAN_MOFCR49L_MMC	SET	0

; Message Object 4 Function Control Register High
CAN_MOFCR4H_DLC	SET	8
CAN_MOFCR4H_FRREN	SET	0
CAN_MOFCR4H_MSC	SET	0
CAN_MOFCR4H_OVIE	SET	0
CAN_MOFCR4H_RMM	SET	0
CAN_MOFCR4H_RXIE	SET	0
CAN_MOFCR4H_SDT	SET	0
CAN_MOFCR4H_STT	SET	0
CAN_MOFCR4H_TXIE	SET	0

; Message Object 4 Function Control Register Low
CAN_MOFCR4L_DATC	SET	0
CAN_MOFCR4L_DLCC	SET	0
CAN_MOFCR4L_GDFS	SET	0
CAN_MOFCR4L_IDC	SET	0
CAN_MOFCR4L_MMC	SET	0

; Message Object 50 Function Control Register High
CAN_MOFCR50H_DLC	SET	0
CAN_MOFCR50H_FRREN	SET	0
CAN_MOFCR50H_MSC	SET	0
CAN_MOFCR50H_OVIE	SET	0
CAN_MOFCR50H_RMM	SET	0
CAN_MOFCR50H_RXIE	SET	0
CAN_MOFCR50H_SDT	SET	0
CAN_MOFCR50H_STT	SET	0
CAN_MOFCR50H_TXIE	SET	0

; Message Object 50 Function Control Register Low
CAN_MOFCR50L_DATC	SET	0
CAN_MOFCR50L_DLCC	SET	0
CAN_MOFCR50L_GDFS	SET	0
CAN_MOFCR50L_IDC	SET	0
CAN_MOFCR50L_MMC	SET	0

; Message Object 51 Function Control Register High
CAN_MOFCR51H_DLC	SET	0
CAN_MOFCR51H_FRREN	SET	0
CAN_MOFCR51H_MSC	SET	0
CAN_MOFCR51H_OVIE	SET	0
CAN_MOFCR51H_RMM	SET	0
CAN_MOFCR51H_RXIE	SET	0
CAN_MOFCR51H_SDT	SET	0
CAN_MOFCR51H_STT	SET	0
CAN_MOFCR51H_TXIE	SET	0

; Message Object 51 Function Control Register Low
CAN_MOFCR51L_DATC	SET	0
CAN_MOFCR51L_DLCC	SET	0
CAN_MOFCR51L_GDFS	SET	0
CAN_MOFCR51L_IDC	SET	0
CAN_MOFCR51L_MMC	SET	0

; Message Object 52 Function Control Register High
CAN_MOFCR52H_DLC	SET	0
CAN_MOFCR52H_FRREN	SET	0
CAN_MOFCR52H_MSC	SET	0
CAN_MOFCR52H_OVIE	SET	0
CAN_MOFCR52H_RMM	SET	0
CAN_MOFCR52H_RXIE	SET	0
CAN_MOFCR52H_SDT	SET	0
CAN_MOFCR52H_STT	SET	0
CAN_MOFCR52H_TXIE	SET	0

; Message Object 52 Function Control Register Low
CAN_MOFCR52L_DATC	SET	0
CAN_MOFCR52L_DLCC	SET	0
CAN_MOFCR52L_GDFS	SET	0
CAN_MOFCR52L_IDC	SET	0
CAN_MOFCR52L_MMC	SET	0

; Message Object 53 Function Control Register High
CAN_MOFCR53H_DLC	SET	0
CAN_MOFCR53H_FRREN	SET	0
CAN_MOFCR53H_MSC	SET	0
CAN_MOFCR53H_OVIE	SET	0
CAN_MOFCR53H_RMM	SET	0
CAN_MOFCR53H_RXIE	SET	0
CAN_MOFCR53H_SDT	SET	0
CAN_MOFCR53H_STT	SET	0
CAN_MOFCR53H_TXIE	SET	0

; Message Object 53 Function Control Register Low
CAN_MOFCR53L_DATC	SET	0
CAN_MOFCR53L_DLCC	SET	0
CAN_MOFCR53L_GDFS	SET	0
CAN_MOFCR53L_IDC	SET	0
CAN_MOFCR53L_MMC	SET	0

; Message Object 54 Function Control Register High
CAN_MOFCR54H_DLC	SET	0
CAN_MOFCR54H_FRREN	SET	0
CAN_MOFCR54H_MSC	SET	0
CAN_MOFCR54H_OVIE	SET	0
CAN_MOFCR54H_RMM	SET	0
CAN_MOFCR54H_RXIE	SET	0
CAN_MOFCR54H_SDT	SET	0
CAN_MOFCR54H_STT	SET	0
CAN_MOFCR54H_TXIE	SET	0

; Message Object 54 Function Control Register Low
CAN_MOFCR54L_DATC	SET	0
CAN_MOFCR54L_DLCC	SET	0
CAN_MOFCR54L_GDFS	SET	0
CAN_MOFCR54L_IDC	SET	0
CAN_MOFCR54L_MMC	SET	0

; Message Object 55 Function Control Register High
CAN_MOFCR55H_DLC	SET	0
CAN_MOFCR55H_FRREN	SET	0
CAN_MOFCR55H_MSC	SET	0
CAN_MOFCR55H_OVIE	SET	0
CAN_MOFCR55H_RMM	SET	0
CAN_MOFCR55H_RXIE	SET	0
CAN_MOFCR55H_SDT	SET	0
CAN_MOFCR55H_STT	SET	0
CAN_MOFCR55H_TXIE	SET	0

; Message Object 55 Function Control Register Low
CAN_MOFCR55L_DATC	SET	0
CAN_MOFCR55L_DLCC	SET	0
CAN_MOFCR55L_GDFS	SET	0
CAN_MOFCR55L_IDC	SET	0
CAN_MOFCR55L_MMC	SET	0

; Message Object 56 Function Control Register High
CAN_MOFCR56H_DLC	SET	0
CAN_MOFCR56H_FRREN	SET	0
CAN_MOFCR56H_MSC	SET	0
CAN_MOFCR56H_OVIE	SET	0
CAN_MOFCR56H_RMM	SET	0
CAN_MOFCR56H_RXIE	SET	0
CAN_MOFCR56H_SDT	SET	0
CAN_MOFCR56H_STT	SET	0
CAN_MOFCR56H_TXIE	SET	0

; Message Object 56 Function Control Register Low
CAN_MOFCR56L_DATC	SET	0
CAN_MOFCR56L_DLCC	SET	0
CAN_MOFCR56L_GDFS	SET	0
CAN_MOFCR56L_IDC	SET	0
CAN_MOFCR56L_MMC	SET	0

; Message Object 57 Function Control Register High
CAN_MOFCR57H_DLC	SET	0
CAN_MOFCR57H_FRREN	SET	0
CAN_MOFCR57H_MSC	SET	0
CAN_MOFCR57H_OVIE	SET	0
CAN_MOFCR57H_RMM	SET	0
CAN_MOFCR57H_RXIE	SET	0
CAN_MOFCR57H_SDT	SET	0
CAN_MOFCR57H_STT	SET	0
CAN_MOFCR57H_TXIE	SET	0

; Message Object 57 Function Control Register Low
CAN_MOFCR57L_DATC	SET	0
CAN_MOFCR57L_DLCC	SET	0
CAN_MOFCR57L_GDFS	SET	0
CAN_MOFCR57L_IDC	SET	0
CAN_MOFCR57L_MMC	SET	0

; Message Object 58 Function Control Register High
CAN_MOFCR58H_DLC	SET	0
CAN_MOFCR58H_FRREN	SET	0
CAN_MOFCR58H_MSC	SET	0
CAN_MOFCR58H_OVIE	SET	0
CAN_MOFCR58H_RMM	SET	0
CAN_MOFCR58H_RXIE	SET	0
CAN_MOFCR58H_SDT	SET	0
CAN_MOFCR58H_STT	SET	0
CAN_MOFCR58H_TXIE	SET	0

; Message Object 58 Function Control Register Low
CAN_MOFCR58L_DATC	SET	0
CAN_MOFCR58L_DLCC	SET	0
CAN_MOFCR58L_GDFS	SET	0
CAN_MOFCR58L_IDC	SET	0
CAN_MOFCR58L_MMC	SET	0

; Message Object 59 Function Control Register High
CAN_MOFCR59H_DLC	SET	0
CAN_MOFCR59H_FRREN	SET	0
CAN_MOFCR59H_MSC	SET	0
CAN_MOFCR59H_OVIE	SET	0
CAN_MOFCR59H_RMM	SET	0
CAN_MOFCR59H_RXIE	SET	0
CAN_MOFCR59H_SDT	SET	0
CAN_MOFCR59H_STT	SET	0
CAN_MOFCR59H_TXIE	SET	0

; Message Object 59 Function Control Register Low
CAN_MOFCR59L_DATC	SET	0
CAN_MOFCR59L_DLCC	SET	0
CAN_MOFCR59L_GDFS	SET	0
CAN_MOFCR59L_IDC	SET	0
CAN_MOFCR59L_MMC	SET	0

; Message Object 5 Function Control Register High
CAN_MOFCR5H_DLC	SET	8
CAN_MOFCR5H_FRREN	SET	0
CAN_MOFCR5H_MSC	SET	0
CAN_MOFCR5H_OVIE	SET	0
CAN_MOFCR5H_RMM	SET	0
CAN_MOFCR5H_RXIE	SET	0
CAN_MOFCR5H_SDT	SET	0
CAN_MOFCR5H_STT	SET	0
CAN_MOFCR5H_TXIE	SET	0

; Message Object 5 Function Control Register Low
CAN_MOFCR5L_DATC	SET	0
CAN_MOFCR5L_DLCC	SET	0
CAN_MOFCR5L_GDFS	SET	0
CAN_MOFCR5L_IDC	SET	0
CAN_MOFCR5L_MMC	SET	0

; Message Object 60 Function Control Register High
CAN_MOFCR60H_DLC	SET	0
CAN_MOFCR60H_FRREN	SET	0
CAN_MOFCR60H_MSC	SET	0
CAN_MOFCR60H_OVIE	SET	0
CAN_MOFCR60H_RMM	SET	0
CAN_MOFCR60H_RXIE	SET	0
CAN_MOFCR60H_SDT	SET	0
CAN_MOFCR60H_STT	SET	0
CAN_MOFCR60H_TXIE	SET	0

; Message Object 60 Function Control Register Low
CAN_MOFCR60L_DATC	SET	0
CAN_MOFCR60L_DLCC	SET	0
CAN_MOFCR60L_GDFS	SET	0
CAN_MOFCR60L_IDC	SET	0
CAN_MOFCR60L_MMC	SET	0

; Message Object 61 Function Control Register High
CAN_MOFCR61H_DLC	SET	0
CAN_MOFCR61H_FRREN	SET	0
CAN_MOFCR61H_MSC	SET	0
CAN_MOFCR61H_OVIE	SET	0
CAN_MOFCR61H_RMM	SET	0
CAN_MOFCR61H_RXIE	SET	0
CAN_MOFCR61H_SDT	SET	0
CAN_MOFCR61H_STT	SET	0
CAN_MOFCR61H_TXIE	SET	0

; Message Object 61 Function Control Register Low
CAN_MOFCR61L_DATC	SET	0
CAN_MOFCR61L_DLCC	SET	0
CAN_MOFCR61L_GDFS	SET	0
CAN_MOFCR61L_IDC	SET	0
CAN_MOFCR61L_MMC	SET	0

; Message Object 62 Function Control Register High
CAN_MOFCR62H_DLC	SET	0
CAN_MOFCR62H_FRREN	SET	0
CAN_MOFCR62H_MSC	SET	0
CAN_MOFCR62H_OVIE	SET	0
CAN_MOFCR62H_RMM	SET	0
CAN_MOFCR62H_RXIE	SET	0
CAN_MOFCR62H_SDT	SET	0
CAN_MOFCR62H_STT	SET	0
CAN_MOFCR62H_TXIE	SET	0

; Message Object 62 Function Control Register Low
CAN_MOFCR62L_DATC	SET	0
CAN_MOFCR62L_DLCC	SET	0
CAN_MOFCR62L_GDFS	SET	0
CAN_MOFCR62L_IDC	SET	0
CAN_MOFCR62L_MMC	SET	0

; Message Object 63 Function Control Register High
CAN_MOFCR63H_DLC	SET	0
CAN_MOFCR63H_FRREN	SET	0
CAN_MOFCR63H_MSC	SET	0
CAN_MOFCR63H_OVIE	SET	0
CAN_MOFCR63H_RMM	SET	0
CAN_MOFCR63H_RXIE	SET	0
CAN_MOFCR63H_SDT	SET	0
CAN_MOFCR63H_STT	SET	0
CAN_MOFCR63H_TXIE	SET	0

; Message Object 63 Function Control Register Low
CAN_MOFCR63L_DATC	SET	0
CAN_MOFCR63L_DLCC	SET	0
CAN_MOFCR63L_GDFS	SET	0
CAN_MOFCR63L_IDC	SET	0
CAN_MOFCR63L_MMC	SET	0

; Message Object 64 Function Control Register High
CAN_MOFCR64H_DLC	SET	0
CAN_MOFCR64H_FRREN	SET	0
CAN_MOFCR64H_MSC	SET	0
CAN_MOFCR64H_OVIE	SET	0
CAN_MOFCR64H_RMM	SET	0
CAN_MOFCR64H_RXIE	SET	0
CAN_MOFCR64H_SDT	SET	0
CAN_MOFCR64H_STT	SET	0
CAN_MOFCR64H_TXIE	SET	0

; Message Object 64 Function Control Register Low
CAN_MOFCR64L_DATC	SET	0
CAN_MOFCR64L_DLCC	SET	0
CAN_MOFCR64L_GDFS	SET	0
CAN_MOFCR64L_IDC	SET	0
CAN_MOFCR64L_MMC	SET	0

; Message Object 65 Function Control Register High
CAN_MOFCR65H_DLC	SET	0
CAN_MOFCR65H_FRREN	SET	0
CAN_MOFCR65H_MSC	SET	0
CAN_MOFCR65H_OVIE	SET	0
CAN_MOFCR65H_RMM	SET	0
CAN_MOFCR65H_RXIE	SET	0
CAN_MOFCR65H_SDT	SET	0
CAN_MOFCR65H_STT	SET	0
CAN_MOFCR65H_TXIE	SET	0

; Message Object 65 Function Control Register Low
CAN_MOFCR65L_DATC	SET	0
CAN_MOFCR65L_DLCC	SET	0
CAN_MOFCR65L_GDFS	SET	0
CAN_MOFCR65L_IDC	SET	0
CAN_MOFCR65L_MMC	SET	0

; Message Object 66 Function Control Register High
CAN_MOFCR66H_DLC	SET	0
CAN_MOFCR66H_FRREN	SET	0
CAN_MOFCR66H_MSC	SET	0
CAN_MOFCR66H_OVIE	SET	0
CAN_MOFCR66H_RMM	SET	0
CAN_MOFCR66H_RXIE	SET	0
CAN_MOFCR66H_SDT	SET	0
CAN_MOFCR66H_STT	SET	0
CAN_MOFCR66H_TXIE	SET	0

; Message Object 66 Function Control Register Low
CAN_MOFCR66L_DATC	SET	0
CAN_MOFCR66L_DLCC	SET	0
CAN_MOFCR66L_GDFS	SET	0
CAN_MOFCR66L_IDC	SET	0
CAN_MOFCR66L_MMC	SET	0

; Message Object 67 Function Control Register High
CAN_MOFCR67H_DLC	SET	0
CAN_MOFCR67H_FRREN	SET	0
CAN_MOFCR67H_MSC	SET	0
CAN_MOFCR67H_OVIE	SET	0
CAN_MOFCR67H_RMM	SET	0
CAN_MOFCR67H_RXIE	SET	0
CAN_MOFCR67H_SDT	SET	0
CAN_MOFCR67H_STT	SET	0
CAN_MOFCR67H_TXIE	SET	0

; Message Object 67 Function Control Register Low
CAN_MOFCR67L_DATC	SET	0
CAN_MOFCR67L_DLCC	SET	0
CAN_MOFCR67L_GDFS	SET	0
CAN_MOFCR67L_IDC	SET	0
CAN_MOFCR67L_MMC	SET	0

; Message Object 68 Function Control Register High
CAN_MOFCR68H_DLC	SET	0
CAN_MOFCR68H_FRREN	SET	0
CAN_MOFCR68H_MSC	SET	0
CAN_MOFCR68H_OVIE	SET	0
CAN_MOFCR68H_RMM	SET	0
CAN_MOFCR68H_RXIE	SET	0
CAN_MOFCR68H_SDT	SET	0
CAN_MOFCR68H_STT	SET	0
CAN_MOFCR68H_TXIE	SET	0

; Message Object 68 Function Control Register Low
CAN_MOFCR68L_DATC	SET	0
CAN_MOFCR68L_DLCC	SET	0
CAN_MOFCR68L_GDFS	SET	0
CAN_MOFCR68L_IDC	SET	0
CAN_MOFCR68L_MMC	SET	0

; Message Object 69 Function Control Register High
CAN_MOFCR69H_DLC	SET	0
CAN_MOFCR69H_FRREN	SET	0
CAN_MOFCR69H_MSC	SET	0
CAN_MOFCR69H_OVIE	SET	0
CAN_MOFCR69H_RMM	SET	0
CAN_MOFCR69H_RXIE	SET	0
CAN_MOFCR69H_SDT	SET	0
CAN_MOFCR69H_STT	SET	0
CAN_MOFCR69H_TXIE	SET	0

; Message Object 69 Function Control Register Low
CAN_MOFCR69L_DATC	SET	0
CAN_MOFCR69L_DLCC	SET	0
CAN_MOFCR69L_GDFS	SET	0
CAN_MOFCR69L_IDC	SET	0
CAN_MOFCR69L_MMC	SET	0

; Message Object 6 Function Control Register High
CAN_MOFCR6H_DLC	SET	8
CAN_MOFCR6H_FRREN	SET	0
CAN_MOFCR6H_MSC	SET	0
CAN_MOFCR6H_OVIE	SET	0
CAN_MOFCR6H_RMM	SET	0
CAN_MOFCR6H_RXIE	SET	0
CAN_MOFCR6H_SDT	SET	0
CAN_MOFCR6H_STT	SET	0
CAN_MOFCR6H_TXIE	SET	0

; Message Object 6 Function Control Register Low
CAN_MOFCR6L_DATC	SET	0
CAN_MOFCR6L_DLCC	SET	0
CAN_MOFCR6L_GDFS	SET	0
CAN_MOFCR6L_IDC	SET	0
CAN_MOFCR6L_MMC	SET	0

; Message Object 70 Function Control Register High
CAN_MOFCR70H_DLC	SET	0
CAN_MOFCR70H_FRREN	SET	0
CAN_MOFCR70H_MSC	SET	0
CAN_MOFCR70H_OVIE	SET	0
CAN_MOFCR70H_RMM	SET	0
CAN_MOFCR70H_RXIE	SET	0
CAN_MOFCR70H_SDT	SET	0
CAN_MOFCR70H_STT	SET	0
CAN_MOFCR70H_TXIE	SET	0

; Message Object 70 Function Control Register Low
CAN_MOFCR70L_DATC	SET	0
CAN_MOFCR70L_DLCC	SET	0
CAN_MOFCR70L_GDFS	SET	0
CAN_MOFCR70L_IDC	SET	0
CAN_MOFCR70L_MMC	SET	0

; Message Object 71 Function Control Register High
CAN_MOFCR71H_DLC	SET	0
CAN_MOFCR71H_FRREN	SET	0
CAN_MOFCR71H_MSC	SET	0
CAN_MOFCR71H_OVIE	SET	0
CAN_MOFCR71H_RMM	SET	0
CAN_MOFCR71H_RXIE	SET	0
CAN_MOFCR71H_SDT	SET	0
CAN_MOFCR71H_STT	SET	0
CAN_MOFCR71H_TXIE	SET	0

; Message Object 71 Function Control Register Low
CAN_MOFCR71L_DATC	SET	0
CAN_MOFCR71L_DLCC	SET	0
CAN_MOFCR71L_GDFS	SET	0
CAN_MOFCR71L_IDC	SET	0
CAN_MOFCR71L_MMC	SET	0

; Message Object 72 Function Control Register High
CAN_MOFCR72H_DLC	SET	0
CAN_MOFCR72H_FRREN	SET	0
CAN_MOFCR72H_MSC	SET	0
CAN_MOFCR72H_OVIE	SET	0
CAN_MOFCR72H_RMM	SET	0
CAN_MOFCR72H_RXIE	SET	0
CAN_MOFCR72H_SDT	SET	0
CAN_MOFCR72H_STT	SET	0
CAN_MOFCR72H_TXIE	SET	0

; Message Object 72 Function Control Register Low
CAN_MOFCR72L_DATC	SET	0
CAN_MOFCR72L_DLCC	SET	0
CAN_MOFCR72L_GDFS	SET	0
CAN_MOFCR72L_IDC	SET	0
CAN_MOFCR72L_MMC	SET	0

; Message Object 73 Function Control Register High
CAN_MOFCR73H_DLC	SET	0
CAN_MOFCR73H_FRREN	SET	0
CAN_MOFCR73H_MSC	SET	0
CAN_MOFCR73H_OVIE	SET	0
CAN_MOFCR73H_RMM	SET	0
CAN_MOFCR73H_RXIE	SET	0
CAN_MOFCR73H_SDT	SET	0
CAN_MOFCR73H_STT	SET	0
CAN_MOFCR73H_TXIE	SET	0

; Message Object 73 Function Control Register Low
CAN_MOFCR73L_DATC	SET	0
CAN_MOFCR73L_DLCC	SET	0
CAN_MOFCR73L_GDFS	SET	0
CAN_MOFCR73L_IDC	SET	0
CAN_MOFCR73L_MMC	SET	0

; Message Object 74 Function Control Register High
CAN_MOFCR74H_DLC	SET	0
CAN_MOFCR74H_FRREN	SET	0
CAN_MOFCR74H_MSC	SET	0
CAN_MOFCR74H_OVIE	SET	0
CAN_MOFCR74H_RMM	SET	0
CAN_MOFCR74H_RXIE	SET	0
CAN_MOFCR74H_SDT	SET	0
CAN_MOFCR74H_STT	SET	0
CAN_MOFCR74H_TXIE	SET	0

; Message Object 74 Function Control Register Low
CAN_MOFCR74L_DATC	SET	0
CAN_MOFCR74L_DLCC	SET	0
CAN_MOFCR74L_GDFS	SET	0
CAN_MOFCR74L_IDC	SET	0
CAN_MOFCR74L_MMC	SET	0

; Message Object 75 Function Control Register High
CAN_MOFCR75H_DLC	SET	0
CAN_MOFCR75H_FRREN	SET	0
CAN_MOFCR75H_MSC	SET	0
CAN_MOFCR75H_OVIE	SET	0
CAN_MOFCR75H_RMM	SET	0
CAN_MOFCR75H_RXIE	SET	0
CAN_MOFCR75H_SDT	SET	0
CAN_MOFCR75H_STT	SET	0
CAN_MOFCR75H_TXIE	SET	0

; Message Object 75 Function Control Register Low
CAN_MOFCR75L_DATC	SET	0
CAN_MOFCR75L_DLCC	SET	0
CAN_MOFCR75L_GDFS	SET	0
CAN_MOFCR75L_IDC	SET	0
CAN_MOFCR75L_MMC	SET	0

; Message Object 76 Function Control Register High
CAN_MOFCR76H_DLC	SET	0
CAN_MOFCR76H_FRREN	SET	0
CAN_MOFCR76H_MSC	SET	0
CAN_MOFCR76H_OVIE	SET	0
CAN_MOFCR76H_RMM	SET	0
CAN_MOFCR76H_RXIE	SET	0
CAN_MOFCR76H_SDT	SET	0
CAN_MOFCR76H_STT	SET	0
CAN_MOFCR76H_TXIE	SET	0

; Message Object 76 Function Control Register Low
CAN_MOFCR76L_DATC	SET	0
CAN_MOFCR76L_DLCC	SET	0
CAN_MOFCR76L_GDFS	SET	0
CAN_MOFCR76L_IDC	SET	0
CAN_MOFCR76L_MMC	SET	0

; Message Object 77 Function Control Register High
CAN_MOFCR77H_DLC	SET	0
CAN_MOFCR77H_FRREN	SET	0
CAN_MOFCR77H_MSC	SET	0
CAN_MOFCR77H_OVIE	SET	0
CAN_MOFCR77H_RMM	SET	0
CAN_MOFCR77H_RXIE	SET	0
CAN_MOFCR77H_SDT	SET	0
CAN_MOFCR77H_STT	SET	0
CAN_MOFCR77H_TXIE	SET	0

; Message Object 77 Function Control Register Low
CAN_MOFCR77L_DATC	SET	0
CAN_MOFCR77L_DLCC	SET	0
CAN_MOFCR77L_GDFS	SET	0
CAN_MOFCR77L_IDC	SET	0
CAN_MOFCR77L_MMC	SET	0

; Message Object 78 Function Control Register High
CAN_MOFCR78H_DLC	SET	0
CAN_MOFCR78H_FRREN	SET	0
CAN_MOFCR78H_MSC	SET	0
CAN_MOFCR78H_OVIE	SET	0
CAN_MOFCR78H_RMM	SET	0
CAN_MOFCR78H_RXIE	SET	0
CAN_MOFCR78H_SDT	SET	0
CAN_MOFCR78H_STT	SET	0
CAN_MOFCR78H_TXIE	SET	0

; Message Object 78 Function Control Register Low
CAN_MOFCR78L_DATC	SET	0
CAN_MOFCR78L_DLCC	SET	0
CAN_MOFCR78L_GDFS	SET	0
CAN_MOFCR78L_IDC	SET	0
CAN_MOFCR78L_MMC	SET	0

; Message Object 79 Function Control Register High
CAN_MOFCR79H_DLC	SET	0
CAN_MOFCR79H_FRREN	SET	0
CAN_MOFCR79H_MSC	SET	0
CAN_MOFCR79H_OVIE	SET	0
CAN_MOFCR79H_RMM	SET	0
CAN_MOFCR79H_RXIE	SET	0
CAN_MOFCR79H_SDT	SET	0
CAN_MOFCR79H_STT	SET	0
CAN_MOFCR79H_TXIE	SET	0

; Message Object 79 Function Control Register Low
CAN_MOFCR79L_DATC	SET	0
CAN_MOFCR79L_DLCC	SET	0
CAN_MOFCR79L_GDFS	SET	0
CAN_MOFCR79L_IDC	SET	0
CAN_MOFCR79L_MMC	SET	0

; Message Object 7 Function Control Register High
CAN_MOFCR7H_DLC	SET	8
CAN_MOFCR7H_FRREN	SET	0
CAN_MOFCR7H_MSC	SET	0
CAN_MOFCR7H_OVIE	SET	0
CAN_MOFCR7H_RMM	SET	0
CAN_MOFCR7H_RXIE	SET	0
CAN_MOFCR7H_SDT	SET	0
CAN_MOFCR7H_STT	SET	0
CAN_MOFCR7H_TXIE	SET	0

; Message Object 7 Function Control Register Low
CAN_MOFCR7L_DATC	SET	0
CAN_MOFCR7L_DLCC	SET	0
CAN_MOFCR7L_GDFS	SET	0
CAN_MOFCR7L_IDC	SET	0
CAN_MOFCR7L_MMC	SET	0

; Message Object 80 Function Control Register High
CAN_MOFCR80H_DLC	SET	0
CAN_MOFCR80H_FRREN	SET	0
CAN_MOFCR80H_MSC	SET	0
CAN_MOFCR80H_OVIE	SET	0
CAN_MOFCR80H_RMM	SET	0
CAN_MOFCR80H_RXIE	SET	0
CAN_MOFCR80H_SDT	SET	0
CAN_MOFCR80H_STT	SET	0
CAN_MOFCR80H_TXIE	SET	0

; Message Object 80 Function Control Register Low
CAN_MOFCR80L_DATC	SET	0
CAN_MOFCR80L_DLCC	SET	0
CAN_MOFCR80L_GDFS	SET	0
CAN_MOFCR80L_IDC	SET	0
CAN_MOFCR80L_MMC	SET	0

; Message Object 81 Function Control Register High
CAN_MOFCR81H_DLC	SET	0
CAN_MOFCR81H_FRREN	SET	0
CAN_MOFCR81H_MSC	SET	0
CAN_MOFCR81H_OVIE	SET	0
CAN_MOFCR81H_RMM	SET	0
CAN_MOFCR81H_RXIE	SET	0
CAN_MOFCR81H_SDT	SET	0
CAN_MOFCR81H_STT	SET	0
CAN_MOFCR81H_TXIE	SET	0

; Message Object 81 Function Control Register Low
CAN_MOFCR81L_DATC	SET	0
CAN_MOFCR81L_DLCC	SET	0
CAN_MOFCR81L_GDFS	SET	0
CAN_MOFCR81L_IDC	SET	0
CAN_MOFCR81L_MMC	SET	0

; Message Object 82 Function Control Register High
CAN_MOFCR82H_DLC	SET	0
CAN_MOFCR82H_FRREN	SET	0
CAN_MOFCR82H_MSC	SET	0
CAN_MOFCR82H_OVIE	SET	0
CAN_MOFCR82H_RMM	SET	0
CAN_MOFCR82H_RXIE	SET	0
CAN_MOFCR82H_SDT	SET	0
CAN_MOFCR82H_STT	SET	0
CAN_MOFCR82H_TXIE	SET	0

; Message Object 82 Function Control Register Low
CAN_MOFCR82L_DATC	SET	0
CAN_MOFCR82L_DLCC	SET	0
CAN_MOFCR82L_GDFS	SET	0
CAN_MOFCR82L_IDC	SET	0
CAN_MOFCR82L_MMC	SET	0

; Message Object 83 Function Control Register High
CAN_MOFCR83H_DLC	SET	0
CAN_MOFCR83H_FRREN	SET	0
CAN_MOFCR83H_MSC	SET	0
CAN_MOFCR83H_OVIE	SET	0
CAN_MOFCR83H_RMM	SET	0
CAN_MOFCR83H_RXIE	SET	0
CAN_MOFCR83H_SDT	SET	0
CAN_MOFCR83H_STT	SET	0
CAN_MOFCR83H_TXIE	SET	0

; Message Object 83 Function Control Register Low
CAN_MOFCR83L_DATC	SET	0
CAN_MOFCR83L_DLCC	SET	0
CAN_MOFCR83L_GDFS	SET	0
CAN_MOFCR83L_IDC	SET	0
CAN_MOFCR83L_MMC	SET	0

; Message Object 84 Function Control Register High
CAN_MOFCR84H_DLC	SET	0
CAN_MOFCR84H_FRREN	SET	0
CAN_MOFCR84H_MSC	SET	0
CAN_MOFCR84H_OVIE	SET	0
CAN_MOFCR84H_RMM	SET	0
CAN_MOFCR84H_RXIE	SET	0
CAN_MOFCR84H_SDT	SET	0
CAN_MOFCR84H_STT	SET	0
CAN_MOFCR84H_TXIE	SET	0

; Message Object 84 Function Control Register Low
CAN_MOFCR84L_DATC	SET	0
CAN_MOFCR84L_DLCC	SET	0
CAN_MOFCR84L_GDFS	SET	0
CAN_MOFCR84L_IDC	SET	0
CAN_MOFCR84L_MMC	SET	0

; Message Object 85 Function Control Register High
CAN_MOFCR85H_DLC	SET	0
CAN_MOFCR85H_FRREN	SET	0
CAN_MOFCR85H_MSC	SET	0
CAN_MOFCR85H_OVIE	SET	0
CAN_MOFCR85H_RMM	SET	0
CAN_MOFCR85H_RXIE	SET	0
CAN_MOFCR85H_SDT	SET	0
CAN_MOFCR85H_STT	SET	0
CAN_MOFCR85H_TXIE	SET	0

; Message Object 85 Function Control Register Low
CAN_MOFCR85L_DATC	SET	0
CAN_MOFCR85L_DLCC	SET	0
CAN_MOFCR85L_GDFS	SET	0
CAN_MOFCR85L_IDC	SET	0
CAN_MOFCR85L_MMC	SET	0

; Message Object 86 Function Control Register High
CAN_MOFCR86H_DLC	SET	0
CAN_MOFCR86H_FRREN	SET	0
CAN_MOFCR86H_MSC	SET	0
CAN_MOFCR86H_OVIE	SET	0
CAN_MOFCR86H_RMM	SET	0
CAN_MOFCR86H_RXIE	SET	0
CAN_MOFCR86H_SDT	SET	0
CAN_MOFCR86H_STT	SET	0
CAN_MOFCR86H_TXIE	SET	0

; Message Object 86 Function Control Register Low
CAN_MOFCR86L_DATC	SET	0
CAN_MOFCR86L_DLCC	SET	0
CAN_MOFCR86L_GDFS	SET	0
CAN_MOFCR86L_IDC	SET	0
CAN_MOFCR86L_MMC	SET	0

; Message Object 87 Function Control Register High
CAN_MOFCR87H_DLC	SET	0
CAN_MOFCR87H_FRREN	SET	0
CAN_MOFCR87H_MSC	SET	0
CAN_MOFCR87H_OVIE	SET	0
CAN_MOFCR87H_RMM	SET	0
CAN_MOFCR87H_RXIE	SET	0
CAN_MOFCR87H_SDT	SET	0
CAN_MOFCR87H_STT	SET	0
CAN_MOFCR87H_TXIE	SET	0

; Message Object 87 Function Control Register Low
CAN_MOFCR87L_DATC	SET	0
CAN_MOFCR87L_DLCC	SET	0
CAN_MOFCR87L_GDFS	SET	0
CAN_MOFCR87L_IDC	SET	0
CAN_MOFCR87L_MMC	SET	0

; Message Object 88 Function Control Register High
CAN_MOFCR88H_DLC	SET	0
CAN_MOFCR88H_FRREN	SET	0
CAN_MOFCR88H_MSC	SET	0
CAN_MOFCR88H_OVIE	SET	0
CAN_MOFCR88H_RMM	SET	0
CAN_MOFCR88H_RXIE	SET	0
CAN_MOFCR88H_SDT	SET	0
CAN_MOFCR88H_STT	SET	0
CAN_MOFCR88H_TXIE	SET	0

; Message Object 88 Function Control Register Low
CAN_MOFCR88L_DATC	SET	0
CAN_MOFCR88L_DLCC	SET	0
CAN_MOFCR88L_GDFS	SET	0
CAN_MOFCR88L_IDC	SET	0
CAN_MOFCR88L_MMC	SET	0

; Message Object 89 Function Control Register High
CAN_MOFCR89H_DLC	SET	0
CAN_MOFCR89H_FRREN	SET	0
CAN_MOFCR89H_MSC	SET	0
CAN_MOFCR89H_OVIE	SET	0
CAN_MOFCR89H_RMM	SET	0
CAN_MOFCR89H_RXIE	SET	0
CAN_MOFCR89H_SDT	SET	0
CAN_MOFCR89H_STT	SET	0
CAN_MOFCR89H_TXIE	SET	0

; Message Object 89 Function Control Register Low
CAN_MOFCR89L_DATC	SET	0
CAN_MOFCR89L_DLCC	SET	0
CAN_MOFCR89L_GDFS	SET	0
CAN_MOFCR89L_IDC	SET	0
CAN_MOFCR89L_MMC	SET	0

; Message Object 8 Function Control Register High
CAN_MOFCR8H_DLC	SET	8
CAN_MOFCR8H_FRREN	SET	0
CAN_MOFCR8H_MSC	SET	0
CAN_MOFCR8H_OVIE	SET	0
CAN_MOFCR8H_RMM	SET	0
CAN_MOFCR8H_RXIE	SET	0
CAN_MOFCR8H_SDT	SET	0
CAN_MOFCR8H_STT	SET	0
CAN_MOFCR8H_TXIE	SET	0

; Message Object 8 Function Control Register Low
CAN_MOFCR8L_DATC	SET	0
CAN_MOFCR8L_DLCC	SET	0
CAN_MOFCR8L_GDFS	SET	0
CAN_MOFCR8L_IDC	SET	0
CAN_MOFCR8L_MMC	SET	0

; Message Object 90 Function Control Register High
CAN_MOFCR90H_DLC	SET	0
CAN_MOFCR90H_FRREN	SET	0
CAN_MOFCR90H_MSC	SET	0
CAN_MOFCR90H_OVIE	SET	0
CAN_MOFCR90H_RMM	SET	0
CAN_MOFCR90H_RXIE	SET	0
CAN_MOFCR90H_SDT	SET	0
CAN_MOFCR90H_STT	SET	0
CAN_MOFCR90H_TXIE	SET	0

; Message Object 90 Function Control Register Low
CAN_MOFCR90L_DATC	SET	0
CAN_MOFCR90L_DLCC	SET	0
CAN_MOFCR90L_GDFS	SET	0
CAN_MOFCR90L_IDC	SET	0
CAN_MOFCR90L_MMC	SET	0

; Message Object 91 Function Control Register High
CAN_MOFCR91H_DLC	SET	0
CAN_MOFCR91H_FRREN	SET	0
CAN_MOFCR91H_MSC	SET	0
CAN_MOFCR91H_OVIE	SET	0
CAN_MOFCR91H_RMM	SET	0
CAN_MOFCR91H_RXIE	SET	0
CAN_MOFCR91H_SDT	SET	0
CAN_MOFCR91H_STT	SET	0
CAN_MOFCR91H_TXIE	SET	0

; Message Object 91 Function Control Register Low
CAN_MOFCR91L_DATC	SET	0
CAN_MOFCR91L_DLCC	SET	0
CAN_MOFCR91L_GDFS	SET	0
CAN_MOFCR91L_IDC	SET	0
CAN_MOFCR91L_MMC	SET	0

; Message Object 92 Function Control Register High
CAN_MOFCR92H_DLC	SET	0
CAN_MOFCR92H_FRREN	SET	0
CAN_MOFCR92H_MSC	SET	0
CAN_MOFCR92H_OVIE	SET	0
CAN_MOFCR92H_RMM	SET	0
CAN_MOFCR92H_RXIE	SET	0
CAN_MOFCR92H_SDT	SET	0
CAN_MOFCR92H_STT	SET	0
CAN_MOFCR92H_TXIE	SET	0

; Message Object 92 Function Control Register Low
CAN_MOFCR92L_DATC	SET	0
CAN_MOFCR92L_DLCC	SET	0
CAN_MOFCR92L_GDFS	SET	0
CAN_MOFCR92L_IDC	SET	0
CAN_MOFCR92L_MMC	SET	0

; Message Object 93 Function Control Register High
CAN_MOFCR93H_DLC	SET	0
CAN_MOFCR93H_FRREN	SET	0
CAN_MOFCR93H_MSC	SET	0
CAN_MOFCR93H_OVIE	SET	0
CAN_MOFCR93H_RMM	SET	0
CAN_MOFCR93H_RXIE	SET	0
CAN_MOFCR93H_SDT	SET	0
CAN_MOFCR93H_STT	SET	0
CAN_MOFCR93H_TXIE	SET	0

; Message Object 93 Function Control Register Low
CAN_MOFCR93L_DATC	SET	0
CAN_MOFCR93L_DLCC	SET	0
CAN_MOFCR93L_GDFS	SET	0
CAN_MOFCR93L_IDC	SET	0
CAN_MOFCR93L_MMC	SET	0

; Message Object 94 Function Control Register High
CAN_MOFCR94H_DLC	SET	0
CAN_MOFCR94H_FRREN	SET	0
CAN_MOFCR94H_MSC	SET	0
CAN_MOFCR94H_OVIE	SET	0
CAN_MOFCR94H_RMM	SET	0
CAN_MOFCR94H_RXIE	SET	0
CAN_MOFCR94H_SDT	SET	0
CAN_MOFCR94H_STT	SET	0
CAN_MOFCR94H_TXIE	SET	0

; Message Object 94 Function Control Register Low
CAN_MOFCR94L_DATC	SET	0
CAN_MOFCR94L_DLCC	SET	0
CAN_MOFCR94L_GDFS	SET	0
CAN_MOFCR94L_IDC	SET	0
CAN_MOFCR94L_MMC	SET	0

; Message Object 95 Function Control Register High
CAN_MOFCR95H_DLC	SET	0
CAN_MOFCR95H_FRREN	SET	0
CAN_MOFCR95H_MSC	SET	0
CAN_MOFCR95H_OVIE	SET	0
CAN_MOFCR95H_RMM	SET	0
CAN_MOFCR95H_RXIE	SET	0
CAN_MOFCR95H_SDT	SET	0
CAN_MOFCR95H_STT	SET	0
CAN_MOFCR95H_TXIE	SET	0

; Message Object 95 Function Control Register Low
CAN_MOFCR95L_DATC	SET	0
CAN_MOFCR95L_DLCC	SET	0
CAN_MOFCR95L_GDFS	SET	0
CAN_MOFCR95L_IDC	SET	0
CAN_MOFCR95L_MMC	SET	0

; Message Object 96 Function Control Register High
CAN_MOFCR96H_DLC	SET	0
CAN_MOFCR96H_FRREN	SET	0
CAN_MOFCR96H_MSC	SET	0
CAN_MOFCR96H_OVIE	SET	0
CAN_MOFCR96H_RMM	SET	0
CAN_MOFCR96H_RXIE	SET	0
CAN_MOFCR96H_SDT	SET	0
CAN_MOFCR96H_STT	SET	0
CAN_MOFCR96H_TXIE	SET	0

; Message Object 96 Function Control Register Low
CAN_MOFCR96L_DATC	SET	0
CAN_MOFCR96L_DLCC	SET	0
CAN_MOFCR96L_GDFS	SET	0
CAN_MOFCR96L_IDC	SET	0
CAN_MOFCR96L_MMC	SET	0

; Message Object 97 Function Control Register High
CAN_MOFCR97H_DLC	SET	0
CAN_MOFCR97H_FRREN	SET	0
CAN_MOFCR97H_MSC	SET	0
CAN_MOFCR97H_OVIE	SET	0
CAN_MOFCR97H_RMM	SET	0
CAN_MOFCR97H_RXIE	SET	0
CAN_MOFCR97H_SDT	SET	0
CAN_MOFCR97H_STT	SET	0
CAN_MOFCR97H_TXIE	SET	0

; Message Object 97 Function Control Register Low
CAN_MOFCR97L_DATC	SET	0
CAN_MOFCR97L_DLCC	SET	0
CAN_MOFCR97L_GDFS	SET	0
CAN_MOFCR97L_IDC	SET	0
CAN_MOFCR97L_MMC	SET	0

; Message Object 98 Function Control Register High
CAN_MOFCR98H_DLC	SET	0
CAN_MOFCR98H_FRREN	SET	0
CAN_MOFCR98H_MSC	SET	0
CAN_MOFCR98H_OVIE	SET	0
CAN_MOFCR98H_RMM	SET	0
CAN_MOFCR98H_RXIE	SET	0
CAN_MOFCR98H_SDT	SET	0
CAN_MOFCR98H_STT	SET	0
CAN_MOFCR98H_TXIE	SET	0

; Message Object 98 Function Control Register Low
CAN_MOFCR98L_DATC	SET	0
CAN_MOFCR98L_DLCC	SET	0
CAN_MOFCR98L_GDFS	SET	0
CAN_MOFCR98L_IDC	SET	0
CAN_MOFCR98L_MMC	SET	0

; Message Object 99 Function Control Register High
CAN_MOFCR99H_DLC	SET	0
CAN_MOFCR99H_FRREN	SET	0
CAN_MOFCR99H_MSC	SET	0
CAN_MOFCR99H_OVIE	SET	0
CAN_MOFCR99H_RMM	SET	0
CAN_MOFCR99H_RXIE	SET	0
CAN_MOFCR99H_SDT	SET	0
CAN_MOFCR99H_STT	SET	0
CAN_MOFCR99H_TXIE	SET	0

; Message Object 99 Function Control Register Low
CAN_MOFCR99L_DATC	SET	0
CAN_MOFCR99L_DLCC	SET	0
CAN_MOFCR99L_GDFS	SET	0
CAN_MOFCR99L_IDC	SET	0
CAN_MOFCR99L_MMC	SET	0

; Message Object 9 Function Control Register High
CAN_MOFCR9H_DLC	SET	8
CAN_MOFCR9H_FRREN	SET	0
CAN_MOFCR9H_MSC	SET	0
CAN_MOFCR9H_OVIE	SET	0
CAN_MOFCR9H_RMM	SET	0
CAN_MOFCR9H_RXIE	SET	1
CAN_MOFCR9H_SDT	SET	0
CAN_MOFCR9H_STT	SET	0
CAN_MOFCR9H_TXIE	SET	0

; Message Object 9 Function Control Register Low
CAN_MOFCR9L_DATC	SET	0
CAN_MOFCR9L_DLCC	SET	0
CAN_MOFCR9L_GDFS	SET	0
CAN_MOFCR9L_IDC	SET	0
CAN_MOFCR9L_MMC	SET	0

; Message Object 0 FIFO/Gateway Pointer Register High
CAN_MOFGPR0H_CUR	SET	255
CAN_MOFGPR0H_SEL	SET	255

; Message Object 0 FIFO/Gateway Pointer Register Low
CAN_MOFGPR0L_BOT	SET	255
CAN_MOFGPR0L_TOP	SET	255

; Message Object 100 FIFO/Gateway Pointer Register High
CAN_MOFGPR100H_CUR	SET	255
CAN_MOFGPR100H_SEL	SET	255

; Message Object 100 FIFO/Gateway Pointer Register Low
CAN_MOFGPR100L_BOT	SET	255
CAN_MOFGPR100L_TOP	SET	255

; Message Object 101 FIFO/Gateway Pointer Register High
CAN_MOFGPR101H_CUR	SET	255
CAN_MOFGPR101H_SEL	SET	255

; Message Object 101 FIFO/Gateway Pointer Register Low
CAN_MOFGPR101L_BOT	SET	255
CAN_MOFGPR101L_TOP	SET	255

; Message Object 102 FIFO/Gateway Pointer Register High
CAN_MOFGPR102H_CUR	SET	255
CAN_MOFGPR102H_SEL	SET	255

; Message Object 102 FIFO/Gateway Pointer Register Low
CAN_MOFGPR102L_BOT	SET	255
CAN_MOFGPR102L_TOP	SET	255

; Message Object 103 FIFO/Gateway Pointer Register High
CAN_MOFGPR103H_CUR	SET	255
CAN_MOFGPR103H_SEL	SET	255

; Message Object 103 FIFO/Gateway Pointer Register Low
CAN_MOFGPR103L_BOT	SET	255
CAN_MOFGPR103L_TOP	SET	255

; Message Object 104 FIFO/Gateway Pointer Register High
CAN_MOFGPR104H_CUR	SET	255
CAN_MOFGPR104H_SEL	SET	255

; Message Object 104 FIFO/Gateway Pointer Register Low
CAN_MOFGPR104L_BOT	SET	255
CAN_MOFGPR104L_TOP	SET	255

; Message Object 105 FIFO/Gateway Pointer Register High
CAN_MOFGPR105H_CUR	SET	255
CAN_MOFGPR105H_SEL	SET	255

; Message Object 105 FIFO/Gateway Pointer Register Low
CAN_MOFGPR105L_BOT	SET	255
CAN_MOFGPR105L_TOP	SET	255

; Message Object 106 FIFO/Gateway Pointer Register High
CAN_MOFGPR106H_CUR	SET	255
CAN_MOFGPR106H_SEL	SET	255

; Message Object 106 FIFO/Gateway Pointer Register Low
CAN_MOFGPR106L_BOT	SET	255
CAN_MOFGPR106L_TOP	SET	255

; Message Object 107 FIFO/Gateway Pointer Register High
CAN_MOFGPR107H_CUR	SET	255
CAN_MOFGPR107H_SEL	SET	255

; Message Object 107 FIFO/Gateway Pointer Register Low
CAN_MOFGPR107L_BOT	SET	255
CAN_MOFGPR107L_TOP	SET	255

; Message Object 108 FIFO/Gateway Pointer Register High
CAN_MOFGPR108H_CUR	SET	255
CAN_MOFGPR108H_SEL	SET	255

; Message Object 108 FIFO/Gateway Pointer Register Low
CAN_MOFGPR108L_BOT	SET	255
CAN_MOFGPR108L_TOP	SET	255

; Message Object 109 FIFO/Gateway Pointer Register High
CAN_MOFGPR109H_CUR	SET	255
CAN_MOFGPR109H_SEL	SET	255

; Message Object 109 FIFO/Gateway Pointer Register Low
CAN_MOFGPR109L_BOT	SET	255
CAN_MOFGPR109L_TOP	SET	255

; Message Object 10 FIFO/Gateway Pointer Register High
CAN_MOFGPR10H_CUR	SET	255
CAN_MOFGPR10H_SEL	SET	255

; Message Object 10 FIFO/Gateway Pointer Register Low
CAN_MOFGPR10L_BOT	SET	255
CAN_MOFGPR10L_TOP	SET	255

; Message Object 110 FIFO/Gateway Pointer Register High
CAN_MOFGPR110H_CUR	SET	255
CAN_MOFGPR110H_SEL	SET	255

; Message Object 110 FIFO/Gateway Pointer Register Low
CAN_MOFGPR110L_BOT	SET	255
CAN_MOFGPR110L_TOP	SET	255

; Message Object 111 FIFO/Gateway Pointer Register High
CAN_MOFGPR111H_CUR	SET	255
CAN_MOFGPR111H_SEL	SET	255

; Message Object 111 FIFO/Gateway Pointer Register Low
CAN_MOFGPR111L_BOT	SET	255
CAN_MOFGPR111L_TOP	SET	255

; Message Object 112 FIFO/Gateway Pointer Register High
CAN_MOFGPR112H_CUR	SET	255
CAN_MOFGPR112H_SEL	SET	255

; Message Object 112 FIFO/Gateway Pointer Register Low
CAN_MOFGPR112L_BOT	SET	255
CAN_MOFGPR112L_TOP	SET	255

; Message Object 113 FIFO/Gateway Pointer Register High
CAN_MOFGPR113H_CUR	SET	255
CAN_MOFGPR113H_SEL	SET	255

; Message Object 113 FIFO/Gateway Pointer Register Low
CAN_MOFGPR113L_BOT	SET	255
CAN_MOFGPR113L_TOP	SET	255

; Message Object 114 FIFO/Gateway Pointer Register High
CAN_MOFGPR114H_CUR	SET	255
CAN_MOFGPR114H_SEL	SET	255

; Message Object 114 FIFO/Gateway Pointer Register Low
CAN_MOFGPR114L_BOT	SET	255
CAN_MOFGPR114L_TOP	SET	255

; Message Object 115 FIFO/Gateway Pointer Register High
CAN_MOFGPR115H_CUR	SET	255
CAN_MOFGPR115H_SEL	SET	255

; Message Object 115 FIFO/Gateway Pointer Register Low
CAN_MOFGPR115L_BOT	SET	255
CAN_MOFGPR115L_TOP	SET	255

; Message Object 116 FIFO/Gateway Pointer Register High
CAN_MOFGPR116H_CUR	SET	255
CAN_MOFGPR116H_SEL	SET	255

; Message Object 116 FIFO/Gateway Pointer Register Low
CAN_MOFGPR116L_BOT	SET	255
CAN_MOFGPR116L_TOP	SET	255

; Message Object 117 FIFO/Gateway Pointer Register High
CAN_MOFGPR117H_CUR	SET	255
CAN_MOFGPR117H_SEL	SET	255

; Message Object 117 FIFO/Gateway Pointer Register Low
CAN_MOFGPR117L_BOT	SET	255
CAN_MOFGPR117L_TOP	SET	255

; Message Object 118 FIFO/Gateway Pointer Register High
CAN_MOFGPR118H_CUR	SET	255
CAN_MOFGPR118H_SEL	SET	255

; Message Object 118 FIFO/Gateway Pointer Register Low
CAN_MOFGPR118L_BOT	SET	255
CAN_MOFGPR118L_TOP	SET	255

; Message Object 119 FIFO/Gateway Pointer Register High
CAN_MOFGPR119H_CUR	SET	255
CAN_MOFGPR119H_SEL	SET	255

; Message Object 119 FIFO/Gateway Pointer Register Low
CAN_MOFGPR119L_BOT	SET	255
CAN_MOFGPR119L_TOP	SET	255

; Message Object 11 FIFO/Gateway Pointer Register High
CAN_MOFGPR11H_CUR	SET	255
CAN_MOFGPR11H_SEL	SET	255

; Message Object 11 FIFO/Gateway Pointer Register Low
CAN_MOFGPR11L_BOT	SET	255
CAN_MOFGPR11L_TOP	SET	255

; Message Object 120 FIFO/Gateway Pointer Register High
CAN_MOFGPR120H_CUR	SET	255
CAN_MOFGPR120H_SEL	SET	255

; Message Object 120 FIFO/Gateway Pointer Register Low
CAN_MOFGPR120L_BOT	SET	255
CAN_MOFGPR120L_TOP	SET	255

; Message Object 121 FIFO/Gateway Pointer Register High
CAN_MOFGPR121H_CUR	SET	255
CAN_MOFGPR121H_SEL	SET	255

; Message Object 121 FIFO/Gateway Pointer Register Low
CAN_MOFGPR121L_BOT	SET	255
CAN_MOFGPR121L_TOP	SET	255

; Message Object 122 FIFO/Gateway Pointer Register High
CAN_MOFGPR122H_CUR	SET	255
CAN_MOFGPR122H_SEL	SET	255

; Message Object 122 FIFO/Gateway Pointer Register Low
CAN_MOFGPR122L_BOT	SET	255
CAN_MOFGPR122L_TOP	SET	255

; Message Object 123 FIFO/Gateway Pointer Register High
CAN_MOFGPR123H_CUR	SET	255
CAN_MOFGPR123H_SEL	SET	255

; Message Object 123 FIFO/Gateway Pointer Register Low
CAN_MOFGPR123L_BOT	SET	255
CAN_MOFGPR123L_TOP	SET	255

; Message Object 124 FIFO/Gateway Pointer Register High
CAN_MOFGPR124H_CUR	SET	255
CAN_MOFGPR124H_SEL	SET	255

; Message Object 124 FIFO/Gateway Pointer Register Low
CAN_MOFGPR124L_BOT	SET	255
CAN_MOFGPR124L_TOP	SET	255

; Message Object 125 FIFO/Gateway Pointer Register High
CAN_MOFGPR125H_CUR	SET	255
CAN_MOFGPR125H_SEL	SET	255

; Message Object 125 FIFO/Gateway Pointer Register Low
CAN_MOFGPR125L_BOT	SET	255
CAN_MOFGPR125L_TOP	SET	255

; Message Object 126 FIFO/Gateway Pointer Register High
CAN_MOFGPR126H_CUR	SET	255
CAN_MOFGPR126H_SEL	SET	255

; Message Object 126 FIFO/Gateway Pointer Register Low
CAN_MOFGPR126L_BOT	SET	255
CAN_MOFGPR126L_TOP	SET	255

; Message Object 127 FIFO/Gateway Pointer Register High
CAN_MOFGPR127H_CUR	SET	255
CAN_MOFGPR127H_SEL	SET	255

; Message Object 127 FIFO/Gateway Pointer Register Low
CAN_MOFGPR127L_BOT	SET	255
CAN_MOFGPR127L_TOP	SET	255

; Message Object 12 FIFO/Gateway Pointer Register High
CAN_MOFGPR12H_CUR	SET	255
CAN_MOFGPR12H_SEL	SET	255

; Message Object 12 FIFO/Gateway Pointer Register Low
CAN_MOFGPR12L_BOT	SET	255
CAN_MOFGPR12L_TOP	SET	255

; Message Object 13 FIFO/Gateway Pointer Register High
CAN_MOFGPR13H_CUR	SET	255
CAN_MOFGPR13H_SEL	SET	255

; Message Object 13 FIFO/Gateway Pointer Register Low
CAN_MOFGPR13L_BOT	SET	255
CAN_MOFGPR13L_TOP	SET	255

; Message Object 14 FIFO/Gateway Pointer Register High
CAN_MOFGPR14H_CUR	SET	255
CAN_MOFGPR14H_SEL	SET	255

; Message Object 14 FIFO/Gateway Pointer Register Low
CAN_MOFGPR14L_BOT	SET	255
CAN_MOFGPR14L_TOP	SET	255

; Message Object 15 FIFO/Gateway Pointer Register High
CAN_MOFGPR15H_CUR	SET	255
CAN_MOFGPR15H_SEL	SET	255

; Message Object 15 FIFO/Gateway Pointer Register Low
CAN_MOFGPR15L_BOT	SET	255
CAN_MOFGPR15L_TOP	SET	255

; Message Object 16 FIFO/Gateway Pointer Register High
CAN_MOFGPR16H_CUR	SET	255
CAN_MOFGPR16H_SEL	SET	255

; Message Object 16 FIFO/Gateway Pointer Register Low
CAN_MOFGPR16L_BOT	SET	255
CAN_MOFGPR16L_TOP	SET	255

; Message Object 17 FIFO/Gateway Pointer Register High
CAN_MOFGPR17H_CUR	SET	255
CAN_MOFGPR17H_SEL	SET	255

; Message Object 17 FIFO/Gateway Pointer Register Low
CAN_MOFGPR17L_BOT	SET	255
CAN_MOFGPR17L_TOP	SET	255

; Message Object 18 FIFO/Gateway Pointer Register High
CAN_MOFGPR18H_CUR	SET	255
CAN_MOFGPR18H_SEL	SET	255

; Message Object 18 FIFO/Gateway Pointer Register Low
CAN_MOFGPR18L_BOT	SET	255
CAN_MOFGPR18L_TOP	SET	255

; Message Object 19 FIFO/Gateway Pointer Register High
CAN_MOFGPR19H_CUR	SET	255
CAN_MOFGPR19H_SEL	SET	255

; Message Object 19 FIFO/Gateway Pointer Register Low
CAN_MOFGPR19L_BOT	SET	255
CAN_MOFGPR19L_TOP	SET	255

; Message Object 1 FIFO/Gateway Pointer Register High
CAN_MOFGPR1H_CUR	SET	255
CAN_MOFGPR1H_SEL	SET	255

; Message Object 1 FIFO/Gateway Pointer Register Low
CAN_MOFGPR1L_BOT	SET	255
CAN_MOFGPR1L_TOP	SET	255

; Message Object 20 FIFO/Gateway Pointer Register High
CAN_MOFGPR20H_CUR	SET	255
CAN_MOFGPR20H_SEL	SET	255

; Message Object 20 FIFO/Gateway Pointer Register Low
CAN_MOFGPR20L_BOT	SET	255
CAN_MOFGPR20L_TOP	SET	255

; Message Object 21 FIFO/Gateway Pointer Register High
CAN_MOFGPR21H_CUR	SET	255
CAN_MOFGPR21H_SEL	SET	255

; Message Object 21 FIFO/Gateway Pointer Register Low
CAN_MOFGPR21L_BOT	SET	255
CAN_MOFGPR21L_TOP	SET	255

; Message Object 22 FIFO/Gateway Pointer Register High
CAN_MOFGPR22H_CUR	SET	255
CAN_MOFGPR22H_SEL	SET	255

; Message Object 22 FIFO/Gateway Pointer Register Low
CAN_MOFGPR22L_BOT	SET	255
CAN_MOFGPR22L_TOP	SET	255

; Message Object 23 FIFO/Gateway Pointer Register High
CAN_MOFGPR23H_CUR	SET	255
CAN_MOFGPR23H_SEL	SET	255

; Message Object 23 FIFO/Gateway Pointer Register Low
CAN_MOFGPR23L_BOT	SET	255
CAN_MOFGPR23L_TOP	SET	255

; Message Object 24 FIFO/Gateway Pointer Register High
CAN_MOFGPR24H_CUR	SET	255
CAN_MOFGPR24H_SEL	SET	255

; Message Object 24 FIFO/Gateway Pointer Register Low
CAN_MOFGPR24L_BOT	SET	255
CAN_MOFGPR24L_TOP	SET	255

; Message Object 25 FIFO/Gateway Pointer Register High
CAN_MOFGPR25H_CUR	SET	255
CAN_MOFGPR25H_SEL	SET	255

; Message Object 25 FIFO/Gateway Pointer Register Low
CAN_MOFGPR25L_BOT	SET	255
CAN_MOFGPR25L_TOP	SET	255

; Message Object 26 FIFO/Gateway Pointer Register High
CAN_MOFGPR26H_CUR	SET	255
CAN_MOFGPR26H_SEL	SET	255

; Message Object 26 FIFO/Gateway Pointer Register Low
CAN_MOFGPR26L_BOT	SET	255
CAN_MOFGPR26L_TOP	SET	255

; Message Object 27 FIFO/Gateway Pointer Register High
CAN_MOFGPR27H_CUR	SET	255
CAN_MOFGPR27H_SEL	SET	255

; Message Object 27 FIFO/Gateway Pointer Register Low
CAN_MOFGPR27L_BOT	SET	255
CAN_MOFGPR27L_TOP	SET	255

; Message Object 28 FIFO/Gateway Pointer Register High
CAN_MOFGPR28H_CUR	SET	255
CAN_MOFGPR28H_SEL	SET	255

; Message Object 28 FIFO/Gateway Pointer Register Low
CAN_MOFGPR28L_BOT	SET	255
CAN_MOFGPR28L_TOP	SET	255

; Message Object 29 FIFO/Gateway Pointer Register High
CAN_MOFGPR29H_CUR	SET	255
CAN_MOFGPR29H_SEL	SET	255

; Message Object 29 FIFO/Gateway Pointer Register Low
CAN_MOFGPR29L_BOT	SET	255
CAN_MOFGPR29L_TOP	SET	255

; Message Object 2 FIFO/Gateway Pointer Register High
CAN_MOFGPR2H_CUR	SET	255
CAN_MOFGPR2H_SEL	SET	255

; Message Object 2 FIFO/Gateway Pointer Register Low
CAN_MOFGPR2L_BOT	SET	255
CAN_MOFGPR2L_TOP	SET	255

; Message Object 30 FIFO/Gateway Pointer Register High
CAN_MOFGPR30H_CUR	SET	255
CAN_MOFGPR30H_SEL	SET	255

; Message Object 30 FIFO/Gateway Pointer Register Low
CAN_MOFGPR30L_BOT	SET	255
CAN_MOFGPR30L_TOP	SET	255

; Message Object 31 FIFO/Gateway Pointer Register High
CAN_MOFGPR31H_CUR	SET	255
CAN_MOFGPR31H_SEL	SET	255

; Message Object 31 FIFO/Gateway Pointer Register Low
CAN_MOFGPR31L_BOT	SET	255
CAN_MOFGPR31L_TOP	SET	255

; Message Object 32 FIFO/Gateway Pointer Register High
CAN_MOFGPR32H_CUR	SET	255
CAN_MOFGPR32H_SEL	SET	255

; Message Object 32 FIFO/Gateway Pointer Register Low
CAN_MOFGPR32L_BOT	SET	255
CAN_MOFGPR32L_TOP	SET	255

; Message Object 33 FIFO/Gateway Pointer Register High
CAN_MOFGPR33H_CUR	SET	255
CAN_MOFGPR33H_SEL	SET	255

; Message Object 33 FIFO/Gateway Pointer Register Low
CAN_MOFGPR33L_BOT	SET	255
CAN_MOFGPR33L_TOP	SET	255

; Message Object 34 FIFO/Gateway Pointer Register High
CAN_MOFGPR34H_CUR	SET	255
CAN_MOFGPR34H_SEL	SET	255

; Message Object 34 FIFO/Gateway Pointer Register Low
CAN_MOFGPR34L_BOT	SET	255
CAN_MOFGPR34L_TOP	SET	255

; Message Object 35 FIFO/Gateway Pointer Register High
CAN_MOFGPR35H_CUR	SET	255
CAN_MOFGPR35H_SEL	SET	255

; Message Object 35 FIFO/Gateway Pointer Register Low
CAN_MOFGPR35L_BOT	SET	255
CAN_MOFGPR35L_TOP	SET	255

; Message Object 36 FIFO/Gateway Pointer Register High
CAN_MOFGPR36H_CUR	SET	255
CAN_MOFGPR36H_SEL	SET	255

; Message Object 36 FIFO/Gateway Pointer Register Low
CAN_MOFGPR36L_BOT	SET	255
CAN_MOFGPR36L_TOP	SET	255

; Message Object 37 FIFO/Gateway Pointer Register High
CAN_MOFGPR37H_CUR	SET	255
CAN_MOFGPR37H_SEL	SET	255

; Message Object 37 FIFO/Gateway Pointer Register Low
CAN_MOFGPR37L_BOT	SET	255
CAN_MOFGPR37L_TOP	SET	255

; Message Object 38 FIFO/Gateway Pointer Register High
CAN_MOFGPR38H_CUR	SET	255
CAN_MOFGPR38H_SEL	SET	255

; Message Object 38 FIFO/Gateway Pointer Register Low
CAN_MOFGPR38L_BOT	SET	255
CAN_MOFGPR38L_TOP	SET	255

; Message Object 39 FIFO/Gateway Pointer Register High
CAN_MOFGPR39H_CUR	SET	255
CAN_MOFGPR39H_SEL	SET	255

; Message Object 39 FIFO/Gateway Pointer Register Low
CAN_MOFGPR39L_BOT	SET	255
CAN_MOFGPR39L_TOP	SET	255

; Message Object 3 FIFO/Gateway Pointer Register High
CAN_MOFGPR3H_CUR	SET	255
CAN_MOFGPR3H_SEL	SET	255

; Message Object 3 FIFO/Gateway Pointer Register Low
CAN_MOFGPR3L_BOT	SET	255
CAN_MOFGPR3L_TOP	SET	255

; Message Object 40 FIFO/Gateway Pointer Register High
CAN_MOFGPR40H_CUR	SET	255
CAN_MOFGPR40H_SEL	SET	255

; Message Object 40 FIFO/Gateway Pointer Register Low
CAN_MOFGPR40L_BOT	SET	255
CAN_MOFGPR40L_TOP	SET	255

; Message Object 41 FIFO/Gateway Pointer Register High
CAN_MOFGPR41H_CUR	SET	255
CAN_MOFGPR41H_SEL	SET	255

; Message Object 41 FIFO/Gateway Pointer Register Low
CAN_MOFGPR41L_BOT	SET	255
CAN_MOFGPR41L_TOP	SET	255

; Message Object 42 FIFO/Gateway Pointer Register High
CAN_MOFGPR42H_CUR	SET	255
CAN_MOFGPR42H_SEL	SET	255

; Message Object 42 FIFO/Gateway Pointer Register Low
CAN_MOFGPR42L_BOT	SET	255
CAN_MOFGPR42L_TOP	SET	255

; Message Object 43 FIFO/Gateway Pointer Register High
CAN_MOFGPR43H_CUR	SET	255
CAN_MOFGPR43H_SEL	SET	255

; Message Object 43 FIFO/Gateway Pointer Register Low
CAN_MOFGPR43L_BOT	SET	255
CAN_MOFGPR43L_TOP	SET	255

; Message Object 44 FIFO/Gateway Pointer Register High
CAN_MOFGPR44H_CUR	SET	255
CAN_MOFGPR44H_SEL	SET	255

; Message Object 44 FIFO/Gateway Pointer Register Low
CAN_MOFGPR44L_BOT	SET	255
CAN_MOFGPR44L_TOP	SET	255

; Message Object 45 FIFO/Gateway Pointer Register High
CAN_MOFGPR45H_CUR	SET	255
CAN_MOFGPR45H_SEL	SET	255

; Message Object 45 FIFO/Gateway Pointer Register Low
CAN_MOFGPR45L_BOT	SET	255
CAN_MOFGPR45L_TOP	SET	255

; Message Object 46 FIFO/Gateway Pointer Register High
CAN_MOFGPR46H_CUR	SET	255
CAN_MOFGPR46H_SEL	SET	255

; Message Object 46 FIFO/Gateway Pointer Register Low
CAN_MOFGPR46L_BOT	SET	255
CAN_MOFGPR46L_TOP	SET	255

; Message Object 47 FIFO/Gateway Pointer Register High
CAN_MOFGPR47H_CUR	SET	255
CAN_MOFGPR47H_SEL	SET	255

; Message Object 47 FIFO/Gateway Pointer Register Low
CAN_MOFGPR47L_BOT	SET	255
CAN_MOFGPR47L_TOP	SET	255

; Message Object 48 FIFO/Gateway Pointer Register High
CAN_MOFGPR48H_CUR	SET	255
CAN_MOFGPR48H_SEL	SET	255

; Message Object 48 FIFO/Gateway Pointer Register Low
CAN_MOFGPR48L_BOT	SET	255
CAN_MOFGPR48L_TOP	SET	255

; Message Object 49 FIFO/Gateway Pointer Register High
CAN_MOFGPR49H_CUR	SET	255
CAN_MOFGPR49H_SEL	SET	255

; Message Object 49 FIFO/Gateway Pointer Register Low
CAN_MOFGPR49L_BOT	SET	255
CAN_MOFGPR49L_TOP	SET	255

; Message Object 4 FIFO/Gateway Pointer Register High
CAN_MOFGPR4H_CUR	SET	255
CAN_MOFGPR4H_SEL	SET	255

; Message Object 4 FIFO/Gateway Pointer Register Low
CAN_MOFGPR4L_BOT	SET	255
CAN_MOFGPR4L_TOP	SET	255

; Message Object 50 FIFO/Gateway Pointer Register High
CAN_MOFGPR50H_CUR	SET	255
CAN_MOFGPR50H_SEL	SET	255

; Message Object 50 FIFO/Gateway Pointer Register Low
CAN_MOFGPR50L_BOT	SET	255
CAN_MOFGPR50L_TOP	SET	255

; Message Object 51 FIFO/Gateway Pointer Register High
CAN_MOFGPR51H_CUR	SET	255
CAN_MOFGPR51H_SEL	SET	255

; Message Object 51 FIFO/Gateway Pointer Register Low
CAN_MOFGPR51L_BOT	SET	255
CAN_MOFGPR51L_TOP	SET	255

; Message Object 52 FIFO/Gateway Pointer Register High
CAN_MOFGPR52H_CUR	SET	255
CAN_MOFGPR52H_SEL	SET	255

; Message Object 52 FIFO/Gateway Pointer Register Low
CAN_MOFGPR52L_BOT	SET	255
CAN_MOFGPR52L_TOP	SET	255

; Message Object 53 FIFO/Gateway Pointer Register High
CAN_MOFGPR53H_CUR	SET	255
CAN_MOFGPR53H_SEL	SET	255

; Message Object 53 FIFO/Gateway Pointer Register Low
CAN_MOFGPR53L_BOT	SET	255
CAN_MOFGPR53L_TOP	SET	255

; Message Object 54 FIFO/Gateway Pointer Register High
CAN_MOFGPR54H_CUR	SET	255
CAN_MOFGPR54H_SEL	SET	255

; Message Object 54 FIFO/Gateway Pointer Register Low
CAN_MOFGPR54L_BOT	SET	255
CAN_MOFGPR54L_TOP	SET	255

; Message Object 55 FIFO/Gateway Pointer Register High
CAN_MOFGPR55H_CUR	SET	255
CAN_MOFGPR55H_SEL	SET	255

; Message Object 55 FIFO/Gateway Pointer Register Low
CAN_MOFGPR55L_BOT	SET	255
CAN_MOFGPR55L_TOP	SET	255

; Message Object 56 FIFO/Gateway Pointer Register High
CAN_MOFGPR56H_CUR	SET	255
CAN_MOFGPR56H_SEL	SET	255

; Message Object 56 FIFO/Gateway Pointer Register Low
CAN_MOFGPR56L_BOT	SET	255
CAN_MOFGPR56L_TOP	SET	255

; Message Object 57 FIFO/Gateway Pointer Register High
CAN_MOFGPR57H_CUR	SET	255
CAN_MOFGPR57H_SEL	SET	255

; Message Object 57 FIFO/Gateway Pointer Register Low
CAN_MOFGPR57L_BOT	SET	255
CAN_MOFGPR57L_TOP	SET	255

; Message Object 58 FIFO/Gateway Pointer Register High
CAN_MOFGPR58H_CUR	SET	255
CAN_MOFGPR58H_SEL	SET	255

; Message Object 58 FIFO/Gateway Pointer Register Low
CAN_MOFGPR58L_BOT	SET	255
CAN_MOFGPR58L_TOP	SET	255

; Message Object 59 FIFO/Gateway Pointer Register High
CAN_MOFGPR59H_CUR	SET	255
CAN_MOFGPR59H_SEL	SET	255

; Message Object 59 FIFO/Gateway Pointer Register Low
CAN_MOFGPR59L_BOT	SET	255
CAN_MOFGPR59L_TOP	SET	255

; Message Object 5 FIFO/Gateway Pointer Register High
CAN_MOFGPR5H_CUR	SET	255
CAN_MOFGPR5H_SEL	SET	255

; Message Object 5 FIFO/Gateway Pointer Register Low
CAN_MOFGPR5L_BOT	SET	255
CAN_MOFGPR5L_TOP	SET	255

; Message Object 60 FIFO/Gateway Pointer Register High
CAN_MOFGPR60H_CUR	SET	255
CAN_MOFGPR60H_SEL	SET	255

; Message Object 60 FIFO/Gateway Pointer Register Low
CAN_MOFGPR60L_BOT	SET	255
CAN_MOFGPR60L_TOP	SET	255

; Message Object 61 FIFO/Gateway Pointer Register High
CAN_MOFGPR61H_CUR	SET	255
CAN_MOFGPR61H_SEL	SET	255

; Message Object 61 FIFO/Gateway Pointer Register Low
CAN_MOFGPR61L_BOT	SET	255
CAN_MOFGPR61L_TOP	SET	255

; Message Object 62 FIFO/Gateway Pointer Register High
CAN_MOFGPR62H_CUR	SET	255
CAN_MOFGPR62H_SEL	SET	255

; Message Object 62 FIFO/Gateway Pointer Register Low
CAN_MOFGPR62L_BOT	SET	255
CAN_MOFGPR62L_TOP	SET	255

; Message Object 63 FIFO/Gateway Pointer Register High
CAN_MOFGPR63H_CUR	SET	255
CAN_MOFGPR63H_SEL	SET	255

; Message Object 63 FIFO/Gateway Pointer Register Low
CAN_MOFGPR63L_BOT	SET	255
CAN_MOFGPR63L_TOP	SET	255

; Message Object 64 FIFO/Gateway Pointer Register High
CAN_MOFGPR64H_CUR	SET	255
CAN_MOFGPR64H_SEL	SET	255

; Message Object 64 FIFO/Gateway Pointer Register Low
CAN_MOFGPR64L_BOT	SET	255
CAN_MOFGPR64L_TOP	SET	255

; Message Object 65 FIFO/Gateway Pointer Register High
CAN_MOFGPR65H_CUR	SET	255
CAN_MOFGPR65H_SEL	SET	255

; Message Object 65 FIFO/Gateway Pointer Register Low
CAN_MOFGPR65L_BOT	SET	255
CAN_MOFGPR65L_TOP	SET	255

; Message Object 66 FIFO/Gateway Pointer Register High
CAN_MOFGPR66H_CUR	SET	255
CAN_MOFGPR66H_SEL	SET	255

; Message Object 66 FIFO/Gateway Pointer Register Low
CAN_MOFGPR66L_BOT	SET	255
CAN_MOFGPR66L_TOP	SET	255

; Message Object 67 FIFO/Gateway Pointer Register High
CAN_MOFGPR67H_CUR	SET	255
CAN_MOFGPR67H_SEL	SET	255

; Message Object 67 FIFO/Gateway Pointer Register Low
CAN_MOFGPR67L_BOT	SET	255
CAN_MOFGPR67L_TOP	SET	255

; Message Object 68 FIFO/Gateway Pointer Register High
CAN_MOFGPR68H_CUR	SET	255
CAN_MOFGPR68H_SEL	SET	255

; Message Object 68 FIFO/Gateway Pointer Register Low
CAN_MOFGPR68L_BOT	SET	255
CAN_MOFGPR68L_TOP	SET	255

; Message Object 69 FIFO/Gateway Pointer Register High
CAN_MOFGPR69H_CUR	SET	255
CAN_MOFGPR69H_SEL	SET	255

; Message Object 69 FIFO/Gateway Pointer Register Low
CAN_MOFGPR69L_BOT	SET	255
CAN_MOFGPR69L_TOP	SET	255

; Message Object 6 FIFO/Gateway Pointer Register High
CAN_MOFGPR6H_CUR	SET	255
CAN_MOFGPR6H_SEL	SET	255

; Message Object 6 FIFO/Gateway Pointer Register Low
CAN_MOFGPR6L_BOT	SET	255
CAN_MOFGPR6L_TOP	SET	255

; Message Object 70 FIFO/Gateway Pointer Register High
CAN_MOFGPR70H_CUR	SET	255
CAN_MOFGPR70H_SEL	SET	255

; Message Object 70 FIFO/Gateway Pointer Register Low
CAN_MOFGPR70L_BOT	SET	255
CAN_MOFGPR70L_TOP	SET	255

; Message Object 71 FIFO/Gateway Pointer Register High
CAN_MOFGPR71H_CUR	SET	255
CAN_MOFGPR71H_SEL	SET	255

; Message Object 71 FIFO/Gateway Pointer Register Low
CAN_MOFGPR71L_BOT	SET	255
CAN_MOFGPR71L_TOP	SET	255

; Message Object 72 FIFO/Gateway Pointer Register High
CAN_MOFGPR72H_CUR	SET	255
CAN_MOFGPR72H_SEL	SET	255

; Message Object 72 FIFO/Gateway Pointer Register Low
CAN_MOFGPR72L_BOT	SET	255
CAN_MOFGPR72L_TOP	SET	255

; Message Object 73 FIFO/Gateway Pointer Register High
CAN_MOFGPR73H_CUR	SET	255
CAN_MOFGPR73H_SEL	SET	255

; Message Object 73 FIFO/Gateway Pointer Register Low
CAN_MOFGPR73L_BOT	SET	255
CAN_MOFGPR73L_TOP	SET	255

; Message Object 74 FIFO/Gateway Pointer Register High
CAN_MOFGPR74H_CUR	SET	255
CAN_MOFGPR74H_SEL	SET	255

; Message Object 74 FIFO/Gateway Pointer Register Low
CAN_MOFGPR74L_BOT	SET	255
CAN_MOFGPR74L_TOP	SET	255

; Message Object 75 FIFO/Gateway Pointer Register High
CAN_MOFGPR75H_CUR	SET	255
CAN_MOFGPR75H_SEL	SET	255

; Message Object 75 FIFO/Gateway Pointer Register Low
CAN_MOFGPR75L_BOT	SET	255
CAN_MOFGPR75L_TOP	SET	255

; Message Object 76 FIFO/Gateway Pointer Register High
CAN_MOFGPR76H_CUR	SET	255
CAN_MOFGPR76H_SEL	SET	255

; Message Object 76 FIFO/Gateway Pointer Register Low
CAN_MOFGPR76L_BOT	SET	255
CAN_MOFGPR76L_TOP	SET	255

; Message Object 77 FIFO/Gateway Pointer Register High
CAN_MOFGPR77H_CUR	SET	255
CAN_MOFGPR77H_SEL	SET	255

; Message Object 77 FIFO/Gateway Pointer Register Low
CAN_MOFGPR77L_BOT	SET	255
CAN_MOFGPR77L_TOP	SET	255

; Message Object 78 FIFO/Gateway Pointer Register High
CAN_MOFGPR78H_CUR	SET	255
CAN_MOFGPR78H_SEL	SET	255

; Message Object 78 FIFO/Gateway Pointer Register Low
CAN_MOFGPR78L_BOT	SET	255
CAN_MOFGPR78L_TOP	SET	255

; Message Object 79 FIFO/Gateway Pointer Register High
CAN_MOFGPR79H_CUR	SET	255
CAN_MOFGPR79H_SEL	SET	255

; Message Object 79 FIFO/Gateway Pointer Register Low
CAN_MOFGPR79L_BOT	SET	255
CAN_MOFGPR79L_TOP	SET	255

; Message Object 7 FIFO/Gateway Pointer Register High
CAN_MOFGPR7H_CUR	SET	255
CAN_MOFGPR7H_SEL	SET	255

; Message Object 7 FIFO/Gateway Pointer Register Low
CAN_MOFGPR7L_BOT	SET	255
CAN_MOFGPR7L_TOP	SET	255

; Message Object 80 FIFO/Gateway Pointer Register High
CAN_MOFGPR80H_CUR	SET	255
CAN_MOFGPR80H_SEL	SET	255

; Message Object 80 FIFO/Gateway Pointer Register Low
CAN_MOFGPR80L_BOT	SET	255
CAN_MOFGPR80L_TOP	SET	255

; Message Object 81 FIFO/Gateway Pointer Register High
CAN_MOFGPR81H_CUR	SET	255
CAN_MOFGPR81H_SEL	SET	255

; Message Object 81 FIFO/Gateway Pointer Register Low
CAN_MOFGPR81L_BOT	SET	255
CAN_MOFGPR81L_TOP	SET	255

; Message Object 82 FIFO/Gateway Pointer Register High
CAN_MOFGPR82H_CUR	SET	255
CAN_MOFGPR82H_SEL	SET	255

; Message Object 82 FIFO/Gateway Pointer Register Low
CAN_MOFGPR82L_BOT	SET	255
CAN_MOFGPR82L_TOP	SET	255

; Message Object 83 FIFO/Gateway Pointer Register High
CAN_MOFGPR83H_CUR	SET	255
CAN_MOFGPR83H_SEL	SET	255

; Message Object 83 FIFO/Gateway Pointer Register Low
CAN_MOFGPR83L_BOT	SET	255
CAN_MOFGPR83L_TOP	SET	255

; Message Object 84 FIFO/Gateway Pointer Register High
CAN_MOFGPR84H_CUR	SET	255
CAN_MOFGPR84H_SEL	SET	255

; Message Object 84 FIFO/Gateway Pointer Register Low
CAN_MOFGPR84L_BOT	SET	255
CAN_MOFGPR84L_TOP	SET	255

; Message Object 85 FIFO/Gateway Pointer Register High
CAN_MOFGPR85H_CUR	SET	255
CAN_MOFGPR85H_SEL	SET	255

; Message Object 85 FIFO/Gateway Pointer Register Low
CAN_MOFGPR85L_BOT	SET	255
CAN_MOFGPR85L_TOP	SET	255

; Message Object 86 FIFO/Gateway Pointer Register High
CAN_MOFGPR86H_CUR	SET	255
CAN_MOFGPR86H_SEL	SET	255

; Message Object 86 FIFO/Gateway Pointer Register Low
CAN_MOFGPR86L_BOT	SET	255
CAN_MOFGPR86L_TOP	SET	255

; Message Object 87 FIFO/Gateway Pointer Register High
CAN_MOFGPR87H_CUR	SET	255
CAN_MOFGPR87H_SEL	SET	255

; Message Object 87 FIFO/Gateway Pointer Register Low
CAN_MOFGPR87L_BOT	SET	255
CAN_MOFGPR87L_TOP	SET	255

; Message Object 88 FIFO/Gateway Pointer Register High
CAN_MOFGPR88H_CUR	SET	255
CAN_MOFGPR88H_SEL	SET	255

; Message Object 88 FIFO/Gateway Pointer Register Low
CAN_MOFGPR88L_BOT	SET	255
CAN_MOFGPR88L_TOP	SET	255

; Message Object 89 FIFO/Gateway Pointer Register High
CAN_MOFGPR89H_CUR	SET	255
CAN_MOFGPR89H_SEL	SET	255

; Message Object 89 FIFO/Gateway Pointer Register Low
CAN_MOFGPR89L_BOT	SET	255
CAN_MOFGPR89L_TOP	SET	255

; Message Object 8 FIFO/Gateway Pointer Register High
CAN_MOFGPR8H_CUR	SET	255
CAN_MOFGPR8H_SEL	SET	255

; Message Object 8 FIFO/Gateway Pointer Register Low
CAN_MOFGPR8L_BOT	SET	255
CAN_MOFGPR8L_TOP	SET	255

; Message Object 90 FIFO/Gateway Pointer Register High
CAN_MOFGPR90H_CUR	SET	255
CAN_MOFGPR90H_SEL	SET	255

; Message Object 90 FIFO/Gateway Pointer Register Low
CAN_MOFGPR90L_BOT	SET	255
CAN_MOFGPR90L_TOP	SET	255

; Message Object 91 FIFO/Gateway Pointer Register High
CAN_MOFGPR91H_CUR	SET	255
CAN_MOFGPR91H_SEL	SET	255

; Message Object 91 FIFO/Gateway Pointer Register Low
CAN_MOFGPR91L_BOT	SET	255
CAN_MOFGPR91L_TOP	SET	255

; Message Object 92 FIFO/Gateway Pointer Register High
CAN_MOFGPR92H_CUR	SET	255
CAN_MOFGPR92H_SEL	SET	255

; Message Object 92 FIFO/Gateway Pointer Register Low
CAN_MOFGPR92L_BOT	SET	255
CAN_MOFGPR92L_TOP	SET	255

; Message Object 93 FIFO/Gateway Pointer Register High
CAN_MOFGPR93H_CUR	SET	255
CAN_MOFGPR93H_SEL	SET	255

; Message Object 93 FIFO/Gateway Pointer Register Low
CAN_MOFGPR93L_BOT	SET	255
CAN_MOFGPR93L_TOP	SET	255

; Message Object 94 FIFO/Gateway Pointer Register High
CAN_MOFGPR94H_CUR	SET	255
CAN_MOFGPR94H_SEL	SET	255

; Message Object 94 FIFO/Gateway Pointer Register Low
CAN_MOFGPR94L_BOT	SET	255
CAN_MOFGPR94L_TOP	SET	255

; Message Object 95 FIFO/Gateway Pointer Register High
CAN_MOFGPR95H_CUR	SET	255
CAN_MOFGPR95H_SEL	SET	255

; Message Object 95 FIFO/Gateway Pointer Register Low
CAN_MOFGPR95L_BOT	SET	255
CAN_MOFGPR95L_TOP	SET	255

; Message Object 96 FIFO/Gateway Pointer Register High
CAN_MOFGPR96H_CUR	SET	255
CAN_MOFGPR96H_SEL	SET	255

; Message Object 96 FIFO/Gateway Pointer Register Low
CAN_MOFGPR96L_BOT	SET	255
CAN_MOFGPR96L_TOP	SET	255

; Message Object 97 FIFO/Gateway Pointer Register High
CAN_MOFGPR97H_CUR	SET	255
CAN_MOFGPR97H_SEL	SET	255

; Message Object 97 FIFO/Gateway Pointer Register Low
CAN_MOFGPR97L_BOT	SET	255
CAN_MOFGPR97L_TOP	SET	255

; Message Object 98 FIFO/Gateway Pointer Register High
CAN_MOFGPR98H_CUR	SET	255
CAN_MOFGPR98H_SEL	SET	255

; Message Object 98 FIFO/Gateway Pointer Register Low
CAN_MOFGPR98L_BOT	SET	255
CAN_MOFGPR98L_TOP	SET	255

; Message Object 99 FIFO/Gateway Pointer Register High
CAN_MOFGPR99H_CUR	SET	255
CAN_MOFGPR99H_SEL	SET	255

; Message Object 99 FIFO/Gateway Pointer Register Low
CAN_MOFGPR99L_BOT	SET	255
CAN_MOFGPR99L_TOP	SET	255

; Message Object 9 FIFO/Gateway Pointer Register High
CAN_MOFGPR9H_CUR	SET	255
CAN_MOFGPR9H_SEL	SET	255

; Message Object 9 FIFO/Gateway Pointer Register Low
CAN_MOFGPR9L_BOT	SET	255
CAN_MOFGPR9L_TOP	SET	255

; Message Object 0 Interrupt Pointer Register High
CAN_MOIPR0H_CFCVAL	SET	0

; Message Object 0 Interrupt Pointer Register Low
CAN_MOIPR0L_MPN	SET	0
CAN_MOIPR0L_RXINP	SET	0
CAN_MOIPR0L_TXINP	SET	0

; Message Object 100 Interrupt Pointer Register High
CAN_MOIPR100H_CFCVAL	SET	0

; Message Object 100 Interrupt Pointer Register Low
CAN_MOIPR100L_MPN	SET	100
CAN_MOIPR100L_RXINP	SET	0
CAN_MOIPR100L_TXINP	SET	0

; Message Object 101 Interrupt Pointer Register High
CAN_MOIPR101H_CFCVAL	SET	0

; Message Object 101 Interrupt Pointer Register Low
CAN_MOIPR101L_MPN	SET	101
CAN_MOIPR101L_RXINP	SET	0
CAN_MOIPR101L_TXINP	SET	0

; Message Object 102 Interrupt Pointer Register High
CAN_MOIPR102H_CFCVAL	SET	0

; Message Object 102 Interrupt Pointer Register Low
CAN_MOIPR102L_MPN	SET	102
CAN_MOIPR102L_RXINP	SET	0
CAN_MOIPR102L_TXINP	SET	0

; Message Object 103 Interrupt Pointer Register High
CAN_MOIPR103H_CFCVAL	SET	0

; Message Object 103 Interrupt Pointer Register Low
CAN_MOIPR103L_MPN	SET	103
CAN_MOIPR103L_RXINP	SET	0
CAN_MOIPR103L_TXINP	SET	0

; Message Object 104 Interrupt Pointer Register High
CAN_MOIPR104H_CFCVAL	SET	0

; Message Object 104 Interrupt Pointer Register Low
CAN_MOIPR104L_MPN	SET	104
CAN_MOIPR104L_RXINP	SET	0
CAN_MOIPR104L_TXINP	SET	0

; Message Object 105 Interrupt Pointer Register High
CAN_MOIPR105H_CFCVAL	SET	0

; Message Object 105 Interrupt Pointer Register Low
CAN_MOIPR105L_MPN	SET	105
CAN_MOIPR105L_RXINP	SET	0
CAN_MOIPR105L_TXINP	SET	0

; Message Object 106 Interrupt Pointer Register High
CAN_MOIPR106H_CFCVAL	SET	0

; Message Object 106 Interrupt Pointer Register Low
CAN_MOIPR106L_MPN	SET	106
CAN_MOIPR106L_RXINP	SET	0
CAN_MOIPR106L_TXINP	SET	0

; Message Object 107 Interrupt Pointer Register High
CAN_MOIPR107H_CFCVAL	SET	0

; Message Object 107 Interrupt Pointer Register Low
CAN_MOIPR107L_MPN	SET	107
CAN_MOIPR107L_RXINP	SET	0
CAN_MOIPR107L_TXINP	SET	0

; Message Object 108 Interrupt Pointer Register High
CAN_MOIPR108H_CFCVAL	SET	0

; Message Object 108 Interrupt Pointer Register Low
CAN_MOIPR108L_MPN	SET	108
CAN_MOIPR108L_RXINP	SET	0
CAN_MOIPR108L_TXINP	SET	0

; Message Object 109 Interrupt Pointer Register High
CAN_MOIPR109H_CFCVAL	SET	0

; Message Object 109 Interrupt Pointer Register Low
CAN_MOIPR109L_MPN	SET	109
CAN_MOIPR109L_RXINP	SET	0
CAN_MOIPR109L_TXINP	SET	0

; Message Object 10 Interrupt Pointer Register High
CAN_MOIPR10H_CFCVAL	SET	0

; Message Object 10 Interrupt Pointer Register Low
CAN_MOIPR10L_MPN	SET	10
CAN_MOIPR10L_RXINP	SET	0
CAN_MOIPR10L_TXINP	SET	0

; Message Object 110 Interrupt Pointer Register High
CAN_MOIPR110H_CFCVAL	SET	0

; Message Object 110 Interrupt Pointer Register Low
CAN_MOIPR110L_MPN	SET	110
CAN_MOIPR110L_RXINP	SET	0
CAN_MOIPR110L_TXINP	SET	0

; Message Object 111 Interrupt Pointer Register High
CAN_MOIPR111H_CFCVAL	SET	0

; Message Object 111 Interrupt Pointer Register Low
CAN_MOIPR111L_MPN	SET	111
CAN_MOIPR111L_RXINP	SET	0
CAN_MOIPR111L_TXINP	SET	0

; Message Object 112 Interrupt Pointer Register High
CAN_MOIPR112H_CFCVAL	SET	0

; Message Object 112 Interrupt Pointer Register Low
CAN_MOIPR112L_MPN	SET	112
CAN_MOIPR112L_RXINP	SET	0
CAN_MOIPR112L_TXINP	SET	0

; Message Object 113 Interrupt Pointer Register High
CAN_MOIPR113H_CFCVAL	SET	0

; Message Object 113 Interrupt Pointer Register Low
CAN_MOIPR113L_MPN	SET	113
CAN_MOIPR113L_RXINP	SET	0
CAN_MOIPR113L_TXINP	SET	0

; Message Object 114 Interrupt Pointer Register High
CAN_MOIPR114H_CFCVAL	SET	0

; Message Object 114 Interrupt Pointer Register Low
CAN_MOIPR114L_MPN	SET	114
CAN_MOIPR114L_RXINP	SET	0
CAN_MOIPR114L_TXINP	SET	0

; Message Object 115 Interrupt Pointer Register High
CAN_MOIPR115H_CFCVAL	SET	0

; Message Object 115 Interrupt Pointer Register Low
CAN_MOIPR115L_MPN	SET	115
CAN_MOIPR115L_RXINP	SET	0
CAN_MOIPR115L_TXINP	SET	0

; Message Object 116 Interrupt Pointer Register High
CAN_MOIPR116H_CFCVAL	SET	0

; Message Object 116 Interrupt Pointer Register Low
CAN_MOIPR116L_MPN	SET	116
CAN_MOIPR116L_RXINP	SET	0
CAN_MOIPR116L_TXINP	SET	0

; Message Object 117 Interrupt Pointer Register High
CAN_MOIPR117H_CFCVAL	SET	0

; Message Object 117 Interrupt Pointer Register Low
CAN_MOIPR117L_MPN	SET	117
CAN_MOIPR117L_RXINP	SET	0
CAN_MOIPR117L_TXINP	SET	0

; Message Object 118 Interrupt Pointer Register High
CAN_MOIPR118H_CFCVAL	SET	0

; Message Object 118 Interrupt Pointer Register Low
CAN_MOIPR118L_MPN	SET	118
CAN_MOIPR118L_RXINP	SET	0
CAN_MOIPR118L_TXINP	SET	0

; Message Object 119 Interrupt Pointer Register High
CAN_MOIPR119H_CFCVAL	SET	0

; Message Object 119 Interrupt Pointer Register Low
CAN_MOIPR119L_MPN	SET	119
CAN_MOIPR119L_RXINP	SET	0
CAN_MOIPR119L_TXINP	SET	0

; Message Object 11 Interrupt Pointer Register High
CAN_MOIPR11H_CFCVAL	SET	0

; Message Object 11 Interrupt Pointer Register Low
CAN_MOIPR11L_MPN	SET	11
CAN_MOIPR11L_RXINP	SET	0
CAN_MOIPR11L_TXINP	SET	0

; Message Object 120 Interrupt Pointer Register High
CAN_MOIPR120H_CFCVAL	SET	0

; Message Object 120 Interrupt Pointer Register Low
CAN_MOIPR120L_MPN	SET	120
CAN_MOIPR120L_RXINP	SET	0
CAN_MOIPR120L_TXINP	SET	0

; Message Object 121 Interrupt Pointer Register High
CAN_MOIPR121H_CFCVAL	SET	0

; Message Object 121 Interrupt Pointer Register Low
CAN_MOIPR121L_MPN	SET	121
CAN_MOIPR121L_RXINP	SET	0
CAN_MOIPR121L_TXINP	SET	0

; Message Object 122 Interrupt Pointer Register High
CAN_MOIPR122H_CFCVAL	SET	0

; Message Object 122 Interrupt Pointer Register Low
CAN_MOIPR122L_MPN	SET	122
CAN_MOIPR122L_RXINP	SET	0
CAN_MOIPR122L_TXINP	SET	0

; Message Object 123 Interrupt Pointer Register High
CAN_MOIPR123H_CFCVAL	SET	0

; Message Object 123 Interrupt Pointer Register Low
CAN_MOIPR123L_MPN	SET	123
CAN_MOIPR123L_RXINP	SET	0
CAN_MOIPR123L_TXINP	SET	0

; Message Object 124 Interrupt Pointer Register High
CAN_MOIPR124H_CFCVAL	SET	0

; Message Object 124 Interrupt Pointer Register Low
CAN_MOIPR124L_MPN	SET	124
CAN_MOIPR124L_RXINP	SET	0
CAN_MOIPR124L_TXINP	SET	0

; Message Object 125 Interrupt Pointer Register High
CAN_MOIPR125H_CFCVAL	SET	0

; Message Object 125 Interrupt Pointer Register Low
CAN_MOIPR125L_MPN	SET	125
CAN_MOIPR125L_RXINP	SET	0
CAN_MOIPR125L_TXINP	SET	0

; Message Object 126 Interrupt Pointer Register High
CAN_MOIPR126H_CFCVAL	SET	0

; Message Object 126 Interrupt Pointer Register Low
CAN_MOIPR126L_MPN	SET	126
CAN_MOIPR126L_RXINP	SET	0
CAN_MOIPR126L_TXINP	SET	0

; Message Object 127 Interrupt Pointer Register High
CAN_MOIPR127H_CFCVAL	SET	0

; Message Object 127 Interrupt Pointer Register Low
CAN_MOIPR127L_MPN	SET	127
CAN_MOIPR127L_RXINP	SET	0
CAN_MOIPR127L_TXINP	SET	0

; Message Object 12 Interrupt Pointer Register High
CAN_MOIPR12H_CFCVAL	SET	0

; Message Object 12 Interrupt Pointer Register Low
CAN_MOIPR12L_MPN	SET	12
CAN_MOIPR12L_RXINP	SET	0
CAN_MOIPR12L_TXINP	SET	0

; Message Object 13 Interrupt Pointer Register High
CAN_MOIPR13H_CFCVAL	SET	0

; Message Object 13 Interrupt Pointer Register Low
CAN_MOIPR13L_MPN	SET	13
CAN_MOIPR13L_RXINP	SET	0
CAN_MOIPR13L_TXINP	SET	0

; Message Object 14 Interrupt Pointer Register High
CAN_MOIPR14H_CFCVAL	SET	0

; Message Object 14 Interrupt Pointer Register Low
CAN_MOIPR14L_MPN	SET	14
CAN_MOIPR14L_RXINP	SET	0
CAN_MOIPR14L_TXINP	SET	0

; Message Object 15 Interrupt Pointer Register High
CAN_MOIPR15H_CFCVAL	SET	0

; Message Object 15 Interrupt Pointer Register Low
CAN_MOIPR15L_MPN	SET	15
CAN_MOIPR15L_RXINP	SET	0
CAN_MOIPR15L_TXINP	SET	0

; Message Object 16 Interrupt Pointer Register High
CAN_MOIPR16H_CFCVAL	SET	0

; Message Object 16 Interrupt Pointer Register Low
CAN_MOIPR16L_MPN	SET	16
CAN_MOIPR16L_RXINP	SET	0
CAN_MOIPR16L_TXINP	SET	0

; Message Object 17 Interrupt Pointer Register High
CAN_MOIPR17H_CFCVAL	SET	0

; Message Object 17 Interrupt Pointer Register Low
CAN_MOIPR17L_MPN	SET	17
CAN_MOIPR17L_RXINP	SET	0
CAN_MOIPR17L_TXINP	SET	0

; Message Object 18 Interrupt Pointer Register High
CAN_MOIPR18H_CFCVAL	SET	0

; Message Object 18 Interrupt Pointer Register Low
CAN_MOIPR18L_MPN	SET	18
CAN_MOIPR18L_RXINP	SET	0
CAN_MOIPR18L_TXINP	SET	0

; Message Object 19 Interrupt Pointer Register High
CAN_MOIPR19H_CFCVAL	SET	0

; Message Object 19 Interrupt Pointer Register Low
CAN_MOIPR19L_MPN	SET	19
CAN_MOIPR19L_RXINP	SET	0
CAN_MOIPR19L_TXINP	SET	0

; Message Object 1 Interrupt Pointer Register High
CAN_MOIPR1H_CFCVAL	SET	0

; Message Object 1 Interrupt Pointer Register Low
CAN_MOIPR1L_MPN	SET	1
CAN_MOIPR1L_RXINP	SET	0
CAN_MOIPR1L_TXINP	SET	0

; Message Object 20 Interrupt Pointer Register High
CAN_MOIPR20H_CFCVAL	SET	0

; Message Object 20 Interrupt Pointer Register Low
CAN_MOIPR20L_MPN	SET	20
CAN_MOIPR20L_RXINP	SET	0
CAN_MOIPR20L_TXINP	SET	0

; Message Object 21 Interrupt Pointer Register High
CAN_MOIPR21H_CFCVAL	SET	0

; Message Object 21 Interrupt Pointer Register Low
CAN_MOIPR21L_MPN	SET	21
CAN_MOIPR21L_RXINP	SET	0
CAN_MOIPR21L_TXINP	SET	0

; Message Object 22 Interrupt Pointer Register High
CAN_MOIPR22H_CFCVAL	SET	0

; Message Object 22 Interrupt Pointer Register Low
CAN_MOIPR22L_MPN	SET	22
CAN_MOIPR22L_RXINP	SET	0
CAN_MOIPR22L_TXINP	SET	0

; Message Object 23 Interrupt Pointer Register High
CAN_MOIPR23H_CFCVAL	SET	0

; Message Object 23 Interrupt Pointer Register Low
CAN_MOIPR23L_MPN	SET	23
CAN_MOIPR23L_RXINP	SET	0
CAN_MOIPR23L_TXINP	SET	0

; Message Object 24 Interrupt Pointer Register High
CAN_MOIPR24H_CFCVAL	SET	0

; Message Object 24 Interrupt Pointer Register Low
CAN_MOIPR24L_MPN	SET	24
CAN_MOIPR24L_RXINP	SET	0
CAN_MOIPR24L_TXINP	SET	0

; Message Object 25 Interrupt Pointer Register High
CAN_MOIPR25H_CFCVAL	SET	0

; Message Object 25 Interrupt Pointer Register Low
CAN_MOIPR25L_MPN	SET	25
CAN_MOIPR25L_RXINP	SET	0
CAN_MOIPR25L_TXINP	SET	0

; Message Object 26 Interrupt Pointer Register High
CAN_MOIPR26H_CFCVAL	SET	0

; Message Object 26 Interrupt Pointer Register Low
CAN_MOIPR26L_MPN	SET	26
CAN_MOIPR26L_RXINP	SET	0
CAN_MOIPR26L_TXINP	SET	0

; Message Object 27 Interrupt Pointer Register High
CAN_MOIPR27H_CFCVAL	SET	0

; Message Object 27 Interrupt Pointer Register Low
CAN_MOIPR27L_MPN	SET	27
CAN_MOIPR27L_RXINP	SET	0
CAN_MOIPR27L_TXINP	SET	0

; Message Object 28 Interrupt Pointer Register High
CAN_MOIPR28H_CFCVAL	SET	0

; Message Object 28 Interrupt Pointer Register Low
CAN_MOIPR28L_MPN	SET	28
CAN_MOIPR28L_RXINP	SET	0
CAN_MOIPR28L_TXINP	SET	0

; Message Object 29 Interrupt Pointer Register High
CAN_MOIPR29H_CFCVAL	SET	0

; Message Object 29 Interrupt Pointer Register Low
CAN_MOIPR29L_MPN	SET	29
CAN_MOIPR29L_RXINP	SET	0
CAN_MOIPR29L_TXINP	SET	0

; Message Object 2 Interrupt Pointer Register High
CAN_MOIPR2H_CFCVAL	SET	0

; Message Object 2 Interrupt Pointer Register Low
CAN_MOIPR2L_MPN	SET	2
CAN_MOIPR2L_RXINP	SET	0
CAN_MOIPR2L_TXINP	SET	0

; Message Object 30 Interrupt Pointer Register High
CAN_MOIPR30H_CFCVAL	SET	0

; Message Object 30 Interrupt Pointer Register Low
CAN_MOIPR30L_MPN	SET	30
CAN_MOIPR30L_RXINP	SET	0
CAN_MOIPR30L_TXINP	SET	0

; Message Object 31 Interrupt Pointer Register High
CAN_MOIPR31H_CFCVAL	SET	0

; Message Object 31 Interrupt Pointer Register Low
CAN_MOIPR31L_MPN	SET	31
CAN_MOIPR31L_RXINP	SET	0
CAN_MOIPR31L_TXINP	SET	0

; Message Object 32 Interrupt Pointer Register High
CAN_MOIPR32H_CFCVAL	SET	0

; Message Object 32 Interrupt Pointer Register Low
CAN_MOIPR32L_MPN	SET	32
CAN_MOIPR32L_RXINP	SET	0
CAN_MOIPR32L_TXINP	SET	0

; Message Object 33 Interrupt Pointer Register High
CAN_MOIPR33H_CFCVAL	SET	0

; Message Object 33 Interrupt Pointer Register Low
CAN_MOIPR33L_MPN	SET	33
CAN_MOIPR33L_RXINP	SET	0
CAN_MOIPR33L_TXINP	SET	0

; Message Object 34 Interrupt Pointer Register High
CAN_MOIPR34H_CFCVAL	SET	0

; Message Object 34 Interrupt Pointer Register Low
CAN_MOIPR34L_MPN	SET	34
CAN_MOIPR34L_RXINP	SET	0
CAN_MOIPR34L_TXINP	SET	0

; Message Object 35 Interrupt Pointer Register High
CAN_MOIPR35H_CFCVAL	SET	0

; Message Object 35 Interrupt Pointer Register Low
CAN_MOIPR35L_MPN	SET	35
CAN_MOIPR35L_RXINP	SET	0
CAN_MOIPR35L_TXINP	SET	0

; Message Object 36 Interrupt Pointer Register High
CAN_MOIPR36H_CFCVAL	SET	0

; Message Object 36 Interrupt Pointer Register Low
CAN_MOIPR36L_MPN	SET	36
CAN_MOIPR36L_RXINP	SET	0
CAN_MOIPR36L_TXINP	SET	0

; Message Object 37 Interrupt Pointer Register High
CAN_MOIPR37H_CFCVAL	SET	0

; Message Object 37 Interrupt Pointer Register Low
CAN_MOIPR37L_MPN	SET	37
CAN_MOIPR37L_RXINP	SET	0
CAN_MOIPR37L_TXINP	SET	0

; Message Object 38 Interrupt Pointer Register High
CAN_MOIPR38H_CFCVAL	SET	0

; Message Object 38 Interrupt Pointer Register Low
CAN_MOIPR38L_MPN	SET	38
CAN_MOIPR38L_RXINP	SET	0
CAN_MOIPR38L_TXINP	SET	0

; Message Object 39 Interrupt Pointer Register High
CAN_MOIPR39H_CFCVAL	SET	0

; Message Object 39 Interrupt Pointer Register Low
CAN_MOIPR39L_MPN	SET	39
CAN_MOIPR39L_RXINP	SET	0
CAN_MOIPR39L_TXINP	SET	0

; Message Object 3 Interrupt Pointer Register High
CAN_MOIPR3H_CFCVAL	SET	0

; Message Object 3 Interrupt Pointer Register Low
CAN_MOIPR3L_MPN	SET	3
CAN_MOIPR3L_RXINP	SET	0
CAN_MOIPR3L_TXINP	SET	0

; Message Object 40 Interrupt Pointer Register High
CAN_MOIPR40H_CFCVAL	SET	0

; Message Object 40 Interrupt Pointer Register Low
CAN_MOIPR40L_MPN	SET	40
CAN_MOIPR40L_RXINP	SET	0
CAN_MOIPR40L_TXINP	SET	0

; Message Object 41 Interrupt Pointer Register High
CAN_MOIPR41H_CFCVAL	SET	0

; Message Object 41 Interrupt Pointer Register Low
CAN_MOIPR41L_MPN	SET	41
CAN_MOIPR41L_RXINP	SET	0
CAN_MOIPR41L_TXINP	SET	0

; Message Object 42 Interrupt Pointer Register High
CAN_MOIPR42H_CFCVAL	SET	0

; Message Object 42 Interrupt Pointer Register Low
CAN_MOIPR42L_MPN	SET	42
CAN_MOIPR42L_RXINP	SET	0
CAN_MOIPR42L_TXINP	SET	0

; Message Object 43 Interrupt Pointer Register High
CAN_MOIPR43H_CFCVAL	SET	0

; Message Object 43 Interrupt Pointer Register Low
CAN_MOIPR43L_MPN	SET	43
CAN_MOIPR43L_RXINP	SET	0
CAN_MOIPR43L_TXINP	SET	0

; Message Object 44 Interrupt Pointer Register High
CAN_MOIPR44H_CFCVAL	SET	0

; Message Object 44 Interrupt Pointer Register Low
CAN_MOIPR44L_MPN	SET	44
CAN_MOIPR44L_RXINP	SET	0
CAN_MOIPR44L_TXINP	SET	0

; Message Object 45 Interrupt Pointer Register High
CAN_MOIPR45H_CFCVAL	SET	0

; Message Object 45 Interrupt Pointer Register Low
CAN_MOIPR45L_MPN	SET	45
CAN_MOIPR45L_RXINP	SET	0
CAN_MOIPR45L_TXINP	SET	0

; Message Object 46 Interrupt Pointer Register High
CAN_MOIPR46H_CFCVAL	SET	0

; Message Object 46 Interrupt Pointer Register Low
CAN_MOIPR46L_MPN	SET	46
CAN_MOIPR46L_RXINP	SET	0
CAN_MOIPR46L_TXINP	SET	0

; Message Object 47 Interrupt Pointer Register High
CAN_MOIPR47H_CFCVAL	SET	0

; Message Object 47 Interrupt Pointer Register Low
CAN_MOIPR47L_MPN	SET	47
CAN_MOIPR47L_RXINP	SET	0
CAN_MOIPR47L_TXINP	SET	0

; Message Object 48 Interrupt Pointer Register High
CAN_MOIPR48H_CFCVAL	SET	0

; Message Object 48 Interrupt Pointer Register Low
CAN_MOIPR48L_MPN	SET	48
CAN_MOIPR48L_RXINP	SET	0
CAN_MOIPR48L_TXINP	SET	0

; Message Object 49 Interrupt Pointer Register High
CAN_MOIPR49H_CFCVAL	SET	0

; Message Object 49 Interrupt Pointer Register Low
CAN_MOIPR49L_MPN	SET	49
CAN_MOIPR49L_RXINP	SET	0
CAN_MOIPR49L_TXINP	SET	0

; Message Object 4 Interrupt Pointer Register High
CAN_MOIPR4H_CFCVAL	SET	0

; Message Object 4 Interrupt Pointer Register Low
CAN_MOIPR4L_MPN	SET	4
CAN_MOIPR4L_RXINP	SET	0
CAN_MOIPR4L_TXINP	SET	0

; Message Object 50 Interrupt Pointer Register High
CAN_MOIPR50H_CFCVAL	SET	0

; Message Object 50 Interrupt Pointer Register Low
CAN_MOIPR50L_MPN	SET	50
CAN_MOIPR50L_RXINP	SET	0
CAN_MOIPR50L_TXINP	SET	0

; Message Object 51 Interrupt Pointer Register High
CAN_MOIPR51H_CFCVAL	SET	0

; Message Object 51 Interrupt Pointer Register Low
CAN_MOIPR51L_MPN	SET	51
CAN_MOIPR51L_RXINP	SET	0
CAN_MOIPR51L_TXINP	SET	0

; Message Object 52 Interrupt Pointer Register High
CAN_MOIPR52H_CFCVAL	SET	0

; Message Object 52 Interrupt Pointer Register Low
CAN_MOIPR52L_MPN	SET	52
CAN_MOIPR52L_RXINP	SET	0
CAN_MOIPR52L_TXINP	SET	0

; Message Object 53 Interrupt Pointer Register High
CAN_MOIPR53H_CFCVAL	SET	0

; Message Object 53 Interrupt Pointer Register Low
CAN_MOIPR53L_MPN	SET	53
CAN_MOIPR53L_RXINP	SET	0
CAN_MOIPR53L_TXINP	SET	0

; Message Object 54 Interrupt Pointer Register High
CAN_MOIPR54H_CFCVAL	SET	0

; Message Object 54 Interrupt Pointer Register Low
CAN_MOIPR54L_MPN	SET	54
CAN_MOIPR54L_RXINP	SET	0
CAN_MOIPR54L_TXINP	SET	0

; Message Object 55 Interrupt Pointer Register High
CAN_MOIPR55H_CFCVAL	SET	0

; Message Object 55 Interrupt Pointer Register Low
CAN_MOIPR55L_MPN	SET	55
CAN_MOIPR55L_RXINP	SET	0
CAN_MOIPR55L_TXINP	SET	0

; Message Object 56 Interrupt Pointer Register High
CAN_MOIPR56H_CFCVAL	SET	0

; Message Object 56 Interrupt Pointer Register Low
CAN_MOIPR56L_MPN	SET	56
CAN_MOIPR56L_RXINP	SET	0
CAN_MOIPR56L_TXINP	SET	0

; Message Object 57 Interrupt Pointer Register High
CAN_MOIPR57H_CFCVAL	SET	0

; Message Object 57 Interrupt Pointer Register Low
CAN_MOIPR57L_MPN	SET	57
CAN_MOIPR57L_RXINP	SET	0
CAN_MOIPR57L_TXINP	SET	0

; Message Object 58 Interrupt Pointer Register High
CAN_MOIPR58H_CFCVAL	SET	0

; Message Object 58 Interrupt Pointer Register Low
CAN_MOIPR58L_MPN	SET	58
CAN_MOIPR58L_RXINP	SET	0
CAN_MOIPR58L_TXINP	SET	0

; Message Object 59 Interrupt Pointer Register High
CAN_MOIPR59H_CFCVAL	SET	0

; Message Object 59 Interrupt Pointer Register Low
CAN_MOIPR59L_MPN	SET	59
CAN_MOIPR59L_RXINP	SET	0
CAN_MOIPR59L_TXINP	SET	0

; Message Object 5 Interrupt Pointer Register High
CAN_MOIPR5H_CFCVAL	SET	0

; Message Object 5 Interrupt Pointer Register Low
CAN_MOIPR5L_MPN	SET	5
CAN_MOIPR5L_RXINP	SET	0
CAN_MOIPR5L_TXINP	SET	0

; Message Object 60 Interrupt Pointer Register High
CAN_MOIPR60H_CFCVAL	SET	0

; Message Object 60 Interrupt Pointer Register Low
CAN_MOIPR60L_MPN	SET	60
CAN_MOIPR60L_RXINP	SET	0
CAN_MOIPR60L_TXINP	SET	0

; Message Object 61 Interrupt Pointer Register High
CAN_MOIPR61H_CFCVAL	SET	0

; Message Object 61 Interrupt Pointer Register Low
CAN_MOIPR61L_MPN	SET	61
CAN_MOIPR61L_RXINP	SET	0
CAN_MOIPR61L_TXINP	SET	0

; Message Object 62 Interrupt Pointer Register High
CAN_MOIPR62H_CFCVAL	SET	0

; Message Object 62 Interrupt Pointer Register Low
CAN_MOIPR62L_MPN	SET	62
CAN_MOIPR62L_RXINP	SET	0
CAN_MOIPR62L_TXINP	SET	0

; Message Object 63 Interrupt Pointer Register High
CAN_MOIPR63H_CFCVAL	SET	0

; Message Object 63 Interrupt Pointer Register Low
CAN_MOIPR63L_MPN	SET	63
CAN_MOIPR63L_RXINP	SET	0
CAN_MOIPR63L_TXINP	SET	0

; Message Object 64 Interrupt Pointer Register High
CAN_MOIPR64H_CFCVAL	SET	0

; Message Object 64 Interrupt Pointer Register Low
CAN_MOIPR64L_MPN	SET	64
CAN_MOIPR64L_RXINP	SET	0
CAN_MOIPR64L_TXINP	SET	0

; Message Object 65 Interrupt Pointer Register High
CAN_MOIPR65H_CFCVAL	SET	0

; Message Object 65 Interrupt Pointer Register Low
CAN_MOIPR65L_MPN	SET	65
CAN_MOIPR65L_RXINP	SET	0
CAN_MOIPR65L_TXINP	SET	0

; Message Object 66 Interrupt Pointer Register High
CAN_MOIPR66H_CFCVAL	SET	0

; Message Object 66 Interrupt Pointer Register Low
CAN_MOIPR66L_MPN	SET	66
CAN_MOIPR66L_RXINP	SET	0
CAN_MOIPR66L_TXINP	SET	0

; Message Object 67 Interrupt Pointer Register High
CAN_MOIPR67H_CFCVAL	SET	0

; Message Object 67 Interrupt Pointer Register Low
CAN_MOIPR67L_MPN	SET	67
CAN_MOIPR67L_RXINP	SET	0
CAN_MOIPR67L_TXINP	SET	0

; Message Object 68 Interrupt Pointer Register High
CAN_MOIPR68H_CFCVAL	SET	0

; Message Object 68 Interrupt Pointer Register Low
CAN_MOIPR68L_MPN	SET	68
CAN_MOIPR68L_RXINP	SET	0
CAN_MOIPR68L_TXINP	SET	0

; Message Object 69 Interrupt Pointer Register High
CAN_MOIPR69H_CFCVAL	SET	0

; Message Object 69 Interrupt Pointer Register Low
CAN_MOIPR69L_MPN	SET	69
CAN_MOIPR69L_RXINP	SET	0
CAN_MOIPR69L_TXINP	SET	0

; Message Object 6 Interrupt Pointer Register High
CAN_MOIPR6H_CFCVAL	SET	0

; Message Object 6 Interrupt Pointer Register Low
CAN_MOIPR6L_MPN	SET	6
CAN_MOIPR6L_RXINP	SET	0
CAN_MOIPR6L_TXINP	SET	0

; Message Object 70 Interrupt Pointer Register High
CAN_MOIPR70H_CFCVAL	SET	0

; Message Object 70 Interrupt Pointer Register Low
CAN_MOIPR70L_MPN	SET	70
CAN_MOIPR70L_RXINP	SET	0
CAN_MOIPR70L_TXINP	SET	0

; Message Object 71 Interrupt Pointer Register High
CAN_MOIPR71H_CFCVAL	SET	0

; Message Object 71 Interrupt Pointer Register Low
CAN_MOIPR71L_MPN	SET	71
CAN_MOIPR71L_RXINP	SET	0
CAN_MOIPR71L_TXINP	SET	0

; Message Object 72 Interrupt Pointer Register High
CAN_MOIPR72H_CFCVAL	SET	0

; Message Object 72 Interrupt Pointer Register Low
CAN_MOIPR72L_MPN	SET	72
CAN_MOIPR72L_RXINP	SET	0
CAN_MOIPR72L_TXINP	SET	0

; Message Object 73 Interrupt Pointer Register High
CAN_MOIPR73H_CFCVAL	SET	0

; Message Object 73 Interrupt Pointer Register Low
CAN_MOIPR73L_MPN	SET	73
CAN_MOIPR73L_RXINP	SET	0
CAN_MOIPR73L_TXINP	SET	0

; Message Object 74 Interrupt Pointer Register High
CAN_MOIPR74H_CFCVAL	SET	0

; Message Object 74 Interrupt Pointer Register Low
CAN_MOIPR74L_MPN	SET	74
CAN_MOIPR74L_RXINP	SET	0
CAN_MOIPR74L_TXINP	SET	0

; Message Object 75 Interrupt Pointer Register High
CAN_MOIPR75H_CFCVAL	SET	0

; Message Object 75 Interrupt Pointer Register Low
CAN_MOIPR75L_MPN	SET	75
CAN_MOIPR75L_RXINP	SET	0
CAN_MOIPR75L_TXINP	SET	0

; Message Object 76 Interrupt Pointer Register High
CAN_MOIPR76H_CFCVAL	SET	0

; Message Object 76 Interrupt Pointer Register Low
CAN_MOIPR76L_MPN	SET	76
CAN_MOIPR76L_RXINP	SET	0
CAN_MOIPR76L_TXINP	SET	0

; Message Object 77 Interrupt Pointer Register High
CAN_MOIPR77H_CFCVAL	SET	0

; Message Object 77 Interrupt Pointer Register Low
CAN_MOIPR77L_MPN	SET	77
CAN_MOIPR77L_RXINP	SET	0
CAN_MOIPR77L_TXINP	SET	0

; Message Object 78 Interrupt Pointer Register High
CAN_MOIPR78H_CFCVAL	SET	0

; Message Object 78 Interrupt Pointer Register Low
CAN_MOIPR78L_MPN	SET	78
CAN_MOIPR78L_RXINP	SET	0
CAN_MOIPR78L_TXINP	SET	0

; Message Object 79 Interrupt Pointer Register High
CAN_MOIPR79H_CFCVAL	SET	0

; Message Object 79 Interrupt Pointer Register Low
CAN_MOIPR79L_MPN	SET	79
CAN_MOIPR79L_RXINP	SET	0
CAN_MOIPR79L_TXINP	SET	0

; Message Object 7 Interrupt Pointer Register High
CAN_MOIPR7H_CFCVAL	SET	0

; Message Object 7 Interrupt Pointer Register Low
CAN_MOIPR7L_MPN	SET	7
CAN_MOIPR7L_RXINP	SET	0
CAN_MOIPR7L_TXINP	SET	0

; Message Object 80 Interrupt Pointer Register High
CAN_MOIPR80H_CFCVAL	SET	0

; Message Object 80 Interrupt Pointer Register Low
CAN_MOIPR80L_MPN	SET	80
CAN_MOIPR80L_RXINP	SET	0
CAN_MOIPR80L_TXINP	SET	0

; Message Object 81 Interrupt Pointer Register High
CAN_MOIPR81H_CFCVAL	SET	0

; Message Object 81 Interrupt Pointer Register Low
CAN_MOIPR81L_MPN	SET	81
CAN_MOIPR81L_RXINP	SET	0
CAN_MOIPR81L_TXINP	SET	0

; Message Object 82 Interrupt Pointer Register High
CAN_MOIPR82H_CFCVAL	SET	0

; Message Object 82 Interrupt Pointer Register Low
CAN_MOIPR82L_MPN	SET	82
CAN_MOIPR82L_RXINP	SET	0
CAN_MOIPR82L_TXINP	SET	0

; Message Object 83 Interrupt Pointer Register High
CAN_MOIPR83H_CFCVAL	SET	0

; Message Object 83 Interrupt Pointer Register Low
CAN_MOIPR83L_MPN	SET	83
CAN_MOIPR83L_RXINP	SET	0
CAN_MOIPR83L_TXINP	SET	0

; Message Object 84 Interrupt Pointer Register High
CAN_MOIPR84H_CFCVAL	SET	0

; Message Object 84 Interrupt Pointer Register Low
CAN_MOIPR84L_MPN	SET	84
CAN_MOIPR84L_RXINP	SET	0
CAN_MOIPR84L_TXINP	SET	0

; Message Object 85 Interrupt Pointer Register High
CAN_MOIPR85H_CFCVAL	SET	0

; Message Object 85 Interrupt Pointer Register Low
CAN_MOIPR85L_MPN	SET	85
CAN_MOIPR85L_RXINP	SET	0
CAN_MOIPR85L_TXINP	SET	0

; Message Object 86 Interrupt Pointer Register High
CAN_MOIPR86H_CFCVAL	SET	0

; Message Object 86 Interrupt Pointer Register Low
CAN_MOIPR86L_MPN	SET	86
CAN_MOIPR86L_RXINP	SET	0
CAN_MOIPR86L_TXINP	SET	0

; Message Object 87 Interrupt Pointer Register High
CAN_MOIPR87H_CFCVAL	SET	0

; Message Object 87 Interrupt Pointer Register Low
CAN_MOIPR87L_MPN	SET	87
CAN_MOIPR87L_RXINP	SET	0
CAN_MOIPR87L_TXINP	SET	0

; Message Object 88 Interrupt Pointer Register High
CAN_MOIPR88H_CFCVAL	SET	0

; Message Object 88 Interrupt Pointer Register Low
CAN_MOIPR88L_MPN	SET	88
CAN_MOIPR88L_RXINP	SET	0
CAN_MOIPR88L_TXINP	SET	0

; Message Object 89 Interrupt Pointer Register High
CAN_MOIPR89H_CFCVAL	SET	0

; Message Object 89 Interrupt Pointer Register Low
CAN_MOIPR89L_MPN	SET	89
CAN_MOIPR89L_RXINP	SET	0
CAN_MOIPR89L_TXINP	SET	0

; Message Object 8 Interrupt Pointer Register High
CAN_MOIPR8H_CFCVAL	SET	0

; Message Object 8 Interrupt Pointer Register Low
CAN_MOIPR8L_MPN	SET	8
CAN_MOIPR8L_RXINP	SET	0
CAN_MOIPR8L_TXINP	SET	0

; Message Object 90 Interrupt Pointer Register High
CAN_MOIPR90H_CFCVAL	SET	0

; Message Object 90 Interrupt Pointer Register Low
CAN_MOIPR90L_MPN	SET	90
CAN_MOIPR90L_RXINP	SET	0
CAN_MOIPR90L_TXINP	SET	0

; Message Object 91 Interrupt Pointer Register High
CAN_MOIPR91H_CFCVAL	SET	0

; Message Object 91 Interrupt Pointer Register Low
CAN_MOIPR91L_MPN	SET	91
CAN_MOIPR91L_RXINP	SET	0
CAN_MOIPR91L_TXINP	SET	0

; Message Object 92 Interrupt Pointer Register High
CAN_MOIPR92H_CFCVAL	SET	0

; Message Object 92 Interrupt Pointer Register Low
CAN_MOIPR92L_MPN	SET	92
CAN_MOIPR92L_RXINP	SET	0
CAN_MOIPR92L_TXINP	SET	0

; Message Object 93 Interrupt Pointer Register High
CAN_MOIPR93H_CFCVAL	SET	0

; Message Object 93 Interrupt Pointer Register Low
CAN_MOIPR93L_MPN	SET	93
CAN_MOIPR93L_RXINP	SET	0
CAN_MOIPR93L_TXINP	SET	0

; Message Object 94 Interrupt Pointer Register High
CAN_MOIPR94H_CFCVAL	SET	0

; Message Object 94 Interrupt Pointer Register Low
CAN_MOIPR94L_MPN	SET	94
CAN_MOIPR94L_RXINP	SET	0
CAN_MOIPR94L_TXINP	SET	0

; Message Object 95 Interrupt Pointer Register High
CAN_MOIPR95H_CFCVAL	SET	0

; Message Object 95 Interrupt Pointer Register Low
CAN_MOIPR95L_MPN	SET	95
CAN_MOIPR95L_RXINP	SET	0
CAN_MOIPR95L_TXINP	SET	0

; Message Object 96 Interrupt Pointer Register High
CAN_MOIPR96H_CFCVAL	SET	0

; Message Object 96 Interrupt Pointer Register Low
CAN_MOIPR96L_MPN	SET	96
CAN_MOIPR96L_RXINP	SET	0
CAN_MOIPR96L_TXINP	SET	0

; Message Object 97 Interrupt Pointer Register High
CAN_MOIPR97H_CFCVAL	SET	0

; Message Object 97 Interrupt Pointer Register Low
CAN_MOIPR97L_MPN	SET	97
CAN_MOIPR97L_RXINP	SET	0
CAN_MOIPR97L_TXINP	SET	0

; Message Object 98 Interrupt Pointer Register High
CAN_MOIPR98H_CFCVAL	SET	0

; Message Object 98 Interrupt Pointer Register Low
CAN_MOIPR98L_MPN	SET	98
CAN_MOIPR98L_RXINP	SET	0
CAN_MOIPR98L_TXINP	SET	0

; Message Object 99 Interrupt Pointer Register High
CAN_MOIPR99H_CFCVAL	SET	0

; Message Object 99 Interrupt Pointer Register Low
CAN_MOIPR99L_MPN	SET	99
CAN_MOIPR99L_RXINP	SET	0
CAN_MOIPR99L_TXINP	SET	0

; Message Object 9 Interrupt Pointer Register High
CAN_MOIPR9H_CFCVAL	SET	0

; Message Object 9 Interrupt Pointer Register Low
CAN_MOIPR9L_MPN	SET	9
CAN_MOIPR9L_RXINP	SET	0
CAN_MOIPR9L_TXINP	SET	0

; Message Index Register 0
CAN_MSID0_INDEX	SET	0

; Message Index Register 1
CAN_MSID1_INDEX	SET	0

; Message Index Register 2
CAN_MSID2_INDEX	SET	0

; Message Index Register 3
CAN_MSID3_INDEX	SET	0

; Message Index Register 4
CAN_MSID4_INDEX	SET	0

; Message Index Register 5
CAN_MSID5_INDEX	SET	0

; Message Index Register 6
CAN_MSID6_INDEX	SET	0

; Message Index Register 7
CAN_MSID7_INDEX	SET	0

; Message Index Mask Register High
CAN_MSIMASKH_IM[31:16]	SET	0

; Message Index Mask Register Low
CAN_MSIMASKL_IM[15:0]	SET	0

; Message Pending Register 0 High
CAN_MSPND0H_PND[31:16]	SET	0

; Message Pending Register 0 Low
CAN_MSPND0L_PND[15:0]	SET	0

; Message Pending Register 1 High
CAN_MSPND1H_PND[31:16]	SET	0

; Message Pending Register 1 Low
CAN_MSPND1L_PND[15:0]	SET	0

; Message Pending Register 2 High
CAN_MSPND2H_PND[31:16]	SET	0

; Message Pending Register 2 Low
CAN_MSPND2L_PND[15:0]	SET	0

; Message Pending Register 3 High
CAN_MSPND3H_PND[31:16]	SET	0

; Message Pending Register 3 Low
CAN_MSPND3L_PND[15:0]	SET	0

; Message Pending Register 4 High
CAN_MSPND4H_PND[31:16]	SET	0

; Message Pending Register 4 Low
CAN_MSPND4L_PND[15:0]	SET	0

; Message Pending Register 5 High
CAN_MSPND5H_PND[31:16]	SET	0

; Message Pending Register 5 Low
CAN_MSPND5L_PND[15:0]	SET	0

; Message Pending Register 6 High
CAN_MSPND6H_PND[31:16]	SET	0

; Message Pending Register 6 Low
CAN_MSPND6L_PND[15:0]	SET	0

; Message Pending Register 7 High
CAN_MSPND7H_PND[31:16]	SET	0

; Message Pending Register 7 Low
CAN_MSPND7L_PND[15:0]	SET	0

; Node 0 Bit Timing Register High
CAN_NBTR0H_FTX	SET	0

; Node 0 Bit Timing Register Low
CAN_NBTR0L_BRP	SET	31
CAN_NBTR0L_DIV8	SET	0
CAN_NBTR0L_SJW	SET	1
CAN_NBTR0L_TSEG1	SET	4
CAN_NBTR0L_TSEG2	SET	3

; Node 1 Bit Timing Register High
CAN_NBTR1H_FTX	SET	0

; Node 1 Bit Timing Register Low
CAN_NBTR1L_BRP	SET	39
CAN_NBTR1L_DIV8	SET	0
CAN_NBTR1L_SJW	SET	1
CAN_NBTR1L_TSEG1	SET	4
CAN_NBTR1L_TSEG2	SET	3

; Node 2 Bit Timing Register High
CAN_NBTR2H_FTX	SET	0

; Node 2 Bit Timing Register Low
CAN_NBTR2L_BRP	SET	39
CAN_NBTR2L_DIV8	SET	0
CAN_NBTR2L_SJW	SET	1
CAN_NBTR2L_TSEG1	SET	4
CAN_NBTR2L_TSEG2	SET	3

; Node 3 Bit Timing Register High
CAN_NBTR3H_FTX	SET	0

; Node 3 Bit Timing Register Low
CAN_NBTR3L_BRP	SET	39
CAN_NBTR3L_DIV8	SET	0
CAN_NBTR3L_SJW	SET	1
CAN_NBTR3L_TSEG1	SET	4
CAN_NBTR3L_TSEG2	SET	3

; Node 4 Bit Timing Register High
CAN_NBTR4H_FTX	SET	0

; Node 4 Bit Timing Register Low
CAN_NBTR4L_BRP	SET	39
CAN_NBTR4L_DIV8	SET	0
CAN_NBTR4L_SJW	SET	1
CAN_NBTR4L_TSEG1	SET	4
CAN_NBTR4L_TSEG2	SET	3

; Node 0 Control Register
CAN_NCR0_ALIE	SET	0
CAN_NCR0_CALM	SET	0
CAN_NCR0_CANDIS	SET	0
CAN_NCR0_CCE	SET	0
CAN_NCR0_INIT	SET	0
CAN_NCR0_LECIE	SET	0
CAN_NCR0_SUSEN	SET	0
CAN_NCR0_TRIE	SET	0

; Node 1 Control Register
CAN_NCR1_ALIE	SET	0
CAN_NCR1_CALM	SET	0
CAN_NCR1_CANDIS	SET	0
CAN_NCR1_CCE	SET	0
CAN_NCR1_INIT	SET	1
CAN_NCR1_LECIE	SET	0
CAN_NCR1_SUSEN	SET	0
CAN_NCR1_TRIE	SET	0

; Node 2 Control Register
CAN_NCR2_ALIE	SET	0
CAN_NCR2_CALM	SET	0
CAN_NCR2_CANDIS	SET	0
CAN_NCR2_CCE	SET	0
CAN_NCR2_INIT	SET	1
CAN_NCR2_LECIE	SET	0
CAN_NCR2_SUSEN	SET	0
CAN_NCR2_TRIE	SET	0

; Node 3 Control Register
CAN_NCR3_ALIE	SET	0
CAN_NCR3_CALM	SET	0
CAN_NCR3_CANDIS	SET	0
CAN_NCR3_CCE	SET	0
CAN_NCR3_INIT	SET	1
CAN_NCR3_LECIE	SET	0
CAN_NCR3_SUSEN	SET	0
CAN_NCR3_TRIE	SET	0

; Node 4 Control Register
CAN_NCR4_ALIE	SET	0
CAN_NCR4_CALM	SET	0
CAN_NCR4_CANDIS	SET	0
CAN_NCR4_CCE	SET	0
CAN_NCR4_INIT	SET	1
CAN_NCR4_LECIE	SET	0
CAN_NCR4_SUSEN	SET	0
CAN_NCR4_TRIE	SET	0

; Node 0 Error Counter Register High
CAN_NECNT0H_EWRNLVL	SET	96
CAN_NECNT0H_LEINC	SET	0
CAN_NECNT0H_LETD	SET	0

; Node 0 Error Counter Register Low
CAN_NECNT0L_REC	SET	0
CAN_NECNT0L_TEC	SET	0

; Node 1 Error Counter Register High
CAN_NECNT1H_EWRNLVL	SET	96
CAN_NECNT1H_LEINC	SET	0
CAN_NECNT1H_LETD	SET	0

; Node 1 Error Counter Register Low
CAN_NECNT1L_REC	SET	0
CAN_NECNT1L_TEC	SET	0

; Node 2 Error Counter Register High
CAN_NECNT2H_EWRNLVL	SET	96
CAN_NECNT2H_LEINC	SET	0
CAN_NECNT2H_LETD	SET	0

; Node 2 Error Counter Register Low
CAN_NECNT2L_REC	SET	0
CAN_NECNT2L_TEC	SET	0

; Node 3 Error Counter Register High
CAN_NECNT3H_EWRNLVL	SET	96
CAN_NECNT3H_LEINC	SET	0
CAN_NECNT3H_LETD	SET	0

; Node 3 Error Counter Register Low
CAN_NECNT3L_REC	SET	0
CAN_NECNT3L_TEC	SET	0

; Node 4 Error Counter Register High
CAN_NECNT4H_EWRNLVL	SET	96
CAN_NECNT4H_LEINC	SET	0
CAN_NECNT4H_LETD	SET	0

; Node 4 Error Counter Register Low
CAN_NECNT4L_REC	SET	0
CAN_NECNT4L_TEC	SET	0

; Node 0 Frame Counter Register High
CAN_NFCR0H_CFCIE	SET	0
CAN_NFCR0H_CFCOV	SET	0
CAN_NFCR0H_CFMOD	SET	0
CAN_NFCR0H_CFSEL	SET	0

; Node 0 Frame Counter Register Low
CAN_NFCR0L_CFC	SET	0

; Node 1 Frame Counter Register High
CAN_NFCR1H_CFCIE	SET	0
CAN_NFCR1H_CFCOV	SET	0
CAN_NFCR1H_CFMOD	SET	0
CAN_NFCR1H_CFSEL	SET	0

; Node 1 Frame Counter Register Low
CAN_NFCR1L_CFC	SET	0

; Node 2 Frame Counter Register High
CAN_NFCR2H_CFCIE	SET	0
CAN_NFCR2H_CFCOV	SET	0
CAN_NFCR2H_CFMOD	SET	0
CAN_NFCR2H_CFSEL	SET	0

; Node 2 Frame Counter Register Low
CAN_NFCR2L_CFC	SET	0

; Node 3 Frame Counter Register High
CAN_NFCR3H_CFCIE	SET	0
CAN_NFCR3H_CFCOV	SET	0
CAN_NFCR3H_CFMOD	SET	0
CAN_NFCR3H_CFSEL	SET	0

; Node 3 Frame Counter Register Low
CAN_NFCR3L_CFC	SET	0

; Node 4 Frame Counter Register High
CAN_NFCR4H_CFCIE	SET	0
CAN_NFCR4H_CFCOV	SET	0
CAN_NFCR4H_CFMOD	SET	0
CAN_NFCR4H_CFSEL	SET	0

; Node 4 Frame Counter Register Low
CAN_NFCR4L_CFC	SET	0

; Node 0 Interrupt Pointer Register
CAN_NIPR0_ALINP	SET	0
CAN_NIPR0_CFCINP	SET	0
CAN_NIPR0_LECINP	SET	0
CAN_NIPR0_TRINP	SET	0

; Node 1 Interrupt Pointer Register
CAN_NIPR1_ALINP	SET	0
CAN_NIPR1_CFCINP	SET	0
CAN_NIPR1_LECINP	SET	0
CAN_NIPR1_TRINP	SET	0

; Node 2 Interrupt Pointer Register
CAN_NIPR2_ALINP	SET	0
CAN_NIPR2_CFCINP	SET	0
CAN_NIPR2_LECINP	SET	0
CAN_NIPR2_TRINP	SET	0

; Node 3 Interrupt Pointer Register
CAN_NIPR3_ALINP	SET	0
CAN_NIPR3_CFCINP	SET	0
CAN_NIPR3_LECINP	SET	0
CAN_NIPR3_TRINP	SET	0

; Node 4 Interrupt Pointer Register
CAN_NIPR4_ALINP	SET	0
CAN_NIPR4_CFCINP	SET	0
CAN_NIPR4_LECINP	SET	0
CAN_NIPR4_TRINP	SET	0

; Node 0 Port Control Register
CAN_NPCR0_LBM	SET	0
CAN_NPCR0_RXSEL	SET	2

; Node 1 Port Control Register
CAN_NPCR1_LBM	SET	0
CAN_NPCR1_RXSEL	SET	0

; Node 2 Port Control Register
CAN_NPCR2_LBM	SET	0
CAN_NPCR2_RXSEL	SET	0

; Node 3 Port Control Register
CAN_NPCR3_LBM	SET	0
CAN_NPCR3_RXSEL	SET	0

; Node 4 Port Control Register
CAN_NPCR4_LBM	SET	0
CAN_NPCR4_RXSEL	SET	0

; Node 0 Status Register
CAN_NSR0_ALERT	SET	0
CAN_NSR0_BOFF	SET	0
CAN_NSR0_EWRN	SET	0
CAN_NSR0_LEC	SET	0
CAN_NSR0_LLE	SET	0
CAN_NSR0_LOE	SET	0
CAN_NSR0_RXOK	SET	0
CAN_NSR0_SUSACK	SET	0
CAN_NSR0_TXOK	SET	0

; Node 1 Status Register
CAN_NSR1_ALERT	SET	0
CAN_NSR1_BOFF	SET	0
CAN_NSR1_EWRN	SET	0
CAN_NSR1_LEC	SET	0
CAN_NSR1_LLE	SET	0
CAN_NSR1_LOE	SET	0
CAN_NSR1_RXOK	SET	0
CAN_NSR1_SUSACK	SET	0
CAN_NSR1_TXOK	SET	0

; Node 2 Status Register
CAN_NSR2_ALERT	SET	0
CAN_NSR2_BOFF	SET	0
CAN_NSR2_EWRN	SET	0
CAN_NSR2_LEC	SET	0
CAN_NSR2_LLE	SET	0
CAN_NSR2_LOE	SET	0
CAN_NSR2_RXOK	SET	0
CAN_NSR2_SUSACK	SET	0
CAN_NSR2_TXOK	SET	0

; Node 3 Status Register
CAN_NSR3_ALERT	SET	0
CAN_NSR3_BOFF	SET	0
CAN_NSR3_EWRN	SET	0
CAN_NSR3_LEC	SET	0
CAN_NSR3_LLE	SET	0
CAN_NSR3_LOE	SET	0
CAN_NSR3_RXOK	SET	0
CAN_NSR3_SUSACK	SET	0
CAN_NSR3_TXOK	SET	0

; Node 4 Status Register
CAN_NSR4_ALERT	SET	0
CAN_NSR4_BOFF	SET	0
CAN_NSR4_EWRN	SET	0
CAN_NSR4_LEC	SET	0
CAN_NSR4_LLE	SET	0
CAN_NSR4_LOE	SET	0
CAN_NSR4_RXOK	SET	0
CAN_NSR4_SUSACK	SET	0
CAN_NSR4_TXOK	SET	0

; Panel Control Register
CAN_PANCTRH_PANAR1	SET	0
CAN_PANCTRH_PANAR2	SET	0

; Panel Control Register
CAN_PANCTRL_BUSY	SET	0
CAN_PANCTRL_PANCMD	SET	0
CAN_PANCTRL_RBUSY	SET	0

; CAPCOM Interrupt Control Reg. 16
CC2_CC16IC_GLVL	SET	0
CC2_CC16IC_GPX	SET	0
CC2_CC16IC_IE	SET	0
CC2_CC16IC_ILVL	SET	0
CC2_CC16IC_IR	SET	0

; Capture/Compare Register 16
CC2_CC16_CC	SET	0

; CAPCOM Interrupt Control Reg. 17
CC2_CC17IC_GLVL	SET	0
CC2_CC17IC_GPX	SET	0
CC2_CC17IC_IE	SET	0
CC2_CC17IC_ILVL	SET	0
CC2_CC17IC_IR	SET	0

; Capture/Compare Register 17
CC2_CC17_CC	SET	0

; CAPCOM Interrupt Control Reg. 18
CC2_CC18IC_GLVL	SET	0
CC2_CC18IC_GPX	SET	0
CC2_CC18IC_IE	SET	0
CC2_CC18IC_ILVL	SET	0
CC2_CC18IC_IR	SET	0

; Capture/Compare Register 18
CC2_CC18_CC	SET	0

; CAPCOM Interrupt Control Reg. 19
CC2_CC19IC_GLVL	SET	0
CC2_CC19IC_GPX	SET	0
CC2_CC19IC_IE	SET	0
CC2_CC19IC_ILVL	SET	0
CC2_CC19IC_IR	SET	0

; Capture/Compare Register 19
CC2_CC19_CC	SET	0

; CAPCOM Interrupt Control Reg. 20
CC2_CC20IC_GLVL	SET	0
CC2_CC20IC_GPX	SET	0
CC2_CC20IC_IE	SET	0
CC2_CC20IC_ILVL	SET	0
CC2_CC20IC_IR	SET	0

; Capture/Compare Register 20
CC2_CC20_CC	SET	0

; CAPCOM Interrupt Control Reg. 21
CC2_CC21IC_GLVL	SET	0
CC2_CC21IC_GPX	SET	0
CC2_CC21IC_IE	SET	0
CC2_CC21IC_ILVL	SET	0
CC2_CC21IC_IR	SET	0

; Capture/Compare Register 21
CC2_CC21_CC	SET	0

; CAPCOM Interrupt Control Reg. 22
CC2_CC22IC_GLVL	SET	0
CC2_CC22IC_GPX	SET	0
CC2_CC22IC_IE	SET	0
CC2_CC22IC_ILVL	SET	0
CC2_CC22IC_IR	SET	0

; Capture/Compare Register 22
CC2_CC22_CC	SET	0

; CAPCOM Interrupt Control Reg. 23
CC2_CC23IC_GLVL	SET	0
CC2_CC23IC_GPX	SET	0
CC2_CC23IC_IE	SET	0
CC2_CC23IC_ILVL	SET	0
CC2_CC23IC_IR	SET	0

; Capture/Compare Register 23
CC2_CC23_CC	SET	0

; CAPCOM Interrupt Control Reg. 24
CC2_CC24IC_GLVL	SET	0
CC2_CC24IC_GPX	SET	0
CC2_CC24IC_IE	SET	0
CC2_CC24IC_ILVL	SET	0
CC2_CC24IC_IR	SET	0

; Capture/Compare Register 24
CC2_CC24_CC	SET	0

; CAPCOM Interrupt Control Reg. 25
CC2_CC25IC_GLVL	SET	0
CC2_CC25IC_GPX	SET	0
CC2_CC25IC_IE	SET	0
CC2_CC25IC_ILVL	SET	0
CC2_CC25IC_IR	SET	0

; Capture/Compare Register 25
CC2_CC25_CC	SET	0

; CAPCOM Interrupt Control Reg. 26
CC2_CC26IC_GLVL	SET	0
CC2_CC26IC_GPX	SET	0
CC2_CC26IC_IE	SET	0
CC2_CC26IC_ILVL	SET	0
CC2_CC26IC_IR	SET	0

; Capture/Compare Register 26
CC2_CC26_CC	SET	0

; CAPCOM Interrupt Control Reg. 27
CC2_CC27IC_GLVL	SET	0
CC2_CC27IC_GPX	SET	0
CC2_CC27IC_IE	SET	0
CC2_CC27IC_ILVL	SET	0
CC2_CC27IC_IR	SET	0

; Capture/Compare Register 27
CC2_CC27_CC	SET	0

; CAPCOM Interrupt Control Reg. 28
CC2_CC28IC_GLVL	SET	0
CC2_CC28IC_GPX	SET	0
CC2_CC28IC_IE	SET	0
CC2_CC28IC_ILVL	SET	0
CC2_CC28IC_IR	SET	0

; Capture/Compare Register 28
CC2_CC28_CC	SET	0

; CAPCOM Interrupt Control Reg. 29
CC2_CC29IC_GLVL	SET	0
CC2_CC29IC_GPX	SET	0
CC2_CC29IC_IE	SET	0
CC2_CC29IC_ILVL	SET	0
CC2_CC29IC_IR	SET	0

; Capture/Compare Register 29
CC2_CC29_CC	SET	0

; CAPCOM Interrupt Control Reg. 30
CC2_CC30IC_GLVL	SET	0
CC2_CC30IC_GPX	SET	0
CC2_CC30IC_IE	SET	0
CC2_CC30IC_ILVL	SET	0
CC2_CC30IC_IR	SET	0

; Capture/Compare Register 30
CC2_CC30_CC	SET	0

; CAPCOM Interrupt Control Reg. 31
CC2_CC31IC_GLVL	SET	0
CC2_CC31IC_GPX	SET	0
CC2_CC31IC_IE	SET	0
CC2_CC31IC_ILVL	SET	0
CC2_CC31IC_IR	SET	0

; Capture/Compare Register 31
CC2_CC31_CC	SET	0

; Double-Register Compare Mode Register
CC2_DRM_DR0M	SET	0
CC2_DRM_DR1M	SET	0
CC2_DRM_DR2M	SET	0
CC2_DRM_DR3M	SET	0
CC2_DRM_DR4M	SET	0
CC2_DRM_DR5M	SET	0
CC2_DRM_DR6M	SET	0
CC2_DRM_DR7M	SET	0

; I/O Control Register
CC2_IOC_PL	SET	0
CC2_IOC_STAG	SET	0

; CC2 Kernel State Con. Register
CC2_KSCCFG_BPCOM	SET	0
CC2_KSCCFG_BPMODEN	SET	0
CC2_KSCCFG_BPNOM	SET	0
CC2_KSCCFG_BPSUM	SET	0
CC2_KSCCFG_COMCFG	SET	0
CC2_KSCCFG_MODEN	SET	0
CC2_KSCCFG_NOMCFG	SET	0
CC2_KSCCFG_SUMCFG	SET	0

; Capture/Compare Mode Registers for the CAPCOM Unit [CC16...CC19]
CC2_M4_ACC16	SET	0
CC2_M4_ACC17	SET	0
CC2_M4_ACC18	SET	0
CC2_M4_ACC19	SET	0
CC2_M4_MOD16	SET	0
CC2_M4_MOD17	SET	0
CC2_M4_MOD18	SET	0
CC2_M4_MOD19	SET	0

; Capture/Compare Mode Registers for the CAPCOM Unit [CC20...CC23]
CC2_M5_ACC20	SET	0
CC2_M5_ACC21	SET	0
CC2_M5_ACC22	SET	0
CC2_M5_ACC23	SET	0
CC2_M5_MOD20	SET	0
CC2_M5_MOD21	SET	0
CC2_M5_MOD22	SET	0
CC2_M5_MOD23	SET	0

; Capture/Compare Mode Registers for the CAPCOM Unit [CC24...CC27]
CC2_M6_ACC24	SET	0
CC2_M6_ACC25	SET	0
CC2_M6_ACC26	SET	0
CC2_M6_ACC27	SET	0
CC2_M6_MOD24	SET	0
CC2_M6_MOD25	SET	0
CC2_M6_MOD26	SET	0
CC2_M6_MOD27	SET	0

; Capture/Compare Mode Registers for the CAPCOM Unit [CC28...CC31]
CC2_M7_ACC28	SET	0
CC2_M7_ACC29	SET	0
CC2_M7_ACC30	SET	0
CC2_M7_ACC31	SET	0
CC2_M7_MOD28	SET	0
CC2_M7_MOD29	SET	0
CC2_M7_MOD30	SET	0
CC2_M7_MOD31	SET	0

; Compare Output Register
CC2_OUT_CC0IO	SET	0
CC2_OUT_CC10IO	SET	0
CC2_OUT_CC11IO	SET	0
CC2_OUT_CC12IO	SET	0
CC2_OUT_CC13IO	SET	0
CC2_OUT_CC14IO	SET	0
CC2_OUT_CC15IO	SET	0
CC2_OUT_CC1IO	SET	0
CC2_OUT_CC2IO	SET	0
CC2_OUT_CC3IO	SET	0
CC2_OUT_CC4IO	SET	0
CC2_OUT_CC5IO	SET	0
CC2_OUT_CC6IO	SET	0
CC2_OUT_CC7IO	SET	0
CC2_OUT_CC8IO	SET	0
CC2_OUT_CC9IO	SET	0

; Single Event Enable Register
CC2_SEE_SEE0	SET	0
CC2_SEE_SEE1	SET	0
CC2_SEE_SEE10	SET	0
CC2_SEE_SEE11	SET	0
CC2_SEE_SEE12	SET	0
CC2_SEE_SEE13	SET	0
CC2_SEE_SEE14	SET	0
CC2_SEE_SEE15	SET	0
CC2_SEE_SEE2	SET	0
CC2_SEE_SEE3	SET	0
CC2_SEE_SEE4	SET	0
CC2_SEE_SEE5	SET	0
CC2_SEE_SEE6	SET	0
CC2_SEE_SEE7	SET	0
CC2_SEE_SEE8	SET	0
CC2_SEE_SEE9	SET	0

; Single Event Mode Register
CC2_SEM_SEM0	SET	0
CC2_SEM_SEM1	SET	0
CC2_SEM_SEM10	SET	0
CC2_SEM_SEM11	SET	0
CC2_SEM_SEM12	SET	0
CC2_SEM_SEM13	SET	0
CC2_SEM_SEM14	SET	0
CC2_SEM_SEM15	SET	0
CC2_SEM_SEM2	SET	0
CC2_SEM_SEM3	SET	0
CC2_SEM_SEM4	SET	0
CC2_SEM_SEM5	SET	0
CC2_SEM_SEM6	SET	0
CC2_SEM_SEM7	SET	0
CC2_SEM_SEM8	SET	0
CC2_SEM_SEM9	SET	0

; Timer 7/8 Control Register
CC2_T78CON_T7I	SET	0
CC2_T78CON_T7M	SET	0
CC2_T78CON_T7R	SET	0
CC2_T78CON_T7RSEL	SET	0
CC2_T78CON_T8I	SET	0
CC2_T78CON_T8M	SET	0
CC2_T78CON_T8R	SET	0
CC2_T78CON_T8RSEL	SET	0

; CAPCOM TIMER 7 IC
CC2_T7IC_GLVL	SET	0
CC2_T7IC_GPX	SET	0
CC2_T7IC_IE	SET	0
CC2_T7IC_ILVL	SET	0
CC2_T7IC_IR	SET	0

; Timer 7 Reload Register
CC2_T7REL_T7REL	SET	0

; Timer 7 Register
CC2_T7_T7	SET	0

; CAPCOM TIMER 8 IC
CC2_T8IC_GLVL	SET	0
CC2_T8IC_GPX	SET	0
CC2_T8IC_IE	SET	0
CC2_T8IC_ILVL	SET	0
CC2_T8IC_IR	SET	0

; Timer 8 Reload Register
CC2_T8REL_T8REL	SET	0

; Timer 8 Register
CC2_T8_T8	SET	0

; CCU60 Interrupt Control Reg. 0
CCU60_0IC_GLVL	SET	0
CCU60_0IC_GPX	SET	0
CCU60_0IC_IE	SET	0
CCU60_0IC_ILVL	SET	0
CCU60_0IC_IR	SET	0

; CCU60 Interrupt Control Reg. 1
CCU60_1IC_GLVL	SET	0
CCU60_1IC_GPX	SET	0
CCU60_1IC_IE	SET	0
CCU60_1IC_ILVL	SET	0
CCU60_1IC_IR	SET	0

; CCU60 Interrupt Control Reg. 2
CCU60_2IC_GLVL	SET	0
CCU60_2IC_GPX	SET	0
CCU60_2IC_IE	SET	0
CCU60_2IC_ILVL	SET	0
CCU60_2IC_IR	SET	0

; CCU60 Interrupt Control Reg. 3
CCU60_3IC_GLVL	SET	0
CCU60_3IC_GPX	SET	0
CCU60_3IC_IE	SET	0
CCU60_3IC_ILVL	SET	0
CCU60_3IC_IR	SET	0

; Capture/Compare Register for Channel CC60
CCU60_CC60R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC60
CCU60_CC60SR_CCS	SET	0

; Capture/Compare Register for Channel CC61
CCU60_CC61R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC61
CCU60_CC61SR_CCS	SET	0

; Capture/Compare Register for Channel CC62
CCU60_CC62R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC62
CCU60_CC62SR_CCS	SET	0

; Compare Register for T13
CCU60_CC63R_CCV	SET	0

; Compare Shadow Register for T13
CCU60_CC63SR_CCS	SET	0

; Compare State Modification Register
CCU60_CMPMODIF_MCC60R	SET	0
CCU60_CMPMODIF_MCC60S	SET	0
CCU60_CMPMODIF_MCC61R	SET	0
CCU60_CMPMODIF_MCC61S	SET	0
CCU60_CMPMODIF_MCC62R	SET	0
CCU60_CMPMODIF_MCC62S	SET	0
CCU60_CMPMODIF_MCC63R	SET	0
CCU60_CMPMODIF_MCC63S	SET	0

; Compare State Register
CCU60_CMPSTAT_CC60PS	SET	0
CCU60_CMPSTAT_CC60ST	SET	0
CCU60_CMPSTAT_CC61PS	SET	0
CCU60_CMPSTAT_CC61ST	SET	0
CCU60_CMPSTAT_CC62PS	SET	0
CCU60_CMPSTAT_CC62ST	SET	0
CCU60_CMPSTAT_CC63ST	SET	0
CCU60_CMPSTAT_CCPOS0	SET	0
CCU60_CMPSTAT_CCPOS1	SET	0
CCU60_CMPSTAT_CCPOS2	SET	0
CCU60_CMPSTAT_COUT60PS	SET	0
CCU60_CMPSTAT_COUT61PS	SET	0
CCU60_CMPSTAT_COUT62PS	SET	0
CCU60_CMPSTAT_COUT63PS	SET	0
CCU60_CMPSTAT_T13IM	SET	0

; Interrupt Enable Register
CCU60_IEN_ENCC60F	SET	0
CCU60_IEN_ENCC60R	SET	0
CCU60_IEN_ENCC61F	SET	0
CCU60_IEN_ENCC61R	SET	0
CCU60_IEN_ENCC62F	SET	0
CCU60_IEN_ENCC62R	SET	0
CCU60_IEN_ENCHE	SET	0
CCU60_IEN_ENIDLE	SET	0
CCU60_IEN_ENSTR	SET	0
CCU60_IEN_ENT12OM	SET	0
CCU60_IEN_ENT12PM	SET	0
CCU60_IEN_ENT13CM	SET	0
CCU60_IEN_ENT13PM	SET	0
CCU60_IEN_ENTRPF	SET	0
CCU60_IEN_ENWHE	SET	0

; Interrupt Node Pointer Register
CCU60_INP_INPCC60	SET	0
CCU60_INP_INPCC61	SET	0
CCU60_INP_INPCC62	SET	0
CCU60_INP_INPCHE	SET	0
CCU60_INP_INPERR	SET	0
CCU60_INP_INPT12	SET	0
CCU60_INP_INPT13	SET	0

; Interrupt Status Reset Register
CCU60_ISR_RCC60F	SET	0
CCU60_ISR_RCC60R	SET	0
CCU60_ISR_RCC61F	SET	0
CCU60_ISR_RCC61R	SET	0
CCU60_ISR_RCC62F	SET	0
CCU60_ISR_RCC62R	SET	0
CCU60_ISR_RCHE	SET	0
CCU60_ISR_RIDLE	SET	0
CCU60_ISR_RSTR	SET	0
CCU60_ISR_RT12OM	SET	0
CCU60_ISR_RT12PM	SET	0
CCU60_ISR_RT13CM	SET	0
CCU60_ISR_RT13PM	SET	0
CCU60_ISR_RTRPF	SET	0
CCU60_ISR_RWHE	SET	0

; Interrupt Status Set Register
CCU60_ISS_SCC60F	SET	0
CCU60_ISS_SCC60R	SET	0
CCU60_ISS_SCC61F	SET	0
CCU60_ISS_SCC61R	SET	0
CCU60_ISS_SCC62F	SET	0
CCU60_ISS_SCC62R	SET	0
CCU60_ISS_SCHE	SET	0
CCU60_ISS_SIDLE	SET	0
CCU60_ISS_SSTR	SET	0
CCU60_ISS_ST12OM	SET	0
CCU60_ISS_ST12PM	SET	0
CCU60_ISS_ST13CM	SET	0
CCU60_ISS_ST13PM	SET	0
CCU60_ISS_STRPF	SET	0
CCU60_ISS_SWHC	SET	0
CCU60_ISS_SWHE	SET	0

; Interrupt Status Register
CCU60_IS_CHE	SET	0
CCU60_IS_ICC60F	SET	0
CCU60_IS_ICC60R	SET	0
CCU60_IS_ICC61F	SET	0
CCU60_IS_ICC61R	SET	0
CCU60_IS_ICC62F	SET	0
CCU60_IS_ICC62R	SET	0
CCU60_IS_IDLE	SET	0
CCU60_IS_STR	SET	0
CCU60_IS_T12OM	SET	0
CCU60_IS_T12PM	SET	0
CCU60_IS_T13CM	SET	0
CCU60_IS_T13PM	SET	0
CCU60_IS_TRPF	SET	0
CCU60_IS_TRPS	SET	0
CCU60_IS_WHE	SET	0

; Kernel State Configuration Register
CCU60_KSCFG_BPCOM	SET	0
CCU60_KSCFG_BPMODEN	SET	0
CCU60_KSCFG_BPNOM	SET	0
CCU60_KSCFG_BPSUM	SET	0
CCU60_KSCFG_COMCFG	SET	0
CCU60_KSCFG_MODEN	SET	0
CCU60_KSCFG_NOMCFG	SET	0
CCU60_KSCFG_SUMCFG	SET	0

; Kernel State Control Sensitivity Register
CCU60_KSCSR_SB0	SET	0
CCU60_KSCSR_SB1	SET	0
CCU60_KSCSR_SB2	SET	0
CCU60_KSCSR_SB3	SET	0

; Module Configuration Register
CCU60_MCFG_MCM	SET	0
CCU60_MCFG_T12	SET	0
CCU60_MCFG_T13	SET	0
CCU60_MCFG_WREN	SET	0

; Multi-Channel Mode Control Register
CCU60_MCMCTR_SWSEL	SET	0
CCU60_MCMCTR_SWSYN	SET	0

; Multi-Channel Mode Output Shadow Register
CCU60_MCMOUTS_CURHS	SET	0
CCU60_MCMOUTS_EXPHS	SET	0
CCU60_MCMOUTS_MCMPS	SET	0
CCU60_MCMOUTS_STRHP	SET	0
CCU60_MCMOUTS_STRMCM	SET	0

; Multi-Channel Mode Output Register
CCU60_MCMOUT_CURH	SET	0
CCU60_MCMOUT_EXPH	SET	0
CCU60_MCMOUT_MCMP	SET	0
CCU60_MCMOUT_R	SET	0

; Modulation Control Register
CCU60_MODCTR_ECT13O	SET	0
CCU60_MODCTR_MCMEN	SET	0
CCU60_MODCTR_T12MODEN	SET	0
CCU60_MODCTR_T13MODEN	SET	0

; Port Input Select Register High
CCU60_PISELH_ISCNT12	SET	0
CCU60_PISELH_ISCNT13	SET	0
CCU60_PISELH_IST13HR	SET	0

; Port Input Select Register Low
CCU60_PISELL_ISCC60	SET	0
CCU60_PISELL_ISCC61	SET	0
CCU60_PISELL_ISCC62	SET	0
CCU60_PISELL_ISPOS0	SET	3
CCU60_PISELL_ISPOS1	SET	3
CCU60_PISELL_ISPOS2	SET	3
CCU60_PISELL_IST12HR	SET	0
CCU60_PISELL_ISTRP	SET	3

; Passive State Level Register
CCU60_PSLR_PSL	SET	0
CCU60_PSLR_PSL63	SET	0

; Dead-Time Contol Register for Timer12
CCU60_T12DTC_DTE0	SET	0
CCU60_T12DTC_DTE1	SET	0
CCU60_T12DTC_DTE2	SET	0
CCU60_T12DTC_DTM	SET	1
CCU60_T12DTC_DTR0	SET	0
CCU60_T12DTC_DTR1	SET	0
CCU60_T12DTC_DTR2	SET	0

; T12 Capture/Compare Mode Select Register
CCU60_T12MSEL_DBYP	SET	0
CCU60_T12MSEL_HSYNC	SET	0
CCU60_T12MSEL_MSEL60	SET	0
CCU60_T12MSEL_MSEL61	SET	0
CCU60_T12MSEL_MSEL62	SET	0

; Timer 12 Period Register
CCU60_T12PR_T12PV	SET	1

; Timer T12 Counter Register
CCU60_T12_T12CV	SET	0

; Timer 13 Period Register
CCU60_T13PR_T13PV	SET	1

; Timer T13 Counter Register
CCU60_T13_T13CV	SET	0

; Timer Control Register 0
CCU60_TCTR0_CDIR	SET	0
CCU60_TCTR0_CTM	SET	0
CCU60_TCTR0_STE12	SET	0
CCU60_TCTR0_STE13	SET	0
CCU60_TCTR0_T12CLK	SET	0
CCU60_TCTR0_T12PRE	SET	0
CCU60_TCTR0_T12R	SET	0
CCU60_TCTR0_T13CLK	SET	0
CCU60_TCTR0_T13PRE	SET	0
CCU60_TCTR0_T13R	SET	0

; Timer Control Register 2
CCU60_TCTR2_T12RSEL	SET	0
CCU60_TCTR2_T12SSC	SET	0
CCU60_TCTR2_T13RSEL	SET	0
CCU60_TCTR2_T13SSC	SET	0
CCU60_TCTR2_T13TEC	SET	0
CCU60_TCTR2_T13TED	SET	1

; Timer Control Register 4
CCU60_TCTR4_DTRES	SET	0
CCU60_TCTR4_T12CNT	SET	0
CCU60_TCTR4_T12RES	SET	0
CCU60_TCTR4_T12RR	SET	0
CCU60_TCTR4_T12RS	SET	0
CCU60_TCTR4_T12STD	SET	0
CCU60_TCTR4_T12STR	SET	0
CCU60_TCTR4_T13CNT	SET	0
CCU60_TCTR4_T13RES	SET	0
CCU60_TCTR4_T13RR	SET	0
CCU60_TCTR4_T13RS	SET	0
CCU60_TCTR4_T13STD	SET	0
CCU60_TCTR4_T13STR	SET	0

; Trap Control Register
CCU60_TRPCTR_TRPEN	SET	0
CCU60_TRPCTR_TRPEN13	SET	0
CCU60_TRPCTR_TRPM0	SET	0
CCU60_TRPCTR_TRPM1	SET	0
CCU60_TRPCTR_TRPM2	SET	0
CCU60_TRPCTR_TRPPEN	SET	0

; CCU61 Interrupt Control Reg. 0
CCU61_0IC_GLVL	SET	0
CCU61_0IC_GPX	SET	0
CCU61_0IC_IE	SET	0
CCU61_0IC_ILVL	SET	0
CCU61_0IC_IR	SET	0

; CCU61 Interrupt Control Reg. 1
CCU61_1IC_GLVL	SET	0
CCU61_1IC_GPX	SET	0
CCU61_1IC_IE	SET	0
CCU61_1IC_ILVL	SET	0
CCU61_1IC_IR	SET	0

; CCU61 Interrupt Control Reg. 2
CCU61_2IC_GLVL	SET	0
CCU61_2IC_GPX	SET	0
CCU61_2IC_IE	SET	0
CCU61_2IC_ILVL	SET	0
CCU61_2IC_IR	SET	0

; CCU61 Interrupt Control Reg. 3
CCU61_3IC_GLVL	SET	0
CCU61_3IC_GPX	SET	0
CCU61_3IC_IE	SET	0
CCU61_3IC_ILVL	SET	0
CCU61_3IC_IR	SET	0

; Capture/Compare Register for Channel CC60
CCU61_CC60R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC60
CCU61_CC60SR_CCS	SET	0

; Capture/Compare Register for Channel CC61
CCU61_CC61R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC61
CCU61_CC61SR_CCS	SET	0

; Capture/Compare Register for Channel CC62
CCU61_CC62R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC62
CCU61_CC62SR_CCS	SET	0

; Compare Register for T13
CCU61_CC63R_CCV	SET	0

; Compare Shadow Register for T13
CCU61_CC63SR_CCS	SET	0

; Compare State Modification Register
CCU61_CMPMODIF_MCC60R	SET	0
CCU61_CMPMODIF_MCC60S	SET	0
CCU61_CMPMODIF_MCC61R	SET	0
CCU61_CMPMODIF_MCC61S	SET	0
CCU61_CMPMODIF_MCC62R	SET	0
CCU61_CMPMODIF_MCC62S	SET	0
CCU61_CMPMODIF_MCC63R	SET	0
CCU61_CMPMODIF_MCC63S	SET	0

; Compare State Register
CCU61_CMPSTAT_CC60PS	SET	0
CCU61_CMPSTAT_CC60ST	SET	0
CCU61_CMPSTAT_CC61PS	SET	0
CCU61_CMPSTAT_CC61ST	SET	0
CCU61_CMPSTAT_CC62PS	SET	0
CCU61_CMPSTAT_CC62ST	SET	0
CCU61_CMPSTAT_CC63ST	SET	0
CCU61_CMPSTAT_CCPOS0	SET	0
CCU61_CMPSTAT_CCPOS1	SET	0
CCU61_CMPSTAT_CCPOS2	SET	0
CCU61_CMPSTAT_COUT60PS	SET	0
CCU61_CMPSTAT_COUT61PS	SET	0
CCU61_CMPSTAT_COUT62PS	SET	0
CCU61_CMPSTAT_COUT63PS	SET	0
CCU61_CMPSTAT_T13IM	SET	0

; Interrupt Enable Register
CCU61_IEN_ENCC60F	SET	0
CCU61_IEN_ENCC60R	SET	0
CCU61_IEN_ENCC61F	SET	0
CCU61_IEN_ENCC61R	SET	0
CCU61_IEN_ENCC62F	SET	0
CCU61_IEN_ENCC62R	SET	0
CCU61_IEN_ENCHE	SET	0
CCU61_IEN_ENIDLE	SET	0
CCU61_IEN_ENSTR	SET	0
CCU61_IEN_ENT12OM	SET	0
CCU61_IEN_ENT12PM	SET	0
CCU61_IEN_ENT13CM	SET	0
CCU61_IEN_ENT13PM	SET	0
CCU61_IEN_ENTRPF	SET	0
CCU61_IEN_ENWHE	SET	0

; Interrupt Node Pointer Register
CCU61_INP_INPCC60	SET	0
CCU61_INP_INPCC61	SET	0
CCU61_INP_INPCC62	SET	0
CCU61_INP_INPCHE	SET	0
CCU61_INP_INPERR	SET	0
CCU61_INP_INPT12	SET	0
CCU61_INP_INPT13	SET	0

; Interrupt Status Reset Register
CCU61_ISR_RCC60F	SET	0
CCU61_ISR_RCC60R	SET	0
CCU61_ISR_RCC61F	SET	0
CCU61_ISR_RCC61R	SET	0
CCU61_ISR_RCC62F	SET	0
CCU61_ISR_RCC62R	SET	0
CCU61_ISR_RCHE	SET	0
CCU61_ISR_RIDLE	SET	0
CCU61_ISR_RSTR	SET	0
CCU61_ISR_RT12OM	SET	0
CCU61_ISR_RT12PM	SET	0
CCU61_ISR_RT13CM	SET	0
CCU61_ISR_RT13PM	SET	0
CCU61_ISR_RTRPF	SET	0
CCU61_ISR_RWHE	SET	0

; Interrupt Status Set Register
CCU61_ISS_SCC60F	SET	0
CCU61_ISS_SCC60R	SET	0
CCU61_ISS_SCC61F	SET	0
CCU61_ISS_SCC61R	SET	0
CCU61_ISS_SCC62F	SET	0
CCU61_ISS_SCC62R	SET	0
CCU61_ISS_SCHE	SET	0
CCU61_ISS_SIDLE	SET	0
CCU61_ISS_SSTR	SET	0
CCU61_ISS_ST12OM	SET	0
CCU61_ISS_ST12PM	SET	0
CCU61_ISS_ST13CM	SET	0
CCU61_ISS_ST13PM	SET	0
CCU61_ISS_STRPF	SET	0
CCU61_ISS_SWHC	SET	0
CCU61_ISS_SWHE	SET	0

; Interrupt Status Register
CCU61_IS_CHE	SET	0
CCU61_IS_ICC60F	SET	0
CCU61_IS_ICC60R	SET	0
CCU61_IS_ICC61F	SET	0
CCU61_IS_ICC61R	SET	0
CCU61_IS_ICC62F	SET	0
CCU61_IS_ICC62R	SET	0
CCU61_IS_IDLE	SET	0
CCU61_IS_STR	SET	0
CCU61_IS_T12OM	SET	0
CCU61_IS_T12PM	SET	0
CCU61_IS_T13CM	SET	0
CCU61_IS_T13PM	SET	0
CCU61_IS_TRPF	SET	0
CCU61_IS_TRPS	SET	0
CCU61_IS_WHE	SET	0

; Kernel State Configuration Register
CCU61_KSCFG_BPCOM	SET	0
CCU61_KSCFG_BPMODEN	SET	0
CCU61_KSCFG_BPNOM	SET	0
CCU61_KSCFG_BPSUM	SET	0
CCU61_KSCFG_COMCFG	SET	0
CCU61_KSCFG_MODEN	SET	0
CCU61_KSCFG_NOMCFG	SET	0
CCU61_KSCFG_SUMCFG	SET	0

; Kernel State Control Sensitivity Register
CCU61_KSCSR_SB0	SET	0
CCU61_KSCSR_SB1	SET	0
CCU61_KSCSR_SB2	SET	0
CCU61_KSCSR_SB3	SET	0

; Module Configuration Register
CCU61_MCFG_MCM	SET	0
CCU61_MCFG_T12	SET	0
CCU61_MCFG_T13	SET	0
CCU61_MCFG_WREN	SET	0

; Multi-Channel Mode Control Register
CCU61_MCMCTR_SWSEL	SET	0
CCU61_MCMCTR_SWSYN	SET	0

; Multi-Channel Mode Output Shadow Register
CCU61_MCMOUTS_CURHS	SET	0
CCU61_MCMOUTS_EXPHS	SET	0
CCU61_MCMOUTS_MCMPS	SET	0
CCU61_MCMOUTS_STRHP	SET	0
CCU61_MCMOUTS_STRMCM	SET	0

; Multi-Channel Mode Output Register
CCU61_MCMOUT_CURH	SET	0
CCU61_MCMOUT_EXPH	SET	0
CCU61_MCMOUT_MCMP	SET	0
CCU61_MCMOUT_R	SET	0

; Modulation Control Register
CCU61_MODCTR_ECT13O	SET	0
CCU61_MODCTR_MCMEN	SET	0
CCU61_MODCTR_T12MODEN	SET	0
CCU61_MODCTR_T13MODEN	SET	0

; Port Input Select Register High
CCU61_PISELH_ISCNT12	SET	0
CCU61_PISELH_ISCNT13	SET	0
CCU61_PISELH_IST13HR	SET	0

; Port Input Select Register Low
CCU61_PISELL_ISCC60	SET	0
CCU61_PISELL_ISCC61	SET	0
CCU61_PISELL_ISCC62	SET	0
CCU61_PISELL_ISPOS0	SET	3
CCU61_PISELL_ISPOS1	SET	3
CCU61_PISELL_ISPOS2	SET	3
CCU61_PISELL_IST12HR	SET	0
CCU61_PISELL_ISTRP	SET	3

; Passive State Level Register
CCU61_PSLR_PSL	SET	0
CCU61_PSLR_PSL63	SET	0

; Dead-Time Contol Register for Timer12
CCU61_T12DTC_DTE0	SET	0
CCU61_T12DTC_DTE1	SET	0
CCU61_T12DTC_DTE2	SET	0
CCU61_T12DTC_DTM	SET	1
CCU61_T12DTC_DTR0	SET	0
CCU61_T12DTC_DTR1	SET	0
CCU61_T12DTC_DTR2	SET	0

; T12 Capture/Compare Mode Select Register
CCU61_T12MSEL_DBYP	SET	0
CCU61_T12MSEL_HSYNC	SET	0
CCU61_T12MSEL_MSEL60	SET	0
CCU61_T12MSEL_MSEL61	SET	0
CCU61_T12MSEL_MSEL62	SET	0

; Timer 12 Period Register
CCU61_T12PR_T12PV	SET	1

; Timer T12 Counter Register
CCU61_T12_T12CV	SET	0

; Timer 13 Period Register
CCU61_T13PR_T13PV	SET	1

; Timer T13 Counter Register
CCU61_T13_T13CV	SET	0

; Timer Control Register 0
CCU61_TCTR0_CDIR	SET	0
CCU61_TCTR0_CTM	SET	0
CCU61_TCTR0_STE12	SET	0
CCU61_TCTR0_STE13	SET	0
CCU61_TCTR0_T12CLK	SET	0
CCU61_TCTR0_T12PRE	SET	0
CCU61_TCTR0_T12R	SET	0
CCU61_TCTR0_T13CLK	SET	0
CCU61_TCTR0_T13PRE	SET	0
CCU61_TCTR0_T13R	SET	0

; Timer Control Register 2
CCU61_TCTR2_T12RSEL	SET	0
CCU61_TCTR2_T12SSC	SET	0
CCU61_TCTR2_T13RSEL	SET	0
CCU61_TCTR2_T13SSC	SET	0
CCU61_TCTR2_T13TEC	SET	0
CCU61_TCTR2_T13TED	SET	1

; Timer Control Register 4
CCU61_TCTR4_DTRES	SET	0
CCU61_TCTR4_T12CNT	SET	0
CCU61_TCTR4_T12RES	SET	0
CCU61_TCTR4_T12RR	SET	0
CCU61_TCTR4_T12RS	SET	0
CCU61_TCTR4_T12STD	SET	0
CCU61_TCTR4_T12STR	SET	0
CCU61_TCTR4_T13CNT	SET	0
CCU61_TCTR4_T13RES	SET	0
CCU61_TCTR4_T13RR	SET	0
CCU61_TCTR4_T13RS	SET	0
CCU61_TCTR4_T13STD	SET	0
CCU61_TCTR4_T13STR	SET	0

; Trap Control Register
CCU61_TRPCTR_TRPEN	SET	0
CCU61_TRPCTR_TRPEN13	SET	0
CCU61_TRPCTR_TRPM0	SET	0
CCU61_TRPCTR_TRPM1	SET	0
CCU61_TRPCTR_TRPM2	SET	0
CCU61_TRPCTR_TRPPEN	SET	0

; CCU62 Interrupt Control Reg. 0
CCU62_0IC_GLVL	SET	0
CCU62_0IC_GPX	SET	0
CCU62_0IC_IE	SET	0
CCU62_0IC_ILVL	SET	0
CCU62_0IC_IR	SET	0

; CCU62 Interrupt Control Reg. 1
CCU62_1IC_GLVL	SET	0
CCU62_1IC_GPX	SET	0
CCU62_1IC_IE	SET	0
CCU62_1IC_ILVL	SET	0
CCU62_1IC_IR	SET	0

; CCU62 Interrupt Control Reg. 2
CCU62_2IC_GLVL	SET	0
CCU62_2IC_GPX	SET	0
CCU62_2IC_IE	SET	0
CCU62_2IC_ILVL	SET	0
CCU62_2IC_IR	SET	0

; CCU62 Interrupt Control Reg. 3
CCU62_3IC_GLVL	SET	0
CCU62_3IC_GPX	SET	0
CCU62_3IC_IE	SET	0
CCU62_3IC_ILVL	SET	0
CCU62_3IC_IR	SET	0

; Capture/Compare Register for Channel CC60
CCU62_CC60R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC60
CCU62_CC60SR_CCS	SET	0

; Capture/Compare Register for Channel CC61
CCU62_CC61R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC61
CCU62_CC61SR_CCS	SET	0

; Capture/Compare Register for Channel CC62
CCU62_CC62R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC62
CCU62_CC62SR_CCS	SET	0

; Compare Register for T13
CCU62_CC63R_CCV	SET	0

; Compare Shadow Register for T13
CCU62_CC63SR_CCS	SET	0

; Compare State Modification Register
CCU62_CMPMODIF_MCC60R	SET	0
CCU62_CMPMODIF_MCC60S	SET	0
CCU62_CMPMODIF_MCC61R	SET	0
CCU62_CMPMODIF_MCC61S	SET	0
CCU62_CMPMODIF_MCC62R	SET	0
CCU62_CMPMODIF_MCC62S	SET	0
CCU62_CMPMODIF_MCC63R	SET	0
CCU62_CMPMODIF_MCC63S	SET	0

; Compare State Register
CCU62_CMPSTAT_CC60PS	SET	0
CCU62_CMPSTAT_CC60ST	SET	0
CCU62_CMPSTAT_CC61PS	SET	0
CCU62_CMPSTAT_CC61ST	SET	0
CCU62_CMPSTAT_CC62PS	SET	0
CCU62_CMPSTAT_CC62ST	SET	0
CCU62_CMPSTAT_CC63ST	SET	0
CCU62_CMPSTAT_CCPOS0	SET	0
CCU62_CMPSTAT_CCPOS1	SET	0
CCU62_CMPSTAT_CCPOS2	SET	0
CCU62_CMPSTAT_COUT60PS	SET	0
CCU62_CMPSTAT_COUT61PS	SET	0
CCU62_CMPSTAT_COUT62PS	SET	0
CCU62_CMPSTAT_COUT63PS	SET	0
CCU62_CMPSTAT_T13IM	SET	0

; Interrupt Enable Register
CCU62_IEN_ENCC60F	SET	0
CCU62_IEN_ENCC60R	SET	0
CCU62_IEN_ENCC61F	SET	0
CCU62_IEN_ENCC61R	SET	0
CCU62_IEN_ENCC62F	SET	0
CCU62_IEN_ENCC62R	SET	0
CCU62_IEN_ENCHE	SET	0
CCU62_IEN_ENIDLE	SET	0
CCU62_IEN_ENSTR	SET	0
CCU62_IEN_ENT12OM	SET	0
CCU62_IEN_ENT12PM	SET	0
CCU62_IEN_ENT13CM	SET	0
CCU62_IEN_ENT13PM	SET	0
CCU62_IEN_ENTRPF	SET	0
CCU62_IEN_ENWHE	SET	0

; Interrupt Node Pointer Register
CCU62_INP_INPCC60	SET	0
CCU62_INP_INPCC61	SET	0
CCU62_INP_INPCC62	SET	0
CCU62_INP_INPCHE	SET	0
CCU62_INP_INPERR	SET	0
CCU62_INP_INPT12	SET	0
CCU62_INP_INPT13	SET	0

; Interrupt Status Reset Register
CCU62_ISR_RCC60F	SET	0
CCU62_ISR_RCC60R	SET	0
CCU62_ISR_RCC61F	SET	0
CCU62_ISR_RCC61R	SET	0
CCU62_ISR_RCC62F	SET	0
CCU62_ISR_RCC62R	SET	0
CCU62_ISR_RCHE	SET	0
CCU62_ISR_RIDLE	SET	0
CCU62_ISR_RSTR	SET	0
CCU62_ISR_RT12OM	SET	0
CCU62_ISR_RT12PM	SET	0
CCU62_ISR_RT13CM	SET	0
CCU62_ISR_RT13PM	SET	0
CCU62_ISR_RTRPF	SET	0
CCU62_ISR_RWHE	SET	0

; Interrupt Status Set Register
CCU62_ISS_SCC60F	SET	0
CCU62_ISS_SCC60R	SET	0
CCU62_ISS_SCC61F	SET	0
CCU62_ISS_SCC61R	SET	0
CCU62_ISS_SCC62F	SET	0
CCU62_ISS_SCC62R	SET	0
CCU62_ISS_SCHE	SET	0
CCU62_ISS_SIDLE	SET	0
CCU62_ISS_SSTR	SET	0
CCU62_ISS_ST12OM	SET	0
CCU62_ISS_ST12PM	SET	0
CCU62_ISS_ST13CM	SET	0
CCU62_ISS_ST13PM	SET	0
CCU62_ISS_STRPF	SET	0
CCU62_ISS_SWHC	SET	0
CCU62_ISS_SWHE	SET	0

; Interrupt Status Register
CCU62_IS_CHE	SET	0
CCU62_IS_ICC60F	SET	0
CCU62_IS_ICC60R	SET	0
CCU62_IS_ICC61F	SET	0
CCU62_IS_ICC61R	SET	0
CCU62_IS_ICC62F	SET	0
CCU62_IS_ICC62R	SET	0
CCU62_IS_IDLE	SET	0
CCU62_IS_STR	SET	0
CCU62_IS_T12OM	SET	0
CCU62_IS_T12PM	SET	0
CCU62_IS_T13CM	SET	0
CCU62_IS_T13PM	SET	0
CCU62_IS_TRPF	SET	0
CCU62_IS_TRPS	SET	0
CCU62_IS_WHE	SET	0

; Kernel State Configuration Register
CCU62_KSCFG_BPCOM	SET	0
CCU62_KSCFG_BPMODEN	SET	0
CCU62_KSCFG_BPNOM	SET	0
CCU62_KSCFG_BPSUM	SET	0
CCU62_KSCFG_COMCFG	SET	0
CCU62_KSCFG_MODEN	SET	0
CCU62_KSCFG_NOMCFG	SET	0
CCU62_KSCFG_SUMCFG	SET	0

; Kernel State Control Sensitivity Register
CCU62_KSCSR_SB0	SET	0
CCU62_KSCSR_SB1	SET	0
CCU62_KSCSR_SB2	SET	0
CCU62_KSCSR_SB3	SET	0

; Module Configuration Register
CCU62_MCFG_MCM	SET	0
CCU62_MCFG_T12	SET	0
CCU62_MCFG_T13	SET	0
CCU62_MCFG_WREN	SET	0

; Multi-Channel Mode Control Register
CCU62_MCMCTR_SWSEL	SET	0
CCU62_MCMCTR_SWSYN	SET	0

; Multi-Channel Mode Output Shadow Register
CCU62_MCMOUTS_CURHS	SET	0
CCU62_MCMOUTS_EXPHS	SET	0
CCU62_MCMOUTS_MCMPS	SET	0
CCU62_MCMOUTS_STRHP	SET	0
CCU62_MCMOUTS_STRMCM	SET	0

; Multi-Channel Mode Output Register
CCU62_MCMOUT_CURH	SET	0
CCU62_MCMOUT_EXPH	SET	0
CCU62_MCMOUT_MCMP	SET	0
CCU62_MCMOUT_R	SET	0

; Modulation Control Register
CCU62_MODCTR_ECT13O	SET	0
CCU62_MODCTR_MCMEN	SET	0
CCU62_MODCTR_T12MODEN	SET	0
CCU62_MODCTR_T13MODEN	SET	0

; Port Input Select Register High
CCU62_PISELH_ISCNT12	SET	0
CCU62_PISELH_ISCNT13	SET	0
CCU62_PISELH_IST13HR	SET	0

; Port Input Select Register Low
CCU62_PISELL_ISCC60	SET	0
CCU62_PISELL_ISCC61	SET	0
CCU62_PISELL_ISCC62	SET	0
CCU62_PISELL_ISPOS0	SET	3
CCU62_PISELL_ISPOS1	SET	3
CCU62_PISELL_ISPOS2	SET	3
CCU62_PISELL_IST12HR	SET	0
CCU62_PISELL_ISTRP	SET	3

; Passive State Level Register
CCU62_PSLR_PSL	SET	0
CCU62_PSLR_PSL63	SET	0

; Dead-Time Contol Register for Timer12
CCU62_T12DTC_DTE0	SET	0
CCU62_T12DTC_DTE1	SET	0
CCU62_T12DTC_DTE2	SET	0
CCU62_T12DTC_DTM	SET	1
CCU62_T12DTC_DTR0	SET	0
CCU62_T12DTC_DTR1	SET	0
CCU62_T12DTC_DTR2	SET	0

; T12 Capture/Compare Mode Select Register
CCU62_T12MSEL_DBYP	SET	0
CCU62_T12MSEL_HSYNC	SET	0
CCU62_T12MSEL_MSEL60	SET	0
CCU62_T12MSEL_MSEL61	SET	0
CCU62_T12MSEL_MSEL62	SET	0

; Timer 12 Period Register
CCU62_T12PR_T12PV	SET	1

; Timer T12 Counter Register
CCU62_T12_T12CV	SET	0

; Timer 13 Period Register
CCU62_T13PR_T13PV	SET	1

; Timer T13 Counter Register
CCU62_T13_T13CV	SET	0

; Timer Control Register 0
CCU62_TCTR0_CDIR	SET	0
CCU62_TCTR0_CTM	SET	0
CCU62_TCTR0_STE12	SET	0
CCU62_TCTR0_STE13	SET	0
CCU62_TCTR0_T12CLK	SET	0
CCU62_TCTR0_T12PRE	SET	0
CCU62_TCTR0_T12R	SET	0
CCU62_TCTR0_T13CLK	SET	0
CCU62_TCTR0_T13PRE	SET	0
CCU62_TCTR0_T13R	SET	0

; Timer Control Register 2
CCU62_TCTR2_T12RSEL	SET	0
CCU62_TCTR2_T12SSC	SET	0
CCU62_TCTR2_T13RSEL	SET	0
CCU62_TCTR2_T13SSC	SET	0
CCU62_TCTR2_T13TEC	SET	0
CCU62_TCTR2_T13TED	SET	1

; Timer Control Register 4
CCU62_TCTR4_DTRES	SET	0
CCU62_TCTR4_T12CNT	SET	0
CCU62_TCTR4_T12RES	SET	0
CCU62_TCTR4_T12RR	SET	0
CCU62_TCTR4_T12RS	SET	0
CCU62_TCTR4_T12STD	SET	0
CCU62_TCTR4_T12STR	SET	0
CCU62_TCTR4_T13CNT	SET	0
CCU62_TCTR4_T13RES	SET	0
CCU62_TCTR4_T13RR	SET	0
CCU62_TCTR4_T13RS	SET	0
CCU62_TCTR4_T13STD	SET	0
CCU62_TCTR4_T13STR	SET	0

; Trap Control Register
CCU62_TRPCTR_TRPEN	SET	0
CCU62_TRPCTR_TRPEN13	SET	0
CCU62_TRPCTR_TRPM0	SET	0
CCU62_TRPCTR_TRPM1	SET	0
CCU62_TRPCTR_TRPM2	SET	0
CCU62_TRPCTR_TRPPEN	SET	0

; CCU63 Interrupt Control Reg. 0
CCU63_0IC_GLVL	SET	0
CCU63_0IC_GPX	SET	0
CCU63_0IC_IE	SET	0
CCU63_0IC_ILVL	SET	0
CCU63_0IC_IR	SET	0

; CCU63 Interrupt Control Reg. 1
CCU63_1IC_GLVL	SET	0
CCU63_1IC_GPX	SET	0
CCU63_1IC_IE	SET	0
CCU63_1IC_ILVL	SET	0
CCU63_1IC_IR	SET	0

; CCU63 Interrupt Control Reg. 2
CCU63_2IC_GLVL	SET	0
CCU63_2IC_GPX	SET	0
CCU63_2IC_IE	SET	0
CCU63_2IC_ILVL	SET	0
CCU63_2IC_IR	SET	0

; CCU63 Interrupt Control Reg. 3
CCU63_3IC_GLVL	SET	0
CCU63_3IC_GPX	SET	0
CCU63_3IC_IE	SET	0
CCU63_3IC_ILVL	SET	0
CCU63_3IC_IR	SET	0

; Capture/Compare Register for Channel CC60
CCU63_CC60R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC60
CCU63_CC60SR_CCS	SET	0

; Capture/Compare Register for Channel CC61
CCU63_CC61R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC61
CCU63_CC61SR_CCS	SET	0

; Capture/Compare Register for Channel CC62
CCU63_CC62R_CCV	SET	0

; Capture/Compare Shadow Reg. for Channel CC62
CCU63_CC62SR_CCS	SET	0

; Compare Register for T13
CCU63_CC63R_CCV	SET	0

; Compare Shadow Register for T13
CCU63_CC63SR_CCS	SET	0

; Compare State Modification Register
CCU63_CMPMODIF_MCC60R	SET	0
CCU63_CMPMODIF_MCC60S	SET	0
CCU63_CMPMODIF_MCC61R	SET	0
CCU63_CMPMODIF_MCC61S	SET	0
CCU63_CMPMODIF_MCC62R	SET	0
CCU63_CMPMODIF_MCC62S	SET	0
CCU63_CMPMODIF_MCC63R	SET	0
CCU63_CMPMODIF_MCC63S	SET	0

; Compare State Register
CCU63_CMPSTAT_CC60PS	SET	0
CCU63_CMPSTAT_CC60ST	SET	0
CCU63_CMPSTAT_CC61PS	SET	0
CCU63_CMPSTAT_CC61ST	SET	0
CCU63_CMPSTAT_CC62PS	SET	0
CCU63_CMPSTAT_CC62ST	SET	0
CCU63_CMPSTAT_CC63ST	SET	0
CCU63_CMPSTAT_CCPOS0	SET	0
CCU63_CMPSTAT_CCPOS1	SET	0
CCU63_CMPSTAT_CCPOS2	SET	0
CCU63_CMPSTAT_COUT60PS	SET	0
CCU63_CMPSTAT_COUT61PS	SET	0
CCU63_CMPSTAT_COUT62PS	SET	0
CCU63_CMPSTAT_COUT63PS	SET	0
CCU63_CMPSTAT_T13IM	SET	0

; Interrupt Enable Register
CCU63_IEN_ENCC60F	SET	0
CCU63_IEN_ENCC60R	SET	0
CCU63_IEN_ENCC61F	SET	0
CCU63_IEN_ENCC61R	SET	0
CCU63_IEN_ENCC62F	SET	0
CCU63_IEN_ENCC62R	SET	0
CCU63_IEN_ENCHE	SET	0
CCU63_IEN_ENIDLE	SET	0
CCU63_IEN_ENSTR	SET	0
CCU63_IEN_ENT12OM	SET	0
CCU63_IEN_ENT12PM	SET	0
CCU63_IEN_ENT13CM	SET	0
CCU63_IEN_ENT13PM	SET	0
CCU63_IEN_ENTRPF	SET	0
CCU63_IEN_ENWHE	SET	0

; Interrupt Node Pointer Register
CCU63_INP_INPCC60	SET	0
CCU63_INP_INPCC61	SET	0
CCU63_INP_INPCC62	SET	0
CCU63_INP_INPCHE	SET	0
CCU63_INP_INPERR	SET	0
CCU63_INP_INPT12	SET	0
CCU63_INP_INPT13	SET	0

; Interrupt Status Reset Register
CCU63_ISR_RCC60F	SET	0
CCU63_ISR_RCC60R	SET	0
CCU63_ISR_RCC61F	SET	0
CCU63_ISR_RCC61R	SET	0
CCU63_ISR_RCC62F	SET	0
CCU63_ISR_RCC62R	SET	0
CCU63_ISR_RCHE	SET	0
CCU63_ISR_RIDLE	SET	0
CCU63_ISR_RSTR	SET	0
CCU63_ISR_RT12OM	SET	0
CCU63_ISR_RT12PM	SET	0
CCU63_ISR_RT13CM	SET	0
CCU63_ISR_RT13PM	SET	0
CCU63_ISR_RTRPF	SET	0
CCU63_ISR_RWHE	SET	0

; Interrupt Status Set Register
CCU63_ISS_SCC60F	SET	0
CCU63_ISS_SCC60R	SET	0
CCU63_ISS_SCC61F	SET	0
CCU63_ISS_SCC61R	SET	0
CCU63_ISS_SCC62F	SET	0
CCU63_ISS_SCC62R	SET	0
CCU63_ISS_SCHE	SET	0
CCU63_ISS_SIDLE	SET	0
CCU63_ISS_SSTR	SET	0
CCU63_ISS_ST12OM	SET	0
CCU63_ISS_ST12PM	SET	0
CCU63_ISS_ST13CM	SET	0
CCU63_ISS_ST13PM	SET	0
CCU63_ISS_STRPF	SET	0
CCU63_ISS_SWHC	SET	0
CCU63_ISS_SWHE	SET	0

; Interrupt Status Register
CCU63_IS_CHE	SET	0
CCU63_IS_ICC60F	SET	0
CCU63_IS_ICC60R	SET	0
CCU63_IS_ICC61F	SET	0
CCU63_IS_ICC61R	SET	0
CCU63_IS_ICC62F	SET	0
CCU63_IS_ICC62R	SET	0
CCU63_IS_IDLE	SET	0
CCU63_IS_STR	SET	0
CCU63_IS_T12OM	SET	0
CCU63_IS_T12PM	SET	0
CCU63_IS_T13CM	SET	0
CCU63_IS_T13PM	SET	0
CCU63_IS_TRPF	SET	0
CCU63_IS_TRPS	SET	0
CCU63_IS_WHE	SET	0

; Kernel State Configuration Register
CCU63_KSCFG_BPCOM	SET	0
CCU63_KSCFG_BPMODEN	SET	0
CCU63_KSCFG_BPNOM	SET	0
CCU63_KSCFG_BPSUM	SET	0
CCU63_KSCFG_COMCFG	SET	0
CCU63_KSCFG_MODEN	SET	0
CCU63_KSCFG_NOMCFG	SET	0
CCU63_KSCFG_SUMCFG	SET	0

; Kernel State Control Sensitivity Register
CCU63_KSCSR_SB0	SET	0
CCU63_KSCSR_SB1	SET	0
CCU63_KSCSR_SB2	SET	0
CCU63_KSCSR_SB3	SET	0

; Module Configuration Register
CCU63_MCFG_MCM	SET	0
CCU63_MCFG_T12	SET	0
CCU63_MCFG_T13	SET	0
CCU63_MCFG_WREN	SET	0

; Multi-Channel Mode Control Register
CCU63_MCMCTR_SWSEL	SET	0
CCU63_MCMCTR_SWSYN	SET	0

; Multi-Channel Mode Output Shadow Register
CCU63_MCMOUTS_CURHS	SET	0
CCU63_MCMOUTS_EXPHS	SET	0
CCU63_MCMOUTS_MCMPS	SET	0
CCU63_MCMOUTS_STRHP	SET	0
CCU63_MCMOUTS_STRMCM	SET	0

; Multi-Channel Mode Output Register
CCU63_MCMOUT_CURH	SET	0
CCU63_MCMOUT_EXPH	SET	0
CCU63_MCMOUT_MCMP	SET	0
CCU63_MCMOUT_R	SET	0

; Modulation Control Register
CCU63_MODCTR_ECT13O	SET	0
CCU63_MODCTR_MCMEN	SET	0
CCU63_MODCTR_T12MODEN	SET	0
CCU63_MODCTR_T13MODEN	SET	0

; Port Input Select Register High
CCU63_PISELH_ISCNT12	SET	0
CCU63_PISELH_ISCNT13	SET	0
CCU63_PISELH_IST13HR	SET	0

; Port Input Select Register Low
CCU63_PISELL_ISCC60	SET	0
CCU63_PISELL_ISCC61	SET	0
CCU63_PISELL_ISCC62	SET	0
CCU63_PISELL_ISPOS0	SET	3
CCU63_PISELL_ISPOS1	SET	3
CCU63_PISELL_ISPOS2	SET	3
CCU63_PISELL_IST12HR	SET	0
CCU63_PISELL_ISTRP	SET	3

; Passive State Level Register
CCU63_PSLR_PSL	SET	0
CCU63_PSLR_PSL63	SET	0

; Dead-Time Contol Register for Timer12
CCU63_T12DTC_DTE0	SET	0
CCU63_T12DTC_DTE1	SET	0
CCU63_T12DTC_DTE2	SET	0
CCU63_T12DTC_DTM	SET	1
CCU63_T12DTC_DTR0	SET	0
CCU63_T12DTC_DTR1	SET	0
CCU63_T12DTC_DTR2	SET	0

; T12 Capture/Compare Mode Select Register
CCU63_T12MSEL_DBYP	SET	0
CCU63_T12MSEL_HSYNC	SET	0
CCU63_T12MSEL_MSEL60	SET	0
CCU63_T12MSEL_MSEL61	SET	0
CCU63_T12MSEL_MSEL62	SET	0

; Timer 12 Period Register
CCU63_T12PR_T12PV	SET	1

; Timer T12 Counter Register
CCU63_T12_T12CV	SET	0

; Timer 13 Period Register
CCU63_T13PR_T13PV	SET	1

; Timer T13 Counter Register
CCU63_T13_T13CV	SET	0

; Timer Control Register 0
CCU63_TCTR0_CDIR	SET	0
CCU63_TCTR0_CTM	SET	0
CCU63_TCTR0_STE12	SET	0
CCU63_TCTR0_STE13	SET	0
CCU63_TCTR0_T12CLK	SET	0
CCU63_TCTR0_T12PRE	SET	0
CCU63_TCTR0_T12R	SET	0
CCU63_TCTR0_T13CLK	SET	0
CCU63_TCTR0_T13PRE	SET	0
CCU63_TCTR0_T13R	SET	0

; Timer Control Register 2
CCU63_TCTR2_T12RSEL	SET	0
CCU63_TCTR2_T12SSC	SET	0
CCU63_TCTR2_T13RSEL	SET	0
CCU63_TCTR2_T13SSC	SET	0
CCU63_TCTR2_T13TEC	SET	0
CCU63_TCTR2_T13TED	SET	1

; Timer Control Register 4
CCU63_TCTR4_DTRES	SET	0
CCU63_TCTR4_T12CNT	SET	0
CCU63_TCTR4_T12RES	SET	0
CCU63_TCTR4_T12RR	SET	0
CCU63_TCTR4_T12RS	SET	0
CCU63_TCTR4_T12STD	SET	0
CCU63_TCTR4_T12STR	SET	0
CCU63_TCTR4_T13CNT	SET	0
CCU63_TCTR4_T13RES	SET	0
CCU63_TCTR4_T13RR	SET	0
CCU63_TCTR4_T13RS	SET	0
CCU63_TCTR4_T13STD	SET	0
CCU63_TCTR4_T13STR	SET	0

; Trap Control Register
CCU63_TRPCTR_TRPEN	SET	0
CCU63_TRPCTR_TRPEN13	SET	0
CCU63_TRPCTR_TRPM0	SET	0
CCU63_TRPCTR_TRPM1	SET	0
CCU63_TRPCTR_TRPM2	SET	0
CCU63_TRPCTR_TRPPEN	SET	0

; Monitor target ADdress register
CMADR_ADDRMM0	SET	0
CMADR_ADDRMM1	SET	0

; Monitor Control and Break Level register
CMCTR_ADDRMM2	SET	0
CMCTR_BSEL	SET	0
CMCTR_LEVEL	SET	16

; Data Register in Communication Mode
COMDATA_COMDATA	SET	0
COMDATA_MTRADDR	SET	0

; CPU Control Register 1
CPUCON1_BP	SET	1
CPUCON1_INTSCXT	SET	1
CPUCON1_SGTDIS	SET	0
CPUCON1_VECSC	SET	0
CPUCON1_WDTCTL	SET	0
CPUCON1_ZCJ	SET	1

; CPU Control Register 2
CPUCON2_BYPF	SET	1
CPUCON2_BYPPF	SET	1
CPUCON2_DAID	SET	1
CPUCON2_EIOIAEN	SET	1
CPUCON2_FIFODEPTH	SET	8
CPUCON2_FIFOFED	SET	3
CPUCON2_LFIC	SET	1
CPUCON2_OVRUN	SET	1
CPUCON2_RETST	SET	1
CPUCON2_SL	SET	1
CPUCON2_STEN	SET	0

; Context Pointer
CP_1	SET	15
CP_CONTEXT	SET	1536

; Code Segment Pointer
CSP_SEGNR	SET	0

; Debug Status Register
DBGSR_CBBM	SET	0
DBGSR_DBGEN	SET	0
DBGSR_DBGMOD	SET	0
DBGSR_DBGSTAT	SET	0
DBGSR_EVENTSRC	SET	0
DBGSR_EXEINS	SET	0
DBGSR_OPS	SET	0
DBGSR_SBRKC	SET	0
DBGSR_TRGECMP0	SET	0
DBGSR_TRGECMP1	SET	0
DBGSR_TRGECMP2	SET	0
DBGSR_TRGRCMP	SET	0

; Data Compare Data Programming register
DCMPDP_DCMPDATA	SET	0

; Data Compare Select Programming register
DCMPSP_DCMP_DATA_X	SET	0
DCMPSP_GPR	SET	0
DCMPSP_SELECT_DCMP	SET	0

; Break Pin Event Control Register
DEXEVT_ACTPIN	SET	0
DEXEVT_EVACT	SET	0
DEXEVT_PERSTOP	SET	0

; Data Page Pointer 0
DPP0_PN	SET	0

; Data Page Pointer 1
DPP1_PN	SET	1

; Data Page Pointer 2
DPP2_PN	SET	2

; Data Page Pointer 3
DPP3_PN	SET	3

; PEC Destination Pointer 0
DSTP0_DSTPX	SET	0

; PEC Destination Pointer 1
DSTP1_DSTPX	SET	0

; PEC Destination Pointer 2
DSTP2_DSTPX	SET	0

; PEC Destination Pointer 3
DSTP3_DSTPX	SET	0

; PEC Destination Pointer 4
DSTP4_DSTPX	SET	0

; PEC Destination Pointer 5
DSTP5_DSTPX	SET	0

; PEC Destination Pointer 6
DSTP6_DSTPX	SET	0

; PEC Destination Pointer 7
DSTP7_DSTPX	SET	0

; Software Debug Event Control Register
DSWEVT_ACTPIN	SET	0
DSWEVT_EVACT	SET	0
DSWEVT_PERSTOP	SET	0

; Task ID Register
DTIDR_TASKID	SET	0

; Hardware Trigger Event Control Register
DTREVT_ACTPIN	SET	0
DTREVT_ACTSR	SET	0
DTREVT_COMR	SET	0
DTREVT_COMRE	SET	0
DTREVT_EVACT	SET	0
DTREVT_MODEE	SET	0
DTREVT_MUXE	SET	0
DTREVT_MUXR	SET	0
DTREVT_PERSTOP	SET	0
DTREVT_SELECTE	SET	0

; EBC Mode Register 0
EBCMOD0_ALEDIS	SET	0
EBCMOD0_ARBEN	SET	0
EBCMOD0_BYTDIS	SET	1
EBCMOD0_CSPEN	SET	0
EBCMOD0_EBCDIS	SET	1
EBCMOD0_RDYDIS	SET	1
EBCMOD0_RDYPOL	SET	0
EBCMOD0_SAPEN	SET	0
EBCMOD0_SLAVE	SET	0
EBCMOD0_WRCFG	SET	0

; EBC Mode Register 1
EBCMOD1_A0PDIS	SET	1
EBCMOD1_ALPDIS	SET	1
EBCMOD1_APDIS	SET	15
EBCMOD1_DHPDIS	SET	0
EBCMOD1_WRPDIS	SET	0

; EOP Interrupt Control Reg.
EOPIC_EOPIE	SET	0
EOPIC_EOPIR	SET	0
EOPIC_GLVL	SET	0
EOPIC_GPX	SET	0
EOPIC_ILVL	SET	0

; Function Cfg. Reg. for CS0
FCONCS0_BTYP	SET	3
FCONCS0_ENCS	SET	0
FCONCS0_RDYEN	SET	0
FCONCS0_RDYMOD	SET	0

; Function Cfg. Reg. for CS1
FCONCS1_BTYP	SET	0
FCONCS1_ENCS	SET	0
FCONCS1_RDYEN	SET	0
FCONCS1_RDYMOD	SET	0

; Function Cfg. Reg. for CS2
FCONCS2_BTYP	SET	0
FCONCS2_ENCS	SET	0
FCONCS2_RDYEN	SET	0
FCONCS2_RDYMOD	SET	0

; Function Cfg. Reg. for CS3
FCONCS3_BTYP	SET	0
FCONCS3_ENCS	SET	0
FCONCS3_RDYEN	SET	0
FCONCS3_RDYMOD	SET	0

; Function Cfg. Reg. for CS4
FCONCS4_BTYP	SET	0
FCONCS4_ENCS	SET	0
FCONCS4_RDYEN	SET	0
FCONCS4_RDYMOD	SET	0

; Function Cfg. Reg. for CSx
FCONCS7_BTYP	SET	0
FCONCS7_ENCS	SET	0
FCONCS7_RDYEN	SET	0
FCONCS7_RDYMOD	SET	0

; Fast Interrupt Address Reg. 0
FINT0ADDR_ADDR	SET	0

; Fast Interrupt Control Reg. 0
FINT0CSP_EN	SET	0
FINT0CSP_GLVL	SET	0
FINT0CSP_GPX	SET	0
FINT0CSP_ILVL	SET	0
FINT0CSP_SEG	SET	0

; Fast Interrupt Address Reg. 1
FINT1ADDR_ADDR	SET	0

; Fast Interrupt Control Reg. 1
FINT1CSP_EN	SET	0
FINT1CSP_GLVL	SET	0
FINT1CSP_GPX	SET	0
FINT1CSP_ILVL	SET	0
FINT1CSP_SEG	SET	0

; Flash Kernel State Con. Register
FL_KSCCFG_BPCOM	SET	0
FL_KSCCFG_BPMODEN	SET	0
FL_KSCCFG_BPNOM	SET	0
FL_KSCCFG_BPSUM	SET	0
FL_KSCCFG_COMCFG	SET	0
FL_KSCCFG_MODEN	SET	0
FL_KSCCFG_NOMCFG	SET	0
FL_KSCCFG_SUMCFG	SET	0

; Capture/Reload Register
GPT12E_CAPREL_CAPREL	SET	0

; GPT12 CAPREL IC
GPT12E_CRIC_GLVL	SET	0
GPT12E_CRIC_GPX	SET	0
GPT12E_CRIC_IE	SET	0
GPT12E_CRIC_ILVL	SET	0
GPT12E_CRIC_IR	SET	0

; GPT12E Kernel State Con. Register
GPT12E_KSCCFG_BPCOM	SET	0
GPT12E_KSCCFG_BPMODEN	SET	1
GPT12E_KSCCFG_BPNOM	SET	0
GPT12E_KSCCFG_BPSUM	SET	0
GPT12E_KSCCFG_COMCFG	SET	0
GPT12E_KSCCFG_MODEN	SET	1
GPT12E_KSCCFG_NOMCFG	SET	0
GPT12E_KSCCFG_SUMCFG	SET	0

; Timer 2 Control Register
GPT12E_T2CON_T2CHDIR	SET	0
GPT12E_T2CON_T2EDGE	SET	0
GPT12E_T2CON_T2I	SET	4
GPT12E_T2CON_T2IRDIS	SET	0
GPT12E_T2CON_T2M	SET	0
GPT12E_T2CON_T2R	SET	1
GPT12E_T2CON_T2RC	SET	0
GPT12E_T2CON_T2RDIR	SET	0
GPT12E_T2CON_T2UD	SET	0
GPT12E_T2CON_T2UDE	SET	0

; GPT12 TIMER 2 IC
GPT12E_T2IC_GLVL	SET	0
GPT12E_T2IC_GPX	SET	0
GPT12E_T2IC_IE	SET	1
GPT12E_T2IC_ILVL	SET	15
GPT12E_T2IC_IR	SET	0

; Timer 2
GPT12E_T2_T2	SET	3036

; Timer 3 Control Register
GPT12E_T3CON_BPS1	SET	0
GPT12E_T3CON_T3CHDIR	SET	0
GPT12E_T3CON_T3EDGE	SET	0
GPT12E_T3CON_T3I	SET	0
GPT12E_T3CON_T3M	SET	0
GPT12E_T3CON_T3OE	SET	0
GPT12E_T3CON_T3OTL	SET	0
GPT12E_T3CON_T3R	SET	0
GPT12E_T3CON_T3RDIR	SET	0
GPT12E_T3CON_T3UD	SET	0
GPT12E_T3CON_T3UDE	SET	0

; GPT12 TIMER 3 IC
GPT12E_T3IC_GLVL	SET	0
GPT12E_T3IC_GPX	SET	0
GPT12E_T3IC_IE	SET	0
GPT12E_T3IC_ILVL	SET	0
GPT12E_T3IC_IR	SET	0

; Timer 3
GPT12E_T3_T3	SET	0

; Timer 4 Control Register
GPT12E_T4CON_T4CHDIR	SET	0
GPT12E_T4CON_T4EDGE	SET	0
GPT12E_T4CON_T4I	SET	0
GPT12E_T4CON_T4IRDIS	SET	0
GPT12E_T4CON_T4M	SET	0
GPT12E_T4CON_T4R	SET	0
GPT12E_T4CON_T4RC	SET	0
GPT12E_T4CON_T4RDIR	SET	0
GPT12E_T4CON_T4UD	SET	0
GPT12E_T4CON_T4UDE	SET	0

; GPT12 TIMER 4 IC
GPT12E_T4IC_GLVL	SET	0
GPT12E_T4IC_GPX	SET	0
GPT12E_T4IC_IE	SET	0
GPT12E_T4IC_ILVL	SET	0
GPT12E_T4IC_IR	SET	0

; Timer 4
GPT12E_T4_T4	SET	0

; Timer 5 Control Register
GPT12E_T5CON_CI	SET	0
GPT12E_T5CON_CT3	SET	0
GPT12E_T5CON_T5CC	SET	0
GPT12E_T5CON_T5CLR	SET	0
GPT12E_T5CON_T5I	SET	0
GPT12E_T5CON_T5M	SET	0
GPT12E_T5CON_T5R	SET	1
GPT12E_T5CON_T5RC	SET	0
GPT12E_T5CON_T5SC	SET	0
GPT12E_T5CON_T5UD	SET	0
GPT12E_T5CON_T5UDE	SET	0

; GPT12 TIMER 5 IC
GPT12E_T5IC_GLVL	SET	0
GPT12E_T5IC_GPX	SET	0
GPT12E_T5IC_IE	SET	1
GPT12E_T5IC_ILVL	SET	14
GPT12E_T5IC_IR	SET	0

; Timer 5
GPT12E_T5_T5	SET	63536

; Timer 6 Control Register
GPT12E_T6CON_BPS2	SET	0
GPT12E_T6CON_T6CLR	SET	0
GPT12E_T6CON_T6I	SET	0
GPT12E_T6CON_T6M	SET	0
GPT12E_T6CON_T6OE	SET	0
GPT12E_T6CON_T6OTL	SET	0
GPT12E_T6CON_T6R	SET	0
GPT12E_T6CON_T6SR	SET	0
GPT12E_T6CON_T6UD	SET	0
GPT12E_T6CON_T6UDE	SET	0

; GPT12 TIMER 6 IC
GPT12E_T6IC_GLVL	SET	0
GPT12E_T6IC_GPX	SET	0
GPT12E_T6IC_IE	SET	0
GPT12E_T6IC_ILVL	SET	0
GPT12E_T6IC_IR	SET	0

; Timer 6
GPT12E_T6_T6	SET	0

; Address Pointer
IDX0_IDX	SET	0

; Address Pointer
IDX1_IDX	SET	0

; Flash State Busy
IMB_FSR_BUSY_BUSY	SET	0
IMB_FSR_BUSY_PAGE	SET	0

; Flash State Operations
IMB_FSR_OP_ERASE	SET	0
IMB_FSR_OP_MAR	SET	0
IMB_FSR_OP_OPER	SET	0
IMB_FSR_OP_POWER	SET	0
IMB_FSR_OP_PROG	SET	0
IMB_FSR_OP_SQER	SET	0

; Flash State Protection
IMB_FSR_PROT_DDBER	SET	0
IMB_FSR_PROT_DSBER	SET	0
IMB_FSR_PROT_IDBER	SET	0
IMB_FSR_PROT_ISBER	SET	0
IMB_FSR_PROT_PROER	SET	0
IMB_FSR_PROT_PROIN	SET	0
IMB_FSR_PROT_PROINER	SET	0
IMB_FSR_PROT_RPRO	SET	0
IMB_FSR_PROT_RPRODIS	SET	0
IMB_FSR_PROT_WPRODIS	SET	0

; IMB Control High
IMB_IMBCTRH_PSPROT	SET	0
IMB_IMBCTRH_RPA	SET	0
IMB_IMBCTRH_WPA	SET	0

; IMB Control Low
IMB_IMBCTRL_DBRA	SET	0
IMB_IMBCTRL_DCF	SET	0
IMB_IMBCTRL_DCONFA	SET	0
IMB_IMBCTRL_DDF	SET	0
IMB_IMBCTRL_DLCPF	SET	0
IMB_IMBCTRL_DSFRA	SET	0
IMB_IMBCTRL_WSFLASH	SET	0

; Interrupt Control
IMB_INTCTR_DDDTRP	SET	0
IMB_INTCTR_DIDTRP	SET	0
IMB_INTCTR_DPROTRP	SET	0
IMB_INTCTR_ICLR	SET	0
IMB_INTCTR_IEN	SET	0
IMB_INTCTR_ISET	SET	0
IMB_INTCTR_ISR	SET	0
IMB_INTCTR_PSER	SET	0
IMB_INTCTR_PSERCLR	SET	0

; Margin Control
IMB_MAR_HREAD0	SET	0
IMB_MAR_HREAD1	SET	0
IMB_MAR_HREAD2	SET	0
IMB_MAR_HREAD3	SET	0

; Protection Configuration 0.
IMB_PROCON0_S0U	SET	0
IMB_PROCON0_S1U	SET	0
IMB_PROCON0_S2U	SET	0
IMB_PROCON0_S3U	SET	0
IMB_PROCON0_S4U	SET	0
IMB_PROCON0_S5U	SET	0
IMB_PROCON0_S6U	SET	0
IMB_PROCON0_S7U	SET	0
IMB_PROCON0_S8U	SET	0
IMB_PROCON0_S9U	SET	0

; Protection Configuration 1.
IMB_PROCON1_S0U	SET	0
IMB_PROCON1_S1U	SET	0
IMB_PROCON1_S2U	SET	0
IMB_PROCON1_S3U	SET	0
IMB_PROCON1_S4U	SET	0
IMB_PROCON1_S5U	SET	0
IMB_PROCON1_S6U	SET	0
IMB_PROCON1_S7U	SET	0
IMB_PROCON1_S8U	SET	0
IMB_PROCON1_S9U	SET	0

; Protection Configuration 2.
IMB_PROCON2_S0U	SET	0
IMB_PROCON2_S1U	SET	0
IMB_PROCON2_S2U	SET	0
IMB_PROCON2_S3U	SET	0
IMB_PROCON2_S4U	SET	0
IMB_PROCON2_S5U	SET	0
IMB_PROCON2_S6U	SET	0
IMB_PROCON2_S7U	SET	0
IMB_PROCON2_S8U	SET	0
IMB_PROCON2_S9U	SET	0

; Status and Control Register
IOSR_CLNTON	SET	0
IOSR_COMSYNC	SET	0
IOSR_CRSYNC	SET	0
IOSR_CWACK	SET	0
IOSR_CWSYNC	SET	0
IOSR_DBGON	SET	0
IOSR_HARR	SET	0
IOSR_MTRCTL	SET	0
IOSR_MTRCTLP	SET	0
IOSR_RWDIS	SET	0
IOSR_RWDISP	SET	0
IOSR_RWENA	SET	0
IOSR_RWENAP	SET	0
IOSR_WDTDB	SET	0
IOSR_WDTDBP	SET	0

; Accumulator High Word
MAH_MAH	SET	0

; Accumulator Low Word
MAL_MAL	SET	0

; MultiCAN Kernel State Con. Register
MCAN_KSCCFG_BPCOM	SET	0
MCAN_KSCCFG_BPMODEN	SET	1
MCAN_KSCCFG_BPNOM	SET	0
MCAN_KSCCFG_BPSUM	SET	0
MCAN_KSCCFG_COMCFG	SET	0
MCAN_KSCCFG_MODEN	SET	1
MCAN_KSCCFG_NOMCFG	SET	0
MCAN_KSCCFG_SUMCFG	SET	0

; MAC Control Word
MCW_MP	SET	0
MCW_MS	SET	0

; Multiply Divide Control
MDC_MDRIU	SET	0

; Multiply Divide High Word
MDH_MDH	SET	0

; Multiply Divide Low Word
MDL_MDL	SET	0

; London Subsystem Kernel State Control Register
MEM_KSCCFG_BPCOM	SET	0
MEM_KSCCFG_BPMODEN	SET	0
MEM_KSCCFG_BPNOM	SET	0
MEM_KSCCFG_BPSUM	SET	0
MEM_KSCCFG_COMCFG	SET	0
MEM_KSCCFG_MODEN	SET	0
MEM_KSCCFG_NOMCFG	SET	0
MEM_KSCCFG_SUMCFG	SET	0

; MAC Repeat Word
MRW_REPEATCOUNT	SET	0

; MAC Status Word
MSW_MAE	SET	0
MSW_MC	SET	0
MSW_ME	SET	0
MSW_MN	SET	0
MSW_MSL	SET	0
MSW_MSV	SET	0
MSW_MV	SET	0
MSW_MZ	SET	0

; Constant Ones Register
ONES_1	SET	65535

; Port 0 Input Register
P0_IN_P0	SET	0
P0_IN_P1	SET	0
P0_IN_P10	SET	0
P0_IN_P11	SET	0
P0_IN_P12	SET	0
P0_IN_P13	SET	0
P0_IN_P14	SET	0
P0_IN_P15	SET	0
P0_IN_P2	SET	0
P0_IN_P3	SET	0
P0_IN_P4	SET	0
P0_IN_P5	SET	0
P0_IN_P6	SET	0
P0_IN_P7	SET	0
P0_IN_P8	SET	0
P0_IN_P9	SET	0

; Port 0 Input/Output Control Register 00
P0_IOCR00_PC	SET	0

; Port 0 Input/Output Control Register 01
P0_IOCR01_PC	SET	8

; Port 0 Input/Output Control Register 02
P0_IOCR02_PC	SET	8

; Port 0 Input/Output Control Register 03
P0_IOCR03_PC	SET	8

; Port 0 Input/Output Control Register 04
P0_IOCR04_PC	SET	0

; Port 0 Input/Output Control Register 05
P0_IOCR05_PC	SET	0

; Port 0 Input/Output Control Register 06
P0_IOCR06_PC	SET	0

; Port 0 Input/Output Control Register 07
P0_IOCR07_PC	SET	0

; Port 0 Output Modification Register Low
P0_OMRL_PC0	SET	0
P0_OMRL_PC1	SET	0
P0_OMRL_PC2	SET	0
P0_OMRL_PC3	SET	0
P0_OMRL_PC4	SET	0
P0_OMRL_PC5	SET	0
P0_OMRL_PC6	SET	0
P0_OMRL_PC7	SET	0
P0_OMRL_PS0	SET	0
P0_OMRL_PS1	SET	0
P0_OMRL_PS2	SET	0
P0_OMRL_PS3	SET	0
P0_OMRL_PS4	SET	0
P0_OMRL_PS5	SET	0
P0_OMRL_PS6	SET	0
P0_OMRL_PS7	SET	0

; Port 0 Output Register
P0_OUT_P0	SET	0
P0_OUT_P1	SET	0
P0_OUT_P10	SET	0
P0_OUT_P11	SET	0
P0_OUT_P12	SET	0
P0_OUT_P13	SET	0
P0_OUT_P14	SET	0
P0_OUT_P15	SET	0
P0_OUT_P2	SET	0
P0_OUT_P3	SET	1
P0_OUT_P4	SET	0
P0_OUT_P5	SET	0
P0_OUT_P6	SET	0
P0_OUT_P7	SET	0
P0_OUT_P8	SET	0
P0_OUT_P9	SET	0

; Port 0 Output Control Register
P0_POCON_0	SET	0
P0_POCON_0	SET	0
P0_POCON_PDM0	SET	0
P0_POCON_PDM1	SET	0
P0_POCON_PPS0	SET	0
P0_POCON_PPS1	SET	0
P0_POCON_PPS2	SET	0
P0_POCON_PPS3	SET	0

; Port 10 Input Register
P10_IN_P0	SET	0
P10_IN_P1	SET	0
P10_IN_P10	SET	0
P10_IN_P11	SET	0
P10_IN_P12	SET	0
P10_IN_P13	SET	0
P10_IN_P14	SET	0
P10_IN_P15	SET	0
P10_IN_P2	SET	0
P10_IN_P3	SET	0
P10_IN_P4	SET	0
P10_IN_P5	SET	0
P10_IN_P6	SET	0
P10_IN_P7	SET	0
P10_IN_P8	SET	0
P10_IN_P9	SET	0

; Port 10 Input/Output Control Register 00
P10_IOCR00_PC	SET	8

; Port 10 Input/Output Control Register 01
P10_IOCR01_PC	SET	8

; Port 10 Input/Output Control Register 02
P10_IOCR02_PC	SET	8

; Port 10 Input/Output Control Register 03
P10_IOCR03_PC	SET	8

; Port 10 Input/Output Control Register 04
P10_IOCR04_PC	SET	8

; Port 10 Input/Output Control Register 05
P10_IOCR05_PC	SET	8

; Port 10 Input/Output Control Register 06
P10_IOCR06_PC	SET	8

; Port 10 Input/Output Control Register 07
P10_IOCR07_PC	SET	8

; Port 10 Input/Output Control Register 08
P10_IOCR08_PC	SET	0

; Port 10 Input/Output Control Register 09
P10_IOCR09_PC	SET	0

; Port 10 Input/Output Control Register 10
P10_IOCR10_PC	SET	0

; Port 10 Input/Output Control Register 11
P10_IOCR11_PC	SET	0

; Port 10 Input/Output Control Register 12
P10_IOCR12_PC	SET	0

; Port 10 Input/Output Control Register 13
P10_IOCR13_PC	SET	0

; Port 10 Input/Output Control Register 14
P10_IOCR14_PC	SET	0

; Port 10 Input/Output Control Register 15
P10_IOCR15_PC	SET	0

; Port 10 Output Modification Register High
P10_OMRH_PC10	SET	0
P10_OMRH_PC11	SET	0
P10_OMRH_PC12	SET	0
P10_OMRH_PC13	SET	0
P10_OMRH_PC14	SET	0
P10_OMRH_PC15	SET	0
P10_OMRH_PC8	SET	0
P10_OMRH_PC9	SET	0
P10_OMRH_PS10	SET	0
P10_OMRH_PS11	SET	0
P10_OMRH_PS12	SET	0
P10_OMRH_PS13	SET	0
P10_OMRH_PS14	SET	0
P10_OMRH_PS15	SET	0
P10_OMRH_PS8	SET	0
P10_OMRH_PS9	SET	0

; Port 10 Output Modification Register Low
P10_OMRL_PC0	SET	0
P10_OMRL_PC1	SET	0
P10_OMRL_PC2	SET	0
P10_OMRL_PC3	SET	0
P10_OMRL_PC4	SET	0
P10_OMRL_PC5	SET	0
P10_OMRL_PC6	SET	0
P10_OMRL_PC7	SET	0
P10_OMRL_PS0	SET	0
P10_OMRL_PS1	SET	0
P10_OMRL_PS2	SET	0
P10_OMRL_PS3	SET	0
P10_OMRL_PS4	SET	0
P10_OMRL_PS5	SET	0
P10_OMRL_PS6	SET	0
P10_OMRL_PS7	SET	0

; Port 10 Output Register
P10_OUT_P0	SET	1
P10_OUT_P1	SET	1
P10_OUT_P10	SET	0
P10_OUT_P11	SET	0
P10_OUT_P12	SET	0
P10_OUT_P13	SET	0
P10_OUT_P14	SET	0
P10_OUT_P15	SET	0
P10_OUT_P2	SET	1
P10_OUT_P3	SET	1
P10_OUT_P4	SET	1
P10_OUT_P5	SET	1
P10_OUT_P6	SET	1
P10_OUT_P7	SET	1
P10_OUT_P8	SET	0
P10_OUT_P9	SET	0

; Port 10 Output Control Register
P10_POCON_PDM0	SET	0
P10_POCON_PDM1	SET	0
P10_POCON_PDM2	SET	0
P10_POCON_PDM3	SET	0
P10_POCON_PPS0	SET	0
P10_POCON_PPS1	SET	0
P10_POCON_PPS2	SET	0
P10_POCON_PPS3	SET	0

; Port 11 Input Register
P11_IN_P0	SET	0
P11_IN_P1	SET	0
P11_IN_P10	SET	0
P11_IN_P11	SET	0
P11_IN_P12	SET	0
P11_IN_P13	SET	0
P11_IN_P14	SET	0
P11_IN_P15	SET	0
P11_IN_P2	SET	0
P11_IN_P3	SET	0
P11_IN_P4	SET	0
P11_IN_P5	SET	0
P11_IN_P6	SET	0
P11_IN_P7	SET	0
P11_IN_P8	SET	0
P11_IN_P9	SET	0

; Port 11 Input/Output Control Register 00
P11_IOCR00_PC	SET	0

; Port 11 Input/Output Control Register 01
P11_IOCR01_PC	SET	0

; Port 11 Input/Output Control Register 02
P11_IOCR02_PC	SET	0

; Port 11 Input/Output Control Register 03
P11_IOCR03_PC	SET	0

; Port 11 Input/Output Control Register 04
P11_IOCR04_PC	SET	0

; Port 11 Input/Output Control Register 05
P11_IOCR05_PC	SET	0

; Port 11 Output Modification Register Low
P11_OMRL_PC0	SET	0
P11_OMRL_PC1	SET	0
P11_OMRL_PC2	SET	0
P11_OMRL_PC3	SET	0
P11_OMRL_PC4	SET	0
P11_OMRL_PC5	SET	0
P11_OMRL_PC6	SET	0
P11_OMRL_PC7	SET	0
P11_OMRL_PS0	SET	0
P11_OMRL_PS1	SET	0
P11_OMRL_PS2	SET	0
P11_OMRL_PS3	SET	0
P11_OMRL_PS4	SET	0
P11_OMRL_PS5	SET	0
P11_OMRL_PS6	SET	0
P11_OMRL_PS7	SET	0

; Port 11 Output Register
P11_OUT_P0	SET	0
P11_OUT_P1	SET	0
P11_OUT_P10	SET	0
P11_OUT_P11	SET	0
P11_OUT_P12	SET	0
P11_OUT_P13	SET	0
P11_OUT_P14	SET	0
P11_OUT_P15	SET	0
P11_OUT_P2	SET	0
P11_OUT_P3	SET	0
P11_OUT_P4	SET	0
P11_OUT_P5	SET	0
P11_OUT_P6	SET	0
P11_OUT_P7	SET	0
P11_OUT_P8	SET	0
P11_OUT_P9	SET	0

; Port 11 Output Control Register
P11_POCON_0	SET	0
P11_POCON_0	SET	0
P11_POCON_PDM0	SET	0
P11_POCON_PDM1	SET	0
P11_POCON_PPS0	SET	0
P11_POCON_PPS1	SET	0
P11_POCON_PPS2	SET	0
P11_POCON_PPS3	SET	0

; Port 15 Digital Input Disable Register
P15_DIDIS_P0	SET	0
P15_DIDIS_P1	SET	0
P15_DIDIS_P10	SET	0
P15_DIDIS_P11	SET	0
P15_DIDIS_P12	SET	0
P15_DIDIS_P13	SET	0
P15_DIDIS_P14	SET	0
P15_DIDIS_P15	SET	0
P15_DIDIS_P2	SET	0
P15_DIDIS_P3	SET	0
P15_DIDIS_P4	SET	0
P15_DIDIS_P5	SET	0
P15_DIDIS_P6	SET	0
P15_DIDIS_P7	SET	0
P15_DIDIS_P8	SET	0
P15_DIDIS_P9	SET	0

; Port 15 Input Register
P15_IN_P0	SET	0
P15_IN_P1	SET	0
P15_IN_P10	SET	0
P15_IN_P11	SET	0
P15_IN_P12	SET	0
P15_IN_P13	SET	0
P15_IN_P14	SET	0
P15_IN_P15	SET	0
P15_IN_P2	SET	0
P15_IN_P3	SET	0
P15_IN_P4	SET	0
P15_IN_P5	SET	0
P15_IN_P6	SET	0
P15_IN_P7	SET	0
P15_IN_P8	SET	0
P15_IN_P9	SET	0

; Port 1 Input Register
P1_IN_P0	SET	0
P1_IN_P1	SET	0
P1_IN_P10	SET	0
P1_IN_P11	SET	0
P1_IN_P12	SET	0
P1_IN_P13	SET	0
P1_IN_P14	SET	0
P1_IN_P15	SET	0
P1_IN_P2	SET	0
P1_IN_P3	SET	0
P1_IN_P4	SET	0
P1_IN_P5	SET	0
P1_IN_P6	SET	0
P1_IN_P7	SET	0
P1_IN_P8	SET	0
P1_IN_P9	SET	0

; Port 1 Input/Output Control Register 00
P1_IOCR00_PC	SET	0

; Port 1 Input/Output Control Register 01
P1_IOCR01_PC	SET	0

; Port 1 Input/Output Control Register 02
P1_IOCR02_PC	SET	0

; Port 1 Input/Output Control Register 03
P1_IOCR03_PC	SET	0

; Port 1 Input/Output Control Register 04
P1_IOCR04_PC	SET	0

; Port 1 Input/Output Control Register 05
P1_IOCR05_PC	SET	0

; Port 1 Input/Output Control Register 06
P1_IOCR06_PC	SET	0

; Port 1 Input/Output Control Register 07
P1_IOCR07_PC	SET	0

; Port 1 Output Modification Register Low
P1_OMRL_PC0	SET	0
P1_OMRL_PC1	SET	0
P1_OMRL_PC2	SET	0
P1_OMRL_PC3	SET	0
P1_OMRL_PC4	SET	0
P1_OMRL_PC5	SET	0
P1_OMRL_PC6	SET	0
P1_OMRL_PC7	SET	0
P1_OMRL_PS0	SET	0
P1_OMRL_PS1	SET	0
P1_OMRL_PS2	SET	0
P1_OMRL_PS3	SET	0
P1_OMRL_PS4	SET	0
P1_OMRL_PS5	SET	0
P1_OMRL_PS6	SET	0
P1_OMRL_PS7	SET	0

; Port 1 Output Register
P1_OUT_P0	SET	0
P1_OUT_P1	SET	0
P1_OUT_P10	SET	0
P1_OUT_P11	SET	0
P1_OUT_P12	SET	0
P1_OUT_P13	SET	0
P1_OUT_P14	SET	0
P1_OUT_P15	SET	0
P1_OUT_P2	SET	0
P1_OUT_P3	SET	0
P1_OUT_P4	SET	0
P1_OUT_P5	SET	0
P1_OUT_P6	SET	0
P1_OUT_P7	SET	0
P1_OUT_P8	SET	0
P1_OUT_P9	SET	0

; Port 1 Output Control Register
P1_POCON_0	SET	0
P1_POCON_0	SET	0
P1_POCON_PDM0	SET	0
P1_POCON_PDM1	SET	0
P1_POCON_PPS0	SET	0
P1_POCON_PPS1	SET	0
P1_POCON_PPS2	SET	0
P1_POCON_PPS3	SET	0

; Port 2 Input Register
P2_IN_P0	SET	0
P2_IN_P1	SET	0
P2_IN_P10	SET	0
P2_IN_P11	SET	0
P2_IN_P12	SET	0
P2_IN_P13	SET	0
P2_IN_P14	SET	0
P2_IN_P15	SET	0
P2_IN_P2	SET	0
P2_IN_P3	SET	0
P2_IN_P4	SET	0
P2_IN_P5	SET	0
P2_IN_P6	SET	0
P2_IN_P7	SET	0
P2_IN_P8	SET	0
P2_IN_P9	SET	0

; Port 2 Input/Output Control Register 00
P2_IOCR00_PC	SET	0

; Port 2 Input/Output Control Register 01
P2_IOCR01_PC	SET	9

; Port 2 Input/Output Control Register 02
P2_IOCR02_PC	SET	0

; Port 2 Input/Output Control Register 03
P2_IOCR03_PC	SET	0

; Port 2 Input/Output Control Register 04
P2_IOCR04_PC	SET	0

; Port 2 Input/Output Control Register 05
P2_IOCR05_PC	SET	0

; Port 2 Input/Output Control Register 06
P2_IOCR06_PC	SET	0

; Port 2 Input/Output Control Register 07
P2_IOCR07_PC	SET	0

; Port 2 Input/Output Control Register 08
P2_IOCR08_PC	SET	0

; Port 2 Input/Output Control Register 09
P2_IOCR09_PC	SET	0

; Port 2 Input/Output Control Register 10
P2_IOCR10_PC	SET	0

; Port 2 Input/Output Control Register 11
P2_IOCR11_PC	SET	0

; Port 2 Input/Output Control Register 12
P2_IOCR12_PC	SET	0

; Port 2 Output Modification Register High
P2_OMRH_PC10	SET	0
P2_OMRH_PC11	SET	0
P2_OMRH_PC12	SET	0
P2_OMRH_PC13	SET	0
P2_OMRH_PC14	SET	0
P2_OMRH_PC15	SET	0
P2_OMRH_PC8	SET	0
P2_OMRH_PC9	SET	0
P2_OMRH_PS10	SET	0
P2_OMRH_PS11	SET	0
P2_OMRH_PS12	SET	0
P2_OMRH_PS13	SET	0
P2_OMRH_PS14	SET	0
P2_OMRH_PS15	SET	0
P2_OMRH_PS8	SET	0
P2_OMRH_PS9	SET	0

; Port 2 Output Modification Register Low
P2_OMRL_PC0	SET	0
P2_OMRL_PC1	SET	0
P2_OMRL_PC2	SET	0
P2_OMRL_PC3	SET	0
P2_OMRL_PC4	SET	0
P2_OMRL_PC5	SET	0
P2_OMRL_PC6	SET	0
P2_OMRL_PC7	SET	0
P2_OMRL_PS0	SET	0
P2_OMRL_PS1	SET	0
P2_OMRL_PS2	SET	0
P2_OMRL_PS3	SET	0
P2_OMRL_PS4	SET	0
P2_OMRL_PS5	SET	0
P2_OMRL_PS6	SET	0
P2_OMRL_PS7	SET	0

; Port 2 Output Register
P2_OUT_P0	SET	0
P2_OUT_P1	SET	0
P2_OUT_P10	SET	0
P2_OUT_P11	SET	0
P2_OUT_P12	SET	0
P2_OUT_P13	SET	0
P2_OUT_P14	SET	0
P2_OUT_P15	SET	0
P2_OUT_P2	SET	0
P2_OUT_P3	SET	0
P2_OUT_P4	SET	0
P2_OUT_P5	SET	0
P2_OUT_P6	SET	0
P2_OUT_P7	SET	0
P2_OUT_P8	SET	0
P2_OUT_P9	SET	0

; Port 2 Output Control Register
P2_POCON_PDM0	SET	0
P2_POCON_PDM1	SET	0
P2_POCON_PDM2	SET	0
P2_POCON_PDM3	SET	0
P2_POCON_PPS0	SET	0
P2_POCON_PPS1	SET	0
P2_POCON_PPS2	SET	0
P2_POCON_PPS3	SET	0

; Port 3 Input Register
P3_IN_P0	SET	0
P3_IN_P1	SET	0
P3_IN_P10	SET	0
P3_IN_P11	SET	0
P3_IN_P12	SET	0
P3_IN_P13	SET	0
P3_IN_P14	SET	0
P3_IN_P15	SET	0
P3_IN_P2	SET	0
P3_IN_P3	SET	0
P3_IN_P4	SET	0
P3_IN_P5	SET	0
P3_IN_P6	SET	0
P3_IN_P7	SET	0
P3_IN_P8	SET	0
P3_IN_P9	SET	0

; Port 3 Input/Output Control Register 00
P3_IOCR00_PC	SET	0

; Port 3 Input/Output Control Register 01
P3_IOCR01_PC	SET	0

; Port 3 Input/Output Control Register 02
P3_IOCR02_PC	SET	0

; Port 3 Input/Output Control Register 03
P3_IOCR03_PC	SET	0

; Port 3 Input/Output Control Register 04
P3_IOCR04_PC	SET	0

; Port 3 Input/Output Control Register 05
P3_IOCR05_PC	SET	0

; Port 3 Input/Output Control Register 06
P3_IOCR06_PC	SET	0

; Port 3 Input/Output Control Register 07
P3_IOCR07_PC	SET	0

; Port 3 Output Modification Register Low
P3_OMRL_PC0	SET	0
P3_OMRL_PC1	SET	0
P3_OMRL_PC2	SET	0
P3_OMRL_PC3	SET	0
P3_OMRL_PC4	SET	0
P3_OMRL_PC5	SET	0
P3_OMRL_PC6	SET	0
P3_OMRL_PC7	SET	0
P3_OMRL_PS0	SET	0
P3_OMRL_PS1	SET	0
P3_OMRL_PS2	SET	0
P3_OMRL_PS3	SET	0
P3_OMRL_PS4	SET	0
P3_OMRL_PS5	SET	0
P3_OMRL_PS6	SET	0
P3_OMRL_PS7	SET	0

; Port 3 Output Register
P3_OUT_P0	SET	0
P3_OUT_P1	SET	0
P3_OUT_P10	SET	0
P3_OUT_P11	SET	0
P3_OUT_P12	SET	0
P3_OUT_P13	SET	0
P3_OUT_P14	SET	0
P3_OUT_P15	SET	0
P3_OUT_P2	SET	0
P3_OUT_P3	SET	0
P3_OUT_P4	SET	0
P3_OUT_P5	SET	0
P3_OUT_P6	SET	0
P3_OUT_P7	SET	0
P3_OUT_P8	SET	0
P3_OUT_P9	SET	0

; Port 3 Output Control Register
P3_POCON_0	SET	0
P3_POCON_0	SET	0
P3_POCON_PDM0	SET	0
P3_POCON_PDM1	SET	0
P3_POCON_PPS0	SET	0
P3_POCON_PPS1	SET	0
P3_POCON_PPS2	SET	0
P3_POCON_PPS3	SET	0

; Port 4 Input Register
P4_IN_P0	SET	0
P4_IN_P1	SET	0
P4_IN_P10	SET	0
P4_IN_P11	SET	0
P4_IN_P12	SET	0
P4_IN_P13	SET	0
P4_IN_P14	SET	0
P4_IN_P15	SET	0
P4_IN_P2	SET	0
P4_IN_P3	SET	0
P4_IN_P4	SET	0
P4_IN_P5	SET	0
P4_IN_P6	SET	0
P4_IN_P7	SET	0
P4_IN_P8	SET	0
P4_IN_P9	SET	0

; Port 4 Input/Output Control Register 00
P4_IOCR00_PC	SET	0

; Port 4 Input/Output Control Register 01
P4_IOCR01_PC	SET	0

; Port 4 Input/Output Control Register 02
P4_IOCR02_PC	SET	0

; Port 4 Input/Output Control Register 03
P4_IOCR03_PC	SET	0

; Port 4 Input/Output Control Register 04
P4_IOCR04_PC	SET	0

; Port 4 Input/Output Control Register 05
P4_IOCR05_PC	SET	0

; Port 4 Input/Output Control Register 06
P4_IOCR06_PC	SET	0

; Port 4 Input/Output Control Register 07
P4_IOCR07_PC	SET	0

; Port 4 Output Modification Register Low
P4_OMRL_PC0	SET	0
P4_OMRL_PC1	SET	0
P4_OMRL_PC2	SET	0
P4_OMRL_PC3	SET	0
P4_OMRL_PC4	SET	0
P4_OMRL_PC5	SET	0
P4_OMRL_PC6	SET	0
P4_OMRL_PC7	SET	0
P4_OMRL_PS0	SET	0
P4_OMRL_PS1	SET	0
P4_OMRL_PS2	SET	0
P4_OMRL_PS3	SET	0
P4_OMRL_PS4	SET	0
P4_OMRL_PS5	SET	0
P4_OMRL_PS6	SET	0
P4_OMRL_PS7	SET	0

; Port 4 Output Register
P4_OUT_P0	SET	0
P4_OUT_P1	SET	0
P4_OUT_P10	SET	0
P4_OUT_P11	SET	0
P4_OUT_P12	SET	0
P4_OUT_P13	SET	0
P4_OUT_P14	SET	0
P4_OUT_P15	SET	0
P4_OUT_P2	SET	0
P4_OUT_P3	SET	0
P4_OUT_P4	SET	0
P4_OUT_P5	SET	0
P4_OUT_P6	SET	0
P4_OUT_P7	SET	0
P4_OUT_P8	SET	0
P4_OUT_P9	SET	0

; Port 4 Output Control Register
P4_POCON_0	SET	0
P4_POCON_0	SET	0
P4_POCON_PDM0	SET	0
P4_POCON_PDM1	SET	0
P4_POCON_PPS0	SET	0
P4_POCON_PPS1	SET	0
P4_POCON_PPS2	SET	0
P4_POCON_PPS3	SET	0

; Port 5 Digital Input Disable Register
P5_DIDIS_P0	SET	0
P5_DIDIS_P1	SET	0
P5_DIDIS_P10	SET	0
P5_DIDIS_P11	SET	0
P5_DIDIS_P12	SET	0
P5_DIDIS_P13	SET	0
P5_DIDIS_P14	SET	0
P5_DIDIS_P15	SET	0
P5_DIDIS_P2	SET	0
P5_DIDIS_P3	SET	0
P5_DIDIS_P4	SET	0
P5_DIDIS_P5	SET	0
P5_DIDIS_P6	SET	0
P5_DIDIS_P7	SET	0
P5_DIDIS_P8	SET	0
P5_DIDIS_P9	SET	0

; Port 5 Input Register
P5_IN_P0	SET	0
P5_IN_P1	SET	0
P5_IN_P10	SET	0
P5_IN_P11	SET	0
P5_IN_P12	SET	0
P5_IN_P13	SET	0
P5_IN_P14	SET	0
P5_IN_P15	SET	0
P5_IN_P2	SET	0
P5_IN_P3	SET	0
P5_IN_P4	SET	0
P5_IN_P5	SET	0
P5_IN_P6	SET	0
P5_IN_P7	SET	0
P5_IN_P8	SET	0
P5_IN_P9	SET	0

; Port 6 Input Register
P6_IN_P0	SET	0
P6_IN_P1	SET	0
P6_IN_P10	SET	0
P6_IN_P11	SET	0
P6_IN_P12	SET	0
P6_IN_P13	SET	0
P6_IN_P14	SET	0
P6_IN_P15	SET	0
P6_IN_P2	SET	0
P6_IN_P3	SET	0
P6_IN_P4	SET	0
P6_IN_P5	SET	0
P6_IN_P6	SET	0
P6_IN_P7	SET	0
P6_IN_P8	SET	0
P6_IN_P9	SET	0

; Port 6 Input/Output Control Register 00
P6_IOCR00_PC	SET	0

; Port 6 Input/Output Control Register 01
P6_IOCR01_PC	SET	0

; Port 6 Input/Output Control Register 02
P6_IOCR02_PC	SET	0

; Port 6 Input/Output Control Register 03
P6_IOCR03_PC	SET	0

; Port 6 Output Modification Register Low
P6_OMRL_PC0	SET	0
P6_OMRL_PC1	SET	0
P6_OMRL_PC2	SET	0
P6_OMRL_PC3	SET	0
P6_OMRL_PC4	SET	0
P6_OMRL_PC5	SET	0
P6_OMRL_PC6	SET	0
P6_OMRL_PC7	SET	0
P6_OMRL_PS0	SET	0
P6_OMRL_PS1	SET	0
P6_OMRL_PS2	SET	0
P6_OMRL_PS3	SET	0
P6_OMRL_PS4	SET	0
P6_OMRL_PS5	SET	0
P6_OMRL_PS6	SET	0
P6_OMRL_PS7	SET	0

; Port 6 Output Register
P6_OUT_P0	SET	0
P6_OUT_P1	SET	0
P6_OUT_P10	SET	0
P6_OUT_P11	SET	0
P6_OUT_P12	SET	0
P6_OUT_P13	SET	0
P6_OUT_P14	SET	0
P6_OUT_P15	SET	0
P6_OUT_P2	SET	0
P6_OUT_P3	SET	0
P6_OUT_P4	SET	0
P6_OUT_P5	SET	0
P6_OUT_P6	SET	0
P6_OUT_P7	SET	0
P6_OUT_P8	SET	0
P6_OUT_P9	SET	0

; Port 6 Output Control Register
P6_POCON_0	SET	0
P6_POCON_0	SET	0
P6_POCON_0	SET	0
P6_POCON_PDM0	SET	0
P6_POCON_PPS0	SET	0
P6_POCON_PPS1	SET	0
P6_POCON_PPS2	SET	0
P6_POCON_PPS3	SET	0

; Port 7 Input Register
P7_IN_P0	SET	0
P7_IN_P1	SET	0
P7_IN_P10	SET	0
P7_IN_P11	SET	0
P7_IN_P12	SET	0
P7_IN_P13	SET	0
P7_IN_P14	SET	0
P7_IN_P15	SET	0
P7_IN_P2	SET	0
P7_IN_P3	SET	0
P7_IN_P4	SET	0
P7_IN_P5	SET	0
P7_IN_P6	SET	0
P7_IN_P7	SET	0
P7_IN_P8	SET	0
P7_IN_P9	SET	0

; Port 7 Input/Output Control Register 00
P7_IOCR00_PC	SET	0

; Port 7 Input/Output Control Register 01
P7_IOCR01_PC	SET	0

; Port 7 Input/Output Control Register 02
P7_IOCR02_PC	SET	0

; Port 7 Input/Output Control Register 03
P7_IOCR03_PC	SET	0

; Port 7 Input/Output Control Register 04
P7_IOCR04_PC	SET	0

; Port 7 Output Modification Register Low
P7_OMRL_PC0	SET	0
P7_OMRL_PC1	SET	0
P7_OMRL_PC2	SET	0
P7_OMRL_PC3	SET	0
P7_OMRL_PC4	SET	0
P7_OMRL_PC5	SET	0
P7_OMRL_PC6	SET	0
P7_OMRL_PC7	SET	0
P7_OMRL_PS0	SET	0
P7_OMRL_PS1	SET	0
P7_OMRL_PS2	SET	0
P7_OMRL_PS3	SET	0
P7_OMRL_PS4	SET	0
P7_OMRL_PS5	SET	0
P7_OMRL_PS6	SET	0
P7_OMRL_PS7	SET	0

; Port 7 Output Register
P7_OUT_P0	SET	0
P7_OUT_P1	SET	0
P7_OUT_P10	SET	0
P7_OUT_P11	SET	0
P7_OUT_P12	SET	0
P7_OUT_P13	SET	0
P7_OUT_P14	SET	0
P7_OUT_P15	SET	0
P7_OUT_P2	SET	0
P7_OUT_P3	SET	0
P7_OUT_P4	SET	0
P7_OUT_P5	SET	0
P7_OUT_P6	SET	0
P7_OUT_P7	SET	0
P7_OUT_P8	SET	0
P7_OUT_P9	SET	0

; Port 7 Output Control Register
P7_POCON_0	SET	0
P7_POCON_0	SET	0
P7_POCON_PDM0	SET	0
P7_POCON_PDM1	SET	0
P7_POCON_PPS0	SET	0
P7_POCON_PPS1	SET	0
P7_POCON_PPS2	SET	0
P7_POCON_PPS3	SET	0

; Port 8 Input Register
P8_IN_P0	SET	0
P8_IN_P1	SET	0
P8_IN_P10	SET	0
P8_IN_P11	SET	0
P8_IN_P12	SET	0
P8_IN_P13	SET	0
P8_IN_P14	SET	0
P8_IN_P15	SET	0
P8_IN_P2	SET	0
P8_IN_P3	SET	0
P8_IN_P4	SET	0
P8_IN_P5	SET	0
P8_IN_P6	SET	0
P8_IN_P7	SET	0
P8_IN_P8	SET	0
P8_IN_P9	SET	0

; Port 8 Input/Output Control Register 00
P8_IOCR00_PC	SET	0

; Port 8 Input/Output Control Register 01
P8_IOCR01_PC	SET	0

; Port 8 Input/Output Control Register 02
P8_IOCR02_PC	SET	0

; Port 8 Input/Output Control Register 03
P8_IOCR03_PC	SET	0

; Port 8 Input/Output Control Register 04
P8_IOCR04_PC	SET	0

; Port 8 Input/Output Control Register 05
P8_IOCR05_PC	SET	0

; Port 8 Input/Output Control Register 06
P8_IOCR06_PC	SET	0

; Port 8 Output Modification Register Low
P8_OMRL_PC0	SET	0
P8_OMRL_PC1	SET	0
P8_OMRL_PC2	SET	0
P8_OMRL_PC3	SET	0
P8_OMRL_PC4	SET	0
P8_OMRL_PC5	SET	0
P8_OMRL_PC6	SET	0
P8_OMRL_PC7	SET	0
P8_OMRL_PS0	SET	0
P8_OMRL_PS1	SET	0
P8_OMRL_PS2	SET	0
P8_OMRL_PS3	SET	0
P8_OMRL_PS4	SET	0
P8_OMRL_PS5	SET	0
P8_OMRL_PS6	SET	0
P8_OMRL_PS7	SET	0

; Port 8 Output Register
P8_OUT_P0	SET	0
P8_OUT_P1	SET	0
P8_OUT_P10	SET	0
P8_OUT_P11	SET	0
P8_OUT_P12	SET	0
P8_OUT_P13	SET	0
P8_OUT_P14	SET	0
P8_OUT_P15	SET	0
P8_OUT_P2	SET	0
P8_OUT_P3	SET	0
P8_OUT_P4	SET	0
P8_OUT_P5	SET	0
P8_OUT_P6	SET	0
P8_OUT_P7	SET	0
P8_OUT_P8	SET	0
P8_OUT_P9	SET	0

; Port 8 Output Control Register
P8_POCON_0	SET	0
P8_POCON_0	SET	0
P8_POCON_PDM0	SET	0
P8_POCON_PDM1	SET	0
P8_POCON_PPS0	SET	0
P8_POCON_PPS1	SET	0
P8_POCON_PPS2	SET	0
P8_POCON_PPS3	SET	0

; Port 9 Input Register
P9_IN_P0	SET	0
P9_IN_P1	SET	0
P9_IN_P10	SET	0
P9_IN_P11	SET	0
P9_IN_P12	SET	0
P9_IN_P13	SET	0
P9_IN_P14	SET	0
P9_IN_P15	SET	0
P9_IN_P2	SET	0
P9_IN_P3	SET	0
P9_IN_P4	SET	0
P9_IN_P5	SET	0
P9_IN_P6	SET	0
P9_IN_P7	SET	0
P9_IN_P8	SET	0
P9_IN_P9	SET	0

; Port 9 Input/Output Control Register 00
P9_IOCR00_PC	SET	0

; Port 9 Input/Output Control Register 01
P9_IOCR01_PC	SET	0

; Port 9 Input/Output Control Register 02
P9_IOCR02_PC	SET	0

; Port 9 Input/Output Control Register 03
P9_IOCR03_PC	SET	0

; Port 9 Input/Output Control Register 04
P9_IOCR04_PC	SET	0

; Port 9 Input/Output Control Register 05
P9_IOCR05_PC	SET	0

; Port 9 Input/Output Control Register 06
P9_IOCR06_PC	SET	0

; Port 9 Input/Output Control Register 07
P9_IOCR07_PC	SET	0

; Port 9 Output Modification Register Low
P9_OMRL_PC0	SET	0
P9_OMRL_PC1	SET	0
P9_OMRL_PC2	SET	0
P9_OMRL_PC3	SET	0
P9_OMRL_PC4	SET	0
P9_OMRL_PC5	SET	0
P9_OMRL_PC6	SET	0
P9_OMRL_PC7	SET	0
P9_OMRL_PS0	SET	0
P9_OMRL_PS1	SET	0
P9_OMRL_PS2	SET	0
P9_OMRL_PS3	SET	0
P9_OMRL_PS4	SET	0
P9_OMRL_PS5	SET	0
P9_OMRL_PS6	SET	0
P9_OMRL_PS7	SET	0

; Port 9 Output Register
P9_OUT_P0	SET	0
P9_OUT_P1	SET	0
P9_OUT_P10	SET	0
P9_OUT_P11	SET	0
P9_OUT_P12	SET	0
P9_OUT_P13	SET	0
P9_OUT_P14	SET	0
P9_OUT_P15	SET	0
P9_OUT_P2	SET	0
P9_OUT_P3	SET	0
P9_OUT_P4	SET	0
P9_OUT_P5	SET	0
P9_OUT_P6	SET	0
P9_OUT_P7	SET	0
P9_OUT_P8	SET	0
P9_OUT_P9	SET	0

; Port 9 Output Control Register
P9_POCON_0	SET	0
P9_POCON_0	SET	0
P9_POCON_PDM0	SET	0
P9_POCON_PDM1	SET	0
P9_POCON_PPS0	SET	0
P9_POCON_PPS1	SET	0
P9_POCON_PPS2	SET	0
P9_POCON_PPS3	SET	0

; PEC Channel Control Reg. 0
PECC0_BWT	SET	0
PECC0_CL	SET	0
PECC0_COUNT	SET	0
PECC0_EOPINT	SET	0
PECC0_INC	SET	0
PECC0_PLEV	SET	0

; PEC Channel Control Reg. 1
PECC1_BWT	SET	0
PECC1_CL	SET	0
PECC1_COUNT	SET	0
PECC1_EOPINT	SET	0
PECC1_INC	SET	0
PECC1_PLEV	SET	0

; PEC Channel Control Reg. 2
PECC2_BWT	SET	0
PECC2_CL	SET	0
PECC2_COUNT	SET	0
PECC2_EOPINT	SET	0
PECC2_INC	SET	0
PECC2_PLEV	SET	0

; PEC Channel Control Reg. 3
PECC3_BWT	SET	0
PECC3_CL	SET	0
PECC3_COUNT	SET	0
PECC3_EOPINT	SET	0
PECC3_INC	SET	0
PECC3_PLEV	SET	0

; PEC Channel Control Reg. 4
PECC4_BWT	SET	0
PECC4_CL	SET	0
PECC4_COUNT	SET	0
PECC4_EOPINT	SET	0
PECC4_INC	SET	0
PECC4_PLEV	SET	0

; PEC Channel Control Reg. 5
PECC5_BWT	SET	0
PECC5_CL	SET	0
PECC5_COUNT	SET	0
PECC5_EOPINT	SET	0
PECC5_INC	SET	0
PECC5_PLEV	SET	0

; PEC Channel Control Reg. 6
PECC6_BWT	SET	0
PECC6_CL	SET	0
PECC6_COUNT	SET	0
PECC6_EOPINT	SET	0
PECC6_INC	SET	0
PECC6_PLEV	SET	0

; PEC Channel Control Reg. 7
PECC7_BWT	SET	0
PECC7_CL	SET	0
PECC7_COUNT	SET	0
PECC7_EOPINT	SET	0
PECC7_INC	SET	0
PECC7_PLEV	SET	0

; PEC Intr. Sub Node Control
PECISNC_C0IE	SET	0
PECISNC_C0IR	SET	0
PECISNC_C1IE	SET	0
PECISNC_C1IR	SET	0
PECISNC_C2IE	SET	0
PECISNC_C2IR	SET	0
PECISNC_C3IE	SET	0
PECISNC_C3IR	SET	0
PECISNC_C4IE	SET	0
PECISNC_C4IR	SET	0
PECISNC_C5IE	SET	0
PECISNC_C5IR	SET	0
PECISNC_C6IE	SET	0
PECISNC_C6IR	SET	0
PECISNC_C7IE	SET	0
PECISNC_C7IR	SET	0

; PEC Segment Pointer 0
PECSEG0_DSTSEGX	SET	0
PECSEG0_SRCSEGX	SET	0

; PEC Segment Pointer 1
PECSEG1_DSTSEGX	SET	0
PECSEG1_SRCSEGX	SET	0

; PEC Segment Pointer 2
PECSEG2_DSTSEGX	SET	0
PECSEG2_SRCSEGX	SET	0

; PEC Segment Pointer 3
PECSEG3_DSTSEGX	SET	0
PECSEG3_SRCSEGX	SET	0

; PEC Segment Pointer 4
PECSEG4_DSTSEGX	SET	0
PECSEG4_SRCSEGX	SET	0

; PEC Segment Pointer 5
PECSEG5_DSTSEGX	SET	0
PECSEG5_SRCSEGX	SET	0

; PEC Segment Pointer 6
PECSEG6_DSTSEGX	SET	0
PECSEG6_SRCSEGX	SET	0

; PEC Segment Pointer 7
PECSEG7_DSTSEGX	SET	0
PECSEG7_SRCSEGX	SET	0

; Program Flash Interrupt
PFM_IC_GLVL	SET	0
PFM_IC_GPX	SET	0
PFM_IC_IE	SET	0
PFM_IC_ILVL	SET	0
PFM_IC_IR	SET	0

; Processor Status Word
PSW_BANK	SET	0
PSW_C	SET	0
PSW_E	SET	0
PSW_HLDEN	SET	0
PSW_IEN	SET	1
PSW_ILVL	SET	0
PSW_MULIP	SET	0
PSW_N	SET	0
PSW_USR0	SET	0
PSW_USR1	SET	0
PSW_V	SET	0
PSW_Z	SET	0

; Offset Register
QR0_QR	SET	0

; Offset Register
QR1_QR	SET	0

; Offset Register
QX0_QX	SET	0

; Offset Register
QX1_QX	SET	0

; Control Register
RTC_CON_ACCPOS	SET	0
RTC_CON_PRE	SET	1
RTC_CON_REFCLK	SET	0
RTC_CON_RUN	SET	1
RTC_CON_T14DEC	SET	0
RTC_CON_T14INC	SET	0

; Real Time Clock Interrupt
RTC_IC_GLVL	SET	0
RTC_IC_GPX	SET	0
RTC_IC_IE	SET	0
RTC_IC_ILVL	SET	0
RTC_IC_IR	SET	0

; Interrupt Sub Node Control
RTC_ISNC_CNT0IE	SET	0
RTC_ISNC_CNT0IR	SET	0
RTC_ISNC_CNT1IE	SET	0
RTC_ISNC_CNT1IR	SET	0
RTC_ISNC_CNT2IE	SET	0
RTC_ISNC_CNT2IR	SET	0
RTC_ISNC_CNT3IE	SET	0
RTC_ISNC_CNT3IR	SET	0
RTC_ISNC_T14IE	SET	0
RTC_ISNC_T14IR	SET	0

; RTC Kernel State Con. Register
RTC_KSCCFG_BPCOM	SET	0
RTC_KSCCFG_BPMODEN	SET	0
RTC_KSCCFG_BPNOM	SET	0
RTC_KSCCFG_BPSUM	SET	0
RTC_KSCCFG_COMCFG	SET	0
RTC_KSCCFG_MODEN	SET	0
RTC_KSCCFG_NOMCFG	SET	0
RTC_KSCCFG_SUMCFG	SET	0

; RTC Reload Register High
RTC_RELH_RELH	SET	42216

; RTC Reload Register Low
RTC_RELL_RELL	SET	5060

; RTC Count Register High
RTC_RTCH_RTCH	SET	0

; RTC Count Register Low
RTC_RTCL_RTCL	SET	0

; T14 Reload Register
RTC_T14REL_T14REL	SET	34286

; T14 Count Register
RTC_T14_T14CNT	SET	0

; Data Register in RW Mode
RWDATA_MTRADDRX	SET	0
RWDATA_MTRSELAD	SET	0
RWDATA_RWDATA	SET	0
RWDATA_WBDATAH	SET	0
RWDATA_WBDATAL	SET	0

; SBRAM Data Register 0
SBRAM_DATA0_DATA	SET	0

; SBRAM Data Register 1
SBRAM_DATA1_DATA	SET	0

; SBRAM Read Address Register
SBRAM_RADD_MOD	SET	0
SBRAM_RADD_RPTR	SET	0
SBRAM_RADD_WA	SET	0

; SBRAM Write Address Register
SBRAM_WADD_MOD	SET	0
SBRAM_WADD_WA	SET	0
SBRAM_WADD_WPTR	SET	0

; SCU 0
SCU_0IC_GLVL	SET	0
SCU_0IC_GPX	SET	0
SCU_0IC_IE	SET	0
SCU_0IC_ILVL	SET	0
SCU_0IC_IR	SET	0

; SCU 1
SCU_1IC_GLVL	SET	0
SCU_1IC_GPX	SET	0
SCU_1IC_IE	SET	0
SCU_1IC_ILVL	SET	0
SCU_1IC_IR	SET	0

; Debug Pin Routing Register
SCU_DBGPRR_DPRBRKIN	SET	0
SCU_DBGPRR_DPRTCK	SET	0
SCU_DBGPRR_DPRTDI	SET	0
SCU_DBGPRR_DPRTDO	SET	0
SCU_DBGPRR_DPRTMS	SET	0
SCU_DBGPRR_TRSTL	SET	0

; DMP_M Int. and Trap Clear Register
SCU_DMPMITCLR_ESR0T	SET	0
SCU_DMPMITCLR_ESR1T	SET	0
SCU_DMPMITCLR_ESR2T	SET	0
SCU_DMPMITCLR_GSC	SET	0
SCU_DMPMITCLR_PVC1I1	SET	0
SCU_DMPMITCLR_PVC1I2	SET	0
SCU_DMPMITCLR_PVCMI1	SET	0
SCU_DMPMITCLR_PVCMI2	SET	0
SCU_DMPMITCLR_RAT	SET	0
SCU_DMPMITCLR_SWDI1	SET	0
SCU_DMPMITCLR_SWDI2	SET	0
SCU_DMPMITCLR_WUI	SET	0
SCU_DMPMITCLR_WUTI	SET	0

; DMP_M Int. and Trap Trigger Register
SCU_DMPMIT_ESR0T	SET	0
SCU_DMPMIT_ESR1T	SET	0
SCU_DMPMIT_ESR2T	SET	0
SCU_DMPMIT_GSC	SET	0
SCU_DMPMIT_PVC1I1	SET	0
SCU_DMPMIT_PVC1I2	SET	0
SCU_DMPMIT_PVCMI1	SET	0
SCU_DMPMIT_PVCMI2	SET	0
SCU_DMPMIT_RAT	SET	0
SCU_DMPMIT_SWDI1	SET	0
SCU_DMPMIT_SWDI2	SET	0
SCU_DMPMIT_WUI	SET	0
SCU_DMPMIT_WUTI	SET	0

; ESR0 Configuration Register
SCU_ESRCFG0_AEDCON	SET	0
SCU_ESRCFG0_DFEN	SET	0
SCU_ESRCFG0_IN	SET	0
SCU_ESRCFG0_OUT	SET	0
SCU_ESRCFG0_PC	SET	0
SCU_ESRCFG0_SEDCON	SET	0

; ESR1 Configuration Register
SCU_ESRCFG1_AEDCON	SET	0
SCU_ESRCFG1_DFEN	SET	0
SCU_ESRCFG1_IN	SET	0
SCU_ESRCFG1_OUT	SET	0
SCU_ESRCFG1_PC	SET	0
SCU_ESRCFG1_SEDCON	SET	0

; ESR2 Configuration Register
SCU_ESRCFG2_AEDCON	SET	0
SCU_ESRCFG2_DFEN	SET	0
SCU_ESRCFG2_IN	SET	0
SCU_ESRCFG2_OUT	SET	0
SCU_ESRCFG2_PC	SET	0
SCU_ESRCFG2_SEDCON	SET	0

; ESR Data Register
SCU_ESRDAT_MOUT0	SET	0
SCU_ESRDAT_MOUT1	SET	0
SCU_ESRDAT_MOUT2	SET	0

; ESR1 External Control Register
SCU_ESREXCON1_ESR1EN	SET	0
SCU_ESREXCON1_P100EN	SET	0
SCU_ESREXCON1_P10EN	SET	0
SCU_ESREXCON1_P12EN	SET	0
SCU_ESREXCON1_P21EN	SET	0
SCU_ESREXCON1_P24EN	SET	0
SCU_ESREXCON1_P30EN	SET	0

; ESR2 External Control Register
SCU_ESREXCON2_ESR2EN	SET	0
SCU_ESREXCON2_P1014EN	SET	0
SCU_ESREXCON2_P11EN	SET	0
SCU_ESREXCON2_P13EN	SET	0
SCU_ESREXCON2_P22EN	SET	0
SCU_ESREXCON2_P23EN	SET	0
SCU_ESREXCON2_P70EN	SET	0

; EVR_1 Control 0 Register
SCU_EVR1CON0_CCDIS	SET	0
SCU_EVR1CON0_CCLEV	SET	0
SCU_EVR1CON0_CSMDDIS	SET	0
SCU_EVR1CON0_CSMDRST	SET	0
SCU_EVR1CON0_EVRDIS	SET	0
SCU_EVR1CON0_LPRCCDIS	SET	0
SCU_EVR1CON0_LPRDIS	SET	0
SCU_EVR1CON0_LPRLEV	SET	0
SCU_EVR1CON0_LPRTC	SET	0

; EVR_1 Setting for 1.0V Register
SCU_EVR1SET10V_CCDIS	SET	0
SCU_EVR1SET10V_CSMDDIS	SET	0
SCU_EVR1SET10V_EVRDIS	SET	0
SCU_EVR1SET10V_LPRDIS	SET	0
SCU_EVR1SET10V_VLEV	SET	0
SCU_EVR1SET10V_VRSEL	SET	0

; EVR_1 Setting for 1.5V HP Register
SCU_EVR1SET15VHP_CCDIS	SET	0
SCU_EVR1SET15VHP_CSMDDIS	SET	0
SCU_EVR1SET15VHP_EVRDIS	SET	0
SCU_EVR1SET15VHP_LPRDIS	SET	0
SCU_EVR1SET15VHP_VLEV	SET	0
SCU_EVR1SET15VHP_VRSEL	SET	0

; EVR_1 Setting for 1.5V LP Register
SCU_EVR1SET15VLP_CCDIS	SET	0
SCU_EVR1SET15VLP_CSMDDIS	SET	0
SCU_EVR1SET15VLP_EVRDIS	SET	0
SCU_EVR1SET15VLP_LPRDIS	SET	0
SCU_EVR1SET15VLP_VLEV	SET	0
SCU_EVR1SET15VLP_VRSEL	SET	0

; EVR_1 Status Register
SCU_EVR1STAT_EXT	SET	0
SCU_EVR1STAT_I2BIG	SET	0
SCU_EVR1STAT_I2BIGC0	SET	0
SCU_EVR1STAT_I2BIGC1	SET	0
SCU_EVR1STAT_I2BIGCL	SET	0
SCU_EVR1STAT_INT	SET	0
SCU_EVR1STAT_LPR2LOW	SET	0

; EVR_M Control 0 Register
SCU_EVRMCON0_CCDIS	SET	0
SCU_EVRMCON0_CCLEV	SET	0
SCU_EVRMCON0_EVRDIS	SET	0
SCU_EVRMCON0_LPRCCDIS	SET	0
SCU_EVRMCON0_LPRDIS	SET	0
SCU_EVRMCON0_LPRLEV	SET	0
SCU_EVRMCON0_LPRTC	SET	0

; EVR_M Control 1 Register
SCU_EVRMCON1_HPADJUST	SET	0
SCU_EVRMCON1_HPEN	SET	0

; EVR_M Setting for 1.0V Register
SCU_EVRMSET10V_CCDIS	SET	0
SCU_EVRMSET10V_EVRDIS	SET	0
SCU_EVRMSET10V_LPRDIS	SET	0
SCU_EVRMSET10V_VLEV	SET	0
SCU_EVRMSET10V_VRSEL	SET	0

; EVR_M Setting for 1.5V HP Register
SCU_EVRMSET15VHP_CCDIS	SET	0
SCU_EVRMSET15VHP_EVRDIS	SET	0
SCU_EVRMSET15VHP_LPRDIS	SET	0
SCU_EVRMSET15VHP_VLEV	SET	0
SCU_EVRMSET15VHP_VRSEL	SET	0

; EVR_M Setting for 1.5V LP Register
SCU_EVRMSET15VLP_CCDIS	SET	0
SCU_EVRMSET15VLP_EVRDIS	SET	0
SCU_EVRMSET15VLP_LPRDIS	SET	0
SCU_EVRMSET15VLP_VLEV	SET	0
SCU_EVRMSET15VLP_VRSEL	SET	0

; EVR_M Status Register
SCU_EVRMSTAT_I2BIG	SET	0
SCU_EVRMSTAT_I2BIGC0	SET	0
SCU_EVRMSTAT_I2BIGC1	SET	0
SCU_EVRMSTAT_I2BIGCL	SET	0
SCU_EVRMSTAT_LPR2LOW	SET	0

; External Int. Trigger Control 0 Register
SCU_EXICON0_FE	SET	0
SCU_EXICON0_FL	SET	0
SCU_EXICON0_LD	SET	0
SCU_EXICON0_NA	SET	0
SCU_EXICON0_NB	SET	0
SCU_EXICON0_OCS	SET	0
SCU_EXICON0_PE	SET	1
SCU_EXICON0_RE	SET	1
SCU_EXICON0_SS	SET	0

; External Int. Trigger Control 1 Register
SCU_EXICON1_FE	SET	0
SCU_EXICON1_FL	SET	0
SCU_EXICON1_LD	SET	0
SCU_EXICON1_NA	SET	0
SCU_EXICON1_NB	SET	0
SCU_EXICON1_OCS	SET	1
SCU_EXICON1_PE	SET	1
SCU_EXICON1_RE	SET	1
SCU_EXICON1_SS	SET	0

; External Int. Trigger Control 2 Register
SCU_EXICON2_FE	SET	0
SCU_EXICON2_FL	SET	0
SCU_EXICON2_LD	SET	0
SCU_EXICON2_NA	SET	0
SCU_EXICON2_NB	SET	0
SCU_EXICON2_OCS	SET	0
SCU_EXICON2_PE	SET	1
SCU_EXICON2_RE	SET	1
SCU_EXICON2_SS	SET	0

; External Int. Trigger Control 3 Register
SCU_EXICON3_FE	SET	0
SCU_EXICON3_FL	SET	0
SCU_EXICON3_LD	SET	0
SCU_EXICON3_NA	SET	0
SCU_EXICON3_NB	SET	0
SCU_EXICON3_OCS	SET	0
SCU_EXICON3_PE	SET	1
SCU_EXICON3_RE	SET	1
SCU_EXICON3_SS	SET	0

; External Int. Input Select Register
SCU_EXISEL_EXS0A	SET	0
SCU_EXISEL_EXS0B	SET	0
SCU_EXISEL_EXS1A	SET	0
SCU_EXISEL_EXS1B	SET	0
SCU_EXISEL_EXS2A	SET	0
SCU_EXISEL_EXS2B	SET	0
SCU_EXISEL_EXS3A	SET	0
SCU_EXISEL_EXS3B	SET	0

; External Output Trigger Control 0 Register
SCU_EXOCON0_GEEN	SET	0
SCU_EXOCON0_GP	SET	2
SCU_EXOCON0_IPEN0	SET	0
SCU_EXOCON0_IPEN1	SET	0
SCU_EXOCON0_IPEN2	SET	0
SCU_EXOCON0_IPEN3	SET	0
SCU_EXOCON0_ISS	SET	0
SCU_EXOCON0_PDR	SET	0

; External Output Trigger Control 1 Register
SCU_EXOCON1_GEEN	SET	0
SCU_EXOCON1_GP	SET	2
SCU_EXOCON1_IPEN0	SET	0
SCU_EXOCON1_IPEN1	SET	0
SCU_EXOCON1_IPEN2	SET	0
SCU_EXOCON1_IPEN3	SET	0
SCU_EXOCON1_ISS	SET	0
SCU_EXOCON1_PDR	SET	0

; External Output Trigger Control 2 Register
SCU_EXOCON2_GEEN	SET	0
SCU_EXOCON2_GP	SET	0
SCU_EXOCON2_IPEN0	SET	0
SCU_EXOCON2_IPEN1	SET	0
SCU_EXOCON2_IPEN2	SET	0
SCU_EXOCON2_IPEN3	SET	0
SCU_EXOCON2_ISS	SET	0
SCU_EXOCON2_PDR	SET	0

; External Output Trigger Control 3 Register
SCU_EXOCON3_GEEN	SET	0
SCU_EXOCON3_GP	SET	0
SCU_EXOCON3_IPEN0	SET	0
SCU_EXOCON3_IPEN1	SET	0
SCU_EXOCON3_IPEN2	SET	0
SCU_EXOCON3_IPEN3	SET	0
SCU_EXOCON3_ISS	SET	0
SCU_EXOCON3_PDR	SET	0

; External Clock Control Register
SCU_EXTCON_EN	SET	0
SCU_EXTCON_FOEN	SET	0
SCU_EXTCON_FORV	SET	0
SCU_EXTCON_FOSS	SET	0
SCU_EXTCON_FOTL	SET	0
SCU_EXTCON_SEL	SET	0

; GSC Enable Register
SCU_GSCEN_1	SET	0
SCU_GSCEN_ESR0EN	SET	0
SCU_GSCEN_ESR1EN	SET	0
SCU_GSCEN_ESR2EN	SET	0
SCU_GSCEN_GPTEN	SET	0
SCU_GSCEN_ITCEN	SET	0
SCU_GSCEN_OCDSENEN	SET	0
SCU_GSCEN_OCDSEXEN	SET	0
SCU_GSCEN_PSCAENEN	SET	0
SCU_GSCEN_PSCAEXEN	SET	0
SCU_GSCEN_PSCBENEN	SET	0
SCU_GSCEN_PSCBEXEN	SET	0
SCU_GSCEN_SW1EN	SET	0
SCU_GSCEN_SW2EN	SET	0
SCU_GSCEN_WUTEN	SET	0

; GSC Status Register
SCU_GSCSTAT_CURRENT	SET	0
SCU_GSCSTAT_ERR	SET	0
SCU_GSCSTAT_NEXT	SET	0
SCU_GSCSTAT_PEN	SET	0
SCU_GSCSTAT_SOURCE	SET	0

; GSC SW Request Register
SCU_GSCSWREQ_SWTRG1	SET	0
SCU_GSCSWREQ_SWTRG2	SET	0

; High Precision OSC Control Register
SCU_HPOSCCON_EMCLKEN	SET	0
SCU_HPOSCCON_EMFINDISEN	SET	0
SCU_HPOSCCON_GAINSEL	SET	0
SCU_HPOSCCON_MODE	SET	0
SCU_HPOSCCON_OSC2L0	SET	0
SCU_HPOSCCON_OSC2L1	SET	0
SCU_HPOSCCON_OSCWDTRST	SET	0
SCU_HPOSCCON_PLLV	SET	0
SCU_HPOSCCON_SHBY	SET	0
SCU_HPOSCCON_X1D	SET	0
SCU_HPOSCCON_X1DEN	SET	0

; Chip Identification Register
SCU_IDCHIP_CHIPID	SET	38
SCU_IDCHIP_REVISION	SET	129

; Manufacturer Identification Register
SCU_IDMANUF_DEPT	SET	0
SCU_IDMANUF_MANUF	SET	193

; Program Memory Identification Register
SCU_IDMEM_SIZE	SET	191
SCU_IDMEM_TYPE	SET	3

; Programming Voltage Id. Register
SCU_IDPROG_PROGVDD	SET	19
SCU_IDPROG_PROGVPP	SET	19

; Interrupt Clear Register
SCU_INTCLR_GSCI	SET	0
SCU_INTCLR_PVC1I1	SET	0
SCU_INTCLR_PVC1I2	SET	0
SCU_INTCLR_PVCMI1	SET	0
SCU_INTCLR_PVCMI2	SET	0
SCU_INTCLR_SWDI1	SET	0
SCU_INTCLR_SWDI2	SET	0
SCU_INTCLR_WDTI	SET	0
SCU_INTCLR_WUI	SET	0
SCU_INTCLR_WUTI	SET	0

; Interrupt Disable Register
SCU_INTDIS_GSCI	SET	0
SCU_INTDIS_PVC1I1	SET	0
SCU_INTDIS_PVC1I2	SET	0
SCU_INTDIS_PVCMI1	SET	0
SCU_INTDIS_PVCMI2	SET	0
SCU_INTDIS_SWDI1	SET	0
SCU_INTDIS_SWDI2	SET	0
SCU_INTDIS_WDTI	SET	1
SCU_INTDIS_WUI	SET	0
SCU_INTDIS_WUTI	SET	0

; Interrupt Node Pointer 0 Register
SCU_INTNP0_PVC11	SET	0
SCU_INTNP0_PVC12	SET	0
SCU_INTNP0_PVCM1	SET	0
SCU_INTNP0_PVCM2	SET	0
SCU_INTNP0_SWD1	SET	0
SCU_INTNP0_SWD2	SET	0
SCU_INTNP0_WU	SET	0
SCU_INTNP0_WUT	SET	0

; Interrupt Node Pointer 1 Register
SCU_INTNP1_GSC	SET	0
SCU_INTNP1_WDT	SET	0

; Interrupt Set Register
SCU_INTSET_GSCI	SET	0
SCU_INTSET_PVC1I1	SET	0
SCU_INTSET_PVC1I2	SET	0
SCU_INTSET_PVCMI1	SET	0
SCU_INTSET_PVCMI2	SET	0
SCU_INTSET_SWDI1	SET	0
SCU_INTSET_SWDI2	SET	0
SCU_INTSET_WDTI	SET	0
SCU_INTSET_WUI	SET	0
SCU_INTSET_WUTI	SET	0

; Interrupt Status Register
SCU_INTSTAT_GSCI	SET	0
SCU_INTSTAT_PVC1I1	SET	0
SCU_INTSTAT_PVC1I2	SET	0
SCU_INTSTAT_PVCMI1	SET	0
SCU_INTSTAT_PVCMI2	SET	0
SCU_INTSTAT_SWDI1	SET	0
SCU_INTSTAT_SWDI2	SET	0
SCU_INTSTAT_WDTI	SET	0
SCU_INTSTAT_WUI	SET	0
SCU_INTSTAT_WUTI	SET	0

; Interrupt Source Select Register
SCU_ISSR_ISS0	SET	0
SCU_ISSR_ISS1	SET	0
SCU_ISSR_ISS10	SET	0
SCU_ISSR_ISS11	SET	0
SCU_ISSR_ISS12	SET	0
SCU_ISSR_ISS13	SET	0
SCU_ISSR_ISS14	SET	0
SCU_ISSR_ISS15	SET	0
SCU_ISSR_ISS2	SET	0
SCU_ISSR_ISS3	SET	0
SCU_ISSR_ISS4	SET	0
SCU_ISSR_ISS5	SET	0
SCU_ISSR_ISS6	SET	0
SCU_ISSR_ISS7	SET	0
SCU_ISSR_ISS8	SET	0
SCU_ISSR_ISS9	SET	0

; Marker Memory 0 Register
SCU_MKMEM0_MARKER	SET	0

; Marker Memory 1 Register
SCU_MKMEM1_MARKER	SET	0

; Marker Memory 2 Register
SCU_MKMEM2_MARKER	SET	0

; Marker Memory 3 Register
SCU_MKMEM3_MARKER	SET	0

; PLL Configuration 0 Register
SCU_PLLCON0_NACK	SET	0
SCU_PLLCON0_NDIV	SET	0
SCU_PLLCON0_REGENCLR	SET	0
SCU_PLLCON0_REGENSET	SET	0
SCU_PLLCON0_VCOBY	SET	0
SCU_PLLCON0_VCOPWD	SET	0
SCU_PLLCON0_VCOSEL	SET	0

; PLL Configuration 1 Register
SCU_PLLCON1_AOSCSEL	SET	0
SCU_PLLCON1_EMCLKEN	SET	0
SCU_PLLCON1_EMFINDISEN	SET	0
SCU_PLLCON1_OSCSEL	SET	0
SCU_PLLCON1_PACK	SET	0
SCU_PLLCON1_PDIV	SET	0
SCU_PLLCON1_PLLPWD	SET	0
SCU_PLLCON1_RESLD	SET	0

; PLL Configuration 2 Register
SCU_PLLCON2_K1ACK	SET	0
SCU_PLLCON2_K1DIV	SET	0

; PLL Configuration 3 Register
SCU_PLLCON3_K2ACK	SET	0
SCU_PLLCON3_K2DIV	SET	0

; PLL OSC Configuration Register
SCU_PLLOSCCON_OSCPD	SET	0

; PLL Status Register
SCU_PLLSTAT_FINDIS	SET	0
SCU_PLLSTAT_K1RDY	SET	0
SCU_PLLSTAT_OSCSELST	SET	0
SCU_PLLSTAT_PWDSTAT	SET	0
SCU_PLLSTAT_REGSTAT	SET	0
SCU_PLLSTAT_VCOBYST	SET	0
SCU_PLLSTAT_VCOL0	SET	0
SCU_PLLSTAT_VCOL1	SET	0
SCU_PLLSTAT_VCOLOCK	SET	0

; PSC Status Register
SCU_PSCSTAT_AACT	SET	0
SCU_PSCSTAT_BACT	SET	0
SCU_PSCSTAT_LSTSEQ	SET	0
SCU_PSCSTAT_PSMSTAT	SET	0
SCU_PSCSTAT_SQRDY	SET	0
SCU_PSCSTAT_SRDY	SET	0
SCU_PSCSTAT_STATE	SET	0
SCU_PSCSTAT_STSTAT	SET	0

; PVC_1 Control Step 0 Register
SCU_PVC1CON0_L1ALEV	SET	0
SCU_PVC1CON0_L1ASEN	SET	0
SCU_PVC1CON0_L1INTEN	SET	0
SCU_PVC1CON0_L1RSTEN	SET	0
SCU_PVC1CON0_L2ALEV	SET	0
SCU_PVC1CON0_L2ASEN	SET	0
SCU_PVC1CON0_L2INTEN	SET	0
SCU_PVC1CON0_L2RSTEN	SET	0
SCU_PVC1CON0_LEV1OK	SET	0
SCU_PVC1CON0_LEV1V	SET	0
SCU_PVC1CON0_LEV2OK	SET	0
SCU_PVC1CON0_LEV2V	SET	0

; PVC_1 Control for Step 1Set A Register
SCU_PVC1CONA1_L1ALEV	SET	0
SCU_PVC1CONA1_L1ASEN	SET	0
SCU_PVC1CONA1_L1INTEN	SET	0
SCU_PVC1CONA1_L1RSTEN	SET	0
SCU_PVC1CONA1_L2ALEV	SET	0
SCU_PVC1CONA1_L2ASEN	SET	0
SCU_PVC1CONA1_L2INTEN	SET	0
SCU_PVC1CONA1_L2RSTEN	SET	0
SCU_PVC1CONA1_LEV1V	SET	0
SCU_PVC1CONA1_LEV2V	SET	0

; PVC_1 Control for Step 2 Set A Register
SCU_PVC1CONA2_L1ALEV	SET	0
SCU_PVC1CONA2_L1ASEN	SET	0
SCU_PVC1CONA2_L1INTEN	SET	0
SCU_PVC1CONA2_L1RSTEN	SET	0
SCU_PVC1CONA2_L2ALEV	SET	0
SCU_PVC1CONA2_L2ASEN	SET	0
SCU_PVC1CONA2_L2INTEN	SET	0
SCU_PVC1CONA2_L2RSTEN	SET	0
SCU_PVC1CONA2_LEV1V	SET	0
SCU_PVC1CONA2_LEV2V	SET	0

; PVC_1 Control for Step 3 Set A Register
SCU_PVC1CONA3_L1ALEV	SET	0
SCU_PVC1CONA3_L1ASEN	SET	0
SCU_PVC1CONA3_L1INTEN	SET	0
SCU_PVC1CONA3_L1RSTEN	SET	0
SCU_PVC1CONA3_L2ALEV	SET	0
SCU_PVC1CONA3_L2ASEN	SET	0
SCU_PVC1CONA3_L2INTEN	SET	0
SCU_PVC1CONA3_L2RSTEN	SET	0
SCU_PVC1CONA3_LEV1V	SET	0
SCU_PVC1CONA3_LEV2V	SET	0

; PVC_1 Control for Step 4 Set A Register
SCU_PVC1CONA4_L1ALEV	SET	0
SCU_PVC1CONA4_L1ASEN	SET	0
SCU_PVC1CONA4_L1INTEN	SET	0
SCU_PVC1CONA4_L1RSTEN	SET	0
SCU_PVC1CONA4_L2ALEV	SET	0
SCU_PVC1CONA4_L2ASEN	SET	0
SCU_PVC1CONA4_L2INTEN	SET	0
SCU_PVC1CONA4_L2RSTEN	SET	0
SCU_PVC1CONA4_LEV1V	SET	0
SCU_PVC1CONA4_LEV2V	SET	0

; PVC_1 Control for Step 5 Set A Register
SCU_PVC1CONA5_L1ALEV	SET	0
SCU_PVC1CONA5_L1ASEN	SET	0
SCU_PVC1CONA5_L1INTEN	SET	0
SCU_PVC1CONA5_L1RSTEN	SET	0
SCU_PVC1CONA5_L2ALEV	SET	0
SCU_PVC1CONA5_L2ASEN	SET	0
SCU_PVC1CONA5_L2INTEN	SET	0
SCU_PVC1CONA5_L2RSTEN	SET	0
SCU_PVC1CONA5_LEV1V	SET	0
SCU_PVC1CONA5_LEV2V	SET	0

; PVC_1 Control for Step 6 Set A Register
SCU_PVC1CONA6_L1ALEV	SET	0
SCU_PVC1CONA6_L1ASEN	SET	0
SCU_PVC1CONA6_L1INTEN	SET	0
SCU_PVC1CONA6_L1RSTEN	SET	0
SCU_PVC1CONA6_L2ALEV	SET	0
SCU_PVC1CONA6_L2ASEN	SET	0
SCU_PVC1CONA6_L2INTEN	SET	0
SCU_PVC1CONA6_L2RSTEN	SET	0
SCU_PVC1CONA6_LEV1V	SET	0
SCU_PVC1CONA6_LEV2V	SET	0

; PVC_1 Control for Step 1 Set B Register
SCU_PVC1CONB1_L1ALEV	SET	0
SCU_PVC1CONB1_L1ASEN	SET	0
SCU_PVC1CONB1_L1INTEN	SET	0
SCU_PVC1CONB1_L1RSTEN	SET	0
SCU_PVC1CONB1_L2ALEV	SET	0
SCU_PVC1CONB1_L2ASEN	SET	0
SCU_PVC1CONB1_L2INTEN	SET	0
SCU_PVC1CONB1_L2RSTEN	SET	0
SCU_PVC1CONB1_LEV1V	SET	0
SCU_PVC1CONB1_LEV2V	SET	0

; PVC_1 Control for Step 2 Set B Register
SCU_PVC1CONB2_L1ALEV	SET	0
SCU_PVC1CONB2_L1ASEN	SET	0
SCU_PVC1CONB2_L1INTEN	SET	0
SCU_PVC1CONB2_L1RSTEN	SET	0
SCU_PVC1CONB2_L2ALEV	SET	0
SCU_PVC1CONB2_L2ASEN	SET	0
SCU_PVC1CONB2_L2INTEN	SET	0
SCU_PVC1CONB2_L2RSTEN	SET	0
SCU_PVC1CONB2_LEV1V	SET	0
SCU_PVC1CONB2_LEV2V	SET	0

; PVC_1 Control for Step 3 Set B Register
SCU_PVC1CONB3_L1ALEV	SET	0
SCU_PVC1CONB3_L1ASEN	SET	0
SCU_PVC1CONB3_L1INTEN	SET	0
SCU_PVC1CONB3_L1RSTEN	SET	0
SCU_PVC1CONB3_L2ALEV	SET	0
SCU_PVC1CONB3_L2ASEN	SET	0
SCU_PVC1CONB3_L2INTEN	SET	0
SCU_PVC1CONB3_L2RSTEN	SET	0
SCU_PVC1CONB3_LEV1V	SET	0
SCU_PVC1CONB3_LEV2V	SET	0

; PVC_1 Control for Step 4 Set B Register
SCU_PVC1CONB4_L1ALEV	SET	0
SCU_PVC1CONB4_L1ASEN	SET	0
SCU_PVC1CONB4_L1INTEN	SET	0
SCU_PVC1CONB4_L1RSTEN	SET	0
SCU_PVC1CONB4_L2ALEV	SET	0
SCU_PVC1CONB4_L2ASEN	SET	0
SCU_PVC1CONB4_L2INTEN	SET	0
SCU_PVC1CONB4_L2RSTEN	SET	0
SCU_PVC1CONB4_LEV1V	SET	0
SCU_PVC1CONB4_LEV2V	SET	0

; PVC_1 Control for Step 5 Set B Register
SCU_PVC1CONB5_L1ALEV	SET	0
SCU_PVC1CONB5_L1ASEN	SET	0
SCU_PVC1CONB5_L1INTEN	SET	0
SCU_PVC1CONB5_L1RSTEN	SET	0
SCU_PVC1CONB5_L2ALEV	SET	0
SCU_PVC1CONB5_L2ASEN	SET	0
SCU_PVC1CONB5_L2INTEN	SET	0
SCU_PVC1CONB5_L2RSTEN	SET	0
SCU_PVC1CONB5_LEV1V	SET	0
SCU_PVC1CONB5_LEV2V	SET	0

; PVC_1 Control for Step 6 Set B Register
SCU_PVC1CONB6_L1ALEV	SET	0
SCU_PVC1CONB6_L1ASEN	SET	0
SCU_PVC1CONB6_L1INTEN	SET	0
SCU_PVC1CONB6_L1RSTEN	SET	0
SCU_PVC1CONB6_L2ALEV	SET	0
SCU_PVC1CONB6_L2ASEN	SET	0
SCU_PVC1CONB6_L2INTEN	SET	0
SCU_PVC1CONB6_L2RSTEN	SET	0
SCU_PVC1CONB6_LEV1V	SET	0
SCU_PVC1CONB6_LEV2V	SET	0

; PVC_M Control Step 0 Register
SCU_PVCMCON0_L1ALEV	SET	0
SCU_PVCMCON0_L1ASEN	SET	0
SCU_PVCMCON0_L1INTEN	SET	0
SCU_PVCMCON0_L1RSTEN	SET	0
SCU_PVCMCON0_L2ALEV	SET	0
SCU_PVCMCON0_L2ASEN	SET	0
SCU_PVCMCON0_L2INTEN	SET	0
SCU_PVCMCON0_L2RSTEN	SET	0
SCU_PVCMCON0_LEV1OK	SET	0
SCU_PVCMCON0_LEV1V	SET	0
SCU_PVCMCON0_LEV2OK	SET	0
SCU_PVCMCON0_LEV2V	SET	0

; PVC_M Control for Step 1 Set A Register
SCU_PVCMCONA1_L1ALEV	SET	0
SCU_PVCMCONA1_L1ASEN	SET	0
SCU_PVCMCONA1_L1INTEN	SET	0
SCU_PVCMCONA1_L1RSTEN	SET	0
SCU_PVCMCONA1_L2ALEV	SET	0
SCU_PVCMCONA1_L2ASEN	SET	0
SCU_PVCMCONA1_L2INTEN	SET	0
SCU_PVCMCONA1_L2RSTEN	SET	0
SCU_PVCMCONA1_LEV1V	SET	0
SCU_PVCMCONA1_LEV2V	SET	0

; PVC_M Control for Step 2 Set A Register
SCU_PVCMCONA2_L1ALEV	SET	0
SCU_PVCMCONA2_L1ASEN	SET	0
SCU_PVCMCONA2_L1INTEN	SET	0
SCU_PVCMCONA2_L1RSTEN	SET	0
SCU_PVCMCONA2_L2ALEV	SET	0
SCU_PVCMCONA2_L2ASEN	SET	0
SCU_PVCMCONA2_L2INTEN	SET	0
SCU_PVCMCONA2_L2RSTEN	SET	0
SCU_PVCMCONA2_LEV1V	SET	0
SCU_PVCMCONA2_LEV2V	SET	0

; PVC_M Control for Step 3 Set A Register
SCU_PVCMCONA3_L1ALEV	SET	0
SCU_PVCMCONA3_L1ASEN	SET	0
SCU_PVCMCONA3_L1INTEN	SET	0
SCU_PVCMCONA3_L1RSTEN	SET	0
SCU_PVCMCONA3_L2ALEV	SET	0
SCU_PVCMCONA3_L2ASEN	SET	0
SCU_PVCMCONA3_L2INTEN	SET	0
SCU_PVCMCONA3_L2RSTEN	SET	0
SCU_PVCMCONA3_LEV1V	SET	0
SCU_PVCMCONA3_LEV2V	SET	0

; PVC_M Control for Step 4 Set A Register
SCU_PVCMCONA4_L1ALEV	SET	0
SCU_PVCMCONA4_L1ASEN	SET	0
SCU_PVCMCONA4_L1INTEN	SET	0
SCU_PVCMCONA4_L1RSTEN	SET	0
SCU_PVCMCONA4_L2ALEV	SET	0
SCU_PVCMCONA4_L2ASEN	SET	0
SCU_PVCMCONA4_L2INTEN	SET	0
SCU_PVCMCONA4_L2RSTEN	SET	0
SCU_PVCMCONA4_LEV1V	SET	0
SCU_PVCMCONA4_LEV2V	SET	0

; PVC_M Control for Step 5 Set A Register
SCU_PVCMCONA5_L1ALEV	SET	0
SCU_PVCMCONA5_L1ASEN	SET	0
SCU_PVCMCONA5_L1INTEN	SET	0
SCU_PVCMCONA5_L1RSTEN	SET	0
SCU_PVCMCONA5_L2ALEV	SET	0
SCU_PVCMCONA5_L2ASEN	SET	0
SCU_PVCMCONA5_L2INTEN	SET	0
SCU_PVCMCONA5_L2RSTEN	SET	0
SCU_PVCMCONA5_LEV1V	SET	0
SCU_PVCMCONA5_LEV2V	SET	0

; PVC_M Control for Step 6 Set A Register
SCU_PVCMCONA6_L1ALEV	SET	0
SCU_PVCMCONA6_L1ASEN	SET	0
SCU_PVCMCONA6_L1INTEN	SET	0
SCU_PVCMCONA6_L1RSTEN	SET	0
SCU_PVCMCONA6_L2ALEV	SET	0
SCU_PVCMCONA6_L2ASEN	SET	0
SCU_PVCMCONA6_L2INTEN	SET	0
SCU_PVCMCONA6_L2RSTEN	SET	0
SCU_PVCMCONA6_LEV1V	SET	0
SCU_PVCMCONA6_LEV2V	SET	0

; PVC_M Control for Step 1 Set B Register
SCU_PVCMCONB1_L1ALEV	SET	0
SCU_PVCMCONB1_L1ASEN	SET	0
SCU_PVCMCONB1_L1INTEN	SET	0
SCU_PVCMCONB1_L1RSTEN	SET	0
SCU_PVCMCONB1_L2ALEV	SET	0
SCU_PVCMCONB1_L2ASEN	SET	0
SCU_PVCMCONB1_L2INTEN	SET	0
SCU_PVCMCONB1_L2RSTEN	SET	0
SCU_PVCMCONB1_LEV1V	SET	0
SCU_PVCMCONB1_LEV2V	SET	0

; PVC_M Control for Step 2 Set B Register
SCU_PVCMCONB2_L1ALEV	SET	0
SCU_PVCMCONB2_L1ASEN	SET	0
SCU_PVCMCONB2_L1INTEN	SET	0
SCU_PVCMCONB2_L1RSTEN	SET	0
SCU_PVCMCONB2_L2ALEV	SET	0
SCU_PVCMCONB2_L2ASEN	SET	0
SCU_PVCMCONB2_L2INTEN	SET	0
SCU_PVCMCONB2_L2RSTEN	SET	0
SCU_PVCMCONB2_LEV1V	SET	0
SCU_PVCMCONB2_LEV2V	SET	0

; PVC_M Control for Step 3 Set B Register
SCU_PVCMCONB3_L1ALEV	SET	0
SCU_PVCMCONB3_L1ASEN	SET	0
SCU_PVCMCONB3_L1INTEN	SET	0
SCU_PVCMCONB3_L1RSTEN	SET	0
SCU_PVCMCONB3_L2ALEV	SET	0
SCU_PVCMCONB3_L2ASEN	SET	0
SCU_PVCMCONB3_L2INTEN	SET	0
SCU_PVCMCONB3_L2RSTEN	SET	0
SCU_PVCMCONB3_LEV1V	SET	0
SCU_PVCMCONB3_LEV2V	SET	0

; PVC_M Control for Step 4 Set B Register
SCU_PVCMCONB4_L1ALEV	SET	0
SCU_PVCMCONB4_L1ASEN	SET	0
SCU_PVCMCONB4_L1INTEN	SET	0
SCU_PVCMCONB4_L1RSTEN	SET	0
SCU_PVCMCONB4_L2ALEV	SET	0
SCU_PVCMCONB4_L2ASEN	SET	0
SCU_PVCMCONB4_L2INTEN	SET	0
SCU_PVCMCONB4_L2RSTEN	SET	0
SCU_PVCMCONB4_LEV1V	SET	0
SCU_PVCMCONB4_LEV2V	SET	0

; PVC_M Control for Step 5 Set B Register
SCU_PVCMCONB5_L1ALEV	SET	0
SCU_PVCMCONB5_L1ASEN	SET	0
SCU_PVCMCONB5_L1INTEN	SET	0
SCU_PVCMCONB5_L1RSTEN	SET	0
SCU_PVCMCONB5_L2ALEV	SET	0
SCU_PVCMCONB5_L2ASEN	SET	0
SCU_PVCMCONB5_L2INTEN	SET	0
SCU_PVCMCONB5_L2RSTEN	SET	0
SCU_PVCMCONB5_LEV1V	SET	0
SCU_PVCMCONB5_LEV2V	SET	0

; PVC_M Control for Step 6 Set B Register
SCU_PVCMCONB6_L1ALEV	SET	0
SCU_PVCMCONB6_L1ASEN	SET	0
SCU_PVCMCONB6_L1INTEN	SET	0
SCU_PVCMCONB6_L1RSTEN	SET	0
SCU_PVCMCONB6_L2ALEV	SET	0
SCU_PVCMCONB6_L2ASEN	SET	0
SCU_PVCMCONB6_L2INTEN	SET	0
SCU_PVCMCONB6_L2RSTEN	SET	0
SCU_PVCMCONB6_LEV1V	SET	0
SCU_PVCMCONB6_LEV2V	SET	0

; Reset Counter Control Register
SCU_RSTCNTCON_RELA	SET	0
SCU_RSTCNTCON_RELD	SET	0

; Reset Configuration 0 Register
SCU_RSTCON0_CPU	SET	0
SCU_RSTCON0_PVC11	SET	0
SCU_RSTCON0_PVC12	SET	0
SCU_RSTCON0_SW	SET	0

; Reset Configuration 1 Register
SCU_RSTCON1_ESR0	SET	0
SCU_RSTCON1_ESR1	SET	0
SCU_RSTCON1_ESR2	SET	0
SCU_RSTCON1_MP	SET	0
SCU_RSTCON1_WDT	SET	0

; Reset Status 0 Register
SCU_RSTSTAT0_CPU	SET	0
SCU_RSTSTAT0_SW	SET	0

; Reset Status 1 Register
SCU_RSTSTAT1_ESR0	SET	0
SCU_RSTSTAT1_ESR1	SET	0
SCU_RSTSTAT1_ESR2	SET	0
SCU_RSTSTAT1_MP	SET	0
SCU_RSTSTAT1_ST1	SET	0
SCU_RSTSTAT1_STM	SET	0
SCU_RSTSTAT1_WDT	SET	0

; Reset Status 2 Register
SCU_RSTSTAT2_DB	SET	0
SCU_RSTSTAT2_OJCONF0	SET	0
SCU_RSTSTAT2_OJCONF1	SET	0
SCU_RSTSTAT2_OJCONF2	SET	0
SCU_RSTSTAT2_OJCONF3	SET	0

; RTC Clock Control Register
SCU_RTCCLKCON_RTCCLKSEL	SET	1
SCU_RTCCLKCON_RTCCM	SET	1

; Sequence Step 1 for Set A Register
SCU_SEQASTEP1_CLKEN1	SET	0
SCU_SEQASTEP1_CLKENM	SET	0
SCU_SEQASTEP1_PVC1OFF	SET	0
SCU_SEQASTEP1_PVCMOFF	SET	0
SCU_SEQASTEP1_SEN	SET	0
SCU_SEQASTEP1_SYSDIV	SET	0
SCU_SEQASTEP1_TRGSEL	SET	0
SCU_SEQASTEP1_V1	SET	0
SCU_SEQASTEP1_VM	SET	0

; Sequence Step 2 for Set A Register
SCU_SEQASTEP2_SCLKEN1	SET	0
SCU_SEQASTEP2_SCLKENM	SET	0
SCU_SEQASTEP2_SEN	SET	0
SCU_SEQASTEP2_SPVC1OFF	SET	0
SCU_SEQASTEP2_SPVCMOFF	SET	0
SCU_SEQASTEP2_SSYSDIV	SET	0
SCU_SEQASTEP2_STRGSEL	SET	0
SCU_SEQASTEP2_SV1	SET	0
SCU_SEQASTEP2_SVM	SET	0

; Sequence Step 3 for Set A Register
SCU_SEQASTEP3_SCLKEN1	SET	0
SCU_SEQASTEP3_SCLKENM	SET	0
SCU_SEQASTEP3_SEN	SET	0
SCU_SEQASTEP3_SPVC1OFF	SET	0
SCU_SEQASTEP3_SPVCMOFF	SET	0
SCU_SEQASTEP3_SSYSDIV	SET	0
SCU_SEQASTEP3_STRGSEL	SET	0
SCU_SEQASTEP3_SV1	SET	0
SCU_SEQASTEP3_SVM	SET	0

; Sequence Step 4 for Set A Register
SCU_SEQASTEP4_SCLKEN1	SET	0
SCU_SEQASTEP4_SCLKENM	SET	0
SCU_SEQASTEP4_SEN	SET	0
SCU_SEQASTEP4_SPVC1OFF	SET	0
SCU_SEQASTEP4_SPVCMOFF	SET	0
SCU_SEQASTEP4_SSYSDIV	SET	0
SCU_SEQASTEP4_STRGSEL	SET	0
SCU_SEQASTEP4_SV1	SET	0
SCU_SEQASTEP4_SVM	SET	0

; Sequence Step 5 for Set A Register
SCU_SEQASTEP5_SCLKEN1	SET	0
SCU_SEQASTEP5_SCLKENM	SET	0
SCU_SEQASTEP5_SEN	SET	0
SCU_SEQASTEP5_SPVC1OFF	SET	0
SCU_SEQASTEP5_SPVCMOFF	SET	0
SCU_SEQASTEP5_SSYSDIV	SET	0
SCU_SEQASTEP5_STRGSEL	SET	0
SCU_SEQASTEP5_SV1	SET	0
SCU_SEQASTEP5_SVM	SET	0

; Sequence Step 6 for Set A Register
SCU_SEQASTEP6_SCLKEN1	SET	0
SCU_SEQASTEP6_SCLKENM	SET	0
SCU_SEQASTEP6_SEN	SET	0
SCU_SEQASTEP6_SPVC1OFF	SET	0
SCU_SEQASTEP6_SPVCMOFF	SET	0
SCU_SEQASTEP6_SSYSDIV	SET	0
SCU_SEQASTEP6_STRGSEL	SET	0
SCU_SEQASTEP6_SV1	SET	0
SCU_SEQASTEP6_SVM	SET	0

; Sequence Step 1 for Set B Register
SCU_SEQBSTEP1_CLKEN1	SET	0
SCU_SEQBSTEP1_CLKENM	SET	0
SCU_SEQBSTEP1_PVC1OFF	SET	0
SCU_SEQBSTEP1_PVCMOFF	SET	0
SCU_SEQBSTEP1_SEN	SET	0
SCU_SEQBSTEP1_SYSDIV	SET	0
SCU_SEQBSTEP1_TRGSEL	SET	0
SCU_SEQBSTEP1_V1	SET	0
SCU_SEQBSTEP1_VM	SET	0

; Sequence Step 2 for Set B Register
SCU_SEQBSTEP2_CLKEN1	SET	0
SCU_SEQBSTEP2_CLKENM	SET	0
SCU_SEQBSTEP2_PVC1OFF	SET	0
SCU_SEQBSTEP2_PVCMOFF	SET	0
SCU_SEQBSTEP2_SEN	SET	0
SCU_SEQBSTEP2_SYSDIV	SET	0
SCU_SEQBSTEP2_TRGSEL	SET	0
SCU_SEQBSTEP2_V1	SET	0
SCU_SEQBSTEP2_VM	SET	0

; Sequence Step 3 for Set B Register
SCU_SEQBSTEP3_CLKEN1	SET	0
SCU_SEQBSTEP3_CLKENM	SET	0
SCU_SEQBSTEP3_PVC1OFF	SET	0
SCU_SEQBSTEP3_PVCMOFF	SET	0
SCU_SEQBSTEP3_SEN	SET	0
SCU_SEQBSTEP3_SYSDIV	SET	0
SCU_SEQBSTEP3_TRGSEL	SET	0
SCU_SEQBSTEP3_V1	SET	0
SCU_SEQBSTEP3_VM	SET	0

; Sequence Step 4 for Set B Register
SCU_SEQBSTEP4_CLKEN1	SET	0
SCU_SEQBSTEP4_CLKENM	SET	0
SCU_SEQBSTEP4_PVC1OFF	SET	0
SCU_SEQBSTEP4_PVCMOFF	SET	0
SCU_SEQBSTEP4_SEN	SET	0
SCU_SEQBSTEP4_SYSDIV	SET	0
SCU_SEQBSTEP4_TRGSEL	SET	0
SCU_SEQBSTEP4_V1	SET	0
SCU_SEQBSTEP4_VM	SET	0

; Sequence Step 5 for Set B Register
SCU_SEQBSTEP5_CLKEN1	SET	0
SCU_SEQBSTEP5_CLKENM	SET	0
SCU_SEQBSTEP5_PVC1OFF	SET	0
SCU_SEQBSTEP5_PVCMOFF	SET	0
SCU_SEQBSTEP5_SEN	SET	0
SCU_SEQBSTEP5_SYSDIV	SET	0
SCU_SEQBSTEP5_TRGSEL	SET	0
SCU_SEQBSTEP5_V1	SET	0
SCU_SEQBSTEP5_VM	SET	0

; Sequence Step 6 for Set B Register
SCU_SEQBSTEP6_CLKEN1	SET	0
SCU_SEQBSTEP6_CLKENM	SET	0
SCU_SEQBSTEP6_PVC1OFF	SET	0
SCU_SEQBSTEP6_PVCMOFF	SET	0
SCU_SEQBSTEP6_SEN	SET	0
SCU_SEQBSTEP6_SYSDIV	SET	0
SCU_SEQBSTEP6_TRGSEL	SET	0
SCU_SEQBSTEP6_V1	SET	0
SCU_SEQBSTEP6_VM	SET	0

; Sequence Control Register
SCU_SEQCON_ESR0EN	SET	0
SCU_SEQCON_ESR1EN	SET	0
SCU_SEQCON_ESR2EN	SET	0
SCU_SEQCON_GSCBY	SET	0
SCU_SEQCON_IDLEEN	SET	0
SCU_SEQCON_INTEN	SET	0
SCU_SEQCON_PWRDNEN	SET	0
SCU_SEQCON_SEQAEN	SET	0
SCU_SEQCON_SEQAOSCDIS	SET	0
SCU_SEQCON_SEQATRG	SET	0
SCU_SEQCON_SEQBEN	SET	0
SCU_SEQCON_SEQBOSCDIS	SET	0
SCU_SEQCON_SEQBTRG	SET	0
SCU_SEQCON_WUTEN	SET	0

; Security Level Command Register
SCU_SLC_COMMAND	SET	0

; Security Level Status Register
SCU_SLS_PASSWORD	SET	0
SCU_SLS_SL	SET	0
SCU_SLS_STATE	SET	0

; Status Clear 0 Register
SCU_STATCLR0_EMCOSC	SET	0
SCU_STATCLR0_EMCVCO	SET	0

; Status Clear 1 Register
SCU_STATCLR1_CLRFINDIS	SET	0
SCU_STATCLR1_OSC2L0CLR	SET	0
SCU_STATCLR1_OSC2L1CLR	SET	0
SCU_STATCLR1_SETFINDIS	SET	0
SCU_STATCLR1_VCOL0CLR	SET	0
SCU_STATCLR1_VCOL1CLR	SET	0

; Start-up Configuration Register
SCU_STCON_HWCFG	SET	0
SCU_STCON_STP	SET	0

; Step 0 Register
SCU_STEP0_1	SET	0
SCU_STEP0_CLKEN1	SET	0
SCU_STEP0_CLKENM	SET	0
SCU_STEP0_PVC1OFF	SET	0
SCU_STEP0_PVCMOFF	SET	0
SCU_STEP0_SYSDIV	SET	0
SCU_STEP0_TRGSEL	SET	0
SCU_STEP0_V1	SET	0
SCU_STEP0_VM	SET	0

; Start-up Memory 0 Register
SCU_STMEM0_MEM	SET	0

; Start-up Status Register
SCU_STSTAT_HWCFG	SET	0
SCU_STSTAT_MODE	SET	0

; SWD Control 0 Register
SCU_SWDCON0_L1ACON	SET	0
SCU_SWDCON0_L1ALEV	SET	0
SCU_SWDCON0_L1OK	SET	0
SCU_SWDCON0_L2ACON	SET	0
SCU_SWDCON0_L2ALEV	SET	0
SCU_SWDCON0_L2OK	SET	0
SCU_SWDCON0_LEV1V	SET	0
SCU_SWDCON0_LEV2V	SET	0

; SWD Control 1 Register
SCU_SWDCON1_CLRPON	SET	0
SCU_SWDCON1_PON	SET	0
SCU_SWDCON1_POWEN	SET	0
SCU_SWDCON1_POWENCLR	SET	0
SCU_SWDCON1_POWENSET	SET	0

; SW Reset Control Register
SCU_SWRSTCON_SWBOOT	SET	0
SCU_SWRSTCON_SWCFG	SET	0
SCU_SWRSTCON_SWRSTREQ	SET	0

; System Control 0 Register
SCU_SYSCON0_CLKSEL	SET	0
SCU_SYSCON0_EMCLKSEL	SET	0
SCU_SYSCON0_EMCLKSELEN	SET	0
SCU_SYSCON0_EMSOSC	SET	0
SCU_SYSCON0_EMSVCO	SET	0
SCU_SYSCON0_SELSTAT	SET	0

; System Control 1 Register
SCU_SYSCON1_GLCCST	SET	0
SCU_SYSCON1_OCDSEN	SET	0
SCU_SYSCON1_VRMDS	SET	1
SCU_SYSCON1_VRMPS	SET	1

; Temperature Compensation Register
SCU_TCCR_TCC	SET	0
SCU_TCCR_TCDIV	SET	0
SCU_TCCR_TCE	SET	0

; Temperature Comp. Level Register
SCU_TCLR_THCOUNT	SET	0

; Trap Clear Register
SCU_TRAPCLR_ESR0T	SET	0
SCU_TRAPCLR_ESR1T	SET	0
SCU_TRAPCLR_ESR2T	SET	0
SCU_TRAPCLR_FAT	SET	0
SCU_TRAPCLR_OSCWDTT	SET	0
SCU_TRAPCLR_PET	SET	0
SCU_TRAPCLR_RAT	SET	0
SCU_TRAPCLR_VCOLCKT	SET	0

; Trap Disable Register
SCU_TRAPDIS_ESR0T	SET	0
SCU_TRAPDIS_ESR1T	SET	0
SCU_TRAPDIS_ESR2T	SET	0
SCU_TRAPDIS_FAT	SET	0
SCU_TRAPDIS_OSCWDTT	SET	0
SCU_TRAPDIS_PET	SET	0
SCU_TRAPDIS_RAT	SET	0
SCU_TRAPDIS_VCOLCKT	SET	0

; Trap Node Pointer Register
SCU_TRAPNP_ESR0	SET	0
SCU_TRAPNP_ESR1	SET	0
SCU_TRAPNP_ESR2	SET	0
SCU_TRAPNP_FA	SET	0
SCU_TRAPNP_OSCWDT	SET	0
SCU_TRAPNP_PE	SET	0
SCU_TRAPNP_RA	SET	0
SCU_TRAPNP_VCOLCK	SET	0

; Trap Set Register
SCU_TRAPSET_ESR0T	SET	0
SCU_TRAPSET_ESR1T	SET	0
SCU_TRAPSET_ESR2T	SET	0
SCU_TRAPSET_FAT	SET	0
SCU_TRAPSET_OSCWDTT	SET	0
SCU_TRAPSET_PET	SET	0
SCU_TRAPSET_RAT	SET	0
SCU_TRAPSET_VCOLCKT	SET	0

; Trap Status Register
SCU_TRAPSTAT_ESR0T	SET	0
SCU_TRAPSTAT_ESR1T	SET	0
SCU_TRAPSTAT_ESR2T	SET	0
SCU_TRAPSTAT_FAT	SET	0
SCU_TRAPSTAT_OSCWDTT	SET	0
SCU_TRAPSTAT_PET	SET	0
SCU_TRAPSTAT_RAT	SET	0
SCU_TRAPSTAT_VCOLCKT	SET	0

; WDT Control and Status Register
SCU_WDTCS_DS	SET	0
SCU_WDTCS_IR	SET	0
SCU_WDTCS_OE	SET	0
SCU_WDTCS_PR	SET	0

; WDT Reload Register
SCU_WDTREL_RELV	SET	65532

; WDT Timer Register
SCU_WDTTIM_TIM	SET	0

; Wake-up Interval Count Register
SCU_WICR_WIC	SET	0

; Wake-up Control Register
SCU_WUCR_AON	SET	0
SCU_WUCR_AONCON	SET	0
SCU_WUCR_ASP	SET	0
SCU_WUCR_ASPCON	SET	0
SCU_WUCR_CLRTRG	SET	0
SCU_WUCR_RUN	SET	0
SCU_WUCR_RUNCON	SET	0
SCU_WUCR_TTSTAT	SET	0
SCU_WUCR_WUTRG	SET	0

; Wake-up OSC Control Register
SCU_WUOSCCON_DIS	SET	0
SCU_WUOSCCON_FREQSEL	SET	0
SCU_WUOSCCON_PWSEL	SET	0

; Stack Pointer Segment
SPSEG_SPSEGNR	SET	0

; Stack Pointer
SP_SP	SET	32256

; PEC Source Pointer 0
SRCP0_SRCPX	SET	0

; PEC Source Pointer 1
SRCP1_SRCPX	SET	0

; PEC Source Pointer 2
SRCP2_SRCPX	SET	0

; PEC Source Pointer 3
SRCP3_SRCPX	SET	0

; PEC Source Pointer 4
SRCP4_SRCPX	SET	0

; PEC Source Pointer 5
SRCP5_SRCPX	SET	0

; PEC Source Pointer 6
SRCP6_SRCPX	SET	0

; PEC Source Pointer 7
SRCP7_SRCPX	SET	0

; Stack Overflow Pointer
STKOV_STKOV	SET	32000

; Stack Underflow Pointer
STKUN_STKUN	SET	32256

; Timing Cfg. Reg. for CS0
TCONCS0_PHA	SET	1
TCONCS0_PHB	SET	1
TCONCS0_PHC	SET	3
TCONCS0_PHD	SET	1
TCONCS0_PHE	SET	16
TCONCS0_RDPHF	SET	3
TCONCS0_WRPHF	SET	3

; Timing Cfg. Reg. for CS1
TCONCS1_PHA	SET	0
TCONCS1_PHB	SET	0
TCONCS1_PHC	SET	0
TCONCS1_PHD	SET	0
TCONCS1_PHE	SET	0
TCONCS1_RDPHF	SET	0
TCONCS1_WRPHF	SET	0

; Timing Cfg. Reg. for CS2
TCONCS2_PHA	SET	0
TCONCS2_PHB	SET	0
TCONCS2_PHC	SET	0
TCONCS2_PHD	SET	0
TCONCS2_PHE	SET	0
TCONCS2_RDPHF	SET	0
TCONCS2_WRPHF	SET	0

; Timing Cfg. Reg. for CS3
TCONCS3_PHA	SET	0
TCONCS3_PHB	SET	0
TCONCS3_PHC	SET	0
TCONCS3_PHD	SET	0
TCONCS3_PHE	SET	0
TCONCS3_RDPHF	SET	0
TCONCS3_WRPHF	SET	0

; Timing Cfg. Reg. for CS4
TCONCS4_PHA	SET	0
TCONCS4_PHB	SET	0
TCONCS4_PHC	SET	0
TCONCS4_PHD	SET	0
TCONCS4_PHE	SET	0
TCONCS4_RDPHF	SET	0
TCONCS4_WRPHF	SET	0

; Timing Cfg. Reg. for CS7
TCONCS7_PHA	SET	0
TCONCS7_PHB	SET	0
TCONCS7_PHC	SET	0
TCONCS7_PHD	SET	0
TCONCS7_PHE	SET	0
TCONCS7_RDPHF	SET	0
TCONCS7_WRPHF	SET	0

; Trap Flag Register
TFR_ACER	SET	0
TFR_ILLOPA	SET	0
TFR_PRTFLT	SET	0
TFR_SOFTBRK	SET	0
TFR_SR0	SET	0
TFR_SR1	SET	0
TFR_STKOF	SET	0
TFR_STKUF	SET	0
TFR_UNDOPC	SET	0

; USIC Interrupt Control Reg. 0
U0C0_0IC_GLVL	SET	0
U0C0_0IC_GPX	SET	0
U0C0_0IC_IE	SET	0
U0C0_0IC_ILVL	SET	0
U0C0_0IC_IR	SET	0

; USIC Interrupt Control Reg. 1
U0C0_1IC_GLVL	SET	0
U0C0_1IC_GPX	SET	0
U0C0_1IC_IE	SET	0
U0C0_1IC_ILVL	SET	0
U0C0_1IC_IR	SET	0

; USIC Interrupt Control Reg. 2
U0C0_2IC_GLVL	SET	0
U0C0_2IC_GPX	SET	0
U0C0_2IC_IE	SET	0
U0C0_2IC_ILVL	SET	0
U0C0_2IC_IR	SET	0

; Baud Rate Generator Register H
U0C0_BRGH_MCLKCFG	SET	0
U0C0_BRGH_PDIV	SET	0
U0C0_BRGH_SCLKCFG	SET	0

; Baud Rate Generator Register L
U0C0_BRGL_CLKSEL	SET	0
U0C0_BRGL_CTQSEL	SET	0
U0C0_BRGL_DCTQ	SET	0
U0C0_BRGL_PCTQ	SET	0
U0C0_BRGL_PPPEN	SET	0
U0C0_BRGL_TMEN	SET	0

; Bypass Control Register H
U0C0_BYPCRH_BSELO	SET	0

; Bypass Control Register L
U0C0_BYPCRL_BDEN	SET	0
U0C0_BYPCRL_BDSSM	SET	0
U0C0_BYPCRL_BDV	SET	0
U0C0_BYPCRL_BDVTR	SET	0
U0C0_BYPCRL_BPRIO	SET	0
U0C0_BYPCRL_BWLE	SET	0

; Bypass Data Register
U0C0_BYP_BDATA	SET	0

; Channel Configuration Register
U0C0_CCFG_ASC	SET	0
U0C0_CCFG_IIC	SET	0
U0C0_CCFG_IIS	SET	0
U0C0_CCFG_RB	SET	0
U0C0_CCFG_SSC	SET	0
U0C0_CCFG_TB	SET	0
U0C0_CCFG_WREN	SET	0

; Channel Control Register
U0C0_CCR_AIEN	SET	0
U0C0_CCR_DLIEN	SET	0
U0C0_CCR_MODE	SET	0
U0C0_CCR_PM	SET	0
U0C0_CCR_RIEN	SET	0
U0C0_CCR_RSIEN	SET	0
U0C0_CCR_TBIEN	SET	0
U0C0_CCR_TSIEN	SET	0

; I0put Control Register n
U0C0_DX0CR_CM	SET	0
U0C0_DX0CR_DFEN	SET	0
U0C0_DX0CR_DPOL	SET	0
U0C0_DX0CR_DSEL	SET	0
U0C0_DX0CR_DSEN	SET	0
U0C0_DX0CR_DXS	SET	0
U0C0_DX0CR_INSW	SET	0
U0C0_DX0CR_SFEN	SET	0
U0C0_DX0CR_SFSEL	SET	0

; I1put Control Register n
U0C0_DX1CR_CM	SET	0
U0C0_DX1CR_DFEN	SET	0
U0C0_DX1CR_DPOL	SET	0
U0C0_DX1CR_DSEL	SET	0
U0C0_DX1CR_DSEN	SET	0
U0C0_DX1CR_DXS	SET	0
U0C0_DX1CR_INSW	SET	0
U0C0_DX1CR_SFEN	SET	0
U0C0_DX1CR_SFSEL	SET	0

; I2put Control Register n
U0C0_DX2CR_CM	SET	0
U0C0_DX2CR_DFEN	SET	0
U0C0_DX2CR_DPOL	SET	0
U0C0_DX2CR_DSEL	SET	0
U0C0_DX2CR_DSEN	SET	0
U0C0_DX2CR_DXS	SET	0
U0C0_DX2CR_INSW	SET	0
U0C0_DX2CR_SFEN	SET	0
U0C0_DX2CR_SFSEL	SET	0

; Error Detection and Correction Test Register H
U0C0_EDCRH_ECCR	SET	0
U0C0_EDCRH_SBERR	SET	0

; Error Detection and Correction Test Register L
U0C0_EDCRL_ECCW	SET	0
U0C0_EDCRL_EDCDIS	SET	0

; Fractional Divider Register H
U0C0_FDRH_DISCLK	SET	0
U0C0_FDRH_ENHW	SET	0
U0C0_FDRH_RESULT	SET	0

; Fractional Divider Register L
U0C0_FDRL_DM	SET	0
U0C0_FDRL_STEP	SET	0

; Flag Modification Register H
U0C0_FMRH_SIO0	SET	0
U0C0_FMRH_SIO1	SET	0
U0C0_FMRH_SIO2	SET	0
U0C0_FMRH_SIO3	SET	0

; Flag Modification Register L
U0C0_FMRL_ATVC	SET	0
U0C0_FMRL_CRDV0	SET	0
U0C0_FMRL_CRDV1	SET	0
U0C0_FMRL_MTDV	SET	0

; Transmit FIFO Input Location 00
U0C0_IN00_TDATA	SET	0

; Transmit FIFO Input Location 01
U0C0_IN01_TDATA	SET	0

; Transmit FIFO Input Location 02
U0C0_IN02_TDATA	SET	0

; Transmit FIFO Input Location 03
U0C0_IN03_TDATA	SET	0

; Transmit FIFO Input Location 04
U0C0_IN04_TDATA	SET	0

; Transmit FIFO Input Location 05
U0C0_IN05_TDATA	SET	0

; Transmit FIFO Input Location 06
U0C0_IN06_TDATA	SET	0

; Transmit FIFO Input Location 07
U0C0_IN07_TDATA	SET	0

; Transmit FIFO Input Location 08
U0C0_IN08_TDATA	SET	0

; Transmit FIFO Input Location 09
U0C0_IN09_TDATA	SET	0

; Transmit FIFO Input Location 10
U0C0_IN10_TDATA	SET	0

; Transmit FIFO Input Location 11
U0C0_IN11_TDATA	SET	0

; Transmit FIFO Input Location 12
U0C0_IN12_TDATA	SET	0

; Transmit FIFO Input Location 13
U0C0_IN13_TDATA	SET	0

; Transmit FIFO Input Location 14
U0C0_IN14_TDATA	SET	0

; Transmit FIFO Input Location 15
U0C0_IN15_TDATA	SET	0

; Transmit FIFO Input Location 16
U0C0_IN16_TDATA	SET	0

; Transmit FIFO Input Location 17
U0C0_IN17_TDATA	SET	0

; Transmit FIFO Input Location 18
U0C0_IN18_TDATA	SET	0

; Transmit FIFO Input Location 19
U0C0_IN19_TDATA	SET	0

; Transmit FIFO Input Location 20
U0C0_IN20_TDATA	SET	0

; Transmit FIFO Input Location 21
U0C0_IN21_TDATA	SET	0

; Transmit FIFO Input Location 22
U0C0_IN22_TDATA	SET	0

; Transmit FIFO Input Location 23
U0C0_IN23_TDATA	SET	0

; Transmit FIFO Input Location 24
U0C0_IN24_TDATA	SET	0

; Transmit FIFO Input Location 25
U0C0_IN25_TDATA	SET	0

; Transmit FIFO Input Location 26
U0C0_IN26_TDATA	SET	0

; Transmit FIFO Input Location 27
U0C0_IN27_TDATA	SET	0

; Transmit FIFO Input Location 28
U0C0_IN28_TDATA	SET	0

; Transmit FIFO Input Location 29
U0C0_IN29_TDATA	SET	0

; Transmit FIFO Input Location 30
U0C0_IN30_TDATA	SET	0

; Transmit FIFO Input Location 31
U0C0_IN31_TDATA	SET	0

; Interrupt Node Pointer Register H
U0C0_INPRH_PINP	SET	0

; Interrupt Node Pointer Register L
U0C0_INPRL_AINP	SET	0
U0C0_INPRL_RINP	SET	0
U0C0_INPRL_TBINP	SET	0
U0C0_INPRL_TSINP	SET	0

; Kernel State Configuration Register
U0C0_KSCFG_ACK	SET	0
U0C0_KSCFG_BPCOM	SET	0
U0C0_KSCFG_BPMODEN	SET	0
U0C0_KSCFG_BPNOM	SET	0
U0C0_KSCFG_BPSUM	SET	0
U0C0_KSCFG_COMCFG	SET	0
U0C0_KSCFG_ERR	SET	0
U0C0_KSCFG_MODEN	SET	0
U0C0_KSCFG_NOMCFG	SET	0
U0C0_KSCFG_SUMCFG	SET	0

; Receiver Buffer Output Register H for Debugger
U0C0_OUTDRH_RCI	SET	0

; Receiver Buffer Output Register L for Debugger
U0C0_OUTDRL_DSR	SET	0

; Receiver Buffer Output Register H
U0C0_OUTRH_RCI	SET	0

; Receiver Buffer Output Register L
U0C0_OUTRL_DSR	SET	0

; Protocol Control Register H
U0C0_PCRH_CTR16	SET	0
U0C0_PCRH_CTR17	SET	0
U0C0_PCRH_CTR18	SET	0
U0C0_PCRH_CTR19	SET	0
U0C0_PCRH_CTR20	SET	0
U0C0_PCRH_CTR21	SET	0
U0C0_PCRH_CTR22	SET	0
U0C0_PCRH_CTR23	SET	0
U0C0_PCRH_CTR24	SET	0
U0C0_PCRH_CTR25	SET	0
U0C0_PCRH_CTR26	SET	0
U0C0_PCRH_CTR27	SET	0
U0C0_PCRH_CTR28	SET	0
U0C0_PCRH_CTR29	SET	0
U0C0_PCRH_CTR30	SET	0
U0C0_PCRH_CTR31	SET	0

; Protocol Control Register L
U0C0_PCRL_CTR0	SET	0
U0C0_PCRL_CTR1	SET	0
U0C0_PCRL_CTR10	SET	0
U0C0_PCRL_CTR11	SET	0
U0C0_PCRL_CTR12	SET	0
U0C0_PCRL_CTR13	SET	0
U0C0_PCRL_CTR14	SET	0
U0C0_PCRL_CTR15	SET	0
U0C0_PCRL_CTR2	SET	0
U0C0_PCRL_CTR3	SET	0
U0C0_PCRL_CTR4	SET	0
U0C0_PCRL_CTR5	SET	0
U0C0_PCRL_CTR6	SET	0
U0C0_PCRL_CTR7	SET	0
U0C0_PCRL_CTR8	SET	0
U0C0_PCRL_CTR9	SET	0

; Protocol Status Clear Register
U0C0_PSCR_CAIF	SET	0
U0C0_PSCR_CDLIF	SET	0
U0C0_PSCR_CRIF	SET	0
U0C0_PSCR_CRSIF	SET	0
U0C0_PSCR_CST0	SET	0
U0C0_PSCR_CST1	SET	0
U0C0_PSCR_CST2	SET	0
U0C0_PSCR_CST3	SET	0
U0C0_PSCR_CST4	SET	0
U0C0_PSCR_CST5	SET	0
U0C0_PSCR_CST6	SET	0
U0C0_PSCR_CST7	SET	0
U0C0_PSCR_CST8	SET	0
U0C0_PSCR_CST9	SET	0
U0C0_PSCR_CTBIF	SET	0
U0C0_PSCR_CTSIF	SET	0

; Protocol Status Register
U0C0_PSR_AIF	SET	0
U0C0_PSR_DLIF	SET	0
U0C0_PSR_RIF	SET	0
U0C0_PSR_RSIF	SET	0
U0C0_PSR_ST0	SET	0
U0C0_PSR_ST1	SET	0
U0C0_PSR_ST2	SET	0
U0C0_PSR_ST3	SET	0
U0C0_PSR_ST4	SET	0
U0C0_PSR_ST5	SET	0
U0C0_PSR_ST6	SET	0
U0C0_PSR_ST7	SET	0
U0C0_PSR_ST8	SET	0
U0C0_PSR_ST9	SET	0
U0C0_PSR_TBIF	SET	0
U0C0_PSR_TSIF	SET	0

; Receiver Buffer Control Register H
U0C0_RBCTRH_ARBIEN	SET	0
U0C0_RBCTRH_ARBINP	SET	0
U0C0_RBCTRH_LOF	SET	0
U0C0_RBCTRH_RBERIEN	SET	0
U0C0_RBCTRH_RCIM	SET	0
U0C0_RBCTRH_RNM	SET	0
U0C0_RBCTRH_SIZE	SET	0
U0C0_RBCTRH_SRBIEN	SET	0
U0C0_RBCTRH_SRBINP	SET	0

; Receiver Buffer Control Register L
U0C0_RBCTRL_DPTR	SET	0
U0C0_RBCTRL_LIMIT	SET	0

; Receiver Buffer 01 Status Register H
U0C0_RBUF01SRH_DS1	SET	0
U0C0_RBUF01SRH_PAR1	SET	0
U0C0_RBUF01SRH_PERR1	SET	0
U0C0_RBUF01SRH_RDV10	SET	0
U0C0_RBUF01SRH_RDV11	SET	0
U0C0_RBUF01SRH_SOF1	SET	0
U0C0_RBUF01SRH_WLEN1	SET	0

; Receiver Buffer 01 Status Register L
U0C0_RBUF01SRL_DS0	SET	0
U0C0_RBUF01SRL_PAR0	SET	0
U0C0_RBUF01SRL_PERR0	SET	0
U0C0_RBUF01SRL_RDV00	SET	0
U0C0_RBUF01SRL_RDV01	SET	0
U0C0_RBUF01SRL_SOF0	SET	0
U0C0_RBUF01SRL_WLEN0	SET	0

; Receiver Buffer Register 0
U0C0_RBUF0_DSR0	SET	0

; Receiver Buffer Register 1
U0C0_RBUF1_DSR1	SET	0

; Receiver Buffer Reg. for Debugger
U0C0_RBUFD_DSR	SET	0

; Receiver Buffer Status Register
U0C0_RBUFSR_DS	SET	0
U0C0_RBUFSR_PAR	SET	0
U0C0_RBUFSR_PERR	SET	0
U0C0_RBUFSR_RDV0	SET	0
U0C0_RBUFSR_RDV1	SET	0
U0C0_RBUFSR_SOF	SET	0
U0C0_RBUFSR_WLEN	SET	0

; Receiver Buffer Register
U0C0_RBUF_DSR	SET	0

; Shift Control Register H
U0C0_SCTRH_FLE	SET	0
U0C0_SCTRH_WLE	SET	0

; Shift Control Register L
U0C0_SCTRL_DOCFG	SET	0
U0C0_SCTRL_PDL	SET	0
U0C0_SCTRL_SDIR	SET	0
U0C0_SCTRL_TRM	SET	0

; Transmitter Buffer Control Reg. H
U0C0_TBCTRH_ATBINP	SET	0
U0C0_TBCTRH_LOF	SET	0
U0C0_TBCTRH_SIZE	SET	0
U0C0_TBCTRH_STBIEN	SET	0
U0C0_TBCTRH_STBINP	SET	0
U0C0_TBCTRH_TBERIEN	SET	0

; Transmitter Buffer Control Reg. L
U0C0_TBCTRL_DPTR	SET	0
U0C0_TBCTRL_LIMIT	SET	0

; Transmit Buffer Location 00
U0C0_TBUF00_TDATA	SET	0

; Transmit Buffer Location 01
U0C0_TBUF01_TDATA	SET	0

; Transmit Buffer Location 02
U0C0_TBUF02_TDATA	SET	0

; Transmit Buffer Location 03
U0C0_TBUF03_TDATA	SET	0

; Transmit Buffer Location 04
U0C0_TBUF04_TDATA	SET	0

; Transmit Buffer Location 05
U0C0_TBUF05_TDATA	SET	0

; Transmit Buffer Location 06
U0C0_TBUF06_TDATA	SET	0

; Transmit Buffer Location 07
U0C0_TBUF07_TDATA	SET	0

; Transmit Buffer Location 08
U0C0_TBUF08_TDATA	SET	0

; Transmit Buffer Location 09
U0C0_TBUF09_TDATA	SET	0

; Transmit Buffer Location 10
U0C0_TBUF10_TDATA	SET	0

; Transmit Buffer Location 11
U0C0_TBUF11_TDATA	SET	0

; Transmit Buffer Location 12
U0C0_TBUF12_TDATA	SET	0

; Transmit Buffer Location 13
U0C0_TBUF13_TDATA	SET	0

; Transmit Buffer Location 14
U0C0_TBUF14_TDATA	SET	0

; Transmit Buffer Location 15
U0C0_TBUF15_TDATA	SET	0

; Transmit Buffer Location 16
U0C0_TBUF16_TDATA	SET	0

; Transmit Buffer Location 17
U0C0_TBUF17_TDATA	SET	0

; Transmit Buffer Location 18
U0C0_TBUF18_TDATA	SET	0

; Transmit Buffer Location 19
U0C0_TBUF19_TDATA	SET	0

; Transmit Buffer Location 20
U0C0_TBUF20_TDATA	SET	0

; Transmit Buffer Location 21
U0C0_TBUF21_TDATA	SET	0

; Transmit Buffer Location 22
U0C0_TBUF22_TDATA	SET	0

; Transmit Buffer Location 23
U0C0_TBUF23_TDATA	SET	0

; Transmit Buffer Location 24
U0C0_TBUF24_TDATA	SET	0

; Transmit Buffer Location 25
U0C0_TBUF25_TDATA	SET	0

; Transmit Buffer Location 26
U0C0_TBUF26_TDATA	SET	0

; Transmit Buffer Location 27
U0C0_TBUF27_TDATA	SET	0

; Transmit Buffer Location 28
U0C0_TBUF28_TDATA	SET	0

; Transmit Buffer Location 29
U0C0_TBUF29_TDATA	SET	0

; Transmit Buffer Location 30
U0C0_TBUF30_TDATA	SET	0

; Transmit Buffer Location 31
U0C0_TBUF31_TDATA	SET	0

; Transmit Control/Status Register H
U0C0_TCSRH_TE	SET	0
U0C0_TCSRH_TSOF	SET	0
U0C0_TCSRH_TV	SET	0
U0C0_TCSRH_TVC	SET	0

; Transmit Control/Status Register L
U0C0_TCSRL_EOF	SET	0
U0C0_TCSRL_FLEMD	SET	0
U0C0_TCSRL_SELMD	SET	0
U0C0_TCSRL_SOF	SET	0
U0C0_TCSRL_TDEN	SET	0
U0C0_TCSRL_TDSSM	SET	0
U0C0_TCSRL_TDV	SET	0
U0C0_TCSRL_TDVTR	SET	0
U0C0_TCSRL_WA	SET	0
U0C0_TCSRL_WAMD	SET	0
U0C0_TCSRL_WLEMD	SET	0

; Transmit / Receive Buffer Pointer Reg H
U0C0_TRBPTRH_RDIPTR	SET	0
U0C0_TRBPTRH_RDOPTR	SET	0

; Transmit / Receive Buffer Pointer Reg L
U0C0_TRBPTRL_TDIPTR	SET	0
U0C0_TRBPTRL_TDOPTR	SET	0

; Transmit / Receive Buffer Status Clear Reg
U0C0_TRBSCR_CARBI	SET	0
U0C0_TRBSCR_CBDV	SET	0
U0C0_TRBSCR_CRBERI	SET	0
U0C0_TRBSCR_CSRBI	SET	0
U0C0_TRBSCR_CSTBI	SET	0
U0C0_TRBSCR_CTBERI	SET	0
U0C0_TRBSCR_FLUSHRB	SET	0
U0C0_TRBSCR_FLUSHTB	SET	0

; Transmit / Receive Buffer Status Reg H
U0C0_TRBSRH_RBFLVL	SET	0
U0C0_TRBSRH_TBFLVL	SET	0

; Transmit / Receive Buffer Status Reg. L
U0C0_TRBSRL_ARBI	SET	0
U0C0_TRBSRL_RBERI	SET	0
U0C0_TRBSRL_RBUS	SET	0
U0C0_TRBSRL_REMPTY	SET	0
U0C0_TRBSRL_RFULL	SET	0
U0C0_TRBSRL_SRBI	SET	0
U0C0_TRBSRL_STBI	SET	0
U0C0_TRBSRL_TBERI	SET	0
U0C0_TRBSRL_TBUS	SET	0
U0C0_TRBSRL_TEMPTY	SET	0
U0C0_TRBSRL_TFULL	SET	0

; USIC Interrupt Control Reg. 0
U0C1_0IC_GLVL	SET	0
U0C1_0IC_GPX	SET	0
U0C1_0IC_IE	SET	0
U0C1_0IC_ILVL	SET	0
U0C1_0IC_IR	SET	0

; USIC Interrupt Control Reg. 1
U0C1_1IC_GLVL	SET	0
U0C1_1IC_GPX	SET	0
U0C1_1IC_IE	SET	0
U0C1_1IC_ILVL	SET	0
U0C1_1IC_IR	SET	0

; USIC Interrupt Control Reg. 2
U0C1_2IC_GLVL	SET	0
U0C1_2IC_GPX	SET	0
U0C1_2IC_IE	SET	0
U0C1_2IC_ILVL	SET	0
U0C1_2IC_IR	SET	0

; Baud Rate Generator Register H
U0C1_BRGH_MCLKCFG	SET	0
U0C1_BRGH_PDIV	SET	0
U0C1_BRGH_SCLKCFG	SET	0

; Baud Rate Generator Register L
U0C1_BRGL_CLKSEL	SET	0
U0C1_BRGL_CTQSEL	SET	0
U0C1_BRGL_DCTQ	SET	0
U0C1_BRGL_PCTQ	SET	0
U0C1_BRGL_PPPEN	SET	0
U0C1_BRGL_TMEN	SET	0

; Bypass Control Register H
U0C1_BYPCRH_BSELO	SET	0

; Bypass Control Register L
U0C1_BYPCRL_BDEN	SET	0
U0C1_BYPCRL_BDSSM	SET	0
U0C1_BYPCRL_BDV	SET	0
U0C1_BYPCRL_BDVTR	SET	0
U0C1_BYPCRL_BPRIO	SET	0
U0C1_BYPCRL_BWLE	SET	0

; Bypass Data Register
U0C1_BYP_BDATA	SET	0

; Channel Configuration Register
U0C1_CCFG_ASC	SET	0
U0C1_CCFG_IIC	SET	0
U0C1_CCFG_IIS	SET	0
U0C1_CCFG_RB	SET	0
U0C1_CCFG_SSC	SET	0
U0C1_CCFG_TB	SET	0
U0C1_CCFG_WREN	SET	0

; Channel Control Register
U0C1_CCR_AIEN	SET	0
U0C1_CCR_DLIEN	SET	0
U0C1_CCR_MODE	SET	0
U0C1_CCR_PM	SET	0
U0C1_CCR_RIEN	SET	0
U0C1_CCR_RSIEN	SET	0
U0C1_CCR_TBIEN	SET	0
U0C1_CCR_TSIEN	SET	0

; I0put Control Register n
U0C1_DX0CR_CM	SET	0
U0C1_DX0CR_DFEN	SET	0
U0C1_DX0CR_DPOL	SET	0
U0C1_DX0CR_DSEL	SET	0
U0C1_DX0CR_DSEN	SET	0
U0C1_DX0CR_DXS	SET	0
U0C1_DX0CR_INSW	SET	0
U0C1_DX0CR_SFEN	SET	0
U0C1_DX0CR_SFSEL	SET	0

; I1put Control Register n
U0C1_DX1CR_CM	SET	0
U0C1_DX1CR_DFEN	SET	0
U0C1_DX1CR_DPOL	SET	0
U0C1_DX1CR_DSEL	SET	0
U0C1_DX1CR_DSEN	SET	0
U0C1_DX1CR_DXS	SET	0
U0C1_DX1CR_INSW	SET	0
U0C1_DX1CR_SFEN	SET	0
U0C1_DX1CR_SFSEL	SET	0

; I2put Control Register n
U0C1_DX2CR_CM	SET	0
U0C1_DX2CR_DFEN	SET	0
U0C1_DX2CR_DPOL	SET	0
U0C1_DX2CR_DSEL	SET	0
U0C1_DX2CR_DSEN	SET	0
U0C1_DX2CR_DXS	SET	0
U0C1_DX2CR_INSW	SET	0
U0C1_DX2CR_SFEN	SET	0
U0C1_DX2CR_SFSEL	SET	0

; Error Detection and Correction Test Register H
U0C1_EDCRH_ECCR	SET	0
U0C1_EDCRH_SBERR	SET	0

; Error Detection and Correction Test Register L
U0C1_EDCRL_ECCW	SET	0
U0C1_EDCRL_EDCDIS	SET	0

; Fractional Divider Register H
U0C1_FDRH_DISCLK	SET	0
U0C1_FDRH_ENHW	SET	0
U0C1_FDRH_RESULT	SET	0

; Fractional Divider Register L
U0C1_FDRL_DM	SET	0
U0C1_FDRL_STEP	SET	0

; Flag Modification Register H
U0C1_FMRH_SIO0	SET	0
U0C1_FMRH_SIO1	SET	0
U0C1_FMRH_SIO2	SET	0
U0C1_FMRH_SIO3	SET	0

; Flag Modification Register L
U0C1_FMRL_ATVC	SET	0
U0C1_FMRL_CRDV0	SET	0
U0C1_FMRL_CRDV1	SET	0
U0C1_FMRL_MTDV	SET	0

; Transmit FIFO Input Location 00
U0C1_IN00_TDATA	SET	0

; Transmit FIFO Input Location 01
U0C1_IN01_TDATA	SET	0

; Transmit FIFO Input Location 02
U0C1_IN02_TDATA	SET	0

; Transmit FIFO Input Location 03
U0C1_IN03_TDATA	SET	0

; Transmit FIFO Input Location 04
U0C1_IN04_TDATA	SET	0

; Transmit FIFO Input Location 05
U0C1_IN05_TDATA	SET	0

; Transmit FIFO Input Location 06
U0C1_IN06_TDATA	SET	0

; Transmit FIFO Input Location 07
U0C1_IN07_TDATA	SET	0

; Transmit FIFO Input Location 08
U0C1_IN08_TDATA	SET	0

; Transmit FIFO Input Location 09
U0C1_IN09_TDATA	SET	0

; Transmit FIFO Input Location 10
U0C1_IN10_TDATA	SET	0

; Transmit FIFO Input Location 11
U0C1_IN11_TDATA	SET	0

; Transmit FIFO Input Location 12
U0C1_IN12_TDATA	SET	0

; Transmit FIFO Input Location 13
U0C1_IN13_TDATA	SET	0

; Transmit FIFO Input Location 14
U0C1_IN14_TDATA	SET	0

; Transmit FIFO Input Location 15
U0C1_IN15_TDATA	SET	0

; Transmit FIFO Input Location 16
U0C1_IN16_TDATA	SET	0

; Transmit FIFO Input Location 17
U0C1_IN17_TDATA	SET	0

; Transmit FIFO Input Location 18
U0C1_IN18_TDATA	SET	0

; Transmit FIFO Input Location 19
U0C1_IN19_TDATA	SET	0

; Transmit FIFO Input Location 20
U0C1_IN20_TDATA	SET	0

; Transmit FIFO Input Location 21
U0C1_IN21_TDATA	SET	0

; Transmit FIFO Input Location 22
U0C1_IN22_TDATA	SET	0

; Transmit FIFO Input Location 23
U0C1_IN23_TDATA	SET	0

; Transmit FIFO Input Location 24
U0C1_IN24_TDATA	SET	0

; Transmit FIFO Input Location 25
U0C1_IN25_TDATA	SET	0

; Transmit FIFO Input Location 26
U0C1_IN26_TDATA	SET	0

; Transmit FIFO Input Location 27
U0C1_IN27_TDATA	SET	0

; Transmit FIFO Input Location 28
U0C1_IN28_TDATA	SET	0

; Transmit FIFO Input Location 29
U0C1_IN29_TDATA	SET	0

; Transmit FIFO Input Location 30
U0C1_IN30_TDATA	SET	0

; Transmit FIFO Input Location 31
U0C1_IN31_TDATA	SET	0

; Interrupt Node Pointer Register H
U0C1_INPRH_PINP	SET	0

; Interrupt Node Pointer Register L
U0C1_INPRL_AINP	SET	0
U0C1_INPRL_RINP	SET	0
U0C1_INPRL_TBINP	SET	0
U0C1_INPRL_TSINP	SET	0

; Kernel State Configuration Register
U0C1_KSCFG_ACK	SET	0
U0C1_KSCFG_BPCOM	SET	0
U0C1_KSCFG_BPMODEN	SET	0
U0C1_KSCFG_BPNOM	SET	0
U0C1_KSCFG_BPSUM	SET	0
U0C1_KSCFG_COMCFG	SET	0
U0C1_KSCFG_ERR	SET	0
U0C1_KSCFG_MODEN	SET	0
U0C1_KSCFG_NOMCFG	SET	0
U0C1_KSCFG_SUMCFG	SET	0

; Receiver Buffer Output Register H for Debugger
U0C1_OUTDRH_RCI	SET	0

; Receiver Buffer Output Register L for Debugger
U0C1_OUTDRL_DSR	SET	0

; Receiver Buffer Output Register H
U0C1_OUTRH_RCI	SET	0

; Receiver Buffer Output Register L
U0C1_OUTRL_DSR	SET	0

; Protocol Control Register H
U0C1_PCRH_CTR16	SET	0
U0C1_PCRH_CTR17	SET	0
U0C1_PCRH_CTR18	SET	0
U0C1_PCRH_CTR19	SET	0
U0C1_PCRH_CTR20	SET	0
U0C1_PCRH_CTR21	SET	0
U0C1_PCRH_CTR22	SET	0
U0C1_PCRH_CTR23	SET	0
U0C1_PCRH_CTR24	SET	0
U0C1_PCRH_CTR25	SET	0
U0C1_PCRH_CTR26	SET	0
U0C1_PCRH_CTR27	SET	0
U0C1_PCRH_CTR28	SET	0
U0C1_PCRH_CTR29	SET	0
U0C1_PCRH_CTR30	SET	0
U0C1_PCRH_CTR31	SET	0

; Protocol Control Register L
U0C1_PCRL_CTR0	SET	0
U0C1_PCRL_CTR1	SET	0
U0C1_PCRL_CTR10	SET	0
U0C1_PCRL_CTR11	SET	0
U0C1_PCRL_CTR12	SET	0
U0C1_PCRL_CTR13	SET	0
U0C1_PCRL_CTR14	SET	0
U0C1_PCRL_CTR15	SET	0
U0C1_PCRL_CTR2	SET	0
U0C1_PCRL_CTR3	SET	0
U0C1_PCRL_CTR4	SET	0
U0C1_PCRL_CTR5	SET	0
U0C1_PCRL_CTR6	SET	0
U0C1_PCRL_CTR7	SET	0
U0C1_PCRL_CTR8	SET	0
U0C1_PCRL_CTR9	SET	0

; Protocol Status Clear Register
U0C1_PSCR_CAIF	SET	0
U0C1_PSCR_CDLIF	SET	0
U0C1_PSCR_CRIF	SET	0
U0C1_PSCR_CRSIF	SET	0
U0C1_PSCR_CST0	SET	0
U0C1_PSCR_CST1	SET	0
U0C1_PSCR_CST2	SET	0
U0C1_PSCR_CST3	SET	0
U0C1_PSCR_CST4	SET	0
U0C1_PSCR_CST5	SET	0
U0C1_PSCR_CST6	SET	0
U0C1_PSCR_CST7	SET	0
U0C1_PSCR_CST8	SET	0
U0C1_PSCR_CST9	SET	0
U0C1_PSCR_CTBIF	SET	0
U0C1_PSCR_CTSIF	SET	0

; Protocol Status Register
U0C1_PSR_AIF	SET	0
U0C1_PSR_DLIF	SET	0
U0C1_PSR_RIF	SET	0
U0C1_PSR_RSIF	SET	0
U0C1_PSR_ST0	SET	0
U0C1_PSR_ST1	SET	0
U0C1_PSR_ST2	SET	0
U0C1_PSR_ST3	SET	0
U0C1_PSR_ST4	SET	0
U0C1_PSR_ST5	SET	0
U0C1_PSR_ST6	SET	0
U0C1_PSR_ST7	SET	0
U0C1_PSR_ST8	SET	0
U0C1_PSR_ST9	SET	0
U0C1_PSR_TBIF	SET	0
U0C1_PSR_TSIF	SET	0

; Receiver Buffer Control Register H
U0C1_RBCTRH_ARBIEN	SET	0
U0C1_RBCTRH_ARBINP	SET	0
U0C1_RBCTRH_LOF	SET	0
U0C1_RBCTRH_RBERIEN	SET	0
U0C1_RBCTRH_RCIM	SET	0
U0C1_RBCTRH_RNM	SET	0
U0C1_RBCTRH_SIZE	SET	0
U0C1_RBCTRH_SRBIEN	SET	0
U0C1_RBCTRH_SRBINP	SET	0

; Receiver Buffer Control Register L
U0C1_RBCTRL_DPTR	SET	0
U0C1_RBCTRL_LIMIT	SET	0

; Receiver Buffer 01 Status Register H
U0C1_RBUF01SRH_DS1	SET	0
U0C1_RBUF01SRH_PAR1	SET	0
U0C1_RBUF01SRH_PERR1	SET	0
U0C1_RBUF01SRH_RDV10	SET	0
U0C1_RBUF01SRH_RDV11	SET	0
U0C1_RBUF01SRH_SOF1	SET	0
U0C1_RBUF01SRH_WLEN1	SET	0

; Receiver Buffer 01 Status Register L
U0C1_RBUF01SRL_DS0	SET	0
U0C1_RBUF01SRL_PAR0	SET	0
U0C1_RBUF01SRL_PERR0	SET	0
U0C1_RBUF01SRL_RDV00	SET	0
U0C1_RBUF01SRL_RDV01	SET	0
U0C1_RBUF01SRL_SOF0	SET	0
U0C1_RBUF01SRL_WLEN0	SET	0

; Receiver Buffer Register 0
U0C1_RBUF0_DSR0	SET	0

; Receiver Buffer Register 1
U0C1_RBUF1_DSR1	SET	0

; Receiver Buffer Reg. for Debugger
U0C1_RBUFD_DSR	SET	0

; Receiver Buffer Status Register
U0C1_RBUFSR_DS	SET	0
U0C1_RBUFSR_PAR	SET	0
U0C1_RBUFSR_PERR	SET	0
U0C1_RBUFSR_RDV0	SET	0
U0C1_RBUFSR_RDV1	SET	0
U0C1_RBUFSR_SOF	SET	0
U0C1_RBUFSR_WLEN	SET	0

; Receiver Buffer Register
U0C1_RBUF_DSR	SET	0

; Shift Control Register H
U0C1_SCTRH_FLE	SET	0
U0C1_SCTRH_WLE	SET	0

; Shift Control Register L
U0C1_SCTRL_DOCFG	SET	0
U0C1_SCTRL_PDL	SET	0
U0C1_SCTRL_SDIR	SET	0
U0C1_SCTRL_TRM	SET	0

; Transmitter Buffer Control Reg. H
U0C1_TBCTRH_ATBINP	SET	0
U0C1_TBCTRH_LOF	SET	0
U0C1_TBCTRH_SIZE	SET	0
U0C1_TBCTRH_STBIEN	SET	0
U0C1_TBCTRH_STBINP	SET	0
U0C1_TBCTRH_TBERIEN	SET	0

; Transmitter Buffer Control Reg. L
U0C1_TBCTRL_DPTR	SET	0
U0C1_TBCTRL_LIMIT	SET	0

; Transmit Buffer Location 00
U0C1_TBUF00_TDATA	SET	0

; Transmit Buffer Location 01
U0C1_TBUF01_TDATA	SET	0

; Transmit Buffer Location 02
U0C1_TBUF02_TDATA	SET	0

; Transmit Buffer Location 03
U0C1_TBUF03_TDATA	SET	0

; Transmit Buffer Location 04
U0C1_TBUF04_TDATA	SET	0

; Transmit Buffer Location 05
U0C1_TBUF05_TDATA	SET	0

; Transmit Buffer Location 06
U0C1_TBUF06_TDATA	SET	0

; Transmit Buffer Location 07
U0C1_TBUF07_TDATA	SET	0

; Transmit Buffer Location 08
U0C1_TBUF08_TDATA	SET	0

; Transmit Buffer Location 09
U0C1_TBUF09_TDATA	SET	0

; Transmit Buffer Location 10
U0C1_TBUF10_TDATA	SET	0

; Transmit Buffer Location 11
U0C1_TBUF11_TDATA	SET	0

; Transmit Buffer Location 12
U0C1_TBUF12_TDATA	SET	0

; Transmit Buffer Location 13
U0C1_TBUF13_TDATA	SET	0

; Transmit Buffer Location 14
U0C1_TBUF14_TDATA	SET	0

; Transmit Buffer Location 15
U0C1_TBUF15_TDATA	SET	0

; Transmit Buffer Location 16
U0C1_TBUF16_TDATA	SET	0

; Transmit Buffer Location 17
U0C1_TBUF17_TDATA	SET	0

; Transmit Buffer Location 18
U0C1_TBUF18_TDATA	SET	0

; Transmit Buffer Location 19
U0C1_TBUF19_TDATA	SET	0

; Transmit Buffer Location 20
U0C1_TBUF20_TDATA	SET	0

; Transmit Buffer Location 21
U0C1_TBUF21_TDATA	SET	0

; Transmit Buffer Location 22
U0C1_TBUF22_TDATA	SET	0

; Transmit Buffer Location 23
U0C1_TBUF23_TDATA	SET	0

; Transmit Buffer Location 24
U0C1_TBUF24_TDATA	SET	0

; Transmit Buffer Location 25
U0C1_TBUF25_TDATA	SET	0

; Transmit Buffer Location 26
U0C1_TBUF26_TDATA	SET	0

; Transmit Buffer Location 27
U0C1_TBUF27_TDATA	SET	0

; Transmit Buffer Location 28
U0C1_TBUF28_TDATA	SET	0

; Transmit Buffer Location 29
U0C1_TBUF29_TDATA	SET	0

; Transmit Buffer Location 30
U0C1_TBUF30_TDATA	SET	0

; Transmit Buffer Location 31
U0C1_TBUF31_TDATA	SET	0

; Transmit Control/Status Register H
U0C1_TCSRH_TE	SET	0
U0C1_TCSRH_TSOF	SET	0
U0C1_TCSRH_TV	SET	0
U0C1_TCSRH_TVC	SET	0

; Transmit Control/Status Register L
U0C1_TCSRL_EOF	SET	0
U0C1_TCSRL_FLEMD	SET	0
U0C1_TCSRL_SELMD	SET	0
U0C1_TCSRL_SOF	SET	0
U0C1_TCSRL_TDEN	SET	0
U0C1_TCSRL_TDSSM	SET	0
U0C1_TCSRL_TDV	SET	0
U0C1_TCSRL_TDVTR	SET	0
U0C1_TCSRL_WA	SET	0
U0C1_TCSRL_WAMD	SET	0
U0C1_TCSRL_WLEMD	SET	0

; Transmit / Receive Buffer Pointer Reg H
U0C1_TRBPTRH_RDIPTR	SET	0
U0C1_TRBPTRH_RDOPTR	SET	0

; Transmit / Receive Buffer Pointer Reg L
U0C1_TRBPTRL_TDIPTR	SET	0
U0C1_TRBPTRL_TDOPTR	SET	0

; Transmit / Receive Buffer Status Clear Reg
U0C1_TRBSCR_CARBI	SET	0
U0C1_TRBSCR_CBDV	SET	0
U0C1_TRBSCR_CRBERI	SET	0
U0C1_TRBSCR_CSRBI	SET	0
U0C1_TRBSCR_CSTBI	SET	0
U0C1_TRBSCR_CTBERI	SET	0
U0C1_TRBSCR_FLUSHRB	SET	0
U0C1_TRBSCR_FLUSHTB	SET	0

; Transmit / Receive Buffer Status Reg H
U0C1_TRBSRH_RBFLVL	SET	0
U0C1_TRBSRH_TBFLVL	SET	0

; Transmit / Receive Buffer Status Reg. L
U0C1_TRBSRL_ARBI	SET	0
U0C1_TRBSRL_RBERI	SET	0
U0C1_TRBSRL_RBUS	SET	0
U0C1_TRBSRL_REMPTY	SET	0
U0C1_TRBSRL_RFULL	SET	0
U0C1_TRBSRL_SRBI	SET	0
U0C1_TRBSRL_STBI	SET	0
U0C1_TRBSRL_TBERI	SET	0
U0C1_TRBSRL_TBUS	SET	0
U0C1_TRBSRL_TEMPTY	SET	0
U0C1_TRBSRL_TFULL	SET	0

; USIC Interrupt Control Reg. 0
U1C0_0IC_GLVL	SET	0
U1C0_0IC_GPX	SET	0
U1C0_0IC_IE	SET	0
U1C0_0IC_ILVL	SET	0
U1C0_0IC_IR	SET	0

; USIC Interrupt Control Reg. 1
U1C0_1IC_GLVL	SET	0
U1C0_1IC_GPX	SET	0
U1C0_1IC_IE	SET	0
U1C0_1IC_ILVL	SET	0
U1C0_1IC_IR	SET	0

; USIC Interrupt Control Reg. 2
U1C0_2IC_GLVL	SET	0
U1C0_2IC_GPX	SET	0
U1C0_2IC_IE	SET	0
U1C0_2IC_ILVL	SET	0
U1C0_2IC_IR	SET	0

; Baud Rate Generator Register H
U1C0_BRGH_MCLKCFG	SET	0
U1C0_BRGH_PDIV	SET	0
U1C0_BRGH_SCLKCFG	SET	0

; Baud Rate Generator Register L
U1C0_BRGL_CLKSEL	SET	0
U1C0_BRGL_CTQSEL	SET	0
U1C0_BRGL_DCTQ	SET	0
U1C0_BRGL_PCTQ	SET	0
U1C0_BRGL_PPPEN	SET	0
U1C0_BRGL_TMEN	SET	0

; Bypass Control Register H
U1C0_BYPCRH_BSELO	SET	0

; Bypass Control Register L
U1C0_BYPCRL_BDEN	SET	0
U1C0_BYPCRL_BDSSM	SET	0
U1C0_BYPCRL_BDV	SET	0
U1C0_BYPCRL_BDVTR	SET	0
U1C0_BYPCRL_BPRIO	SET	0
U1C0_BYPCRL_BWLE	SET	0

; Bypass Data Register
U1C0_BYP_BDATA	SET	0

; Channel Configuration Register
U1C0_CCFG_ASC	SET	0
U1C0_CCFG_IIC	SET	0
U1C0_CCFG_IIS	SET	0
U1C0_CCFG_RB	SET	0
U1C0_CCFG_SSC	SET	0
U1C0_CCFG_TB	SET	0
U1C0_CCFG_WREN	SET	0

; Channel Control Register
U1C0_CCR_AIEN	SET	0
U1C0_CCR_DLIEN	SET	0
U1C0_CCR_MODE	SET	0
U1C0_CCR_PM	SET	0
U1C0_CCR_RIEN	SET	0
U1C0_CCR_RSIEN	SET	0
U1C0_CCR_TBIEN	SET	0
U1C0_CCR_TSIEN	SET	0

; I0put Control Register n
U1C0_DX0CR_CM	SET	0
U1C0_DX0CR_DFEN	SET	0
U1C0_DX0CR_DPOL	SET	0
U1C0_DX0CR_DSEL	SET	0
U1C0_DX0CR_DSEN	SET	0
U1C0_DX0CR_DXS	SET	0
U1C0_DX0CR_INSW	SET	0
U1C0_DX0CR_SFEN	SET	0
U1C0_DX0CR_SFSEL	SET	0

; I1put Control Register n
U1C0_DX1CR_CM	SET	0
U1C0_DX1CR_DFEN	SET	0
U1C0_DX1CR_DPOL	SET	0
U1C0_DX1CR_DSEL	SET	0
U1C0_DX1CR_DSEN	SET	0
U1C0_DX1CR_DXS	SET	0
U1C0_DX1CR_INSW	SET	0
U1C0_DX1CR_SFEN	SET	0
U1C0_DX1CR_SFSEL	SET	0

; I2put Control Register n
U1C0_DX2CR_CM	SET	0
U1C0_DX2CR_DFEN	SET	0
U1C0_DX2CR_DPOL	SET	0
U1C0_DX2CR_DSEL	SET	0
U1C0_DX2CR_DSEN	SET	0
U1C0_DX2CR_DXS	SET	0
U1C0_DX2CR_INSW	SET	0
U1C0_DX2CR_SFEN	SET	0
U1C0_DX2CR_SFSEL	SET	0

; Error Detection and Correction Test Register H
U1C0_EDCRH_ECCR	SET	0
U1C0_EDCRH_SBERR	SET	0

; Error Detection and Correction Test Register L
U1C0_EDCRL_ECCW	SET	0
U1C0_EDCRL_EDCDIS	SET	0

; Fractional Divider Register H
U1C0_FDRH_DISCLK	SET	0
U1C0_FDRH_ENHW	SET	0
U1C0_FDRH_RESULT	SET	0

; Fractional Divider Register L
U1C0_FDRL_DM	SET	0
U1C0_FDRL_STEP	SET	0

; Flag Modification Register H
U1C0_FMRH_SIO0	SET	0
U1C0_FMRH_SIO1	SET	0
U1C0_FMRH_SIO2	SET	0
U1C0_FMRH_SIO3	SET	0

; Flag Modification Register L
U1C0_FMRL_ATVC	SET	0
U1C0_FMRL_CRDV0	SET	0
U1C0_FMRL_CRDV1	SET	0
U1C0_FMRL_MTDV	SET	0

; Transmit FIFO Input Location 00
U1C0_IN00_TDATA	SET	0

; Transmit FIFO Input Location 01
U1C0_IN01_TDATA	SET	0

; Transmit FIFO Input Location 02
U1C0_IN02_TDATA	SET	0

; Transmit FIFO Input Location 03
U1C0_IN03_TDATA	SET	0

; Transmit FIFO Input Location 04
U1C0_IN04_TDATA	SET	0

; Transmit FIFO Input Location 05
U1C0_IN05_TDATA	SET	0

; Transmit FIFO Input Location 06
U1C0_IN06_TDATA	SET	0

; Transmit FIFO Input Location 07
U1C0_IN07_TDATA	SET	0

; Transmit FIFO Input Location 08
U1C0_IN08_TDATA	SET	0

; Transmit FIFO Input Location 09
U1C0_IN09_TDATA	SET	0

; Transmit FIFO Input Location 10
U1C0_IN10_TDATA	SET	0

; Transmit FIFO Input Location 11
U1C0_IN11_TDATA	SET	0

; Transmit FIFO Input Location 12
U1C0_IN12_TDATA	SET	0

; Transmit FIFO Input Location 13
U1C0_IN13_TDATA	SET	0

; Transmit FIFO Input Location 14
U1C0_IN14_TDATA	SET	0

; Transmit FIFO Input Location 15
U1C0_IN15_TDATA	SET	0

; Transmit FIFO Input Location 16
U1C0_IN16_TDATA	SET	0

; Transmit FIFO Input Location 17
U1C0_IN17_TDATA	SET	0

; Transmit FIFO Input Location 18
U1C0_IN18_TDATA	SET	0

; Transmit FIFO Input Location 19
U1C0_IN19_TDATA	SET	0

; Transmit FIFO Input Location 20
U1C0_IN20_TDATA	SET	0

; Transmit FIFO Input Location 21
U1C0_IN21_TDATA	SET	0

; Transmit FIFO Input Location 22
U1C0_IN22_TDATA	SET	0

; Transmit FIFO Input Location 23
U1C0_IN23_TDATA	SET	0

; Transmit FIFO Input Location 24
U1C0_IN24_TDATA	SET	0

; Transmit FIFO Input Location 25
U1C0_IN25_TDATA	SET	0

; Transmit FIFO Input Location 26
U1C0_IN26_TDATA	SET	0

; Transmit FIFO Input Location 27
U1C0_IN27_TDATA	SET	0

; Transmit FIFO Input Location 28
U1C0_IN28_TDATA	SET	0

; Transmit FIFO Input Location 29
U1C0_IN29_TDATA	SET	0

; Transmit FIFO Input Location 30
U1C0_IN30_TDATA	SET	0

; Transmit FIFO Input Location 31
U1C0_IN31_TDATA	SET	0

; Interrupt Node Pointer Register H
U1C0_INPRH_PINP	SET	0

; Interrupt Node Pointer Register L
U1C0_INPRL_AINP	SET	0
U1C0_INPRL_RINP	SET	0
U1C0_INPRL_TBINP	SET	0
U1C0_INPRL_TSINP	SET	0

; Kernel State Configuration Register
U1C0_KSCFG_ACK	SET	0
U1C0_KSCFG_BPCOM	SET	0
U1C0_KSCFG_BPMODEN	SET	0
U1C0_KSCFG_BPNOM	SET	0
U1C0_KSCFG_BPSUM	SET	0
U1C0_KSCFG_COMCFG	SET	0
U1C0_KSCFG_ERR	SET	0
U1C0_KSCFG_MODEN	SET	0
U1C0_KSCFG_NOMCFG	SET	0
U1C0_KSCFG_SUMCFG	SET	0

; Receiver Buffer Output Register H for Debugger
U1C0_OUTDRH_RCI	SET	0

; Receiver Buffer Output Register L for Debugger
U1C0_OUTDRL_DSR	SET	0

; Receiver Buffer Output Register H
U1C0_OUTRH_RCI	SET	0

; Receiver Buffer Output Register L
U1C0_OUTRL_DSR	SET	0

; Protocol Control Register H
U1C0_PCRH_CTR16	SET	0
U1C0_PCRH_CTR17	SET	0
U1C0_PCRH_CTR18	SET	0
U1C0_PCRH_CTR19	SET	0
U1C0_PCRH_CTR20	SET	0
U1C0_PCRH_CTR21	SET	0
U1C0_PCRH_CTR22	SET	0
U1C0_PCRH_CTR23	SET	0
U1C0_PCRH_CTR24	SET	0
U1C0_PCRH_CTR25	SET	0
U1C0_PCRH_CTR26	SET	0
U1C0_PCRH_CTR27	SET	0
U1C0_PCRH_CTR28	SET	0
U1C0_PCRH_CTR29	SET	0
U1C0_PCRH_CTR30	SET	0
U1C0_PCRH_CTR31	SET	0

; Protocol Control Register L
U1C0_PCRL_CTR0	SET	0
U1C0_PCRL_CTR1	SET	0
U1C0_PCRL_CTR10	SET	0
U1C0_PCRL_CTR11	SET	0
U1C0_PCRL_CTR12	SET	0
U1C0_PCRL_CTR13	SET	0
U1C0_PCRL_CTR14	SET	0
U1C0_PCRL_CTR15	SET	0
U1C0_PCRL_CTR2	SET	0
U1C0_PCRL_CTR3	SET	0
U1C0_PCRL_CTR4	SET	0
U1C0_PCRL_CTR5	SET	0
U1C0_PCRL_CTR6	SET	0
U1C0_PCRL_CTR7	SET	0
U1C0_PCRL_CTR8	SET	0
U1C0_PCRL_CTR9	SET	0

; Protocol Status Clear Register
U1C0_PSCR_CAIF	SET	0
U1C0_PSCR_CDLIF	SET	0
U1C0_PSCR_CRIF	SET	0
U1C0_PSCR_CRSIF	SET	0
U1C0_PSCR_CST0	SET	0
U1C0_PSCR_CST1	SET	0
U1C0_PSCR_CST2	SET	0
U1C0_PSCR_CST3	SET	0
U1C0_PSCR_CST4	SET	0
U1C0_PSCR_CST5	SET	0
U1C0_PSCR_CST6	SET	0
U1C0_PSCR_CST7	SET	0
U1C0_PSCR_CST8	SET	0
U1C0_PSCR_CST9	SET	0
U1C0_PSCR_CTBIF	SET	0
U1C0_PSCR_CTSIF	SET	0

; Protocol Status Register
U1C0_PSR_AIF	SET	0
U1C0_PSR_DLIF	SET	0
U1C0_PSR_RIF	SET	0
U1C0_PSR_RSIF	SET	0
U1C0_PSR_ST0	SET	0
U1C0_PSR_ST1	SET	0
U1C0_PSR_ST2	SET	0
U1C0_PSR_ST3	SET	0
U1C0_PSR_ST4	SET	0
U1C0_PSR_ST5	SET	0
U1C0_PSR_ST6	SET	0
U1C0_PSR_ST7	SET	0
U1C0_PSR_ST8	SET	0
U1C0_PSR_ST9	SET	0
U1C0_PSR_TBIF	SET	0
U1C0_PSR_TSIF	SET	0

; Receiver Buffer Control Register H
U1C0_RBCTRH_ARBIEN	SET	0
U1C0_RBCTRH_ARBINP	SET	0
U1C0_RBCTRH_LOF	SET	0
U1C0_RBCTRH_RBERIEN	SET	0
U1C0_RBCTRH_RCIM	SET	0
U1C0_RBCTRH_RNM	SET	0
U1C0_RBCTRH_SIZE	SET	0
U1C0_RBCTRH_SRBIEN	SET	0
U1C0_RBCTRH_SRBINP	SET	0

; Receiver Buffer Control Register L
U1C0_RBCTRL_DPTR	SET	0
U1C0_RBCTRL_LIMIT	SET	0

; Receiver Buffer 01 Status Register H
U1C0_RBUF01SRH_DS1	SET	0
U1C0_RBUF01SRH_PAR1	SET	0
U1C0_RBUF01SRH_PERR1	SET	0
U1C0_RBUF01SRH_RDV10	SET	0
U1C0_RBUF01SRH_RDV11	SET	0
U1C0_RBUF01SRH_SOF1	SET	0
U1C0_RBUF01SRH_WLEN1	SET	0

; Receiver Buffer 01 Status Register L
U1C0_RBUF01SRL_DS0	SET	0
U1C0_RBUF01SRL_PAR0	SET	0
U1C0_RBUF01SRL_PERR0	SET	0
U1C0_RBUF01SRL_RDV00	SET	0
U1C0_RBUF01SRL_RDV01	SET	0
U1C0_RBUF01SRL_SOF0	SET	0
U1C0_RBUF01SRL_WLEN0	SET	0

; Receiver Buffer Register 0
U1C0_RBUF0_DSR0	SET	0

; Receiver Buffer Register 1
U1C0_RBUF1_DSR1	SET	0

; Receiver Buffer Reg. for Debugger
U1C0_RBUFD_DSR	SET	0

; Receiver Buffer Status Register
U1C0_RBUFSR_DS	SET	0
U1C0_RBUFSR_PAR	SET	0
U1C0_RBUFSR_PERR	SET	0
U1C0_RBUFSR_RDV0	SET	0
U1C0_RBUFSR_RDV1	SET	0
U1C0_RBUFSR_SOF	SET	0
U1C0_RBUFSR_WLEN	SET	0

; Receiver Buffer Register
U1C0_RBUF_DSR	SET	0

; Shift Control Register H
U1C0_SCTRH_FLE	SET	0
U1C0_SCTRH_WLE	SET	0

; Shift Control Register L
U1C0_SCTRL_DOCFG	SET	0
U1C0_SCTRL_PDL	SET	0
U1C0_SCTRL_SDIR	SET	0
U1C0_SCTRL_TRM	SET	0

; Transmitter Buffer Control Reg. H
U1C0_TBCTRH_ATBINP	SET	0
U1C0_TBCTRH_LOF	SET	0
U1C0_TBCTRH_SIZE	SET	0
U1C0_TBCTRH_STBIEN	SET	0
U1C0_TBCTRH_STBINP	SET	0
U1C0_TBCTRH_TBERIEN	SET	0

; Transmitter Buffer Control Reg. L
U1C0_TBCTRL_DPTR	SET	0
U1C0_TBCTRL_LIMIT	SET	0

; Transmit Buffer Location 00
U1C0_TBUF00_TDATA	SET	0

; Transmit Buffer Location 01
U1C0_TBUF01_TDATA	SET	0

; Transmit Buffer Location 02
U1C0_TBUF02_TDATA	SET	0

; Transmit Buffer Location 03
U1C0_TBUF03_TDATA	SET	0

; Transmit Buffer Location 04
U1C0_TBUF04_TDATA	SET	0

; Transmit Buffer Location 05
U1C0_TBUF05_TDATA	SET	0

; Transmit Buffer Location 06
U1C0_TBUF06_TDATA	SET	0

; Transmit Buffer Location 07
U1C0_TBUF07_TDATA	SET	0

; Transmit Buffer Location 08
U1C0_TBUF08_TDATA	SET	0

; Transmit Buffer Location 09
U1C0_TBUF09_TDATA	SET	0

; Transmit Buffer Location 10
U1C0_TBUF10_TDATA	SET	0

; Transmit Buffer Location 11
U1C0_TBUF11_TDATA	SET	0

; Transmit Buffer Location 12
U1C0_TBUF12_TDATA	SET	0

; Transmit Buffer Location 13
U1C0_TBUF13_TDATA	SET	0

; Transmit Buffer Location 14
U1C0_TBUF14_TDATA	SET	0

; Transmit Buffer Location 15
U1C0_TBUF15_TDATA	SET	0

; Transmit Buffer Location 16
U1C0_TBUF16_TDATA	SET	0

; Transmit Buffer Location 17
U1C0_TBUF17_TDATA	SET	0

; Transmit Buffer Location 18
U1C0_TBUF18_TDATA	SET	0

; Transmit Buffer Location 19
U1C0_TBUF19_TDATA	SET	0

; Transmit Buffer Location 20
U1C0_TBUF20_TDATA	SET	0

; Transmit Buffer Location 21
U1C0_TBUF21_TDATA	SET	0

; Transmit Buffer Location 22
U1C0_TBUF22_TDATA	SET	0

; Transmit Buffer Location 23
U1C0_TBUF23_TDATA	SET	0

; Transmit Buffer Location 24
U1C0_TBUF24_TDATA	SET	0

; Transmit Buffer Location 25
U1C0_TBUF25_TDATA	SET	0

; Transmit Buffer Location 26
U1C0_TBUF26_TDATA	SET	0

; Transmit Buffer Location 27
U1C0_TBUF27_TDATA	SET	0

; Transmit Buffer Location 28
U1C0_TBUF28_TDATA	SET	0

; Transmit Buffer Location 29
U1C0_TBUF29_TDATA	SET	0

; Transmit Buffer Location 30
U1C0_TBUF30_TDATA	SET	0

; Transmit Buffer Location 31
U1C0_TBUF31_TDATA	SET	0

; Transmit Control/Status Register H
U1C0_TCSRH_TE	SET	0
U1C0_TCSRH_TSOF	SET	0
U1C0_TCSRH_TV	SET	0
U1C0_TCSRH_TVC	SET	0

; Transmit Control/Status Register L
U1C0_TCSRL_EOF	SET	0
U1C0_TCSRL_FLEMD	SET	0
U1C0_TCSRL_SELMD	SET	0
U1C0_TCSRL_SOF	SET	0
U1C0_TCSRL_TDEN	SET	0
U1C0_TCSRL_TDSSM	SET	0
U1C0_TCSRL_TDV	SET	0
U1C0_TCSRL_TDVTR	SET	0
U1C0_TCSRL_WA	SET	0
U1C0_TCSRL_WAMD	SET	0
U1C0_TCSRL_WLEMD	SET	0

; Transmit / Receive Buffer Pointer Reg H
U1C0_TRBPTRH_RDIPTR	SET	0
U1C0_TRBPTRH_RDOPTR	SET	0

; Transmit / Receive Buffer Pointer Reg L
U1C0_TRBPTRL_TDIPTR	SET	0
U1C0_TRBPTRL_TDOPTR	SET	0

; Transmit / Receive Buffer Status Clear Reg
U1C0_TRBSCR_CARBI	SET	0
U1C0_TRBSCR_CBDV	SET	0
U1C0_TRBSCR_CRBERI	SET	0
U1C0_TRBSCR_CSRBI	SET	0
U1C0_TRBSCR_CSTBI	SET	0
U1C0_TRBSCR_CTBERI	SET	0
U1C0_TRBSCR_FLUSHRB	SET	0
U1C0_TRBSCR_FLUSHTB	SET	0

; Transmit / Receive Buffer Status Reg H
U1C0_TRBSRH_RBFLVL	SET	0
U1C0_TRBSRH_TBFLVL	SET	0

; Transmit / Receive Buffer Status Reg. L
U1C0_TRBSRL_ARBI	SET	0
U1C0_TRBSRL_RBERI	SET	0
U1C0_TRBSRL_RBUS	SET	0
U1C0_TRBSRL_REMPTY	SET	0
U1C0_TRBSRL_RFULL	SET	0
U1C0_TRBSRL_SRBI	SET	0
U1C0_TRBSRL_STBI	SET	0
U1C0_TRBSRL_TBERI	SET	0
U1C0_TRBSRL_TBUS	SET	0
U1C0_TRBSRL_TEMPTY	SET	0
U1C0_TRBSRL_TFULL	SET	0

; USIC Interrupt Control Reg. 0
U1C1_0IC_GLVL	SET	0
U1C1_0IC_GPX	SET	0
U1C1_0IC_IE	SET	0
U1C1_0IC_ILVL	SET	0
U1C1_0IC_IR	SET	0

; USIC Interrupt Control Reg. 1
U1C1_1IC_GLVL	SET	0
U1C1_1IC_GPX	SET	0
U1C1_1IC_IE	SET	0
U1C1_1IC_ILVL	SET	0
U1C1_1IC_IR	SET	0

; USIC Interrupt Control Reg. 2
U1C1_2IC_GLVL	SET	0
U1C1_2IC_GPX	SET	0
U1C1_2IC_IE	SET	0
U1C1_2IC_ILVL	SET	0
U1C1_2IC_IR	SET	0

; Baud Rate Generator Register H
U1C1_BRGH_MCLKCFG	SET	0
U1C1_BRGH_PDIV	SET	0
U1C1_BRGH_SCLKCFG	SET	0

; Baud Rate Generator Register L
U1C1_BRGL_CLKSEL	SET	0
U1C1_BRGL_CTQSEL	SET	0
U1C1_BRGL_DCTQ	SET	0
U1C1_BRGL_PCTQ	SET	0
U1C1_BRGL_PPPEN	SET	0
U1C1_BRGL_TMEN	SET	0

; Bypass Control Register H
U1C1_BYPCRH_BSELO	SET	0

; Bypass Control Register L
U1C1_BYPCRL_BDEN	SET	0
U1C1_BYPCRL_BDSSM	SET	0
U1C1_BYPCRL_BDV	SET	0
U1C1_BYPCRL_BDVTR	SET	0
U1C1_BYPCRL_BPRIO	SET	0
U1C1_BYPCRL_BWLE	SET	0

; Bypass Data Register
U1C1_BYP_BDATA	SET	0

; Channel Configuration Register
U1C1_CCFG_ASC	SET	0
U1C1_CCFG_IIC	SET	0
U1C1_CCFG_IIS	SET	0
U1C1_CCFG_RB	SET	0
U1C1_CCFG_SSC	SET	0
U1C1_CCFG_TB	SET	0
U1C1_CCFG_WREN	SET	0

; Channel Control Register
U1C1_CCR_AIEN	SET	0
U1C1_CCR_DLIEN	SET	0
U1C1_CCR_MODE	SET	0
U1C1_CCR_PM	SET	0
U1C1_CCR_RIEN	SET	0
U1C1_CCR_RSIEN	SET	0
U1C1_CCR_TBIEN	SET	0
U1C1_CCR_TSIEN	SET	0

; I0put Control Register n
U1C1_DX0CR_CM	SET	0
U1C1_DX0CR_DFEN	SET	0
U1C1_DX0CR_DPOL	SET	0
U1C1_DX0CR_DSEL	SET	0
U1C1_DX0CR_DSEN	SET	0
U1C1_DX0CR_DXS	SET	0
U1C1_DX0CR_INSW	SET	0
U1C1_DX0CR_SFEN	SET	0
U1C1_DX0CR_SFSEL	SET	0

; I1put Control Register n
U1C1_DX1CR_CM	SET	0
U1C1_DX1CR_DFEN	SET	0
U1C1_DX1CR_DPOL	SET	0
U1C1_DX1CR_DSEL	SET	0
U1C1_DX1CR_DSEN	SET	0
U1C1_DX1CR_DXS	SET	0
U1C1_DX1CR_INSW	SET	0
U1C1_DX1CR_SFEN	SET	0
U1C1_DX1CR_SFSEL	SET	0

; I2put Control Register n
U1C1_DX2CR_CM	SET	0
U1C1_DX2CR_DFEN	SET	0
U1C1_DX2CR_DPOL	SET	0
U1C1_DX2CR_DSEL	SET	0
U1C1_DX2CR_DSEN	SET	0
U1C1_DX2CR_DXS	SET	0
U1C1_DX2CR_INSW	SET	0
U1C1_DX2CR_SFEN	SET	0
U1C1_DX2CR_SFSEL	SET	0

; Error Detection and Correction Test Register H
U1C1_EDCRH_ECCR	SET	0
U1C1_EDCRH_SBERR	SET	0

; Error Detection and Correction Test Register L
U1C1_EDCRL_ECCW	SET	0
U1C1_EDCRL_EDCDIS	SET	0

; Fractional Divider Register H
U1C1_FDRH_DISCLK	SET	0
U1C1_FDRH_ENHW	SET	0
U1C1_FDRH_RESULT	SET	0

; Fractional Divider Register L
U1C1_FDRL_DM	SET	0
U1C1_FDRL_STEP	SET	0

; Flag Modification Register H
U1C1_FMRH_SIO0	SET	0
U1C1_FMRH_SIO1	SET	0
U1C1_FMRH_SIO2	SET	0
U1C1_FMRH_SIO3	SET	0

; Flag Modification Register L
U1C1_FMRL_ATVC	SET	0
U1C1_FMRL_CRDV0	SET	0
U1C1_FMRL_CRDV1	SET	0
U1C1_FMRL_MTDV	SET	0

; Transmit FIFO Input Location 00
U1C1_IN00_TDATA	SET	0

; Transmit FIFO Input Location 01
U1C1_IN01_TDATA	SET	0

; Transmit FIFO Input Location 02
U1C1_IN02_TDATA	SET	0

; Transmit FIFO Input Location 03
U1C1_IN03_TDATA	SET	0

; Transmit FIFO Input Location 04
U1C1_IN04_TDATA	SET	0

; Transmit FIFO Input Location 05
U1C1_IN05_TDATA	SET	0

; Transmit FIFO Input Location 06
U1C1_IN06_TDATA	SET	0

; Transmit FIFO Input Location 07
U1C1_IN07_TDATA	SET	0

; Transmit FIFO Input Location 08
U1C1_IN08_TDATA	SET	0

; Transmit FIFO Input Location 09
U1C1_IN09_TDATA	SET	0

; Transmit FIFO Input Location 10
U1C1_IN10_TDATA	SET	0

; Transmit FIFO Input Location 11
U1C1_IN11_TDATA	SET	0

; Transmit FIFO Input Location 12
U1C1_IN12_TDATA	SET	0

; Transmit FIFO Input Location 13
U1C1_IN13_TDATA	SET	0

; Transmit FIFO Input Location 14
U1C1_IN14_TDATA	SET	0

; Transmit FIFO Input Location 15
U1C1_IN15_TDATA	SET	0

; Transmit FIFO Input Location 16
U1C1_IN16_TDATA	SET	0

; Transmit FIFO Input Location 17
U1C1_IN17_TDATA	SET	0

; Transmit FIFO Input Location 18
U1C1_IN18_TDATA	SET	0

; Transmit FIFO Input Location 19
U1C1_IN19_TDATA	SET	0

; Transmit FIFO Input Location 20
U1C1_IN20_TDATA	SET	0

; Transmit FIFO Input Location 21
U1C1_IN21_TDATA	SET	0

; Transmit FIFO Input Location 22
U1C1_IN22_TDATA	SET	0

; Transmit FIFO Input Location 23
U1C1_IN23_TDATA	SET	0

; Transmit FIFO Input Location 24
U1C1_IN24_TDATA	SET	0

; Transmit FIFO Input Location 25
U1C1_IN25_TDATA	SET	0

; Transmit FIFO Input Location 26
U1C1_IN26_TDATA	SET	0

; Transmit FIFO Input Location 27
U1C1_IN27_TDATA	SET	0

; Transmit FIFO Input Location 28
U1C1_IN28_TDATA	SET	0

; Transmit FIFO Input Location 29
U1C1_IN29_TDATA	SET	0

; Transmit FIFO Input Location 30
U1C1_IN30_TDATA	SET	0

; Transmit FIFO Input Location 31
U1C1_IN31_TDATA	SET	0

; Interrupt Node Pointer Register H
U1C1_INPRH_PINP	SET	0

; Interrupt Node Pointer Register L
U1C1_INPRL_AINP	SET	0
U1C1_INPRL_RINP	SET	0
U1C1_INPRL_TBINP	SET	0
U1C1_INPRL_TSINP	SET	0

; Kernel State Configuration Register
U1C1_KSCFG_ACK	SET	0
U1C1_KSCFG_BPCOM	SET	0
U1C1_KSCFG_BPMODEN	SET	0
U1C1_KSCFG_BPNOM	SET	0
U1C1_KSCFG_BPSUM	SET	0
U1C1_KSCFG_COMCFG	SET	0
U1C1_KSCFG_ERR	SET	0
U1C1_KSCFG_MODEN	SET	0
U1C1_KSCFG_NOMCFG	SET	0
U1C1_KSCFG_SUMCFG	SET	0

; Receiver Buffer Output Register H for Debugger
U1C1_OUTDRH_RCI	SET	0

; Receiver Buffer Output Register L for Debugger
U1C1_OUTDRL_DSR	SET	0

; Receiver Buffer Output Register H
U1C1_OUTRH_RCI	SET	0

; Receiver Buffer Output Register L
U1C1_OUTRL_DSR	SET	0

; Protocol Control Register H
U1C1_PCRH_CTR16	SET	0
U1C1_PCRH_CTR17	SET	0
U1C1_PCRH_CTR18	SET	0
U1C1_PCRH_CTR19	SET	0
U1C1_PCRH_CTR20	SET	0
U1C1_PCRH_CTR21	SET	0
U1C1_PCRH_CTR22	SET	0
U1C1_PCRH_CTR23	SET	0
U1C1_PCRH_CTR24	SET	0
U1C1_PCRH_CTR25	SET	0
U1C1_PCRH_CTR26	SET	0
U1C1_PCRH_CTR27	SET	0
U1C1_PCRH_CTR28	SET	0
U1C1_PCRH_CTR29	SET	0
U1C1_PCRH_CTR30	SET	0
U1C1_PCRH_CTR31	SET	0

; Protocol Control Register L
U1C1_PCRL_CTR0	SET	0
U1C1_PCRL_CTR1	SET	0
U1C1_PCRL_CTR10	SET	0
U1C1_PCRL_CTR11	SET	0
U1C1_PCRL_CTR12	SET	0
U1C1_PCRL_CTR13	SET	0
U1C1_PCRL_CTR14	SET	0
U1C1_PCRL_CTR15	SET	0
U1C1_PCRL_CTR2	SET	0
U1C1_PCRL_CTR3	SET	0
U1C1_PCRL_CTR4	SET	0
U1C1_PCRL_CTR5	SET	0
U1C1_PCRL_CTR6	SET	0
U1C1_PCRL_CTR7	SET	0
U1C1_PCRL_CTR8	SET	0
U1C1_PCRL_CTR9	SET	0

; Protocol Status Clear Register
U1C1_PSCR_CAIF	SET	0
U1C1_PSCR_CDLIF	SET	0
U1C1_PSCR_CRIF	SET	0
U1C1_PSCR_CRSIF	SET	0
U1C1_PSCR_CST0	SET	0
U1C1_PSCR_CST1	SET	0
U1C1_PSCR_CST2	SET	0
U1C1_PSCR_CST3	SET	0
U1C1_PSCR_CST4	SET	0
U1C1_PSCR_CST5	SET	0
U1C1_PSCR_CST6	SET	0
U1C1_PSCR_CST7	SET	0
U1C1_PSCR_CST8	SET	0
U1C1_PSCR_CST9	SET	0
U1C1_PSCR_CTBIF	SET	0
U1C1_PSCR_CTSIF	SET	0

; Protocol Status Register
U1C1_PSR_AIF	SET	0
U1C1_PSR_DLIF	SET	0
U1C1_PSR_RIF	SET	0
U1C1_PSR_RSIF	SET	0
U1C1_PSR_ST0	SET	0
U1C1_PSR_ST1	SET	0
U1C1_PSR_ST2	SET	0
U1C1_PSR_ST3	SET	0
U1C1_PSR_ST4	SET	0
U1C1_PSR_ST5	SET	0
U1C1_PSR_ST6	SET	0
U1C1_PSR_ST7	SET	0
U1C1_PSR_ST8	SET	0
U1C1_PSR_ST9	SET	0
U1C1_PSR_TBIF	SET	0
U1C1_PSR_TSIF	SET	0

; Receiver Buffer Control Register H
U1C1_RBCTRH_ARBIEN	SET	0
U1C1_RBCTRH_ARBINP	SET	0
U1C1_RBCTRH_LOF	SET	0
U1C1_RBCTRH_RBERIEN	SET	0
U1C1_RBCTRH_RCIM	SET	0
U1C1_RBCTRH_RNM	SET	0
U1C1_RBCTRH_SIZE	SET	0
U1C1_RBCTRH_SRBIEN	SET	0
U1C1_RBCTRH_SRBINP	SET	0

; Receiver Buffer Control Register L
U1C1_RBCTRL_DPTR	SET	0
U1C1_RBCTRL_LIMIT	SET	0

; Receiver Buffer 01 Status Register H
U1C1_RBUF01SRH_DS1	SET	0
U1C1_RBUF01SRH_PAR1	SET	0
U1C1_RBUF01SRH_PERR1	SET	0
U1C1_RBUF01SRH_RDV10	SET	0
U1C1_RBUF01SRH_RDV11	SET	0
U1C1_RBUF01SRH_SOF1	SET	0
U1C1_RBUF01SRH_WLEN1	SET	0

; Receiver Buffer 01 Status Register L
U1C1_RBUF01SRL_DS0	SET	0
U1C1_RBUF01SRL_PAR0	SET	0
U1C1_RBUF01SRL_PERR0	SET	0
U1C1_RBUF01SRL_RDV00	SET	0
U1C1_RBUF01SRL_RDV01	SET	0
U1C1_RBUF01SRL_SOF0	SET	0
U1C1_RBUF01SRL_WLEN0	SET	0

; Receiver Buffer Register 0
U1C1_RBUF0_DSR0	SET	0

; Receiver Buffer Register 1
U1C1_RBUF1_DSR1	SET	0

; Receiver Buffer Reg. for Debugger
U1C1_RBUFD_DSR	SET	0

; Receiver Buffer Status Register
U1C1_RBUFSR_DS	SET	0
U1C1_RBUFSR_PAR	SET	0
U1C1_RBUFSR_PERR	SET	0
U1C1_RBUFSR_RDV0	SET	0
U1C1_RBUFSR_RDV1	SET	0
U1C1_RBUFSR_SOF	SET	0
U1C1_RBUFSR_WLEN	SET	0

; Receiver Buffer Register
U1C1_RBUF_DSR	SET	0

; Shift Control Register H
U1C1_SCTRH_FLE	SET	0
U1C1_SCTRH_WLE	SET	0

; Shift Control Register L
U1C1_SCTRL_DOCFG	SET	0
U1C1_SCTRL_PDL	SET	0
U1C1_SCTRL_SDIR	SET	0
U1C1_SCTRL_TRM	SET	0

; Transmitter Buffer Control Reg. H
U1C1_TBCTRH_ATBINP	SET	0
U1C1_TBCTRH_LOF	SET	0
U1C1_TBCTRH_SIZE	SET	0
U1C1_TBCTRH_STBIEN	SET	0
U1C1_TBCTRH_STBINP	SET	0
U1C1_TBCTRH_TBERIEN	SET	0

; Transmitter Buffer Control Reg. L
U1C1_TBCTRL_DPTR	SET	0
U1C1_TBCTRL_LIMIT	SET	0

; Transmit Buffer Location 00
U1C1_TBUF00_TDATA	SET	0

; Transmit Buffer Location 01
U1C1_TBUF01_TDATA	SET	0

; Transmit Buffer Location 02
U1C1_TBUF02_TDATA	SET	0

; Transmit Buffer Location 03
U1C1_TBUF03_TDATA	SET	0

; Transmit Buffer Location 04
U1C1_TBUF04_TDATA	SET	0

; Transmit Buffer Location 05
U1C1_TBUF05_TDATA	SET	0

; Transmit Buffer Location 06
U1C1_TBUF06_TDATA	SET	0

; Transmit Buffer Location 07
U1C1_TBUF07_TDATA	SET	0

; Transmit Buffer Location 08
U1C1_TBUF08_TDATA	SET	0

; Transmit Buffer Location 09
U1C1_TBUF09_TDATA	SET	0

; Transmit Buffer Location 10
U1C1_TBUF10_TDATA	SET	0

; Transmit Buffer Location 11
U1C1_TBUF11_TDATA	SET	0

; Transmit Buffer Location 12
U1C1_TBUF12_TDATA	SET	0

; Transmit Buffer Location 13
U1C1_TBUF13_TDATA	SET	0

; Transmit Buffer Location 14
U1C1_TBUF14_TDATA	SET	0

; Transmit Buffer Location 15
U1C1_TBUF15_TDATA	SET	0

; Transmit Buffer Location 16
U1C1_TBUF16_TDATA	SET	0

; Transmit Buffer Location 17
U1C1_TBUF17_TDATA	SET	0

; Transmit Buffer Location 18
U1C1_TBUF18_TDATA	SET	0

; Transmit Buffer Location 19
U1C1_TBUF19_TDATA	SET	0

; Transmit Buffer Location 20
U1C1_TBUF20_TDATA	SET	0

; Transmit Buffer Location 21
U1C1_TBUF21_TDATA	SET	0

; Transmit Buffer Location 22
U1C1_TBUF22_TDATA	SET	0

; Transmit Buffer Location 23
U1C1_TBUF23_TDATA	SET	0

; Transmit Buffer Location 24
U1C1_TBUF24_TDATA	SET	0

; Transmit Buffer Location 25
U1C1_TBUF25_TDATA	SET	0

; Transmit Buffer Location 26
U1C1_TBUF26_TDATA	SET	0

; Transmit Buffer Location 27
U1C1_TBUF27_TDATA	SET	0

; Transmit Buffer Location 28
U1C1_TBUF28_TDATA	SET	0

; Transmit Buffer Location 29
U1C1_TBUF29_TDATA	SET	0

; Transmit Buffer Location 30
U1C1_TBUF30_TDATA	SET	0

; Transmit Buffer Location 31
U1C1_TBUF31_TDATA	SET	0

; Transmit Control/Status Register H
U1C1_TCSRH_TE	SET	0
U1C1_TCSRH_TSOF	SET	0
U1C1_TCSRH_TV	SET	0
U1C1_TCSRH_TVC	SET	0

; Transmit Control/Status Register L
U1C1_TCSRL_EOF	SET	0
U1C1_TCSRL_FLEMD	SET	0
U1C1_TCSRL_SELMD	SET	0
U1C1_TCSRL_SOF	SET	0
U1C1_TCSRL_TDEN	SET	0
U1C1_TCSRL_TDSSM	SET	0
U1C1_TCSRL_TDV	SET	0
U1C1_TCSRL_TDVTR	SET	0
U1C1_TCSRL_WA	SET	0
U1C1_TCSRL_WAMD	SET	0
U1C1_TCSRL_WLEMD	SET	0

; Transmit / Receive Buffer Pointer Reg H
U1C1_TRBPTRH_RDIPTR	SET	0
U1C1_TRBPTRH_RDOPTR	SET	0

; Transmit / Receive Buffer Pointer Reg L
U1C1_TRBPTRL_TDIPTR	SET	0
U1C1_TRBPTRL_TDOPTR	SET	0

; Transmit / Receive Buffer Status Clear Reg
U1C1_TRBSCR_CARBI	SET	0
U1C1_TRBSCR_CBDV	SET	0
U1C1_TRBSCR_CRBERI	SET	0
U1C1_TRBSCR_CSRBI	SET	0
U1C1_TRBSCR_CSTBI	SET	0
U1C1_TRBSCR_CTBERI	SET	0
U1C1_TRBSCR_FLUSHRB	SET	0
U1C1_TRBSCR_FLUSHTB	SET	0

; Transmit / Receive Buffer Status Reg H
U1C1_TRBSRH_RBFLVL	SET	0
U1C1_TRBSRH_TBFLVL	SET	0

; Transmit / Receive Buffer Status Reg. L
U1C1_TRBSRL_ARBI	SET	0
U1C1_TRBSRL_RBERI	SET	0
U1C1_TRBSRL_RBUS	SET	0
U1C1_TRBSRL_REMPTY	SET	0
U1C1_TRBSRL_RFULL	SET	0
U1C1_TRBSRL_SRBI	SET	0
U1C1_TRBSRL_STBI	SET	0
U1C1_TRBSRL_TBERI	SET	0
U1C1_TRBSRL_TBUS	SET	0
U1C1_TRBSRL_TEMPTY	SET	0
U1C1_TRBSRL_TFULL	SET	0

; USIC Interrupt Control Reg. 0
U2C0_0IC_GLVL	SET	0
U2C0_0IC_GPX	SET	0
U2C0_0IC_IE	SET	0
U2C0_0IC_ILVL	SET	0
U2C0_0IC_IR	SET	0

; USIC Interrupt Control Reg. 1
U2C0_1IC_GLVL	SET	0
U2C0_1IC_GPX	SET	0
U2C0_1IC_IE	SET	0
U2C0_1IC_ILVL	SET	0
U2C0_1IC_IR	SET	0

; USIC Interrupt Control Reg. 2
U2C0_2IC_GLVL	SET	0
U2C0_2IC_GPX	SET	0
U2C0_2IC_IE	SET	0
U2C0_2IC_ILVL	SET	0
U2C0_2IC_IR	SET	0

; Baud Rate Generator Register H
U2C0_BRGH_MCLKCFG	SET	0
U2C0_BRGH_PDIV	SET	0
U2C0_BRGH_SCLKCFG	SET	0

; Baud Rate Generator Register L
U2C0_BRGL_CLKSEL	SET	0
U2C0_BRGL_CTQSEL	SET	0
U2C0_BRGL_DCTQ	SET	0
U2C0_BRGL_PCTQ	SET	0
U2C0_BRGL_PPPEN	SET	0
U2C0_BRGL_TMEN	SET	0

; Bypass Control Register H
U2C0_BYPCRH_BSELO	SET	0

; Bypass Control Register L
U2C0_BYPCRL_BDEN	SET	0
U2C0_BYPCRL_BDSSM	SET	0
U2C0_BYPCRL_BDV	SET	0
U2C0_BYPCRL_BDVTR	SET	0
U2C0_BYPCRL_BPRIO	SET	0
U2C0_BYPCRL_BWLE	SET	0

; Bypass Data Register
U2C0_BYP_BDATA	SET	0

; Channel Configuration Register
U2C0_CCFG_ASC	SET	0
U2C0_CCFG_IIC	SET	0
U2C0_CCFG_IIS	SET	0
U2C0_CCFG_RB	SET	0
U2C0_CCFG_SSC	SET	0
U2C0_CCFG_TB	SET	0
U2C0_CCFG_WREN	SET	0

; Channel Control Register
U2C0_CCR_AIEN	SET	0
U2C0_CCR_DLIEN	SET	0
U2C0_CCR_MODE	SET	0
U2C0_CCR_PM	SET	0
U2C0_CCR_RIEN	SET	0
U2C0_CCR_RSIEN	SET	0
U2C0_CCR_TBIEN	SET	0
U2C0_CCR_TSIEN	SET	0

; I0put Control Register n
U2C0_DX0CR_CM	SET	0
U2C0_DX0CR_DFEN	SET	0
U2C0_DX0CR_DPOL	SET	0
U2C0_DX0CR_DSEL	SET	0
U2C0_DX0CR_DSEN	SET	0
U2C0_DX0CR_DXS	SET	0
U2C0_DX0CR_INSW	SET	0
U2C0_DX0CR_SFEN	SET	0
U2C0_DX0CR_SFSEL	SET	0

; I1put Control Register n
U2C0_DX1CR_CM	SET	0
U2C0_DX1CR_DFEN	SET	0
U2C0_DX1CR_DPOL	SET	0
U2C0_DX1CR_DSEL	SET	0
U2C0_DX1CR_DSEN	SET	0
U2C0_DX1CR_DXS	SET	0
U2C0_DX1CR_INSW	SET	0
U2C0_DX1CR_SFEN	SET	0
U2C0_DX1CR_SFSEL	SET	0

; I2put Control Register n
U2C0_DX2CR_CM	SET	0
U2C0_DX2CR_DFEN	SET	0
U2C0_DX2CR_DPOL	SET	0
U2C0_DX2CR_DSEL	SET	0
U2C0_DX2CR_DSEN	SET	0
U2C0_DX2CR_DXS	SET	0
U2C0_DX2CR_INSW	SET	0
U2C0_DX2CR_SFEN	SET	0
U2C0_DX2CR_SFSEL	SET	0

; Error Detection and Correction Test Register H
U2C0_EDCRH_ECCR	SET	0
U2C0_EDCRH_SBERR	SET	0

; Error Detection and Correction Test Register L
U2C0_EDCRL_ECCW	SET	0
U2C0_EDCRL_EDCDIS	SET	0

; Fractional Divider Register H
U2C0_FDRH_DISCLK	SET	0
U2C0_FDRH_ENHW	SET	0
U2C0_FDRH_RESULT	SET	0

; Fractional Divider Register L
U2C0_FDRL_DM	SET	0
U2C0_FDRL_STEP	SET	0

; Flag Modification Register H
U2C0_FMRH_SIO0	SET	0
U2C0_FMRH_SIO1	SET	0
U2C0_FMRH_SIO2	SET	0
U2C0_FMRH_SIO3	SET	0

; Flag Modification Register L
U2C0_FMRL_ATVC	SET	0
U2C0_FMRL_CRDV0	SET	0
U2C0_FMRL_CRDV1	SET	0
U2C0_FMRL_MTDV	SET	0

; Transmit FIFO Input Location 00
U2C0_IN00_TDATA	SET	0

; Transmit FIFO Input Location 01
U2C0_IN01_TDATA	SET	0

; Transmit FIFO Input Location 02
U2C0_IN02_TDATA	SET	0

; Transmit FIFO Input Location 03
U2C0_IN03_TDATA	SET	0

; Transmit FIFO Input Location 04
U2C0_IN04_TDATA	SET	0

; Transmit FIFO Input Location 05
U2C0_IN05_TDATA	SET	0

; Transmit FIFO Input Location 06
U2C0_IN06_TDATA	SET	0

; Transmit FIFO Input Location 07
U2C0_IN07_TDATA	SET	0

; Transmit FIFO Input Location 08
U2C0_IN08_TDATA	SET	0

; Transmit FIFO Input Location 09
U2C0_IN09_TDATA	SET	0

; Transmit FIFO Input Location 10
U2C0_IN10_TDATA	SET	0

; Transmit FIFO Input Location 11
U2C0_IN11_TDATA	SET	0

; Transmit FIFO Input Location 12
U2C0_IN12_TDATA	SET	0

; Transmit FIFO Input Location 13
U2C0_IN13_TDATA	SET	0

; Transmit FIFO Input Location 14
U2C0_IN14_TDATA	SET	0

; Transmit FIFO Input Location 15
U2C0_IN15_TDATA	SET	0

; Transmit FIFO Input Location 16
U2C0_IN16_TDATA	SET	0

; Transmit FIFO Input Location 17
U2C0_IN17_TDATA	SET	0

; Transmit FIFO Input Location 18
U2C0_IN18_TDATA	SET	0

; Transmit FIFO Input Location 19
U2C0_IN19_TDATA	SET	0

; Transmit FIFO Input Location 20
U2C0_IN20_TDATA	SET	0

; Transmit FIFO Input Location 21
U2C0_IN21_TDATA	SET	0

; Transmit FIFO Input Location 22
U2C0_IN22_TDATA	SET	0

; Transmit FIFO Input Location 23
U2C0_IN23_TDATA	SET	0

; Transmit FIFO Input Location 24
U2C0_IN24_TDATA	SET	0

; Transmit FIFO Input Location 25
U2C0_IN25_TDATA	SET	0

; Transmit FIFO Input Location 26
U2C0_IN26_TDATA	SET	0

; Transmit FIFO Input Location 27
U2C0_IN27_TDATA	SET	0

; Transmit FIFO Input Location 28
U2C0_IN28_TDATA	SET	0

; Transmit FIFO Input Location 29
U2C0_IN29_TDATA	SET	0

; Transmit FIFO Input Location 30
U2C0_IN30_TDATA	SET	0

; Transmit FIFO Input Location 31
U2C0_IN31_TDATA	SET	0

; Interrupt Node Pointer Register H
U2C0_INPRH_PINP	SET	0

; Interrupt Node Pointer Register L
U2C0_INPRL_AINP	SET	0
U2C0_INPRL_RINP	SET	0
U2C0_INPRL_TBINP	SET	0
U2C0_INPRL_TSINP	SET	0

; Kernel State Configuration Register
U2C0_KSCFG_ACK	SET	0
U2C0_KSCFG_BPCOM	SET	0
U2C0_KSCFG_BPMODEN	SET	0
U2C0_KSCFG_BPNOM	SET	0
U2C0_KSCFG_BPSUM	SET	0
U2C0_KSCFG_COMCFG	SET	0
U2C0_KSCFG_ERR	SET	0
U2C0_KSCFG_MODEN	SET	0
U2C0_KSCFG_NOMCFG	SET	0
U2C0_KSCFG_SUMCFG	SET	0

; Receiver Buffer Output Register H for Debugger
U2C0_OUTDRH_RCI	SET	0

; Receiver Buffer Output Register L for Debugger
U2C0_OUTDRL_DSR	SET	0

; Receiver Buffer Output Register H
U2C0_OUTRH_RCI	SET	0

; Receiver Buffer Output Register L
U2C0_OUTRL_DSR	SET	0

; Protocol Control Register H
U2C0_PCRH_CTR16	SET	0
U2C0_PCRH_CTR17	SET	0
U2C0_PCRH_CTR18	SET	0
U2C0_PCRH_CTR19	SET	0
U2C0_PCRH_CTR20	SET	0
U2C0_PCRH_CTR21	SET	0
U2C0_PCRH_CTR22	SET	0
U2C0_PCRH_CTR23	SET	0
U2C0_PCRH_CTR24	SET	0
U2C0_PCRH_CTR25	SET	0
U2C0_PCRH_CTR26	SET	0
U2C0_PCRH_CTR27	SET	0
U2C0_PCRH_CTR28	SET	0
U2C0_PCRH_CTR29	SET	0
U2C0_PCRH_CTR30	SET	0
U2C0_PCRH_CTR31	SET	0

; Protocol Control Register L
U2C0_PCRL_CTR0	SET	0
U2C0_PCRL_CTR1	SET	0
U2C0_PCRL_CTR10	SET	0
U2C0_PCRL_CTR11	SET	0
U2C0_PCRL_CTR12	SET	0
U2C0_PCRL_CTR13	SET	0
U2C0_PCRL_CTR14	SET	0
U2C0_PCRL_CTR15	SET	0
U2C0_PCRL_CTR2	SET	0
U2C0_PCRL_CTR3	SET	0
U2C0_PCRL_CTR4	SET	0
U2C0_PCRL_CTR5	SET	0
U2C0_PCRL_CTR6	SET	0
U2C0_PCRL_CTR7	SET	0
U2C0_PCRL_CTR8	SET	0
U2C0_PCRL_CTR9	SET	0

; Protocol Status Clear Register
U2C0_PSCR_CAIF	SET	0
U2C0_PSCR_CDLIF	SET	0
U2C0_PSCR_CRIF	SET	0
U2C0_PSCR_CRSIF	SET	0
U2C0_PSCR_CST0	SET	0
U2C0_PSCR_CST1	SET	0
U2C0_PSCR_CST2	SET	0
U2C0_PSCR_CST3	SET	0
U2C0_PSCR_CST4	SET	0
U2C0_PSCR_CST5	SET	0
U2C0_PSCR_CST6	SET	0
U2C0_PSCR_CST7	SET	0
U2C0_PSCR_CST8	SET	0
U2C0_PSCR_CST9	SET	0
U2C0_PSCR_CTBIF	SET	0
U2C0_PSCR_CTSIF	SET	0

; Protocol Status Register
U2C0_PSR_AIF	SET	0
U2C0_PSR_DLIF	SET	0
U2C0_PSR_RIF	SET	0
U2C0_PSR_RSIF	SET	0
U2C0_PSR_ST0	SET	0
U2C0_PSR_ST1	SET	0
U2C0_PSR_ST2	SET	0
U2C0_PSR_ST3	SET	0
U2C0_PSR_ST4	SET	0
U2C0_PSR_ST5	SET	0
U2C0_PSR_ST6	SET	0
U2C0_PSR_ST7	SET	0
U2C0_PSR_ST8	SET	0
U2C0_PSR_ST9	SET	0
U2C0_PSR_TBIF	SET	0
U2C0_PSR_TSIF	SET	0

; Receiver Buffer Control Register H
U2C0_RBCTRH_ARBIEN	SET	0
U2C0_RBCTRH_ARBINP	SET	0
U2C0_RBCTRH_LOF	SET	0
U2C0_RBCTRH_RBERIEN	SET	0
U2C0_RBCTRH_RCIM	SET	0
U2C0_RBCTRH_RNM	SET	0
U2C0_RBCTRH_SIZE	SET	0
U2C0_RBCTRH_SRBIEN	SET	0
U2C0_RBCTRH_SRBINP	SET	0

; Receiver Buffer Control Register L
U2C0_RBCTRL_DPTR	SET	0
U2C0_RBCTRL_LIMIT	SET	0

; Receiver Buffer 01 Status Register H
U2C0_RBUF01SRH_DS1	SET	0
U2C0_RBUF01SRH_PAR1	SET	0
U2C0_RBUF01SRH_PERR1	SET	0
U2C0_RBUF01SRH_RDV10	SET	0
U2C0_RBUF01SRH_RDV11	SET	0
U2C0_RBUF01SRH_SOF1	SET	0
U2C0_RBUF01SRH_WLEN1	SET	0

; Receiver Buffer 01 Status Register L
U2C0_RBUF01SRL_DS0	SET	0
U2C0_RBUF01SRL_PAR0	SET	0
U2C0_RBUF01SRL_PERR0	SET	0
U2C0_RBUF01SRL_RDV00	SET	0
U2C0_RBUF01SRL_RDV01	SET	0
U2C0_RBUF01SRL_SOF0	SET	0
U2C0_RBUF01SRL_WLEN0	SET	0

; Receiver Buffer Register 0
U2C0_RBUF0_DSR0	SET	0

; Receiver Buffer Register 1
U2C0_RBUF1_DSR1	SET	0

; Receiver Buffer Reg. for Debugger
U2C0_RBUFD_DSR	SET	0

; Receiver Buffer Status Register
U2C0_RBUFSR_DS	SET	0
U2C0_RBUFSR_PAR	SET	0
U2C0_RBUFSR_PERR	SET	0
U2C0_RBUFSR_RDV0	SET	0
U2C0_RBUFSR_RDV1	SET	0
U2C0_RBUFSR_SOF	SET	0
U2C0_RBUFSR_WLEN	SET	0

; Receiver Buffer Register
U2C0_RBUF_DSR	SET	0

; Shift Control Register H
U2C0_SCTRH_FLE	SET	0
U2C0_SCTRH_WLE	SET	0

; Shift Control Register L
U2C0_SCTRL_DOCFG	SET	0
U2C0_SCTRL_PDL	SET	0
U2C0_SCTRL_SDIR	SET	0
U2C0_SCTRL_TRM	SET	0

; Transmitter Buffer Control Reg. H
U2C0_TBCTRH_ATBINP	SET	0
U2C0_TBCTRH_LOF	SET	0
U2C0_TBCTRH_SIZE	SET	0
U2C0_TBCTRH_STBIEN	SET	0
U2C0_TBCTRH_STBINP	SET	0
U2C0_TBCTRH_TBERIEN	SET	0

; Transmitter Buffer Control Reg. L
U2C0_TBCTRL_DPTR	SET	0
U2C0_TBCTRL_LIMIT	SET	0

; Transmit Buffer Location 00
U2C0_TBUF00_TDATA	SET	0

; Transmit Buffer Location 01
U2C0_TBUF01_TDATA	SET	0

; Transmit Buffer Location 02
U2C0_TBUF02_TDATA	SET	0

; Transmit Buffer Location 03
U2C0_TBUF03_TDATA	SET	0

; Transmit Buffer Location 04
U2C0_TBUF04_TDATA	SET	0

; Transmit Buffer Location 05
U2C0_TBUF05_TDATA	SET	0

; Transmit Buffer Location 06
U2C0_TBUF06_TDATA	SET	0

; Transmit Buffer Location 07
U2C0_TBUF07_TDATA	SET	0

; Transmit Buffer Location 08
U2C0_TBUF08_TDATA	SET	0

; Transmit Buffer Location 09
U2C0_TBUF09_TDATA	SET	0

; Transmit Buffer Location 10
U2C0_TBUF10_TDATA	SET	0

; Transmit Buffer Location 11
U2C0_TBUF11_TDATA	SET	0

; Transmit Buffer Location 12
U2C0_TBUF12_TDATA	SET	0

; Transmit Buffer Location 13
U2C0_TBUF13_TDATA	SET	0

; Transmit Buffer Location 14
U2C0_TBUF14_TDATA	SET	0

; Transmit Buffer Location 15
U2C0_TBUF15_TDATA	SET	0

; Transmit Buffer Location 16
U2C0_TBUF16_TDATA	SET	0

; Transmit Buffer Location 17
U2C0_TBUF17_TDATA	SET	0

; Transmit Buffer Location 18
U2C0_TBUF18_TDATA	SET	0

; Transmit Buffer Location 19
U2C0_TBUF19_TDATA	SET	0

; Transmit Buffer Location 20
U2C0_TBUF20_TDATA	SET	0

; Transmit Buffer Location 21
U2C0_TBUF21_TDATA	SET	0

; Transmit Buffer Location 22
U2C0_TBUF22_TDATA	SET	0

; Transmit Buffer Location 23
U2C0_TBUF23_TDATA	SET	0

; Transmit Buffer Location 24
U2C0_TBUF24_TDATA	SET	0

; Transmit Buffer Location 25
U2C0_TBUF25_TDATA	SET	0

; Transmit Buffer Location 26
U2C0_TBUF26_TDATA	SET	0

; Transmit Buffer Location 27
U2C0_TBUF27_TDATA	SET	0

; Transmit Buffer Location 28
U2C0_TBUF28_TDATA	SET	0

; Transmit Buffer Location 29
U2C0_TBUF29_TDATA	SET	0

; Transmit Buffer Location 30
U2C0_TBUF30_TDATA	SET	0

; Transmit Buffer Location 31
U2C0_TBUF31_TDATA	SET	0

; Transmit Control/Status Register H
U2C0_TCSRH_TE	SET	0
U2C0_TCSRH_TSOF	SET	0
U2C0_TCSRH_TV	SET	0
U2C0_TCSRH_TVC	SET	0

; Transmit Control/Status Register L
U2C0_TCSRL_EOF	SET	0
U2C0_TCSRL_FLEMD	SET	0
U2C0_TCSRL_SELMD	SET	0
U2C0_TCSRL_SOF	SET	0
U2C0_TCSRL_TDEN	SET	0
U2C0_TCSRL_TDSSM	SET	0
U2C0_TCSRL_TDV	SET	0
U2C0_TCSRL_TDVTR	SET	0
U2C0_TCSRL_WA	SET	0
U2C0_TCSRL_WAMD	SET	0
U2C0_TCSRL_WLEMD	SET	0

; Transmit / Receive Buffer Pointer Reg H
U2C0_TRBPTRH_RDIPTR	SET	0
U2C0_TRBPTRH_RDOPTR	SET	0

; Transmit / Receive Buffer Pointer Reg L
U2C0_TRBPTRL_TDIPTR	SET	0
U2C0_TRBPTRL_TDOPTR	SET	0

; Transmit / Receive Buffer Status Clear Reg
U2C0_TRBSCR_CARBI	SET	0
U2C0_TRBSCR_CBDV	SET	0
U2C0_TRBSCR_CRBERI	SET	0
U2C0_TRBSCR_CSRBI	SET	0
U2C0_TRBSCR_CSTBI	SET	0
U2C0_TRBSCR_CTBERI	SET	0
U2C0_TRBSCR_FLUSHRB	SET	0
U2C0_TRBSCR_FLUSHTB	SET	0

; Transmit / Receive Buffer Status Reg H
U2C0_TRBSRH_RBFLVL	SET	0
U2C0_TRBSRH_TBFLVL	SET	0

; Transmit / Receive Buffer Status Reg. L
U2C0_TRBSRL_ARBI	SET	0
U2C0_TRBSRL_RBERI	SET	0
U2C0_TRBSRL_RBUS	SET	0
U2C0_TRBSRL_REMPTY	SET	0
U2C0_TRBSRL_RFULL	SET	0
U2C0_TRBSRL_SRBI	SET	0
U2C0_TRBSRL_STBI	SET	0
U2C0_TRBSRL_TBERI	SET	0
U2C0_TRBSRL_TBUS	SET	0
U2C0_TRBSRL_TEMPTY	SET	0
U2C0_TRBSRL_TFULL	SET	0

; USIC Interrupt Control Reg. x
U2C1_0IC_GLVL	SET	0
U2C1_0IC_GPX	SET	0
U2C1_0IC_IE	SET	0
U2C1_0IC_ILVL	SET	0
U2C1_0IC_IR	SET	0

; USIC Interrupt Control Reg.
U2C1_1IC_GLVL	SET	0
U2C1_1IC_GPX	SET	0
U2C1_1IC_IE	SET	0
U2C1_1IC_ILVL	SET	0
U2C1_1IC_IR	SET	0

; USIC Interrupt Control Reg.
U2C1_2IC_GLVL	SET	0
U2C1_2IC_GPX	SET	0
U2C1_2IC_IE	SET	0
U2C1_2IC_ILVL	SET	0
U2C1_2IC_IR	SET	0

; Baud Rate Generator Register H
U2C1_BRGH_MCLKCFG	SET	0
U2C1_BRGH_PDIV	SET	0
U2C1_BRGH_SCLKCFG	SET	0

; Baud Rate Generator Register L
U2C1_BRGL_CLKSEL	SET	0
U2C1_BRGL_CTQSEL	SET	0
U2C1_BRGL_DCTQ	SET	0
U2C1_BRGL_PCTQ	SET	0
U2C1_BRGL_PPPEN	SET	0
U2C1_BRGL_TMEN	SET	0

; Bypass Control Register H
U2C1_BYPCRH_BSELO	SET	0

; Bypass Control Register L
U2C1_BYPCRL_BDEN	SET	0
U2C1_BYPCRL_BDSSM	SET	0
U2C1_BYPCRL_BDV	SET	0
U2C1_BYPCRL_BDVTR	SET	0
U2C1_BYPCRL_BPRIO	SET	0
U2C1_BYPCRL_BWLE	SET	0

; Bypass Data Register
U2C1_BYP_BDATA	SET	0

; Channel Configuration Register
U2C1_CCFG_ASC	SET	0
U2C1_CCFG_IIC	SET	0
U2C1_CCFG_IIS	SET	0
U2C1_CCFG_RB	SET	0
U2C1_CCFG_SSC	SET	0
U2C1_CCFG_TB	SET	0
U2C1_CCFG_WREN	SET	0

; Channel Control Register
U2C1_CCR_AIEN	SET	0
U2C1_CCR_DLIEN	SET	0
U2C1_CCR_MODE	SET	0
U2C1_CCR_PM	SET	0
U2C1_CCR_RIEN	SET	0
U2C1_CCR_RSIEN	SET	0
U2C1_CCR_TBIEN	SET	0
U2C1_CCR_TSIEN	SET	0

; I0put Control Register n
U2C1_DX0CR_CM	SET	0
U2C1_DX0CR_DFEN	SET	0
U2C1_DX0CR_DPOL	SET	0
U2C1_DX0CR_DSEL	SET	0
U2C1_DX0CR_DSEN	SET	0
U2C1_DX0CR_DXS	SET	0
U2C1_DX0CR_INSW	SET	0
U2C1_DX0CR_SFEN	SET	0
U2C1_DX0CR_SFSEL	SET	0

; I1put Control Register n
U2C1_DX1CR_CM	SET	0
U2C1_DX1CR_DFEN	SET	0
U2C1_DX1CR_DPOL	SET	0
U2C1_DX1CR_DSEL	SET	0
U2C1_DX1CR_DSEN	SET	0
U2C1_DX1CR_DXS	SET	0
U2C1_DX1CR_INSW	SET	0
U2C1_DX1CR_SFEN	SET	0
U2C1_DX1CR_SFSEL	SET	0

; I2put Control Register n
U2C1_DX2CR_CM	SET	0
U2C1_DX2CR_DFEN	SET	0
U2C1_DX2CR_DPOL	SET	0
U2C1_DX2CR_DSEL	SET	0
U2C1_DX2CR_DSEN	SET	0
U2C1_DX2CR_DXS	SET	0
U2C1_DX2CR_INSW	SET	0
U2C1_DX2CR_SFEN	SET	0
U2C1_DX2CR_SFSEL	SET	0

; Error Detection and Correction Test Register H
U2C1_EDCRH_ECCR	SET	0
U2C1_EDCRH_SBERR	SET	0

; Error Detection and Correction Test Register L
U2C1_EDCRL_ECCW	SET	0
U2C1_EDCRL_EDCDIS	SET	0

; Fractional Divider Register H
U2C1_FDRH_DISCLK	SET	0
U2C1_FDRH_ENHW	SET	0
U2C1_FDRH_RESULT	SET	0

; Fractional Divider Register L
U2C1_FDRL_DM	SET	0
U2C1_FDRL_STEP	SET	0

; Flag Modification Register H
U2C1_FMRH_SIO0	SET	0
U2C1_FMRH_SIO1	SET	0
U2C1_FMRH_SIO2	SET	0
U2C1_FMRH_SIO3	SET	0

; Flag Modification Register L
U2C1_FMRL_ATVC	SET	0
U2C1_FMRL_CRDV0	SET	0
U2C1_FMRL_CRDV1	SET	0
U2C1_FMRL_MTDV	SET	0

; Transmit FIFO Input Location 00
U2C1_IN00_TDATA	SET	0

; Transmit FIFO Input Location 01
U2C1_IN01_TDATA	SET	0

; Transmit FIFO Input Location 02
U2C1_IN02_TDATA	SET	0

; Transmit FIFO Input Location 03
U2C1_IN03_TDATA	SET	0

; Transmit FIFO Input Location 04
U2C1_IN04_TDATA	SET	0

; Transmit FIFO Input Location 05
U2C1_IN05_TDATA	SET	0

; Transmit FIFO Input Location 06
U2C1_IN06_TDATA	SET	0

; Transmit FIFO Input Location 07
U2C1_IN07_TDATA	SET	0

; Transmit FIFO Input Location 08
U2C1_IN08_TDATA	SET	0

; Transmit FIFO Input Location 09
U2C1_IN09_TDATA	SET	0

; Transmit FIFO Input Location 10
U2C1_IN10_TDATA	SET	0

; Transmit FIFO Input Location 11
U2C1_IN11_TDATA	SET	0

; Transmit FIFO Input Location 12
U2C1_IN12_TDATA	SET	0

; Transmit FIFO Input Location 13
U2C1_IN13_TDATA	SET	0

; Transmit FIFO Input Location 14
U2C1_IN14_TDATA	SET	0

; Transmit FIFO Input Location 15
U2C1_IN15_TDATA	SET	0

; Transmit FIFO Input Location 16
U2C1_IN16_TDATA	SET	0

; Transmit FIFO Input Location 17
U2C1_IN17_TDATA	SET	0

; Transmit FIFO Input Location 18
U2C1_IN18_TDATA	SET	0

; Transmit FIFO Input Location 19
U2C1_IN19_TDATA	SET	0

; Transmit FIFO Input Location 20
U2C1_IN20_TDATA	SET	0

; Transmit FIFO Input Location 21
U2C1_IN21_TDATA	SET	0

; Transmit FIFO Input Location 22
U2C1_IN22_TDATA	SET	0

; Transmit FIFO Input Location 23
U2C1_IN23_TDATA	SET	0

; Transmit FIFO Input Location 24
U2C1_IN24_TDATA	SET	0

; Transmit FIFO Input Location 25
U2C1_IN25_TDATA	SET	0

; Transmit FIFO Input Location 26
U2C1_IN26_TDATA	SET	0

; Transmit FIFO Input Location 27
U2C1_IN27_TDATA	SET	0

; Transmit FIFO Input Location 28
U2C1_IN28_TDATA	SET	0

; Transmit FIFO Input Location 29
U2C1_IN29_TDATA	SET	0

; Transmit FIFO Input Location 30
U2C1_IN30_TDATA	SET	0

; Transmit FIFO Input Location 31
U2C1_IN31_TDATA	SET	0

; Interrupt Node Pointer Register H
U2C1_INPRH_PINP	SET	0

; Interrupt Node Pointer Register L
U2C1_INPRL_AINP	SET	0
U2C1_INPRL_RINP	SET	0
U2C1_INPRL_TBINP	SET	0
U2C1_INPRL_TSINP	SET	0

; Kernel State Configuration Register
U2C1_KSCFG_ACK	SET	0
U2C1_KSCFG_BPCOM	SET	0
U2C1_KSCFG_BPMODEN	SET	0
U2C1_KSCFG_BPNOM	SET	0
U2C1_KSCFG_BPSUM	SET	0
U2C1_KSCFG_COMCFG	SET	0
U2C1_KSCFG_ERR	SET	0
U2C1_KSCFG_MODEN	SET	0
U2C1_KSCFG_NOMCFG	SET	0
U2C1_KSCFG_SUMCFG	SET	0

; Receiver Buffer Output Register H for Debugger
U2C1_OUTDRH_RCI	SET	0

; Receiver Buffer Output Register L for Debugger
U2C1_OUTDRL_DSR	SET	0

; Receiver Buffer Output Register H
U2C1_OUTRH_RCI	SET	0

; Receiver Buffer Output Register L
U2C1_OUTRL_DSR	SET	0

; Protocol Control Register H
U2C1_PCRH_CTR16	SET	0
U2C1_PCRH_CTR17	SET	0
U2C1_PCRH_CTR18	SET	0
U2C1_PCRH_CTR19	SET	0
U2C1_PCRH_CTR20	SET	0
U2C1_PCRH_CTR21	SET	0
U2C1_PCRH_CTR22	SET	0
U2C1_PCRH_CTR23	SET	0
U2C1_PCRH_CTR24	SET	0
U2C1_PCRH_CTR25	SET	0
U2C1_PCRH_CTR26	SET	0
U2C1_PCRH_CTR27	SET	0
U2C1_PCRH_CTR28	SET	0
U2C1_PCRH_CTR29	SET	0
U2C1_PCRH_CTR30	SET	0
U2C1_PCRH_CTR31	SET	0

; Protocol Control Register L
U2C1_PCRL_CTR0	SET	0
U2C1_PCRL_CTR1	SET	0
U2C1_PCRL_CTR10	SET	0
U2C1_PCRL_CTR11	SET	0
U2C1_PCRL_CTR12	SET	0
U2C1_PCRL_CTR13	SET	0
U2C1_PCRL_CTR14	SET	0
U2C1_PCRL_CTR15	SET	0
U2C1_PCRL_CTR2	SET	0
U2C1_PCRL_CTR3	SET	0
U2C1_PCRL_CTR4	SET	0
U2C1_PCRL_CTR5	SET	0
U2C1_PCRL_CTR6	SET	0
U2C1_PCRL_CTR7	SET	0
U2C1_PCRL_CTR8	SET	0
U2C1_PCRL_CTR9	SET	0

; Protocol Status Clear Register
U2C1_PSCR_CAIF	SET	0
U2C1_PSCR_CDLIF	SET	0
U2C1_PSCR_CRIF	SET	0
U2C1_PSCR_CRSIF	SET	0
U2C1_PSCR_CST0	SET	0
U2C1_PSCR_CST1	SET	0
U2C1_PSCR_CST2	SET	0
U2C1_PSCR_CST3	SET	0
U2C1_PSCR_CST4	SET	0
U2C1_PSCR_CST5	SET	0
U2C1_PSCR_CST6	SET	0
U2C1_PSCR_CST7	SET	0
U2C1_PSCR_CST8	SET	0
U2C1_PSCR_CST9	SET	0
U2C1_PSCR_CTBIF	SET	0
U2C1_PSCR_CTSIF	SET	0

; Protocol Status Register
U2C1_PSR_AIF	SET	0
U2C1_PSR_DLIF	SET	0
U2C1_PSR_RIF	SET	0
U2C1_PSR_RSIF	SET	0
U2C1_PSR_ST0	SET	0
U2C1_PSR_ST1	SET	0
U2C1_PSR_ST2	SET	0
U2C1_PSR_ST3	SET	0
U2C1_PSR_ST4	SET	0
U2C1_PSR_ST5	SET	0
U2C1_PSR_ST6	SET	0
U2C1_PSR_ST7	SET	0
U2C1_PSR_ST8	SET	0
U2C1_PSR_ST9	SET	0
U2C1_PSR_TBIF	SET	0
U2C1_PSR_TSIF	SET	0

; Receiver Buffer Control Register H
U2C1_RBCTRH_ARBIEN	SET	0
U2C1_RBCTRH_ARBINP	SET	0
U2C1_RBCTRH_LOF	SET	0
U2C1_RBCTRH_RBERIEN	SET	0
U2C1_RBCTRH_RCIM	SET	0
U2C1_RBCTRH_RNM	SET	0
U2C1_RBCTRH_SIZE	SET	0
U2C1_RBCTRH_SRBIEN	SET	0
U2C1_RBCTRH_SRBINP	SET	0

; Receiver Buffer Control Register L
U2C1_RBCTRL_DPTR	SET	0
U2C1_RBCTRL_LIMIT	SET	0

; Receiver Buffer 01 Status Register H
U2C1_RBUF01SRH_DS1	SET	0
U2C1_RBUF01SRH_PAR1	SET	0
U2C1_RBUF01SRH_PERR1	SET	0
U2C1_RBUF01SRH_RDV10	SET	0
U2C1_RBUF01SRH_RDV11	SET	0
U2C1_RBUF01SRH_SOF1	SET	0
U2C1_RBUF01SRH_WLEN1	SET	0

; Receiver Buffer 01 Status Register L
U2C1_RBUF01SRL_DS0	SET	0
U2C1_RBUF01SRL_PAR0	SET	0
U2C1_RBUF01SRL_PERR0	SET	0
U2C1_RBUF01SRL_RDV00	SET	0
U2C1_RBUF01SRL_RDV01	SET	0
U2C1_RBUF01SRL_SOF0	SET	0
U2C1_RBUF01SRL_WLEN0	SET	0

; Receiver Buffer Register 0
U2C1_RBUF0_DSR0	SET	0

; Receiver Buffer Register 1
U2C1_RBUF1_DSR1	SET	0

; Receiver Buffer Reg. for Debugger
U2C1_RBUFD_DSR	SET	0

; Receiver Buffer Status Register
U2C1_RBUFSR_DS	SET	0
U2C1_RBUFSR_PAR	SET	0
U2C1_RBUFSR_PERR	SET	0
U2C1_RBUFSR_RDV0	SET	0
U2C1_RBUFSR_RDV1	SET	0
U2C1_RBUFSR_SOF	SET	0
U2C1_RBUFSR_WLEN	SET	0

; Receiver Buffer Register
U2C1_RBUF_DSR	SET	0

; Shift Control Register H
U2C1_SCTRH_FLE	SET	0
U2C1_SCTRH_WLE	SET	0

; Shift Control Register L
U2C1_SCTRL_DOCFG	SET	0
U2C1_SCTRL_PDL	SET	0
U2C1_SCTRL_SDIR	SET	0
U2C1_SCTRL_TRM	SET	0

; Transmitter Buffer Control Reg. H
U2C1_TBCTRH_ATBINP	SET	0
U2C1_TBCTRH_LOF	SET	0
U2C1_TBCTRH_SIZE	SET	0
U2C1_TBCTRH_STBIEN	SET	0
U2C1_TBCTRH_STBINP	SET	0
U2C1_TBCTRH_TBERIEN	SET	0

; Transmitter Buffer Control Reg. L
U2C1_TBCTRL_DPTR	SET	0
U2C1_TBCTRL_LIMIT	SET	0

; Transmit Buffer Location 00
U2C1_TBUF00_TDATA	SET	0

; Transmit Buffer Location 01
U2C1_TBUF01_TDATA	SET	0

; Transmit Buffer Location 02
U2C1_TBUF02_TDATA	SET	0

; Transmit Buffer Location 03
U2C1_TBUF03_TDATA	SET	0

; Transmit Buffer Location 04
U2C1_TBUF04_TDATA	SET	0

; Transmit Buffer Location 05
U2C1_TBUF05_TDATA	SET	0

; Transmit Buffer Location 06
U2C1_TBUF06_TDATA	SET	0

; Transmit Buffer Location 07
U2C1_TBUF07_TDATA	SET	0

; Transmit Buffer Location 08
U2C1_TBUF08_TDATA	SET	0

; Transmit Buffer Location 09
U2C1_TBUF09_TDATA	SET	0

; Transmit Buffer Location 10
U2C1_TBUF10_TDATA	SET	0

; Transmit Buffer Location 11
U2C1_TBUF11_TDATA	SET	0

; Transmit Buffer Location 12
U2C1_TBUF12_TDATA	SET	0

; Transmit Buffer Location 13
U2C1_TBUF13_TDATA	SET	0

; Transmit Buffer Location 14
U2C1_TBUF14_TDATA	SET	0

; Transmit Buffer Location 15
U2C1_TBUF15_TDATA	SET	0

; Transmit Buffer Location 16
U2C1_TBUF16_TDATA	SET	0

; Transmit Buffer Location 17
U2C1_TBUF17_TDATA	SET	0

; Transmit Buffer Location 18
U2C1_TBUF18_TDATA	SET	0

; Transmit Buffer Location 19
U2C1_TBUF19_TDATA	SET	0

; Transmit Buffer Location 20
U2C1_TBUF20_TDATA	SET	0

; Transmit Buffer Location 21
U2C1_TBUF21_TDATA	SET	0

; Transmit Buffer Location 22
U2C1_TBUF22_TDATA	SET	0

; Transmit Buffer Location 23
U2C1_TBUF23_TDATA	SET	0

; Transmit Buffer Location 24
U2C1_TBUF24_TDATA	SET	0

; Transmit Buffer Location 25
U2C1_TBUF25_TDATA	SET	0

; Transmit Buffer Location 26
U2C1_TBUF26_TDATA	SET	0

; Transmit Buffer Location 27
U2C1_TBUF27_TDATA	SET	0

; Transmit Buffer Location 28
U2C1_TBUF28_TDATA	SET	0

; Transmit Buffer Location 29
U2C1_TBUF29_TDATA	SET	0

; Transmit Buffer Location 30
U2C1_TBUF30_TDATA	SET	0

; Transmit Buffer Location 31
U2C1_TBUF31_TDATA	SET	0

; Transmit Control/Status Register H
U2C1_TCSRH_TE	SET	0
U2C1_TCSRH_TSOF	SET	0
U2C1_TCSRH_TV	SET	0
U2C1_TCSRH_TVC	SET	0

; Transmit Control/Status Register L
U2C1_TCSRL_EOF	SET	0
U2C1_TCSRL_FLEMD	SET	0
U2C1_TCSRL_SELMD	SET	0
U2C1_TCSRL_SOF	SET	0
U2C1_TCSRL_TDEN	SET	0
U2C1_TCSRL_TDSSM	SET	0
U2C1_TCSRL_TDV	SET	0
U2C1_TCSRL_TDVTR	SET	0
U2C1_TCSRL_WA	SET	0
U2C1_TCSRL_WAMD	SET	0
U2C1_TCSRL_WLEMD	SET	0

; Transmit / Receive Buffer Pointer Reg H
U2C1_TRBPTRH_RDIPTR	SET	0
U2C1_TRBPTRH_RDOPTR	SET	0

; Transmit / Receive Buffer Pointer Reg L
U2C1_TRBPTRL_TDIPTR	SET	0
U2C1_TRBPTRL_TDOPTR	SET	0

; Transmit / Receive Buffer Status Clear Reg
U2C1_TRBSCR_CARBI	SET	0
U2C1_TRBSCR_CBDV	SET	0
U2C1_TRBSCR_CRBERI	SET	0
U2C1_TRBSCR_CSRBI	SET	0
U2C1_TRBSCR_CSTBI	SET	0
U2C1_TRBSCR_CTBERI	SET	0
U2C1_TRBSCR_FLUSHRB	SET	0
U2C1_TRBSCR_FLUSHTB	SET	0

; Transmit / Receive Buffer Status Reg H
U2C1_TRBSRH_RBFLVL	SET	0
U2C1_TRBSRH_TBFLVL	SET	0

; Transmit / Receive Buffer Status Reg. L
U2C1_TRBSRL_ARBI	SET	0
U2C1_TRBSRL_RBERI	SET	0
U2C1_TRBSRL_RBUS	SET	0
U2C1_TRBSRL_REMPTY	SET	0
U2C1_TRBSRL_RFULL	SET	0
U2C1_TRBSRL_SRBI	SET	0
U2C1_TRBSRL_STBI	SET	0
U2C1_TRBSRL_TBERI	SET	0
U2C1_TRBSRL_TBUS	SET	0
U2C1_TRBSRL_TEMPTY	SET	0
U2C1_TRBSRL_TFULL	SET	0

; Vector Segment Pointer
VECSEG_VECSEG	SET	192

