<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a802540aa69240ffc2d0c712d07eb0310"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a71bc1b702f38eb19e26276dce32d24da"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae21b5b5d6002e6a5a20b9e2b48e98ebf">FastStrings</a>:1</td></tr>
<tr class="separator:a71bc1b702f38eb19e26276dce32d24da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4549155bf88dcf1961b5b26feade4655"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a920d2cd079dba7a10fdcbbf3735bb3f2">Reserved1</a>:2</td></tr>
<tr class="separator:a4549155bf88dcf1961b5b26feade4655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884847fed331a8a65ba2eb30634b42e8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a164c751d56f3f829c2295a57b60c000f">AutomaticThermalControlCircuit</a>:1</td></tr>
<tr class="separator:a884847fed331a8a65ba2eb30634b42e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc079c09177fcdad9a589030217c048"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a988d1a857e93c91d8517d924699cae88">Reserved2</a>:3</td></tr>
<tr class="separator:a3dc079c09177fcdad9a589030217c048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719062775935c25ccf588918f28aaa44"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a8103d8e1d1e5effc228863d3506e33df">PerformanceMonitoring</a>:1</td></tr>
<tr class="separator:a719062775935c25ccf588918f28aaa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36950aa4ca195ff048fd8b12ce3b41d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ac926ed36e81339c5034b38fe1fbf9598">Reserved3</a>:3</td></tr>
<tr class="separator:aa36950aa4ca195ff048fd8b12ce3b41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba41d5c095ba817048d883778143403"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a310a124fe44ff9ffcbbd5a050063237a">BTS</a>:1</td></tr>
<tr class="separator:a2ba41d5c095ba817048d883778143403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a389f81511e83529a02994045e18e0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a36c3269a9841c37ddf783c695093fdbe">PEBS</a>:1</td></tr>
<tr class="separator:a90a389f81511e83529a02994045e18e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab016154fa55065e4cbd3d6095b3007d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae3e676ba7e5af8c995ed15649441d7c8">Reserved4</a>:3</td></tr>
<tr class="separator:aab016154fa55065e4cbd3d6095b3007d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c73c8e094b9721f7062c611a82ee1e7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#af36b2b9457ee4c6a58b68e322607f9d1">EIST</a>:1</td></tr>
<tr class="separator:a0c73c8e094b9721f7062c611a82ee1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c6bb5b3be5a3e0ce3f8a0396ab04bc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ac0c50e48080b68038ce6f5adec7e448c">Reserved5</a>:1</td></tr>
<tr class="separator:ab9c6bb5b3be5a3e0ce3f8a0396ab04bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa42dc246112dd39c06a60cca75d49e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a97a8353edcd6f6b9961bcec5c08d00e3">MONITOR</a>:1</td></tr>
<tr class="separator:a2aa42dc246112dd39c06a60cca75d49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8d9bc3d9f08b722e440b1bbfcc9126"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a5f5727c7b46f812a90099fea0e3d8f46">Reserved6</a>:3</td></tr>
<tr class="separator:a3b8d9bc3d9f08b722e440b1bbfcc9126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a37ee03acb5a8b2418304dfedba32b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a64c097d6e7202f2914f3a7097eb80bbf">LimitCpuidMaxval</a>:1</td></tr>
<tr class="separator:a90a37ee03acb5a8b2418304dfedba32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e0293fb156ce0b4ec2d435a92e59d1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a9f908efb5e6d4a4caad04793d574b9e3">xTPR_Message_Disable</a>:1</td></tr>
<tr class="separator:a20e0293fb156ce0b4ec2d435a92e59d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53758dbf14f065fcbca6c27008b7e87e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ad39c583f60bc557d53839d75d5cc9a65">Reserved7</a>:8</td></tr>
<tr class="separator:a53758dbf14f065fcbca6c27008b7e87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2f8d0ab3f7bdb7dd7f877b14eba6e1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aef82c14ea2f07c417c05e933fab2cdc0">Reserved8</a>:2</td></tr>
<tr class="separator:a9f2f8d0ab3f7bdb7dd7f877b14eba6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd93f9d82a56ab14bb0f19a3a360b60"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a9f6535019e0a5f72b61ac380f45e7ca2">XD</a>:1</td></tr>
<tr class="separator:a4cd93f9d82a56ab14bb0f19a3a360b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9247ba9e48def9d831c5e40e83b77f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a84bda0a2a6a60453241626c8169dd0eb">Reserved9</a>:3</td></tr>
<tr class="separator:a1a9247ba9e48def9d831c5e40e83b77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c05f6791c6d687471d2dc54e737c48b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a5ca21325f1ce87a36fed190372d3191e">TurboModeDisable</a>:1</td></tr>
<tr class="separator:a2c05f6791c6d687471d2dc54e737c48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03b306c9df9fd5c471592c8db0b2d23"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a2a1d59955b186b4b6343cf26464b0fe6">Reserved10</a>:25</td></tr>
<tr class="separator:ad03b306c9df9fd5c471592c8db0b2d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802540aa69240ffc2d0c712d07eb0310"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a802540aa69240ffc2d0c712d07eb0310">Bits</a></td></tr>
<tr class="separator:a802540aa69240ffc2d0c712d07eb0310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af49bdd245d8b8ff40282d9a24e4b23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a1af49bdd245d8b8ff40282d9a24e4b23">Uint64</a></td></tr>
<tr class="separator:a1af49bdd245d8b8ff40282d9a24e4b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_goldmont_msr_8h.html#ae0a9ed8b43b5d393c8f67c9f325f818e">MSR_GOLDMONT_IA32_MISC_ENABLE</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a164c751d56f3f829c2295a57b60c000f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::AutomaticThermalControlCircuit</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 3] Package. Automatic Thermal Control Circuit Enable (R/W) See Table 2-2. Default value is 1. </p>

</div>
</div>
<a class="anchor" id="a802540aa69240ffc2d0c712d07eb0310"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="a310a124fe44ff9ffcbbd5a050063237a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::BTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 11] Core. Branch Trace Storage Unavailable (RO) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="af36b2b9457ee4c6a58b68e322607f9d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::EIST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 16] Package. Enhanced Intel SpeedStep Technology Enable (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="ae21b5b5d6002e6a5a20b9e2b48e98ebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::FastStrings</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 0] Core. Fast-Strings Enable See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a64c097d6e7202f2914f3a7097eb80bbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::LimitCpuidMaxval</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 22] Core. Limit CPUID Maxval (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a97a8353edcd6f6b9961bcec5c08d00e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::MONITOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] Core. ENABLE MONITOR FSM (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a36c3269a9841c37ddf783c695093fdbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::PEBS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 12] Core. Processor Event Based Sampling Unavailable (RO) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a8103d8e1d1e5effc228863d3506e33df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::PerformanceMonitoring</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] Core. Performance Monitoring Available (R) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a920d2cd079dba7a10fdcbbf3735bb3f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a1d59955b186b4b6343cf26464b0fe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Reserved10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a988d1a857e93c91d8517d924699cae88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac926ed36e81339c5034b38fe1fbf9598"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae3e676ba7e5af8c995ed15649441d7c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0c50e48080b68038ce6f5adec7e448c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f5727c7b46f812a90099fea0e3d8f46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad39c583f60bc557d53839d75d5cc9a65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef82c14ea2f07c417c05e933fab2cdc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84bda0a2a6a60453241626c8169dd0eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Reserved9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ca21325f1ce87a36fed190372d3191e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::TurboModeDisable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 38] Package. Turbo Mode Disable (R/W) When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled. Note: the power-on default value is used by BIOS to detect hardware support of turbo mode. If power-on default value is 1, turbo mode is available in the processor. If power-on default value is 0, turbo mode is not available. </p>

</div>
</div>
<a class="anchor" id="a1af49bdd245d8b8ff40282d9a24e4b23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
<a class="anchor" id="a9f6535019e0a5f72b61ac380f45e7ca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::XD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 34] Core. XD Bit Disable (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a9f908efb5e6d4a4caad04793d574b9e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER::xTPR_Message_Disable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 23] Package. xTPR Message Disable (R/W) See Table 2-2. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___g_o_l_d_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_GOLDMONT_IA32_MISC_ENABLE_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:51:11 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
