[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DAC8311IDCKR production of TEXAS INSTRUMENTS from the text:Power-On\nReset\nDAC\nRegister14-/16-Bit□DACOutput\nBuffer\nInput□Control\nLogicPower-Down\nControl□Logic Resistor\nNetwork\nSYNC SCLK DINAVDD GND\nVOUTREF(+)\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015\nDAC8x11 2-Vto5.5-V,80-μA,14-and16-Bit, Low-Power, Single-Channel,\nDigital-to-Analog Converters inSC70Package\n1Features 3Description\nThe DAC8311 (14-bit) andDAC8411 (16-bit) devices\n1•Relative Accuracy:\narelow-power, single-channel, voltage output digital-–1LSB INL(DAC8311: 14-bit)to-analog converters (DAC). They provide excellent\n–4LSB INL(DAC8411: 16-bit) linearity and minimize undesired code-to-code\ntransient voltages while offering aneasy upgrade •micro Power Operation: 80μAat2V\npath within apin-compatible family. Alldevices usea•Power-Down: 0.5μAat5V,0.1μAat2Vversatile, 3-wire serial interface thatoperates atclock\n•Wide Power Supply: 2Vto5.5V rates ofupto50MHz and iscompatible with\nstandard SPI™,QSPI ™,Microwire, anddigital signal •Power-On Reset toZero Scale\nprocessor (DSP) interfaces.•Straight Binary Data Format\nAlldevices use anexternal power supply asa •Low Power Serial Interface With Schmitt-\nreference voltage toset the output range. The Triggered Inputs: Upto50MHz\ndevices incorporate apower-on reset (POR) circuit•On-Chip Output Buffer Amplifier, Rail-to-Railthat ensures theDAC output powers upat0VandOperationremains there until avalid write tothedevice occurs.\n•SYNC Interrupt Facility The DAC8311 and DAC8411 contain apower-down\nfeature, accessed over the serial interface, that •Extended Temperature Range –40°Cto125°C\nreduces current consumption ofthedevice to0.1μA•Pin-Compatible Family inaTiny, 6-Pin SC70at2Vinpower down mode. The low powerPackageconsumption ofthese devices innormal operation\nmakes itideally suited forportable, battery-operated2Applicationsequipment. The power consumption is0.55 mW at5\nV,reducing to2.5μWinpower-down mode. •Portable, Battery-Powered instruments\n•Process Controls These devices arepin-compatible with theDAC5311 ,\nDAC6311 ,and DAC7311 ,offering aneasy upgrade •Digital Gain andOffset Adjustment\npath from 8-,10-,and12-bit resolution to14-and16-•Programmable Voltage andCurrent Sourcesbit.Alldevices areavailable inasmall, 6-pin, SC70\npackage. This package offers aflexible, pin-Simplified Schematiccompatible, and functionally-compatible drop-in\nsolution within the family over an extended\ntemperature range of–40°Cto125°C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nDAC8311SC70 (6) 2.00 mm×1.25 mmDAC8411\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nTable ofContents\n8.3 Feature Description ................................................. 22 1Features .................................................................. 1\n8.4 Device Functional Modes ........................................ 24 2Applications ........................................................... 1\n8.5 Programming ........................................................... 253Description ............................................................. 1\n9Application andImplementation ........................ 274Revision History ..................................................... 2\n9.1 Application Information ............................................ 275Device Comparison ............................................... 3\n9.2 Typical Applications ................................................ 286PinConfiguration andFunctions ......................... 3\n10Power Supply Recommendations ..................... 317Specifications ......................................................... 411Layout ................................................................... 327.1 Absolute Maximum Ratings ...................................... 4\n11.1 Layout Guidelines ................................................. 327.2 ESD Ratings .............................................................. 4\n11.2 Layout Example .................................................... 327.3 Recommended Operating Conditions ....................... 4\n12Device andDocumentation Support ................. 337.4 Thermal Information .................................................. 4\n12.1 Related Links ........................................................ 337.5 Electrical Characteristics ........................................... 5\n12.2 Community Resources .......................................... 337.6 Timing Requirements: 14-Bit ................................... 7\n12.3 Trademarks ........................................................... 337.7 Timing Requirements: 16-Bit .................................... 7\n12.4 Electrostatic Discharge Caution ............................ 337.8 Typical Characteristics .............................................. 9\n12.5 Glossary ................................................................ 338Detailed Description ............................................ 22\n13Mechanical, Packaging, andOrderable8.1 Overview ................................................................. 22Information ........................................................... 338.2 Functional Block Diagram ....................................... 22\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(May 2013) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\nChanges from Revision A(August, 2011) toRevision B Page\n•Changed all1.8V to2.0V throughout data sheet ................................................................................................................... 1\n•Deleted 1.8-V Typical Characteristics section ........................................................................................................................ 9\n•Changed X-axis forFigure 35............................................................................................................................................... 13\n•Changed X-axis forFigure 36............................................................................................................................................... 13\nChanges from Original (August, 2008) toRevision A Page\n•Changed specifications andtestconditions forinput lowvoltage parameter ......................................................................... 6\n•Changed specifications andtestconditions forinput high voltage parameter ....................................................................... 6\n2 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\n1\n2\n36\n5\n4SYNC\nSCLK\nDINVOUT\nGND\nAV /VDD REF\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\n5Device Comparison\nTable 1.Related Devices\nRELATED DEVICES 16-BIT 14-BIT 12-BIT 10-BIT 8-BIT\nPinandFunction DAC8411 DAC8311 DAC7311 DAC6311 DAC5311\nCompatible\nTable 2.Package Information\nMAXIMUM DIFFERENTIALPRODUCT MAXIMUM RELATIVE ACCURACY (LSB)NONLINEARITY (LSB)\nDAC8411 ±8 ±2\nDAC8311 ±4 ±1\n6PinConfiguration andFunctions\nDCK Package\n6-Pin SC70\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nAVDD/VREF 4 I Power Supply Input, +2Vto+5.5 V.\nSerial Data Input. Data isclocked intothe24-bit (DAC8411) or16-bit (DAC8311) input shiftDIN 3 Iregister onthefalling edge oftheserial clock input.\nGND 5 — Ground reference point forallcircuitry onthepart.\nSCLK 2 I Serial Clock Input. Data canbetransferred atrates upto50MHz.\nLevel-triggered control input (active low). This istheframe sychronization signal fortheinput\ndata. When SYNC goes low, itenables theinput shift register anddata aretransferred inonthe\nfalling edges ofthefollowing clocks. TheDAC isupdated following the24th (DAC8411) or16thSYNC 1 I(DAC8311) clock cycle, unless SYNC istaken high before thisedge, inwhich case therising\nedge ofSYNC acts asaninterrupt andthewrite sequence isignored bytheDAC8x11. Refer to\ntheDAC8311 andDAC8411 SYNC Interrupt sections formore details.\nVOUT 6 O Analog output voltage from DAC. Theoutput amplifier hasrail-to-rail operation.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: DAC8311 DAC8411\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nAVDDtoGND –0.3 6 V\nVoltage Digital input voltage toGND –0.3 AVDD+0.3 V\nVOUTtoGND –0.3 AVDD+0.3 V\nJunction, TJmax 150 °C\nTemperature\nStorage, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n7.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22-±500C101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nTA Operating temperature –40 +125 °C\nAVDD Supply voltage 2.0 +5.5 V\n7.4 Thermal Information\nDAC8x11\nTHERMAL METRIC(1)DCK (SC70) UNIT\n6PINS\nRθJA Junction-to-ambient thermal resistance 216.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 52.1 °C/W\nRθJB Junction-to-board thermal resistance 65.9 °C/W\nψJT Junction-to-top characterization parameter 1.3 °C/W\nψJB Junction-to-board characterization parameter 65.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n4 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\n7.5 Electrical Characteristics\natAVDD=2Vto5.5V,RL=2kΩtoGND, andCL=200pFtoGND, andTA=–40°Cto+125 °Cunless otherwise noted.\nDAC8411, DAC8311\nPARAMETER TEST CONDITIONS UNIT\nMIN TYP MAX\nSTATIC PERFORMANCE(1)\nResolution 16 Bits\n3.6Vto5V ±4 ±8 Measured bythelinepassingRelative accuracy LSBDAC8411 through codes 485and64714 2Vto3.6V ±4 ±12\nDifferential±0.5 ±2 LSBnonlinearity\nResolution 14 Bits\nMeasured bythelinepassing through codes 120andRelative accuracy ±1 ±4 LSBDAC8311 16200\nDifferential±0.125 ±1 LSBnonlinearity\nOffset error Measured bythelinepassing through twocodes(2)±0.05 ±4 mV\nOffset error drift 3 μV/°C\nZero code error Allzeros loaded totheDAC register 0.2 mV\nFull-scale error Allones loaded toDAC register 0.04 0.2 %ofFSR\nGain error 0.05 ±0.15 %ofFSR\nAVDD=5V ±0.5 ppm ofGain temperature coefficientFSR/ °C AVDD=2V ±1.5\nOUTPUT CHARACTERISTICS\nOutput voltage range 0 AVDD V\nRL=2kΩ,CL=200pF,AVDD=5V,6 10μs1/4scale to3/4scale Output voltage settling time(3)\nRL=2MΩ,CL=470pF 12 μs\nSlew rate 0.7 V/μs\nRL=∞ 470 pF\nCapacitive load stability\nRL=2kΩ 1000 pF\nCode change glitch impulse 1LSB change around major carry 0.5 nV-s\nDigital feedthrough 0.5 nV-s\nPower-on glitch impulse RL=2kΩ,CL=200pF,AVDD=5V 17 mV\nDCoutput impedance 0.5 Ω\nAVDD=5V 50 mA\nShort-circuit current\nAVDD=3V 20 mA\nPower-up time Coming outofpower-down mode 50 μs\nACPERFORMANCE\nSNR 88 dB\nTA=25°C,BW=20kHz, 16-bit level, AVDD=5V,THD –66 dB\nfOUT=1kHz, 1st19harmonics removed forSNR\nSFDR 66 dBcalculation\nSINAD 66 dB\nTA=25°C,atzero-scale input,17 nV/√HzfOUT=1kHz, AVDD=5V\nDAC output noise density(4)\nTA=25°C,atmid-code input,110 nV/√HzfOUT=1kHz, AVDD=5V\nTA=25°C,atmid-code input,DAC output noise(5)3 μVpp0.1Hzto10Hz,AVDD=5V\n(1) Linearity calculated using areduced code range of485to64714 for16-bit, and120to16200 for14-bit, output unloaded.\n(2) Straight linepassing through codes 485and64714 for16-bit, and120and16200 for14-bit, output unloaded.\n(3) Specified bydesign andcharacterization, notproduction tested.\n(4) Formore details, seeFigure 33.\n(5) Formore details, seeFigure 34.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: DAC8311 DAC8411\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nElectrical Characteristics (continued)\natAVDD=2Vto5.5V,RL=2kΩtoGND, andCL=200pFtoGND, andTA=–40°Cto+125 °Cunless otherwise noted.\nDAC8411, DAC8311\nPARAMETER TEST CONDITIONS UNIT\nMIN TYP MAX\nLOGIC INPUTS(3)\nInput current ±1μA\nAVDD=2.7Vto5.5V 0.3×AVDD V\nVINL,input lowvoltage\nAVDD=2Vto2.7V 0.1×AVDD V\nAVDD=2.7Vto5.5V 0.7×AVDD V\nVINH,input high voltage\nAVDD=2Vto2.7V 0.9×AVDD V\nPincapacitance 1.5 3 pF\nPOWER REQUIREMENTS\nAVDD 2 5.5 V\nAVDD=3.6Vto5.5V 110 160\nVINH=AVDDandVINL=Normal mode AVDD=2.7Vto3.6V 95 150 μAGND, atmid-scale code(6)\nAVDD=2Vto2.7V 80 140\nIDDAVDD=3.6Vto5.5V 0.5 3.5\nAllpower-down VINH=AVDDandVINL=AVDD=2.7Vto3.6V 0.4 3.0 μAmode GND, atmid-scale code(6)\nAVDD=2Vto2.7V 0.1 2.0\nAVDD=3.6Vto5.5V 0.55 0.88\nVINH=AVDDandVINL=Normal mode AVDD=2.7Vto3.6V 0.25 0.54 mWGND, atmid-scale code(6)\nAVDD=2Vto2.7V 0.14 0.38 Power\ndissipation AVDD=3.6Vto5.5V 2.50 19.2\nAllpower-down VINH=AVDDandVINL=AVDD=2.7Vto3.6V 1.08 10.8 μWmode GND, atmid-scale code(6)\nAVDD=2Vto2.7V 0.72 8.1\n(6) Formore details, seeFigure 14andFigure 55.\n6 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\n7.6 Timing Requirements: 14-Bit\nAllspecifications at–40°Cto125°C,andAVDD=2Vto5.5V,unless otherwise noted.(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nAVDD=2.0Vto3.6V 20\nf(SCLK) Serial clock frequency MHz\nAVDD=3.6Vto5.5V 50\nAVDD=2Vto3.6V 50\nt1 SCLK cycle time ns\nAVDD=3.6Vto5.5V 20\nAVDD=2Vto3.6V 25\nt2 SCLK high time ns\nAVDD=3.6Vto5.5V 10\nAVDD=2Vto3.6V 25\nt3 SCLK lowtime ns\nAVDD=3.6Vto5.5V 10\nAVDD=2Vto3.6V 0\nt4 SYNC toSCLK rising edge setup time ns\nAVDD=3.6Vto5.5V 0\nAVDD=2Vto3.6V 5\nt5 Data setup time ns\nAVDD=3.6Vto5.5V 5\nAVDD=2Vto3.6V 4.5\nt6 Data hold time ns\nAVDD=3.6Vto5.5V 4.5\nAVDD=2Vto3.6V 0\nt7 SCLK falling edge toSYNC rising edge ns\nAVDD=3.6Vto5.5V 0\nAVDD=2Vto3.6V 50\nt8 Minimum SYNC high time ns\nAVDD=3.6Vto5.5V 20\nAVDD=2Vto3.6V 100\nt9 16th SCLK falling edge toSYNC falling edge ns\nAVDD=3.6Vto5.5V 100\nAVDD=2Vto3.6V 15 SYNC rising edge to16th SCLK falling edget10 ns(forsuccessful SYNC interrupt) AVDD=3.6Vto5.5V 15\n(1) Allinput signals arespecified with tR=tF=3ns(10% to90% ofAVDD)andtimed from avoltage level of(VIL+VIH)/2.\n(2) See Figure 1timing diagram.\n7.7 Timing Requirements: 16-Bit\nAllspecifications at–40°Cto125°C,andAVDD=2Vto5.5V,unless otherwise noted.(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nAVDD=2.0Vto3.6V 20\nf(SCLK) Serial clock frequency MHz\nAVDD=3.6Vto5.5V 50\nAVDD=2Vto3.6V 50\nt1 SCLK cycle time ns\nAVDD=3.6Vto5.5V 20\nAVDD=2Vto3.6V 25\nt2 SCLK high time ns\nAVDD=3.6Vto5.5V 10\nAVDD=2Vto3.6V 25\nt3 SCLK lowtime ns\nAVDD=3.6Vto5.5V 10\nAVDD=2Vto3.6V 0\nt4 SYNC toSCLK rising edge setup time ns\nAVDD=3.6Vto5.5V 0\nAVDD=2Vto3.6V 5\nt5 Data setup time ns\nAVDD=3.6Vto5.5V 5\nAVDD=2Vto3.6V 4.5\nt6 Data hold time ns\nAVDD=3.6Vto5.5V 4.5\nAVDD=2Vto3.6V 0\nt7 SCLK falling edge toSYNC rising edge ns\nAVDD=3.6Vto5.5V 0\n(1) Allinput signals arespecified with tR=tF=3ns(10% to90% ofAVDD)andtimed from avoltage level of(VIL+VIH)/2.\n(2) See Figure 2timing diagram.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: DAC8311 DAC8411\nSCLK 1 24\nSYNC\nDINDB23 DB0 DB23t10 t6t3t2t1\nt7t9\nt5t4t8\nSCLK 1 16\nSYNC\nDINDB15 DB0 DB15t10 t6t3t2t1\nt7t9\nt5t4t8\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nTiming Requirements: 16-Bit (continued)\nAllspecifications at–40°Cto125°C,andAVDD=2Vto5.5V,unless otherwise noted.(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nAVDD=2Vto3.6V 50\nt8 Minimum SYNC high time ns\nAVDD=3.6Vto5.5V 20\nAVDD=2Vto3.6V 100\nt9 24th SCLK falling edge toSYNC falling edge ns\nAVDD=3.6Vto5.5V 100\nAVDD=2Vto3.6V 15 SYNC rising edge to24th SCLK falling edget10 ns(forsuccessful SYNC interrupt) AVDD=3.6Vto5.5V 15\nFigure 1.Serial Write Operation: 14-Bit (DAC8311)\nFigure 2.Serial Write Operation: 16-Bit (DAC8411)\n8 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\n2\n1\n0\n/c451\n/c452LE□(LSB)\n0 2048 4096 6144 8192\nDigital□Input□Code10240 12288 14336 163840.2\n0.1\n0\n/c450.1\n/c450.2DLE□(LSB)AVDD=□5V\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)AVDD=□5V\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)AVDD=□5V\n2\n1\n0\n/c451\n/c452LE□(LSB)\n0 2048 4096 6144 8192\nDigital□Input□Code10240 12288 14336 163840.2\n0.1\n0\n/c450.1\n/c450.2DLE□(LSB)AVDD=□5V\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)AVDD=□5V\n2\n1\n0\n/c451\n/c452LE□(LSB)\n0 2048 4096 6144 8192\nDigital□Input□Code10240 12288 14336 163840.2\n0.1\n0\n/c450.1\n/c450.2DLE□(LSB)AVDD=□5V\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\n7.8 Typical Characteristics\n7.8.1 Typical Characteristics: AVDD=5V\natTA=25°C,AVDD=5V,andDAC loaded with mid-scale code, unless otherwise noted.\nFigure 4.DAC8311 14-Bit Linearity Error andDifferential Figure 3.DAC8411 16-Bit Linearity Error andDifferential\nLinearity Error vsCode (–40°C) Linearity Error vsCode (–40°C)\nFigure 6.DAC8311 14-Bit Linearity Error andDifferential Figure 5.DAC8411 16-Bit Linearity Error andDifferential\nLinearity Error vsCode (25°C) Linearity Error vsCode (25°C)\nFigure 7.DAC8411 16-Bit Linearity Error andDifferentialFigure 8.DAC8311 14-Bit Linearity Error andDifferential\nLinearity Error vsCode (125°C)Linearity Error vsCode (125°C)\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: DAC8311 DAC8411\n0.06\n0.04\n0.02\n0\n/c450.02\n/c450.04\n/c450.06\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Full-Scale□Error□(mV)\nT emperature□( C) /c176AV =□5VDD\n120\n100\n80\n60\n65536 8192 16384 24576 32768 40960 49152 57344 0Power-Supply□Current□( A)/c109\nDigital□Input□CodeAV =□5.5VDD\n0.6\n0.4\n0.2\n0\n/c450.2\n/c450.4\n/c450.6\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Offset□Error□(mV)\nT emperature□( C) /c176AV =□5VDD\n0.6\n0.4\n0.2\n0\n10 8 6 4 2 0Analog□Output□Voltage□(V)\nI (mA)SINKAV =□5VDD\nDAC□Loaded□with□0000h\n0.4\n0.3\n0.2\n0.1\n0\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Zero-Code□Error□(mV)\nT emperature□( C) /c176AV =□5VDD\n5.5\n5.0\n4.5\n4.0\n3.5\n3.0\n2.5\n10 8 6 4 2 0Analog□Output□Voltage□(V)\nI (mA)SOURCEAV =□5VDD\nDAC□Loaded□with□FFFFh\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nTypical Characteristics: AVDD=5V(continued)\natTA=25°C,AVDD=5V,andDAC loaded with mid-scale code, unless otherwise noted.\nFigure 9.Zero-Code Error vsTemperature Figure 10.Source Current atPositive Rail\nFigure 11.Offset Error vsTemperature Figure 12.Sink Current atNegative Rail\nFigure 13.Full-Scale Error vsTemperature Figure 14.Power-Supply Current vsDigital Input Code\n10 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\n/c4540\n/c4550\n/c4560\n/c4570\n/c4580\n/c4590\n/c45100\n5 4 3 2 1 0THD□(dB)\nf (kHz)OUTAV =□5V,□f =□225kSPS,DD S\n/c451dB□FSR□Digital□Input,\nMeasurement□Bandwidth□=□20kHzTHD\n2nd□Harmonic\n3rd□Harmonic\n94\n92\n90\n88\n86\n84\n5 4 3 2 1 0SNR□(dB)\nf (kHz)OUTAV =□5V,DD\nf =□225kSPS,S\n/c451dB□FSR□Digital□Input,\nMeasurement□Bandwidth□=□20kHz\n2000\n1500\n1000\n500\n0\n5.0 4.0 3.0 2.0 1.0 0 4.5 3.5 2.5 1.5 0.5Power-Supply□Current□( A)/c109\nV (V)LOGICSYNC□Input□(all□other□digital□inputs□=□GND)\nSweep□from\n0V□to□5.5V\nSweep□from\n5.5V□to□0V\nOccurrences\nI ( /c109A)DD80\n84\n88\n92\n96100\n104\n108\n112\n116\n120\n124\n128\n132\n136\n14050\n45\n40\n35\n30\n25\n20\n15\n10\n5\n0AV =□5.5VDD\n140\n130\n120\n110\n100\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Power-Supply□Current□( A)/c109\nT emperature□( C) /c176AV =□5VDD\n1.6\n1.2\n0.8\n0.4\n0\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Quiescent□Current□( A)/c109\nT emperature□( C) /c176AVDD=□5V\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\nTypical Characteristics: AVDD=5V(continued)\natTA=25°C,AVDD=5V,andDAC loaded with mid-scale code, unless otherwise noted.\nFigure 15.Power-Supply Current vsTemperature Figure 16.Power-Down Current vsTemperature\nFigure 18.Power-Supply Current Histogram Figure 17.Power-Supply Current vsLogic Input Voltage\nFigure 19.Total Harmonic Distortion vsOutput Frequency Figure 20.Signal-to-Noise Ratio vsOutput Frequency\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: DAC8311 DAC8411\nTime□(5 s/div) /c109V (100 V/div)/c109\nOUT\nClock\nFeedthrough\n~0.5nV-sGlitch□Impulse\n<□0.5nV-s\nAV =□5V\nFrom□Code:□2000h\nTo□Code:□2001hDD\nTime□(5 s/div) /c109V (100 V/div)/c109\nOUTClock\nFeedthrough\n~0.5nV-s\nGlitch□Impulse\n<□0.5nV-sAV =□5V\nFrom□Code:□2001h\nTo□Code:□2000hDD\nTime□(5 s/div) /c109V (100 V/div)/c109\nOUT\nClock\nFeedthrough\n~0.5nV-sGlitch□Impulse\n<□0.5nV-sAV =□5V\nFrom□Code:□7FFFh\nTo□Code:□8000hDD\nTime□(5 s/div) /c109V (100 V/div)/c109\nOUT\nClock\nFeedthrough\n~0.5nV-sGlitch□Impulse\n<□0.5nV-sAV =□5V\nFrom□Code:□8000h\nTo□Code:□7FFFhDD\n0\n20\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n/c45140\n20 5 10 15 0Gain□(dB)\nFrequency□(kHz)AV =□5V,DD\nfOUT S=□1kHz,□f =□225kSPS,\nMeasurement□Bandwidth□=□20kHz\nTime□(500ns/div)AV =□5V\nClock□Feedthrough□Impulse□~0.5nV-sDDV (500 V/div)/c109\nOUT\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nTypical Characteristics: AVDD=5V(continued)\natTA=25°C,AVDD=5V,andDAC loaded with mid-scale code, unless otherwise noted.\nFigure 22.Clock Feedthrough 5V,2mHz, Midscale Figure 21.Power Spectral Density\nFigure 23.Glitch Energy 5V,16-Bit, 1LSB Step, Rising Figure 24.Glitch Energy 5V,16-Bit, 1LSB Step, Falling\nEdge Edge\nFigure 25.Glitch Energy 5V,14-Bit, 1LSB Step, Rising Figure 26.Glitch Energy 5V,14-Bit, 1LSB Step, Falling\nEdge Edge\n12 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\nAV (2V/div)DD\nV (20mV/div)OUT\nTime□(5ms/div)AV =□5V\nDAC□=□Zero□Scale\nLoad□=□200pF□||□10k /c87DD\n17mV\nAV (2V/div)DD\nV (20mV/div)OUT\nTime□(10ms/div)AV =□5V\nDAC□=□Zero□Scale\nLoad□=□200pF□||□10k /c87DD\nTime□(2 s/div) /c109AV =□5V\nFrom□Code:□4000h\nTo□Code:□C000hDDZoomed□Rising□Edge\n100 V/div/c109Rising\nEdge\n1V/div\nTrigger\nPulse\n5V/div\nTime□(2 s/div) /c109AV =□5V\nFrom□Code:□C000h\nTo□Code:□4000hDD Falling\nEdge\n1V/div\nZoomed□Falling□Edge\n100 V/div/c109\nTrigger\nPulse\n5V/div\nTime□(2 s/div) /c109AV =□5V\nFrom□Code:□0000h\nTo□Code:□FFFFhDD\nZoomed□Rising□Edge\n100 V/div/c109Rising□Edge\n1V/div\nTrigger□Pulse□5V/div\nTime□(2 s/div) /c109AV =□5V\nFrom□Code:□FFFFh\nTo□Code:□0000hDD\nTrigger□Pulse□5V/divFalling□Edge\n1V/divZoomed□Falling□Edge\n100 V/div/c109\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\nTypical Characteristics: AVDD=5V(continued)\natTA=25°C,AVDD=5V,andDAC loaded with mid-scale code, unless otherwise noted.\nFigure 27.Full-Scale Settling Time 5-VRising Edge Figure 28.Full-Scale Settling Time 5-VFalling Edge\nFigure 29.Half-Scale Settling Time 5-VRising Edge Figure 30.Half-Scale Settling Time 5-VFalling Edge\nFigure 31.Power-On Reset to0VPower-On Glitch Figure 32.Power-Off Glitch\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: DAC8311 DAC8411\n120\n110\n100\n90\n80\n70Power-Supply Current ( A)/c109\n5.5 2.5 3.0 4.5 2.0\nAV (V)DDAV = 2.0V to 5.5VDD\n3.5 4.0 5.0\n0.4\n0.3\n0.2\n0.1\n0Quiescent Current ( A)/c109\n5.5 2.5 3.5 4.5 2.0\nAV (V)DDAV = 2.0V to 5.5VDD\n3.0 4.0 5.0\n300\n250\n200\n150\n100\n50\n0\n100k 10 100 1k 10kNoise□(nV/ )/c214Hz\nFrequency□(Hz)AV =□5VDD\nMidscale\nFull□Scale Zero□Scale\nVNOISE(1 V/div)/c109\nTime□(2s/div)3/c109VPPAV =□5V,DD\nDAC□=□Midscale,□No□Load\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nTypical Characteristics: AVDD=5V(continued)\natTA=25°C,AVDD=5V,andDAC loaded with mid-scale code, unless otherwise noted.\nFigure 34.DAC Output Noise 0.1Hzto10HzBandwidth Figure 33.DAC Output Noise Density vsFrequency\nFigure 35.Power-Supply Current vsPower-Supply Voltage Figure 36.Power-Down Current vsPower-Supply Voltage\n14 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\n3.7\n3.5\n3.3\n3.1\n2.9\n2.7\n2.5\n10 8 6 4 2 0Analog□Output□Voltage□(V)\nI (mA)SOURCEAV =□3.6VDD\nDAC□Loaded□with□FFFFh\n0.6\n0.4\n0.2\n0\n10 8 6 4 2 0Analog□Output□Voltage□(V)\nI (mA)SINKAV =□3.6VDD\nDAC□Loaded□with□0000h\n1.2\n0.8\n0.4\n0\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Quiescent□Current□( A)/c109\nT emperature□( C) /c176AVDD=□3.6V\n1200\n900\n600\n300\n0\n4.0 3.0 2.0 1.0 0 3.5 2.5 1.5 0.5Power-Supply□Current□( A)/c109\nV (V)LOGICSYNC□Input□(all□other□digital□inputs□=□GND)\nSweep□from\n0V□to□3.6V\nSweep□from\n3.6V□to□0V\n100\n90\n80\n70\n60\n50\n65536 8192 16384 24576 32768 40960 49152 57344 0Power-Supply□Current□( A)/c109\nDigital□Input□CodeAV =□3.6VDD\n140\n130\n120\n110\n100\n90\n80\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Power-Supply□Current□( A)/c109\nT emperature□( C) /c176AVDD=□3.6V\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\n7.8.2 Typical Characteristics: AVDD=3.6V\natTA=25°C,andAVDD=3.6V,unless otherwise noted.\nFigure 37.Power-Supply Current vsDigital Input Code Figure 38.Power-Supply Current vsTemperature\nFigure 39.Power-Supply Current vsLogic Input Voltage Figure 40.Power-Down Current vsTemperature\nFigure 41.Source Current atPositive Rail Figure 42.Sink Current atNegative Rail\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: DAC8311 DAC8411\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)AVDD=□2.7V\n2\n1\n0\n/c451\n/c452LE□(LSB)\n0 2048 4096 6144 8192\nDigital□Input□Code10240 12288 14336 163840.2\n0.1\n0\n/c450.1\n/c450.2DLE□(LSB)AVDD=□2.7V\nOccurrences\nI ( /c109A)DD70\n74\n78\n82\n86\n90\n94\n98102\n106\n110\n114\n118\n122\n126\n13050\n45\n40\n35\n30\n25\n20\n15\n10\n5\n0AV =□3.6VDD\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nTypical Characteristics: AVDD=3.6V(continued)\natTA=25°C,andAVDD=3.6V,unless otherwise noted.\nFigure 43.Power-Supply Current Histogram\n7.8.3 Typical Characteristics: AVDD=2.7V\natTA=25°C,andAVDD=2.7V,unless otherwise noted.\nFigure 45.DAC8311 14-Bit Linearity Error andDifferential Figure 44.DAC8411 16-Bit Linearity Error andDifferential\nLinearity Error vsCode (–40°C) Linearity Error vsCode (–40°C)\n16 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\n0.4\n0.3\n0.2\n0.1\n0\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Zero-Code□Error□(mV)\nT emperature□( C) /c176AV =□2.7VDD\n2.8\n2.6\n2.4\n2.2\n2.0\n10 8 6 4 2 0Analog□Output□Voltage□(V)\nI (mA)SOURCEAV =□2.7VDD\nDAC□Loaded□with□FFFFh\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)AVDD=□2.7V\n2\n1\n0\n/c451\n/c452LE□(LSB)\n0 2048 4096 6144 8192\nDigital□Input□Code10240 12288 14336 163840.2\n0.1\n0\n/c450.1\n/c450.2DLE□(LSB)AVDD=□2.7V\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)AVDD=□2.7V\n2\n1\n0\n/c451\n/c452LE□(LSB)\n0 2048 4096 6144 8192\nDigital□Input□Code10240 12288 14336 163840.2\n0.1\n0\n/c450.1\n/c450.2DLE□(LSB)AVDD=□2.7V\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\nTypical Characteristics: AVDD=2.7V(continued)\natTA=25°C,andAVDD=2.7V,unless otherwise noted.\nFigure 47.DAC8311 14-Bit Linearity Error andDifferential Figure 46.DAC8411 16-Bit Linearity Error andDifferential\nLinearity Error vsCode (25°C) Linearity Error vsCode (25°C)\nFigure 49.DAC8311 14-Bit Linearity Error andDifferential Figure 48.DAC8411 16-Bit Linearity Error andDifferential\nLinearity Error vsCode (125°C) Linearity Error vsCode (125°C)\nFigure 50.Zero-Code Error vsTemperature Figure 51.Source Current atPositive Rail\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: DAC8311 DAC8411\n120\n110\n100\n90\n80\n70\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Power-Supply□Current□( A)/c109\nT emperature□( C) /c176AVDD=□2.7V\n1.0\n0.8\n0.6\n0.4\n0.2\n0\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Quiescent□Current□( A)/c109\nT emperature□( C) /c176AVDD=□2.7V\n0.06\n0.04\n0.02\n0\n/c450.02\n/c450.04\n/c450.06\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Full-Scale□Error□(mV)\nT emperature□( C) /c176AV =□2.7VDD\n100\n90\n80\n70\n60\n50\n65536 8192 16384 24576 32768 40960 49152 57344 0Power-Supply□Current□( A)/c109\nDigital□Input□CodeAV =□2.7VDD\n0.6\n0.4\n0.2\n0\n/c450.2\n/c450.4\n/c450.6\n125 /c4540 /c4525 /c4510 5 20 35 50 65 80 95 110Offset□Error□(mV)\nT emperature□( C) /c176AV =□2.7VDD\n0.6\n0.4\n0.2\n0\n10 8 6 4 2 0Analog□Output□Voltage□(V)\nI (mA)SINKAV =□2.7VDD\nDAC□Loaded□with□0000h\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nTypical Characteristics: AVDD=2.7V(continued)\natTA=25°C,andAVDD=2.7V,unless otherwise noted.\nFigure 52.Offset Error vsTemperature Figure 53.Sink Current atNegative Rail\nFigure 54.Full-Scale Error vsTemperature Figure 55.Power-Supply Current vsDigital Input Code\nFigure 56.Power-Supply Current vsTemperature Figure 57.Power-Down Current vsTemperature\n18 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\n0\n20\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n/c45140\n20 5 10 15 0Gain□(dB)\nFrequency□(kHz)AV =□2.7V,DD\nfOUT S=□1kHz,□f =□225kSPS,\nMeasurement□Bandwidth□=□20kHz\nTime□(5 s/div) /c109AV =□2.7V\nClock□Feedthrough□Impulse□~0.4nV-sDDV (500 V/div)/c109\nOUT\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n5 4 3 2 1 0THD□(dB)\nf (kHz)OUTAV =□2.7V,□f =□225kSPS,DD S\n/c451dB□FSR□Digital□Input,\nMeasurement□Bandwidth□=□20kHz\nTHD\n2nd□Harmonic\n3rd□Harmonic\n88\n86\n84\n82\n80\n5 4 3 2 1 0SNR□(dB)\nf (kHz)OUTAV =□2.7V,□f =□225kSPS,DD S\n/c451dB□FSR□Digital□Input,\nMeasurement□Bandwidth□=□20kHz\nOccurrences\nI ( /c109A)DD60 64 68 72 76 80 84 88 92 96100 10450\n45\n40\n35\n30\n25\n20\n15\n10\n5\n0AV =□2.7VDD\n800\n600\n400\n200\n0\n3.0 2.0 1.0 0.5 1.5 2.5 0Power-Supply□Current□( A)/c109\nV (V)LOGICSYNC□Input□(all□other□digital□inputs□=□GND)\nSweep□from\n0V□to□2.7V\nSweep□from\n2.7V□to□0V\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\nTypical Characteristics: AVDD=2.7V(continued)\natTA=25°C,andAVDD=2.7V,unless otherwise noted.\nFigure 58.Power-Supply Current vsLogic Input VoltageFigure 59.Power-Supply Current Histogram\nFigure 60.Total Harmonic Distortion vsOutput Frequency Figure 61.Signal-to-Noise Ratio vsOutput Frequency\nFigure 63.Clock Feedthrough 2.7V,20mHz, Midscale Figure 62.Power Spectral Density\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: DAC8311 DAC8411\nTime□(2 s/div) /c109AV =□2.7V\nFrom□Code:□0000h\nTo□Code:□FFFFhDD\nZoomed□Rising□Edge\n100 V/div/c109Rising□Edge\n1V/div\nTrigger\nPulse\n2.7V/div\nTime□(2 s/div) /c109AV =□2.7V\nFrom□Code:□FFFFh\nTo□Code:□0000hDD\nTrigger□Pulse□2.7V/divFalling□Edge\n1V/div\nZoomed□Falling□Edge\n100 V/div/c109\nTime□(5 s/div) /c109V (100 V/div)/c109\nOUT\nClock\nFeedthrough\n~0.4nV-sGlitch□Impulse\n<□0.3nV-sAV =□2.7V\nFrom□Code:□2000h\nTo□Code:□2001hDD\nTime□(5 s/div) /c109V (100 V/div)/c109\nOUTClock\nFeedthrough\n~0.4nV-sGlitch□Impulse\n<□0.3nV-sAV =□2.7V\nFrom□Code:□2001h\nTo□Code:□2000hDD\nTime□(5 s/div) /c109V (100 V/div)/c109\nOUTClock\nFeedthrough\n~0.4nV-sGlitch□Impulse\n<□0.3nV-sAV =□2.7V\nFrom□Code:□7FFFh\nTo□Code:□8000hDD\nTime□(5 s/div) /c109V (100 V/div)/c109\nOUTClock\nFeedthrough\n~0.4nV-sGlitch□Impulse\n<□0.3nV-sAV =□2.7V\nFrom□Code:□8000h\nTo□Code:□7FFFhDD\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nTypical Characteristics: AVDD=2.7V(continued)\natTA=25°C,andAVDD=2.7V,unless otherwise noted.\nFigure 64.Glitch Energy 2.7V,16-Bit, 1LSB Step, Rising Figure 65.Glitch Energy 2.7V,16-Bit, 1LSB Step, Falling\nEdge Edge\nFigure 66.Glitch Energy 2.7V,14-Bit, 1LSB Step, Rising Figure 67.Glitch Energy 2.7V,14-Bit, 1LSB Step, Falling\nEdge Edge\nFigure 68.Full-Scale Settling Time 2.7VRising Edge Figure 69.Full-Scale Settling Time 2.7VFalling Edge\n20 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\nAV (1V/div)DD\nV (20mV/div)OUT\nTime□(5ms/div)AV =□2.7V\nDAC□=□Zero□Scale\nLoad□=□200pF□||□10k /c87DD\n17mV\nAV (1V/div)DD\nV (20mV/div)OUT\nTime□(10ms/div)AV =□2.7V\nDAC□=□Zero□Scale\nLoad□=□200pF□||□10k /c87DD\nTime□(2 s/div) /c109AV =□2.7V\nFrom□Code:□4000h\nTo□Code:□C000hDD\nZoomed□Rising□Edge\n100 V/div/c109Rising\nEdge\n1V/div\nTrigger\nPulse\n2.7V/div\nTime□(2 s/div) /c109AV =□2.7V\nFrom□Code:□C000h\nTo□Code:□4000hDD\nFalling\nEdge\n1V/div\nZoomed□Falling□Edge\n100 V/div/c109Trigger\nPulse\n2.7V/div\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\nTypical Characteristics: AVDD=2.7V(continued)\natTA=25°C,andAVDD=2.7V,unless otherwise noted.\nFigure 70.Half-Scale Settling Time 2.7VRising Edge Figure 71.Half-Scale Settling Time 2.7VFalling Edge\nFigure 72.Power-On Reset to0-VPower-On Glitch Figure 73.Power-Off Glitch\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: DAC8311 DAC8411\nOUT DD nDV AV\n2/c61 /c180\nREF□(+)\nResistor□String DAC□Register\nGNDOutput\nAmplifierVOUTAVDD\nPower-On\nReset\nDAC\nRegister14-/16-Bit□DACOutput\nBuffer\nInput□Control\nLogicPower-Down\nControl□Logic Resistor\nNetwork\nSYNC SCLK DINAVDD GND\nVOUTREF(+)\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\n8Detailed Description\n8.1 Overview\nThe DAC8x11 family ofdevices are low-power, single-channel, voltage output DACs. These devices are\nmonotonic bydesign, provide excellent linearity, and minimize undesired code-to-code transient voltages while\noffering aneasy upgrade path within apin-compatible family. Alldevices useaversatile, 3-wire serial interface\nthatoperates atclock rates ofupto50MHz andiscompatible with standard SPI, QSPI, Microwire, anddigital\nsignal processor (DSP) interfaces.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 DAC Section\nThe DAC8311 and DAC8411 arefabricated using Texas Instruments\' proprietary HPA07 process technology.\nThe architecture consists ofastring DAC followed byanoutput buffer amplifier. Because there isnoreference\ninput pin, thepower supply (AV DD)acts asthereference. Figure 74shows ablock diagram oftheDAC\narchitecture.\nFigure 74.DAC8x11 Architecture\nTheinput coding totheDAC8311 andDAC8411 isstraight binary, sotheideal output voltage isgiven by:\nwhere\n•n=resolution inbits; either 14(DAC8311) or16(DAC8411).\n•D=decimal equivalent ofthebinary code thatisloaded totheDAC register; itranges from 0to16,383 forthe\n14-bit DAC8311, or0to65,535 forthe16-bit DAC8411.\n22 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\nVREF\nR\nR\nR\nRTo□Output\nAmplifierRDIVIDER\nV\n2REF\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\nFeature Description (continued)\n8.3.2 Resistor String\nThe resistor string section isshown inFigure 75.Itissimply astring ofresistors, each ofvalue R.The code\nloaded intotheDAC register determines atwhich node onthestring thevoltage istapped offtobefedintothe\noutput amplifier byclosing one oftheswitches connecting thestring totheamplifier. The resistor string\narchitecture isinherently monotonic.\nFigure 75.Resistor String\n8.3.3 Output Amplifier\nTheoutput buffer amplifier iscapable ofgenerating rail-to-rail voltages onitsoutput which gives anoutput range\nof0VtoAVDD.The output amplifier iscapable ofdriving aload of2kΩinparallel with 1000 pFtoGND. The\nsource and sink capabilities oftheoutput amplifier canbeseen intheTypical Characteristics section foreach\ndevice. Theslew rateis0.7V/μswith ahalf-scale settling time oftypically 6μswith theoutput unloaded.\n8.3.4 Power-On Reset toZero-Scale\nThe DAC8x11 contains apower-on reset circuit thatcontrols theoutput voltage during power up.Onpower up,\ntheDAC register isfilled with zeros andtheoutput voltage is0V.TheDAC register remains thatway until avalid\nwrite sequence ismade totheDAC. This design isuseful inapplications where itisimportant toknow thestate\noftheoutput oftheDAC while itisintheprocess ofpowering up.\nThe occurring power-on glitch impulse isonly afew mV (typically, 17mV; see Figure 31,Figure 72,or\nFigure 31).\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: DAC8311 DAC8411\nResistor\nString□DACAmplifier\nPower-down\nCircuitryResistor\nNetworkVOUT\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\n8.4 Device Functional Modes\n8.4.1 Power-Down Modes\nThe DAC8x11 contains four separate modes ofoperation. These modes areprogrammable bysetting twobits\n(PD1 and PD0) inthecontrol register. Table 3shows how thestate ofthebitscorresponds tothemode of\noperation ofthedevice.\nTable 3.Modes ofOperation fortheDAC8x11\nPD1 PD0 OPERATING MODE\nNORMAL MODE\n0 0 Normal Operation\nPOWER-DOWN MODES\n0 1 Output 1kΩtoGND\n1 0 Output 100kΩtoGND\n1 1 High-Z\nWhen both bitsaresetto0,thedevice works normally with astandard power consumption oftypically 80μAat2\nV.However, forthethree power-down modes, thetypical supply current falls to0.5μAat5V,0.4μAat3V,and\n0.1μAat2.0V.Notonly does thesupply current fall,buttheoutput stage isalso internally switched from the\noutput oftheamplifier toaresistor network ofknown values. Theadvantage ofthisarchitecture isthattheoutput\nimpedance ofthepart isknown while thepart isinpower-down mode. There arethree different options. The\noutput isconnected internally toGND either through a1-kΩresistor ora100-kΩresistor, orisleftopen-circuited\n(High-Z). See Figure 76fortheoutput stage.\nFigure 76.Output Stage During Power-Down\nAlllinear circuitry isshut down when thepower-down mode isactivated. However, thecontents oftheDAC\nregister areunaffected when inpower-down. The time toexitpower-down istypically 50μsforAVDD=5Vand\nAVDD=3V.See theTypical Characteristics: AVDD=5Vforeach device formore information.\n24 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\nInvalid□Write□Sequence:\nHIGH□before□16th□Falling□Edge SYNCValid□Write□Sequence:\nOutput□Updates□on□16th□Falling□EdgeCLK\nSYNC\nDINDB15 DB0 DB15 DB0\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\n8.5 Programming\n8.5.1 DAC8311 Serial Interface\nThe DAC8311 hasa3-wire serial interface (SYNC, SCLK, andDIN) compatible with SPI, QSPI, andMicrowire\ninterface standards, aswellasmost DSPs. See Figure 1foranexample ofatypical write sequence.\n8.5.1.1 DAC8311 Input Shift Register\nThe input shift register is16bitswide, asshown inFigure 77.The firsttwobits(PD0 and PD1) arereserved\ncontrol bitsthat setthedesired mode ofoperation (normal mode oranyone ofthree power-down modes) as\nindicated inTable 3.\nThewrite sequence begins bybringing theSYNC linelow. Data from theDINlineareclocked intothe16-bit shift\nregister oneach falling edge ofSCLK. The serial clock frequency can beashigh as50MHz, making the\nDAC8311 compatible with high-speed DSPs. Onthe16th falling edge oftheserial clock, thelastdata bitis\nclocked inandtheprogrammed function isexecuted.\nAtthispoint, theSYNC linemay bekept loworbrought high. Ineither case, itmust bebrought high fora\nminimum of20nsbefore thenext write sequence sothat afalling edge ofSYNC can initiate thenext write\nsequence.\n8.5.1.2 DAC8311 SYNC Interrupt\nInanormal write sequence, theSYNC lineiskept lowforatleast 16falling edges ofSCLK and theDAC is\nupdated onthe16th falling edge. However, bringing SYNC high before the16th falling edge acts asaninterrupt\ntothewrite sequence. The shift register isreset andthewrite sequence isseen asinvalid. Neither anupdate of\ntheDAC register contents orachange intheoperating mode occurs, asshown inFigure 78.\nFigure 77.DAC8311 Data Input Register\nDB15 DB14 DB0\nPD1 PD0 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nFigure 78.DAC8311 SYNC Interrupt Facility\n8.5.2 DAC8411 Serial Interface\nThe DAC8411 hasa3-wire serial interface (SYNC, SCLK, andDIN) compatible with SPI, QSPI, andMicrowire\ninterface standards, aswellasmost DSPs. See theFigure 1foranexample ofatypical write sequence.\n8.5.2.1 DAC8411 Input Shift Register\nThe input shift register is24bitswide, asshown inFigure 79.The firsttwobitsarereserved control bits(PD0\nand PD1) that setthedesired mode ofoperation (normal mode orany one ofthree power-down modes) as\nindicated inTable 3.Thelastsixbitsaredon\'t care.\nThewrite sequence begins bybringing theSYNC linelow. Data from theDINlineareclocked intothe24-bit shift\nregister oneach falling edge ofSCLK. The serial clock frequency can beashigh as50MHz, making the\nDAC8411 compatible with high-speed DSPs. Onthe18th falling edge oftheserial clock, thelastdata bitis\nclocked inandtheprogrammed function isexecuted. Thelastsixbitsaredon\'t care.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: DAC8311 DAC8411\nCLK\nSYNC\nDIN\nValid□Write□Sequence:\nOutput/Mode□Updates on□the□18th□or□24th□Falling□Edge18th□Falling□Edge 18th/24th□Falling□Edge\nDB23\nInvalid/Interrupted□Write□Sequence:\nOutput/Mode□Does□Not□Update on□the□18th□Falling□EdgeDB6 DB5 DB0 DB23 DB6 DB5 DB018 24 18 24\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nAtthispoint, theSYNC linemay bekept loworbrought high. Ineither case, itmust bebrought high fora\nminimum of20nsbefore thenext write sequence sothat afalling edge ofSYNC can initiate thenext write\nsequence. Aspreviously mentioned, itmust bebrought high again before thenext write sequence.\nTheSYNC linemay bebrought high after the18th bitisclocked inbecause thelastsixbitsaredon\'t care.\n8.5.2.2 DAC8411 SYNC Interrupt\nInanormal write sequence, theSYNC lineiskept lowfor24falling edges ofSCLK andtheDAC isupdated on\nthe18th falling edge, ignoring thelastsixdon\'t care bits. However, bringing SYNC high before the18th falling\nedge acts asaninterrupt tothewrite sequence. The shift register isreset and thewrite sequence isseen as\ninvalid. Neither anupdate oftheDAC register contents orachange intheoperating mode occurs, asshown in\nFigure 80.\nFigure 79.DAC8411 Data Input Register\nDB23\nPD1 PD0 D15 D14 D13 D12 D11 D10\nD9 D8 D7 D6 D5 D4 D3 D2\nDB7 DB6 DB5\nD1 D0 X X X X X X\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nFigure 80.DAC8411 SYNC Interrupt Facility\n26 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\nSYNC\nSCLK\nDINMicrowire\nCS\nSK\nSODAC8x11(1)\nNOTE: (1) Additional pins omitted for clarity.\n80C51/80L51(1)\nP3.3\nTXD\nRXDDAC8x11(1)\nSYNC\nSCLK\nDIN\nNOTE:□(1)□Additional□pins□omitted□for□clarity.\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\n9.1.1 Microprocessor Interfacing\n9.1.1.1 DAC8x11 to8051 Interface\nFigure 81shows aserial interface between theDAC8x11 andatypical 8051-type microcontroller. The setup for\ntheinterface isasfollows: TXD ofthe8051 drives SCLK oftheDAC8x11, while RXD drives theserial data lineof\nthepart. TheSYNC signal isderived from abitprogrammable pinontheport. Inthiscase, portlineP3.3 isused.\nWhen data aretobetransmitted totheDAC8x11, P3.3 istaken low. The8051 transmits data only in8-bit bytes;\nthus, only eight falling clock edges occur inthetransmit cycle. Toload data totheDAC, P3.3 remains lowafter\nthefirsteight bitsaretransmitted, andasecond write cycle isinitiated totransmit thesecond byte ofdata. P3.3\nistaken high following thecompletion ofthiscycle. The 8051 outputs theserial data inaformat which hasthe\nLSB first. The DAC8x11 requires itsdata with theMSB asthefirstbitreceived. Therefore, the8051 transmit\nroutine must take thisrequirement intoaccount, andmirror thedata asneeded.\nFigure 81.DAC8x11 to80C51/80l51 Interfaces\n9.1.1.2 DAC8x11 toMicrowire Interface\nFigure 82shows aninterface between theDAC8x11 and any Microwire-compatible device. Serial data are\nshifted outonthefalling edge oftheserial clock andareclocked intotheDAC8x11 ontherising edge oftheSK\nsignal.\nFigure 82.DAC8x11 toMicrowire Interface\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: DAC8311 DAC8411\nU1R2R5\n+VREG\nRegulator V+\nReturnQ130.542 kΩ122.15 kΩ\n4.32 kΩ 26.7 Ω60.4 ΩOPA317V /VREG REF\nR3 R4R6\n68HC11(1)\nPC7\nSCK\nMOSISYNC\nSCLK\nDINDAC8x11(1)\nNOTE:□(1)□Additional□pins□omitted□for□clarity.\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nApplication Information (continued)\n9.1.1.3 DAC8x11 to68HC11 Interface\nFigure 83shows aserial interface between theDAC8x11 andthe68HC11 microcontroller. SCK ofthe68HC11\ndrives theSCLK oftheDAC8x11, while theMOSI output drives theserial data lineoftheDAC. TheSYNC signal\nisderived from aportline(PC7), similar towhat was done forthe8051.\nFigure 83.DAC8X11 to68HC11 Interface\nThe68HC11 should beconfigured sothatitsCPOL bitisa\'0\'anditsCPHA bitisa\'1\'.This configuration causes\ndata appearing ontheMOSI output tobevalid onthefalling edge ofSCK. When data arebeing transmitted to\ntheDAC, theSYNC lineistaken low(PC7). Serial data from the68HC11 aretransmitted in8-bit bytes with only\neight falling clock edges occurring inthetransmit cycle. Data aretransmitted MSB first. Inorder toload data to\ntheDAC8x11, PC7 isheld lowafter thefirsteight bitsaretransferred, and asecond serial write operation is\nperformed totheDAC; PC7 istaken high attheendofthisprocedure.\n9.2 Typical Applications\n9.2.1 Loop Powered Transmitter\nThedescribed loop powered transmitter canaccurately source currents from 4mAto20mA.\nFigure 84.Loop Powered Transmitter Schematic\n9.2.1.1 Design Requirements\nThe transmitter hasonly twoexternal input terminals; asupply connection andaground (orreturn) connection.\nThetransmitter communicates back tothehost, typically aPLC analog input module, byprecisely controlling the\nmagnitude ofthereturn current. Inorder toconform tothe4-mA to20-mA communication standards, the\ncomplete transmitter must consume less than 4mAofcurrent.\n28 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\nDAC REG 3 DAC REG DAC REG 3\nout 1 2\n2 5 4 2 5 2 5 4V V R V V V V Ri i i 1R R R R R R R R/ca7 /cb7 /ca7 /cb7 /ca7 /cb7 /c20 /c0e /c20 /c0e /c0e /c98 /c0e /c20 /c0e /c98 /c0e /ca8 /cb8 /ca8 /cb8 /ca8 /cb8 \n/ca9 /cb9 /ca9 /cb9 /ca9 /cb9\n1 3 \n1 3 \n2 4 2\n4V i R\ni R /c39/cb1 /c4c /c35 /c4cR/c39 /c39/cb1/c0e /c20 /c98\n/c98/c20 /c98 /c9f /c20\n/c0e /c20 \nDAC REG\n1\n2 5 V V iR R /c20 /c0e \nDAC\nU1+Regulator V+\nReturnQ1V /RDAC 10 A\ni1iqV+\nV–iloop\nioutVREG\nV /VREG REF\nVOUTR2V /RREG 2 R5\ni2 R3R4R6\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\nTypical Applications (continued)\nThe complete design ofthis circuit isoutlined inTIPD158 ,Low Cost Loop-Powered 4-20mA Transmitter\nEMC/EMI Tested Reference Design .The design isexpected tobelow-cost and deliver immunity tothe\nIEC61000-4 suite oftests with minimum impact ontheaccuracy ofthesystem. Reference design TIPD158\nincludes thedesign goals, simulated results, andmeasured performance.\n9.2.1.2 Detailed Design Procedure\nAmplifier U1uses negative feedback tomake sure thatthepotentials attheinverting (V–)andnoninverting (V+)\ninput terminals areequal. Inthisconfiguration, V–isdirectly tiedtothelocal GND; therefore, thepotential atthe\nnoninverting input terminal isdriven tolocal ground. Thus, thevoltage difference across R2istheDAC output\nvoltage (VOUT), andthevoltage difference across R5istheregulator voltage (VREG). These voltage differences\ncause currents toflow through R2andR5,asillustrated inFigure 85.\nFigure 85.Voltage toCurrent Conversion\nThecurrents from R2andR5sum intoi1(defined inEquation 1),andi1flows through R3.\n(1)\nAmplifier U2drives thebase ofQ1,theNPN bipolar junction transistor (BJT), toallow current toflow through R4\nsothat thevoltage drops across R3and R4remain equal. This design keeps theinverting and noninverting\nterminals atthesame potential. Asmall part ofthecurrent through R4issourced bythequiescent current ofall\nofthecomponents used inthetransmitter design (regulator, amplifier, andDAC). The voltage drops across R3\nandR4areequal; therefore, different-sized resistors cause different current flow through each resistor. Use these\ndifferent-sized resistors toapply gain tothecurrent flow through R4bycontrolling theratio ofresistor R3toR4,as\nshown inEquation 2:\n(2)\nThe current gain inthecircuit helps allow amajority oftheoutput current tocome directly from theloop through\nQ1instead offrom thevoltage-to-current converter. This current gain, inaddition tothelow-power components,\nkeeps thecurrent consumption ofthevoltage-to-current converter low. Currents i1and i2sum toform output\ncurrent iout,asshown inEquation 3:\n(3)\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: DAC8311 DAC8411\nREF5050\nDAC8x11+5V\n110 A/c109\nVOUT=□0V□to□5VSYNC\nSCLK\nDIN+5.5V\nThree-Wire\nSerial\nInterface1 F/c109\n48121620\n0 1024 2048 3072 4096Output Current (mA)\nDAC Code\n-0.20-0.15-0.10-0.050.000.050.100.150.20\n0 1024 2048 3072 4096Output Current TUE (%FSR)\nDAC Code\n/c0b /c0cREG REG 3\nout Resolution5 4 2V Code V Ri Code 1R R 2 R /ca7 /cb7 /ca7 /cb7 /c98/c20 /c0e /c98 /c0e/ca8 /cb8 /ca8 /cb8 /ca8 /cb8 /c98 /ca9 /cb9 /ca9 /cb9 \nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\nTypical Applications (continued)\nThe complete transfer function, arranged asafunction ofinput code, isshown inEquation 4.The remaining\nsections divide thiscircuit intoblocks forsimplified discussion.\n(4)\nResistor R6isincluded toreduce thegain oftransistor Q1,and therefore, reduce theclosed-loop gain ofthe\nvoltage-to-current converter forastable design. Size resistors R2,R3,R4,andR5based onthefull-scale range of\ntheDAC, regulator voltage, andthedesired current output range ofthedesign.\n9.2.1.3 Application Curves\nFigure 86shows themeasured transfer function ofthecircuit. Figure 87shows thetotal unadjusted error (TUE)\nofthecircuit, staying below 0.15 %FSR.\nFigure 86.Output Current vsCode Figure 87.Current Total Unadjusted Error vsCode\n9.2.2 Using theREF5050 asaPower Supply fortheDAC8x11\nAsaresult oftheextremely lowsupply current required bytheDAC8x11, analternative option istouse a\nREF5050 5Vprecision voltage reference tosupply therequired voltage tothepart, asshown inFigure 88.This\noption isespecially useful ifthepower supply istoonoisy orifthesystem supply voltages areatsome value\nother than 5V.The REF5050 outputs asteady supply voltage fortheDAC8x11. IftheREF5050 isused, the\ncurrent needed tosupply DAC8x11 istypically 110μAat5V,with noload ontheoutput oftheDAC. When the\nDAC output isloaded, theREF5050 also needs tosupply thecurrent totheload. Thetotal current required (with\na5-kΩload ontheDAC output) is:\n110μA+(5V/5kΩ)=1.11 mA\nTheload regulation oftheREF5050 istypically 0.002%/mA, resulting inanerror of90μVforthe1.1-mA current\ndrawn from it.This value corresponds toa1.1LSB error at16bit (DAC8411).\nFigure 88.REF5050 asPower Supply toDAC8x11\n30 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\nDAC8x11 AVDDVOUTR\n10k/c872 +5V\n/c1775V+5.5V\nOPA211\n10 F/c109 0.1 F/c109\nThree-Wire\nSerial\nInterface/c455.5VR\n10k/c871\nVO/C0043/C046610/C0032D\n2n/C0467/C00425V\n1 2 2\nO DD DD n1 1R R R DV AV AVR R 2/c233 /c249 /c230 /c246 /c230 /c246/c43 /c230 /c246/c61 /c180 /c180 /c45 /c180/c234 /c250 /c231 /c247 /c231 /c247 /c231 /c247/c232 /c248 /c234 /c250 /c232 /c248 /c232 /c248 /c235 /c251\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\nTypical Applications (continued)\nForother power-supply voltages, alternative references such astheREF3030 (3V),REF3033 (3.3 V),or\nREF3220 (2.048 V)arerecommended. Forafulllistofavailable voltage references from TI,seeTIweb siteat\nwww.ti.com .\n9.2.3 Bipolar Operation Using theDAC8x11\nThe DAC8x11 hasbeen designed forsingle-supply operation butabipolar output range isalso possible using\nthecircuit inFigure 89.The circuit shown gives anoutput voltage range of±5V.Rail-to-rail operation atthe\namplifier output isachievable using anOPA211 ,OPA340 ,orOPA703 astheoutput amplifier. Forafulllistof\navailable operational amplifiers from TI,seeTIweb siteatwww.ti.com\nTheoutput voltage foranyinput code canbecalculated asfollows:\nwhere\n•n=resolution inbits; either 14(DAC8311) or16(DAC8411).\n•D=theinput code indecimal; either 0to16,383 (DAC8311) or0to65,535 (DAC8411). (5)\nWith AVDD=5V,R1=R2=10kΩ:\n(6)\nThe resulting output voltage range is±5V.Code 000h corresponds toa–5-Voutput and FFFFh (16-bit level)\ncorresponding toa5-Voutput.\nFigure 89.Bipolar Operation With theDAC8x11\n10Power Supply Recommendations\nTheDAC8x11 isdesigned tooperate with aunipolar analog power supply ranging from 2Vto5.5VontheAVDD\npin.The AVDDpinsupplies power tothedigital andanalog circuits (including theresistor string) inside theDAC.\nThe current consumption ofthispinisspecified intheElectrical Characteristics table. Use a1-μFto10-μF\ncapacitor inparallel with a0.1-μFbypass capacitor onthispintoremove high-frequency noise.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: DAC8311 DAC8411\nU1Analog IO\nBypass \nCapacitorsDigital IO\nDAC8311 ,DAC8411\nSBAS439C –AUGUST 2008 –REVISED JULY 2015 www.ti.com\n11Layout\n11.1 Layout Guidelines\nAprecision analog component requires careful layout, adequate bypassing, and clean, well-regulated power\nsupplies.\nThe DAC8x11 offers single-supply operation; itwill often beused inclose proximity with digital logic,\nmicrocontrollers, microprocessors, anddigital signal processors. Themore digital logic present inthedesign and\nthehigher theswitching speed, themore difficult itwillbetoachieve good performance from theconverter.\nBecause ofthesingle ground pinoftheDAC8x11, allreturn currents, including digital andanalog return currents,\nmust flow through theGND pin.Ideally, GND would beconnected directly toananalog ground plane. This plane\nwould beseparate from theground connection forthedigital components until they were connected atthepower\nentry point ofthesystem.\nThe power applied toAVDDshould bewell-regulated and low-noise. Switching power supplies and dc/dc\nconverters often have high-frequency glitches orspikes riding ontheoutput voltage. Inaddition, digital\ncomponents cancreate similar high-frequency spikes astheinternal logic switches state. This noise caneasily\ncouple intotheDAC output voltage through various paths between thepower connections and analog output.\nThis condition isparticularly truefortheDAC8x11, asthepower supply isalso thereference voltage fortheDAC.\nAswith theGND connection, AVDDshould beconnected toa5Vpower supply plane ortrace thatisseparate\nfrom theconnection fordigital logic until they areconnected atthepower entry point. Inaddition, TIstrongly\nrecommends the1μFto1μFand 0.1μFbypass capacitors. Insome situations, additional bypassing may be\nrequired, such asa100μFelectrolytic capacitor oreven aPifilter made upofinductors and capacitors —all\ndesigned toessentially low-pass filter the5Vsupply, removing thehigh-frequency noise.\n11.2 Layout Example\nFigure 90.Recommended Layout\n32 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC8311 DAC8411\nDAC8311 ,DAC8411\nwww.ti.com SBAS439C –AUGUST 2008 –REVISED JULY 2015\n12Device andDocumentation Support\n12.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nDAC8311 Click here Click here Click here Click here Click here\nDAC8411 Click here Click here Click here Click here Click here\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nSPI, QSPI aretrademarks ofMotorola, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: DAC8311 DAC8411\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDAC8311IDCKR ACTIVE SC70 DCK 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 D83Samples\nDAC8311IDCKT ACTIVE SC70 DCK 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 D83Samples\nDAC8411IDCKR ACTIVE SC70 DCK 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 D84Samples\nDAC8411IDCKT ACTIVE SC70 DCK 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 D84Samples\nDAC8411IDCKTG4 ACTIVE SC70 DCK 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 D84Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 19-Oct-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDAC8311IDCKR SC70 DCK 63000 180.0 8.42.22.51.24.08.0 Q3\nDAC8311IDCKT SC70 DCK 6250 180.0 8.42.22.51.24.08.0 Q3\nDAC8411IDCKR SC70 DCK 63000 180.0 8.42.22.51.24.08.0 Q3\nDAC8411IDCKT SC70 DCK 6250 180.0 8.42.22.51.24.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 19-Oct-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDAC8311IDCKR SC70 DCK 63000 200.0 183.0 25.0\nDAC8311IDCKT SC70 DCK 6250 200.0 183.0 25.0\nDAC8411IDCKR SC70 DCK 63000 200.0 183.0 25.0\nDAC8411IDCKT SC70 DCK 6250 200.0 183.0 25.0\nPack Materials-Page 2\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DAC8311IDCKR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (AVDD): 2.0V to 5.5V
- **Current Ratings**: 
  - Normal Operation: 80μA at 2V
  - Power-Down Mode: 0.1μA at 2V
- **Power Consumption**: 
  - 0.55 mW at 5V in normal operation
  - 2.5 μW in power-down mode
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - SC70 (6-pin)
- **Special Features**: 
  - 14-bit resolution
  - Power-On Reset to zero scale
  - Rail-to-rail output buffer
  - 3-wire serial interface (compatible with SPI, QSPI, Microwire)
  - Power-down feature with multiple modes
- **Moisture Sensitive Level (MSL)**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **DAC8311** is a low-power, single-channel, voltage output Digital-to-Analog Converter (DAC) from Texas Instruments. It features a 14-bit resolution and is designed to provide excellent linearity while minimizing undesired transient voltages. The device operates with a versatile 3-wire serial interface, making it compatible with various digital signal processors and microcontrollers. The DAC8311 is particularly suited for battery-operated applications due to its low power consumption.

#### Typical Applications:
- **Portable, Battery-Powered Instruments**: Ideal for devices requiring low power consumption and compact size.
- **Process Controls**: Used in industrial applications for precise control of analog signals.
- **Digital Gain and Offset Adjustment**: Useful in signal processing applications where adjustments to signal levels are necessary.
- **Programmable Voltage and Current Sources**: Can be utilized in applications requiring variable output levels based on digital input codes.

This summary encapsulates the essential specifications and applications of the DAC8311IDCKR, providing a clear understanding of its capabilities and use cases in electronic designs.