{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513188899045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513188899046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 15:14:58 2017 " "Processing started: Wed Dec 13 15:14:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513188899046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188899046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaDriver -c vgaDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaDriver -c vgaDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188899046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513188899312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513188899313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaDriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaDriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaDriver " "Found entity 1: vgaDriver" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513188911473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk50to25.v 1 1 " "Found 1 design units, including 1 entities, in source file clk50to25.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk50to25 " "Found entity 1: clk50to25" {  } { { "clk50to25.v" "" { Text "/home/crystal/Documentos/vga/clk50to25.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513188911473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaPxlGen.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaPxlGen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaPxlGen " "Found entity 1: vgaPxlGen" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513188911474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaSync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaSync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaSync " "Found entity 1: vgaSync" {  } { { "vgaSync.v" "" { Text "/home/crystal/Documentos/vga/vgaSync.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513188911475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrasprite.v 1 1 " "Found 1 design units, including 1 entities, in source file barrasprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrasprite " "Found entity 1: barrasprite" {  } { { "barrasprite.v" "" { Text "/home/crystal/Documentos/vga/barrasprite.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513188911476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgaDriver " "Elaborating entity \"vgaDriver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513188911540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk50to25 clk50to25:clk50to25 " "Elaborating entity \"clk50to25\" for hierarchy \"clk50to25:clk50to25\"" {  } { { "vgaDriver.v" "clk50to25" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513188911547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaSync vgaSync:vgaSync " "Elaborating entity \"vgaSync\" for hierarchy \"vgaSync:vgaSync\"" {  } { { "vgaDriver.v" "vgaSync" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513188911548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaPxlGen vgaPxlGen:vgaPxlGen " "Elaborating entity \"vgaPxlGen\" for hierarchy \"vgaPxlGen:vgaPxlGen\"" {  } { { "vgaDriver.v" "vgaPxlGen" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513188911550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 vgaPxlGen.v(39) " "Verilog HDL assignment warning at vgaPxlGen.v(39): truncated value with size 10 to match size of target (7)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513188911551 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1X vgaPxlGen.v(28) " "Verilog HDL Always Construct warning at vgaPxlGen.v(28): inferring latch(es) for variable \"p1X\", which holds its previous value in one or more paths through the always construct" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513188911551 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1Y vgaPxlGen.v(28) " "Verilog HDL Always Construct warning at vgaPxlGen.v(28): inferring latch(es) for variable \"p1Y\", which holds its previous value in one or more paths through the always construct" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513188911551 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1Y\[0\] vgaPxlGen.v(28) " "Inferred latch for \"p1Y\[0\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911552 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1Y\[1\] vgaPxlGen.v(28) " "Inferred latch for \"p1Y\[1\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911552 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1Y\[2\] vgaPxlGen.v(28) " "Inferred latch for \"p1Y\[2\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1Y\[3\] vgaPxlGen.v(28) " "Inferred latch for \"p1Y\[3\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1Y\[4\] vgaPxlGen.v(28) " "Inferred latch for \"p1Y\[4\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1Y\[5\] vgaPxlGen.v(28) " "Inferred latch for \"p1Y\[5\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1Y\[6\] vgaPxlGen.v(28) " "Inferred latch for \"p1Y\[6\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1Y\[7\] vgaPxlGen.v(28) " "Inferred latch for \"p1Y\[7\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1Y\[8\] vgaPxlGen.v(28) " "Inferred latch for \"p1Y\[8\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1Y\[9\] vgaPxlGen.v(28) " "Inferred latch for \"p1Y\[9\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1X\[0\] vgaPxlGen.v(28) " "Inferred latch for \"p1X\[0\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1X\[1\] vgaPxlGen.v(28) " "Inferred latch for \"p1X\[1\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1X\[2\] vgaPxlGen.v(28) " "Inferred latch for \"p1X\[2\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1X\[3\] vgaPxlGen.v(28) " "Inferred latch for \"p1X\[3\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1X\[4\] vgaPxlGen.v(28) " "Inferred latch for \"p1X\[4\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1X\[5\] vgaPxlGen.v(28) " "Inferred latch for \"p1X\[5\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1X\[6\] vgaPxlGen.v(28) " "Inferred latch for \"p1X\[6\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1X\[7\] vgaPxlGen.v(28) " "Inferred latch for \"p1X\[7\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1X\[8\] vgaPxlGen.v(28) " "Inferred latch for \"p1X\[8\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911553 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1X\[9\] vgaPxlGen.v(28) " "Inferred latch for \"p1X\[9\]\" at vgaPxlGen.v(28)" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911554 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrasprite vgaPxlGen:vgaPxlGen\|barrasprite:barrasprite " "Elaborating entity \"barrasprite\" for hierarchy \"vgaPxlGen:vgaPxlGen\|barrasprite:barrasprite\"" {  } { { "vgaPxlGen.v" "barrasprite" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513188911566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vgaPxlGen:vgaPxlGen\|barrasprite:barrasprite\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vgaPxlGen:vgaPxlGen\|barrasprite:barrasprite\|altsyncram:altsyncram_component\"" {  } { { "barrasprite.v" "altsyncram_component" { Text "/home/crystal/Documentos/vga/barrasprite.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513188911837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgaPxlGen:vgaPxlGen\|barrasprite:barrasprite\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vgaPxlGen:vgaPxlGen\|barrasprite:barrasprite\|altsyncram:altsyncram_component\"" {  } { { "barrasprite.v" "" { Text "/home/crystal/Documentos/vga/barrasprite.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513188911856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgaPxlGen:vgaPxlGen\|barrasprite:barrasprite\|altsyncram:altsyncram_component " "Instantiated megafunction \"vgaPxlGen:vgaPxlGen\|barrasprite:barrasprite\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file barra.mif " "Parameter \"init_file\" = \"barra.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513188911856 ""}  } { { "barrasprite.v" "" { Text "/home/crystal/Documentos/vga/barrasprite.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513188911856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3s91 " "Found entity 1: altsyncram_3s91" {  } { { "db/altsyncram_3s91.tdf" "" { Text "/home/crystal/Documentos/vga/db/altsyncram_3s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513188911917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188911917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3s91 vgaPxlGen:vgaPxlGen\|barrasprite:barrasprite\|altsyncram:altsyncram_component\|altsyncram_3s91:auto_generated " "Elaborating entity \"altsyncram_3s91\" for hierarchy \"vgaPxlGen:vgaPxlGen\|barrasprite:barrasprite\|altsyncram:altsyncram_component\|altsyncram_3s91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/crystal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513188911917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513188912555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513188913097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513188913097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[9\] " "No output dependent on input pin \"KEY\[9\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[10\] " "No output dependent on input pin \"KEY\[10\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[11\] " "No output dependent on input pin \"KEY\[11\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513188913148 "|vgaDriver|KEY[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513188913148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513188913148 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513188913148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513188913148 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513188913148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513188913148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "994 " "Peak virtual memory: 994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513188913156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 15:15:13 2017 " "Processing ended: Wed Dec 13 15:15:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513188913156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513188913156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513188913156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513188913156 ""}
