# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/github/line_follower {E:/github/line_follower/path_planner.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:33 on Jan 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/github/line_follower" E:/github/line_follower/path_planner.v 
# -- Compiling module path_planner
# 
# Top level modules:
# 	path_planner
# End time: 00:33:33 on Jan 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/github/line_follower {E:/github/line_follower/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:33 on Jan 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/github/line_follower" E:/github/line_follower/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 00:33:33 on Jan 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 00:33:33 on Jan 13,2023
# Loading work.tb
# Loading work.path_planner
# ** Warning: (vsim-3015) E:/github/line_follower/tb.v(19): [PCDPC] - Port size (20) does not match connection size (50) for port 'final_path'. The port definition is at: E:/github/line_follower/path_planner.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: E:/github/line_follower/path_planner.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: md_shreyas  Hostname: DESKTOP-BP7NE44  ProcessID: 26260
#           Attempting to use alternate WLF file "./wlft8jagn4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8jagn4
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#           0
#           1
#           2
#           0
#           0
#           0
#           0
#           0
#           0
#           0
# -------------------------------------------------
# 10
# 01
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
#           0
#           1
#           1
#           1
#           0
#           0
#           0
#           0
#           0
#           0
# -------------------------------------------------
# 01
# 01
# 01
# 00
# 00
# 00
# 00
# 00
# 00
# 00
#           0
#           1
#           1
#           0
#           0
#           0
#           0
#           0
#           0
#           0
# -------------------------------------------------
# 01
# 01
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# Error(s) encountered, please check your design!
# End time: 00:40:19 on Jan 13,2023, Elapsed time: 0:06:46
# Errors: 0, Warnings: 3
