{"arch": "arm", "modbus_reply": {"11408": {"disasm": ["PUSH            {R4-R11,LR}", "SUBS            R5, ctx, #0", "SUB             SP, SP, #0x174", "LDR             R11, =($_GLOBAL_OFFSET_TABLE_ - 0x2CAC)", "STR             req_length, [SP,#0x198+var_13C]", "ADD             R11, PC, R11; $_GLOBAL_OFFSET_TABLE_", "BEQ             loc_3AAC"], "preds": [], "succs": [11436, 15020]}, "11436": {"disasm": ["MOV             R8, mb_mapping", "LDR             mb_mapping, [R5,#0x28]", "MOV             R6, req", "ADD             req, SP, #0x198+var_13C", "MOV             ctx, req", "LDR             R10, [R3,#4]", "LDR             R3, [R3,#0x1C]", "ADD             R7, req, offset", "LDRB            R9, [req,offset]", "LDRB            R4, [R7,#-1]", "LDRB            R12, [R7,#2]", "LDRB            req_length, [R7,#1]", "STR             function, [SP,#0x198+sft.function]", "STR             R4, [SP,#0x198+sft]", "MOV             R2, R2,LSL#8", "STR             R12, [SP,#0x198+var_178]", "STR             R2, [SP,#0x198+var_17C]", "BLX             R3", "LDR             R3, [SP,#0x198+var_17C]", "SUB             R2, function, #1", "LDR             R12, [SP,#0x198+var_178]", "ADD             R3, R3, R12", "STR             R0, [SP,#0x198+sft.t_id]", "UXTH            R0, R3", "CMP             R2, #0x16; switch 23 cases", "ADDLS           PC, PC, R2,LSL#2; switch jump"], "preds": [11408], "succs": [11540, 11544, 11548, 11552, 11556, 11560, 11564, 11568, 11572, 11576, 11580, 11584, 11588, 11592, 11596, 11600, 11604, 11608, 11612, 11616, 11620, 11624, 11628, 11632, 11636, 11716, 11952, 12444, 12480, 12560, 12596, 13624, 14028, 14132, 14220]}, "11540": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11544": {"disasm": ["B               loc_2DC4; jumptable 00002D10 cases 0,1"], "preds": [11436], "succs": [11716]}, "11548": {"disasm": ["B               loc_2DC4; jumptable 00002D10 cases 0,1"], "preds": [11436], "succs": [11716]}, "11552": {"disasm": ["B               loc_2EB0; jumptable 00002D10 cases 2,3"], "preds": [11436], "succs": [11952]}, "11556": {"disasm": ["B               loc_2EB0; jumptable 00002D10 cases 2,3"], "preds": [11436], "succs": [11952]}, "11560": {"disasm": ["B               loc_36CC; jumptable 00002D10 case 4"], "preds": [11436], "succs": [14028]}, "11564": {"disasm": ["B               loc_378C; jumptable 00002D10 case 5"], "preds": [11436], "succs": [14220]}, "11568": {"disasm": ["B               loc_309C; jumptable 00002D10 case 6"], "preds": [11436], "succs": [12444]}, "11572": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11576": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11580": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11584": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11588": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11592": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11596": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11600": {"disasm": ["B               loc_30C0; jumptable 00002D10 case 14"], "preds": [11436], "succs": [12480]}, "11604": {"disasm": ["B               loc_3538; jumptable 00002D10 case 15"], "preds": [11436], "succs": [13624]}, "11608": {"disasm": ["B               loc_3734; jumptable 00002D10 case 16"], "preds": [11436], "succs": [14132]}, "11612": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11616": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11620": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11624": {"disasm": ["B               def_2D10; jumptable 00002D10 default case, cases 7-13,17-20"], "preds": [11436], "succs": [11636]}, "11628": {"disasm": ["B               loc_3110; jumptable 00002D10 case 21"], "preds": [11436], "succs": [12560]}, "11632": {"disasm": ["B               loc_3134; jumptable 00002D10 case 22"], "preds": [11436], "succs": [12596]}, "11636": {"disasm": ["LDR             R3, =(aUnknownModbusF - 0x2D8C); jumptable 00002D10 default case, cases 7-13,17-20", "ADD             R11, SP, #0x198+rsp", "MOV             R2, #1", "ADD             R1, SP, #0x198+sft", "ADD             R3, PC, R3; \"Unknown Modbus function code: 0x%0X\\n\"", "MOV             address_0, ctx", "STRD            R2, R3, [SP,#0x198+data]", "MOV             R3, R11", "STR             function, [SP,#0x198+var_190]", "BL              response_exception", "MOV             R2, R0"], "preds": [11436, 11540, 11572, 11576, 11580, 11584, 11588, 11592, 11596, 11612, 11616, 11620, 11624], "succs": [11680]}, "11680": {"disasm": ["LDR             R3, [ctx,#0x28]", "LDR             R3, [R3]", "ORRS            R0, R4, R3", "BEQ             loc_2DBC"], "preds": [11636, 11792, 11928, 12032, 12432, 13192, 13604, 13980, 14084, 14132, 14252, 14312, 14404, 14496, 14620, 14728, 14788, 14900], "succs": [11696, 11708]}, "11696": {"disasm": ["MOV             R1, R11", "MOV             R0, ctx", "BL              send_msg"], "preds": [11680], "succs": [11708]}, "11708": {"disasm": ["ADD             SP, SP, #0x174", "POP             {R4-R11,PC}"], "preds": [11680, 11696, 12456, 15020], "succs": []}, "11716": {"disasm": ["CMP             function, #2; jumptable 00002D10 cases 0,1", "LDR             req, [mb_mapping,#0x20]", "LDR             R3, [mb_mapping,#0x24]", "BEQ             loc_3970"], "preds": [11436, 11544, 11548], "succs": [11732, 14704]}, "11732": {"disasm": ["LDR             R2, =(aReadBits - 0x2DE8); \"read_bits\"", "LDR             R1, [mb_mapping,#4]", "LDR             R12, [mb_mapping]", "ADD             R2, PC, R2; \"read_bits\""], "preds": [11716], "succs": [11748]}, "11748": {"disasm": ["LDRB            R3, [R7,#3]", "LDRB            function, [R7,#4]", "ADD             R9, R9, R3,LSL#8", "SUB             R3, nb, #1", "CMP             R3, #0x7D0", "BCS             loc_39C4"], "preds": [11732, 14704], "succs": [11772, 14788]}, "11772": {"disasm": ["SUBS            mb_mapping, address_0, start_bits", "BMI             loc_38CC"], "preds": [11748], "succs": [11780, 14540]}, "11780": {"disasm": ["ADD             R7, nb, R8", "CMP             R7, nb_bits", "BGT             loc_38C8"], "preds": [11772], "succs": [11792, 14536]}, "11792": {"disasm": ["LDR             R3, [ctx,#0x28]", "ADD             R11, SP, #0x198+rsp", "ADD             address_0, SP, #0x198+sft", "MOV             start_bits, R11", "LDR             R3, [R3,#0x18]", "BLX             R3", "ANDS            R3, nb, #7", "MOVNE           R3, #1", "CMP             R7, R8", "ADD             R3, R3, nb,LSR#3", "ADD             R2, rsp_length_0, #0x170", "ADD             R2, SP, R2", "STRB            R3, [R2,#-0x104]", "ADD             R2, rsp_length_0, #1", "BLE             loc_2DA0"], "preds": [11780], "succs": [11680, 11852]}, "11852": {"disasm": ["SUB             R1, R8, #1", "SUB             R12, R6, #1", "MOV             R0, #0", "ADD             R1, R6, R1", "ADD             R12, R12, R7", "MOV             R3, R0"], "preds": [11792], "succs": [11876]}, "11876": {"disasm": ["LDRB            LR, [R1,#1]!", "CMP             R3, #7", "ORR             R0, R0, LR,LSL R3", "ADD             R3, R3, #1", "BNE             loc_2E90"], "preds": [11852, 11920], "succs": [11896, 11920]}, "11896": {"disasm": ["ADD             R3, R2, #0x170", "ADD             R2, R2, #1", "ADD             R3, SP, R3", "STRB            R0, [R3,#-0x104]", "MOV             R0, #0", "MOV             R3, R0"], "preds": [11876], "succs": [11920]}, "11920": {"disasm": ["CMP             R1, R12", "BNE             loc_2E64"], "preds": [11876, 11896], "succs": [11876, 11928]}, "11928": {"disasm": ["CMP             R3, #0", "ADDNE           R3, R2, #0x170", "ADDNE           R2, R2, #1", "ADDNE           R3, SP, R3", "STRBNE          R0, [R3,#-0x104]", "B               loc_2DA0"], "preds": [11920], "succs": [11680]}, "11952": {"disasm": ["LDR             R1, [mb_mapping,#0x2C]; jumptable 00002D10 cases 2,3", "CMP             function, #4", "LDR             R2, [mb_mapping,#0x28]", "STR             R1, [SP,#0x198+var_17C]", "BEQ             loc_3958"], "preds": [11436, 11552, 11556], "succs": [11972, 14680]}, "11972": {"disasm": ["LDR             R2, =(aReadRegisters - 0x2ED8); \"read_registers\"", "LDR             function, [mb_mapping,#0x1C]", "LDR             R1, [mb_mapping,#0x18]", "ADD             R2, PC, R2; \"read_registers\""], "preds": [11952], "succs": [11988]}, "11988": {"disasm": ["LDRB            R12, [R7,#3]", "LDRB            R7, [R7,#4]", "ADD             R7, R7, R12,LSL#8", "SUB             mb_mapping, nb, #1", "CMP             R8, #0x7C ; '|'", "BHI             loc_3988"], "preds": [11972, 14680], "succs": [12012, 14728]}, "12012": {"disasm": ["SUBS            req, address_0, start_registers", "BMI             loc_388C"], "preds": [11988], "succs": [12020, 14476]}, "12020": {"disasm": ["ADD             offset, nb, R6", "CMP             R10, nb_registers", "BGT             loc_3888"], "preds": [12012], "succs": [12032, 14472]}, "12032": {"disasm": ["LDR             name_1, [ctx,#0x28]", "ADD             R11, SP, #0x198+rsp", "ADD             address_0, SP, #0x198+sft", "STR             address_0, [SP,#0x198+var_178]", "MOV             nb_registers, R11", "LDR             R2, [R2,#0x18]", "BLX             R2", "CMP             R10, R6", "MOV             R1, nb,LSL#1", "ADD             R3, rsp_length_0, #0x170", "ADD             R2, SP, R3", "STRB            R1, [R2,#-0x104]", "ADD             R2, rsp_length_0, #1", "BLE             loc_2DA0"], "preds": [12020], "succs": [11680, 12088]}, "12088": {"disasm": ["LDR             R3, [SP,#0x198+var_178]", "ADD             R1, R0, #0x21 ; '!'", "ADD             R1, R11, R1", "ADD             R12, R11, rsp_length_0", "SUB             R3, R3, start_registers", "STR             R3, [SP,#0x198+var_178]", "ADD             R3, R3, #0x10", "LDR             start_registers, [SP,#0x198+var_17C]", "MOV             R3, R3,LSL#1", "ADD             R9, R9, R3", "SUB             LR, R3, #0x20 ; ' '", "LDR             R3, [SP,#0x198+var_17C]", "ADD             R3, R3, LR", "CMP             R12, R9", "CMPCC           R3, R1", "MOV             R9, rsp_length_0", "MOVCS           R1, #1", "MOVCC           R1, #0", "CMP             R8, #6", "MOVLS           R1, #0", "ANDHI           R1, R1, #1", "CMP             R1, #0", "BEQ             loc_3AC4"], "preds": [12032], "succs": [12180, 15044]}, "12180": {"disasm": ["CMP             R8, #0xE", "BLS             loc_3B1C"], "preds": [12088], "succs": [12188, 15132]}, "12188": {"disasm": ["MOV             LR, nb,LSR#4", "ADD             R1, R3, #0x10", "ADD             LR, R3, LR,LSL#5"], "preds": [12180], "succs": [12200]}, "12200": {"disasm": ["VLD1.16         {D22-D23}, [R3]", "ADD             R3, R3, #0x20 ; ' '", "CMP             LR, R3", "VLD1.16         {D20-D21}, [R1]", "VSHR.U16        Q13, Q11, #8", "ADD             R1, R1, #0x20 ; ' '", "VSHR.U16        Q12, Q10, #8", "VMOVN.I16       D18, Q11", "VMOVN.I16       D19, Q10", "VMOVN.I16       D16, Q13", "VMOVN.I16       D17, Q12", "VST2.8          {D16-D19}, [R12]!", "BNE             loc_2FA8"], "preds": [12188, 12200], "succs": [12252, 12200]}, "12252": {"disasm": ["BIC             R3, nb, #0xF", "CMP             nb, R3", "ADD             R6, R6, R3", "MOV             R1, R3,LSL#1", "ADD             R2, R2, R1", "BEQ             loc_3090"], "preds": [12200], "succs": [12276, 12432]}, "12276": {"disasm": ["SUB             nb, nb, R3", "SUB             R12, R7, #1", "CMP             R12, #6", "BLS             loc_305C"], "preds": [12252], "succs": [12292, 12380]}, "12292": {"disasm": ["LDR             R12, [SP,#0x198+var_178]", "ADD             R1, R1, #0x170", "ADD             R1, SP, R1", "ADD             R3, R12, R3", "LDR             R12, [SP,#0x198+var_17C]", "ADD             R1, R1, R9", "ADD             R3, R12, R3,LSL#1", "SUB             R1, R1, #0x104", "VLD1.16         {D23}, [R3]!", "VLD1.16         {D22}, [R3]", "VSHR.U16        D20, D23, #8", "VMOV            D18, D23", "BIC             R3, R7, #7", "VSHR.U16        D21, D22, #8", "CMP             R3, R7", "VMOV            D19, D22", "ADD             R6, R6, R3", "ADD             R2, R2, R3,LSL#1", "VMOVN.I16       D16, Q10", "VMOVN.I16       D17, Q9", "VST2.8          {D16-D17}, [R1]", "BEQ             loc_3090"], "preds": [12276, 15132], "succs": [12380, 12432]}, "12380": {"disasm": ["LDR             R3, [SP,#0x198+var_17C]", "SUB             R1, R6, #0x80000001", "ADD             R2, R11, R2", "ADD             R1, R3, R1,LSL#1"], "preds": [12276, 12292], "succs": [12396]}, "12396": {"disasm": ["LDRH            R3, [R1,#2]!", "ADD             R6, R6, #1", "CMP             R10, R6", "ADD             R2, R2, #2", "MOV             R3, R3,LSR#8", "STRB            R3, [R2,#-2]", "LDRH            R3, [R1]", "STRB            R3, [R2,#-1]", "BGT             loc_306C"], "preds": [12380, 12396], "succs": [12432, 12396]}, "12432": {"disasm": ["ADD             R0, R0, #3", "ADD             R2, R0, R8,LSL#1", "B               loc_2DA0"], "preds": [12252, 12292, 12396, 15088], "succs": [11680]}, "12444": {"disasm": ["LDR             R3, [ctx,#8]; jumptable 00002D10 case 6", "CMP             R3, #0", "BNE             loc_3A00"], "preds": [11436, 11568], "succs": [12456, 14848]}, "12456": {"disasm": ["BL              __errno_location", "MOV             R2, #0x5C ; '\\'", "MOV             R3, R0", "MOV             R0, #0xFFFFFFFF", "STR             R2, [R3]", "B               loc_2DBC"], "preds": [12444, 14848], "succs": [11708]}, "12480": {"disasm": ["LDRB            R3, [R7,#3]; jumptable 00002D10 case 14", "LDRB            R2, [R7,#4]", "LDRB            R12, [R7,#5]", "ADD             R2, R2, R3,LSL#8", "LDR             R1, [mb_mapping,#4]", "SUB             R3, nb, #1", "CMP             R3, #0x7B0", "BCS             loc_382C"], "preds": [11436, 11600], "succs": [12512, 14380]}, "12512": {"disasm": ["CMP             nb, R12,LSL#3", "BGT             loc_382C"], "preds": [12480], "succs": [12520, 14380]}, "12520": {"disasm": ["SUBS            R1, address_0, R1", "BMI             loc_3104"], "preds": [12512], "succs": [12528, 12548]}, "12528": {"disasm": ["LDR             R3, [mb_mapping]", "ADD             R12, nb, R1", "CMP             R12, R3", "BLE             loc_3A98"], "preds": [12520], "succs": [12544, 15000]}, "12544": {"disasm": ["ADD             address_0, address_0, nb"], "preds": [12528], "succs": [12548]}, "12548": {"disasm": ["LDR             nb, =(aIllegalDataAdd - 0x3110); \"Illegal data address 0x%0X in write_bit\"...", "ADD             R2, PC, R2; \"Illegal data address 0x%0X in write_bit\"...", "B               loc_37AC"], "preds": [12520, 12544], "succs": [14252]}, "12560": {"disasm": ["LDR             R3, [mb_mapping,#0x1C]; jumptable 00002D10 case 21", "SUBS            R3, address_0, R3", "BMI             loc_3128"], "preds": [11436, 11628], "succs": [12572, 12584]}, "12572": {"disasm": ["LDR             R2, [mb_mapping,#0x18]", "CMP             R2, mapping_address", "BGT             loc_38E0"], "preds": [12560], "succs": [12584, 14560]}, "12584": {"disasm": ["LDR             R2, =(aIllegalDataAdd_0 - 0x3134); \"Illegal data address 0x%0X in write_reg\"...", "ADD             R2, PC, R2; \"Illegal data address 0x%0X in write_reg\"...", "B               loc_37AC"], "preds": [12560, 12572], "succs": [14252]}, "12596": {"disasm": ["LDRB            R2, [R7,#7]; jumptable 00002D10 case 22", "LDRB            R3, [R7,#8]", "LDR             R12, [mb_mapping,#0x1C]", "ADD             function, R3, R2,LSL#8", "LDRB            R2, [R7,#3]", "SUB             R3, R9, #1", "STR             R3, [SP,#0x198+var_164]", "CMP             R3, #0x78 ; 'x'", "LDRB            R3, [R7,#4]", "STR             R12, [SP,#0x198+var_170]", "ADD             R1, R3, R2,LSL#8", "LDRB            R3, [R7,#6]", "LDRB            R2, [R7,#5]", "STR             R1, [SP,#0x198+var_174]", "STR             R3, [SP,#0x198+var_16C]", "STR             nb_write, [SP,#0x198+var_168]", "LDRB            R3, [R7,#9]", "BHI             loc_37E8"], "preds": [11436, 11632], "succs": [12668, 14312]}, "12668": {"disasm": ["SUB             R12, nb_0, #1", "STR             nb_0, [SP,#0x198+var_15C]", "CMP             R12, #0x7C ; '|'", "STR             R12, [SP,#0x198+var_160]", "BHI             loc_37E8"], "preds": [12596], "succs": [12688, 14312]}, "12688": {"disasm": ["CMP             R3, nb_write,LSL#1", "BNE             loc_37E8"], "preds": [12668], "succs": [12696, 14312]}, "12696": {"disasm": ["MOV             R3, R2,LSL#8", "LDR             R2, [SP,#0x198+var_16C]", "LDR             nb_0, [SP,#0x198+var_170]", "STR             R3, [SP,#0x198+var_150]", "ADD             R3, R3, R2", "SUBS            R12, address_0, R1", "MOV             R2, address_0", "UXTH            R3, R3", "STR             R12, [SP,#0x198+var_154]", "SUB             R1, R3, R1", "STR             R1, [SP,#0x198+var_158]", "BMI             loc_3A74"], "preds": [12688], "succs": [12744, 14964]}, "12744": {"disasm": ["LDR             LR, [SP,#0x198+var_174]", "LDR             R2, [mb_mapping,#0x18]", "ADD             R12, LR, R12", "STR             R12, [SP,#0x198+var_14C]", "CMP             R12, R2", "BGT             loc_3A6C"], "preds": [12696], "succs": [12768, 14956]}, "12768": {"disasm": ["ADD             R1, nb_write, R1", "STR             R1, [SP,#0x198+rsp_length]", "CMP             R2, R1", "BLT             loc_3A6C"], "preds": [12744], "succs": [12784, 14956]}, "12784": {"disasm": ["LDR             R3, [ctx,#0x28]", "ADD             R11, SP, #0x198+rsp", "ADD             address_0, SP, #0x198+sft", "MOV             R1, R11", "LDR             R3, [R3,#0x18]", "BLX             R3", "LDR             R2, [SP,#0x198+rsp_length]", "LDR             R1, [SP,#0x198+var_158]", "CMP             R2, R1", "LDR             R2, [SP,#0x198+var_174]", "MOV             R2, R2,LSL#1", "ADD             R3, R0, #0x170", "ADD             R1, R0, #1", "ADD             R3, SP, R3", "STR             R0, [SP,#0x198+var_144]", "STR             R1, [SP,#0x198+var_140]", "STRB            R2, [R3,#-0x104]", "MOV             R2, R1", "BLE             loc_3388"], "preds": [12768], "succs": [12860, 13192]}, "12860": {"disasm": ["LDR             R3, [SP,#0x198+var_16C]", "LDR             rsp_length_0, [SP,#0x198+var_170]", "LDR             LR, [mb_mapping,#0x2C]", "SUB             R3, R3, R1", "LDR             R1, [SP,#0x198+var_150]", "ADD             R1, R3, R1", "ADD             R3, offset, #0xC", "ADD             R3, req, R3", "STR             R1, [SP,#0x198+var_16C]", "ADD             R0, LR, R1,LSL#1", "LDR             R1, [SP,#0x198+var_164]", "SUB             R3, R0, R3", "ADD             R3, R3, #1", "CMP             R3, #0x1E", "CMPHI           R1, #6", "BLS             loc_3B70"], "preds": [12784], "succs": [12924, 15216]}, "12924": {"disasm": ["CMP             R1, #0xE", "BLS             loc_3BAC"], "preds": [12860], "succs": [12932, 15276]}, "12932": {"disasm": ["ADD             R1, offset, #0xA", "MOV             R12, nb_write,LSR#4", "ADD             R1, req, R1", "ADD             R12, R1, R12,LSL#5"], "preds": [12924], "succs": [12948]}, "12948": {"disasm": ["VLD2.8          {D16-D19}, [R1]!", "MOV             R3, R0", "ADD             R0, R0, #0x20 ; ' '", "VSHLL.I8        Q11, D16, #8", "CMP             R12, R1", "VSHLL.I8        Q10, D17, #8", "VADDW.U8        Q11, Q11, D18", "VADDW.U8        Q10, Q10, D19", "VST1.16         {D22-D23}, [R3]!", "VST1.16         {D20-D21}, [R3]", "BNE             loc_3294"], "preds": [12932, 12948], "succs": [12992, 12948]}, "12992": {"disasm": ["LDR             R1, [SP,#0x198+var_158]", "BIC             R3, nb_write, #0xF", "CMP             nb_write, R3", "ADD             R1, R1, R3", "STR             R1, [SP,#0x198+var_158]", "ADD             R1, R3, #5", "MOV             R12, R1,LSL#1", "BEQ             loc_3388"], "preds": [12948], "succs": [13024, 13192]}, "13024": {"disasm": ["SUB             R0, nb_write, R3", "STR             R0, [SP,#0x198+var_168]", "SUB             R0, R0, #1", "CMP             R0, #6", "BLS             loc_3344"], "preds": [12992], "succs": [13044, 13124]}, "13044": {"disasm": ["ADD             R1, req, R1,LSL#1", "LDR             R0, [SP,#0x198+var_16C]", "ADD             R1, R1, offset", "ADD             R3, R3, R0", "VLD2.8          {D16-D17}, [R1]", "ADD             R3, LR, R3,LSL#1", "LDR             R1, [SP,#0x198+var_168]", "VMOVL.U8        Q9, D17", "VSHLL.I8        Q8, D16, #8", "VADD.I16        D20, D18, D16", "VADD.I16        D16, D19, D17", "VST1.16         {D20}, [R3]!", "VST1.16         {D16}, [R3]", "BIC             R3, R1, #7", "CMP             R1, R3", "LDR             R1, [SP,#0x198+var_158]", "ADD             R12, R12, R3,LSL#1", "ADD             R1, R1, R3", "STR             R1, [SP,#0x198+var_158]", "BEQ             loc_3388"], "preds": [13024, 15276], "succs": [13124, 13192]}, "13124": {"disasm": ["LDR             R0, [SP,#0x198+var_158]", "ADD             R12, R12, offset", "MOV             R3, #0xFFFFFFFE", "LDR             R7, [SP,#0x198+rsp_length]", "MLA             R12, R3, R0, R12", "MOV             R3, R0", "SUB             R0, R0, #0x80000001", "ADD             R1, req, R12", "ADD             R0, LR, R0,LSL#1", "ADD             LR, R1, #1"], "preds": [13024, 13044], "succs": [13164]}, "13164": {"disasm": ["LDRB            R6, [R1,i,LSL#1]", "LDRB            R12, [LR,i,LSL#1]", "ADD             i, i, #1", "CMP             R7, R3", "ADD             R12, R12, R6,LSL#8", "STRH            R12, [R0,#2]!", "BGT             loc_336C"], "preds": [13124, 13164], "succs": [13192, 13164]}, "13192": {"disasm": ["LDR             R3, [SP,#0x198+var_14C]", "LDR             R1, [SP,#0x198+var_154]", "CMP             R3, R1", "BLE             loc_2DA0"], "preds": [12784, 12992, 13044, 13164, 15260], "succs": [11680, 13208]}, "13208": {"disasm": ["LDR             R1, [SP,#0x198+var_170]", "LDR             R3, [SP,#0x198+var_178]", "LDR             R0, [mb_mapping,#0x2C]", "SUB             R3, R3, R1", "LDR             R1, [SP,#0x198+var_17C]", "ADD             R6, R3, R1", "LDR             R3, [SP,#0x198+var_144]", "ADD             LR, R6, #0x10", "LDR             R1, [SP,#0x198+var_140]", "ADD             R12, R3, #0x21 ; '!'", "MOV             LR, LR,LSL#1", "ADD             R12, R11, R12", "SUB             R3, LR, #0x20 ; ' '", "ADD             R1, R11, R1", "ADD             LR, R0, LR", "ADD             R3, R0, R3", "CMP             R1, LR", "CMPCC           R3, R12", "LDR             LR, [SP,#0x198+var_160]", "MOVCS           R12, #1", "MOVCC           R12, #0", "CMP             LR, #6", "MOVLS           R12, #0", "ANDHI           R12, R12, #1", "CMP             R12, #0", "BEQ             loc_3B38"], "preds": [13192], "succs": [13312, 15160]}, "13312": {"disasm": ["CMP             LR, #0xE", "BLS             loc_3BA0"], "preds": [13208], "succs": [13320, 15264]}, "13320": {"disasm": ["LDR             rsp_length_0, [SP,#0x198+var_174]", "MOV             R12, R2,LSR#4", "ADD             R2, R3, #0x10", "ADD             R12, R3, R12,LSL#5"], "preds": [13312], "succs": [13336]}, "13336": {"disasm": ["VLD1.16         {D22-D23}, [R3]", "ADD             R3, R3, #0x20 ; ' '", "CMP             R12, R3", "VLD1.16         {D20-D21}, [R2]", "VSHR.U16        Q13, Q11, #8", "ADD             R2, R2, #0x20 ; ' '", "VSHR.U16        Q12, Q10, #8", "VMOVN.I16       D18, Q11", "VMOVN.I16       D19, Q10", "VMOVN.I16       D16, Q13", "VMOVN.I16       D17, Q12", "VST2.8          {D16-D19}, [R1]!", "BNE             loc_3418"], "preds": [13320, 13336], "succs": [13388, 13336]}, "13388": {"disasm": ["LDR             R12, [SP,#0x198+var_174]", "LDR             R2, [SP,#0x198+var_154]", "BIC             R3, R12, #0xF", "ADD             R2, R2, R3", "CMP             R12, R3", "STR             R2, [SP,#0x198+var_154]", "MOV             R1, R3,LSL#1", "LDR             R2, [SP,#0x198+var_140]", "ADD             R2, R2, R3,LSL#1", "BEQ             loc_3524"], "preds": [13336], "succs": [13428, 13604]}, "13428": {"disasm": ["SUB             R12, R12, R3", "STR             R12, [SP,#0x198+var_15C]", "SUB             R12, R12, #1", "CMP             R12, #6", "BLS             loc_34E8"], "preds": [13388], "succs": [13448, 13544]}, "13448": {"disasm": ["ADD             R12, R6, R3", "ADD             R3, R1, #0x170", "LDR             R1, [SP,#0x198+var_140]", "ADD             R3, SP, R3", "ADD             R12, R0, R12,LSL#1", "ADD             R3, R3, R1", "LDR             R1, [SP,#0x198+var_15C]", "VLD1.16         {D23}, [R12]!", "SUB             R3, R3, #0x104", "VLD1.16         {D22}, [R12]", "VSHR.U16        D20, D23, #8", "VMOV            D18, D23", "VSHR.U16        D21, D22, #8", "VMOV            D19, D22", "VMOVN.I16       D16, Q10", "VMOVN.I16       D17, Q9", "VST2.8          {D16-D17}, [R3]", "BIC             R3, R1, #7", "CMP             R3, R1", "LDR             R1, [SP,#0x198+var_154]", "ADD             R2, R2, R3,LSL#1", "ADD             R1, R1, R3", "STR             R1, [SP,#0x198+var_154]", "BEQ             loc_3524"], "preds": [13428, 15264], "succs": [13544, 13604]}, "13544": {"disasm": ["LDR             R3, [SP,#0x198+var_154]", "ADD             R2, R11, R2", "LDR             R12, [SP,#0x198+var_14C]", "SUB             R1, R3, #0x80000001", "ADD             R1, R0, R1,LSL#1", "MOV             R0, R3"], "preds": [13428, 13448], "succs": [13568]}, "13568": {"disasm": ["LDRH            R3, [R1,#2]!", "ADD             R0, R0, #1", "CMP             R12, R0", "ADD             R2, R2, #2", "MOV             R3, R3,LSR#8", "STRB            R3, [R2,#-2]", "LDRH            R3, [R1]", "STRB            R3, [R2,#-1]", "BGT             loc_3500"], "preds": [13544, 13568], "succs": [13604, 13568]}, "13604": {"disasm": ["LDR             R3, [SP,#0x198+var_144]", "ADD             R2, R3, #3", "LDR             R3, [SP,#0x198+var_160]", "ADD             R2, R2, R3,LSL#1", "B               loc_2DA0"], "preds": [13388, 13448, 13568, 15212], "succs": [11680]}, "13624": {"disasm": ["LDRB            R2, [R7,#3]; jumptable 00002D10 case 15", "LDRB            R3, [R7,#4]", "LDR             R1, [mb_mapping,#0x1C]", "ADD             R3, R3, R2,LSL#8", "LDRB            R2, [R7,#5]", "SUB             R12, nb, #1", "CMP             R12, #0x7A ; 'z'", "MOV             LR, nb", "BHI             loc_386C"], "preds": [11436, 11604], "succs": [13660, 14444]}, "13660": {"disasm": ["CMP             nb, R2,LSL#3", "BGT             loc_386C"], "preds": [13624], "succs": [13668, 14444]}, "13668": {"disasm": ["SUBS            R2, address_0, R1", "BMI             loc_3A28"], "preds": [13660], "succs": [13676, 14888]}, "13676": {"disasm": ["LDR             R11, [mb_mapping,#0x18]", "ADD             function, nb, R2", "CMP             R9, R11", "BGT             loc_3A24"], "preds": [13668], "succs": [13692, 14884]}, "13692": {"disasm": ["CMP             R9, R2", "BLE             loc_369C"], "preds": [13676], "succs": [13700, 13980]}, "13700": {"disasm": ["LDR             address_0, [SP,#0x198+var_178]", "ADD             R11, offset, #8", "LDR             mb_mapping, [mb_mapping,#0x2C]", "ADD             R11, req, R11", "SUB             R1, R0, R1", "LDR             R0, [SP,#0x198+var_17C]", "ADD             R1, R1, R0", "ADD             R0, R8, R1,LSL#1", "SUB             R11, R0, R11", "ADD             R11, R11, #1", "CMP             R11, #0x1E", "CMPHI           R12, #6", "BLS             loc_3AF4"], "preds": [13692], "succs": [13752, 15092]}, "13752": {"disasm": ["CMP             R12, #0xE", "BLS             loc_3B28"], "preds": [13700], "succs": [13760, 15144]}, "13760": {"disasm": ["ADD             R12, offset, #6", "MOV             R7, nb,LSR#4", "ADD             R12, req, R12", "MOV             LR, R0", "ADD             R7, R12, R7,LSL#5"], "preds": [13752], "succs": [13780]}, "13780": {"disasm": ["VLD2.8          {D16-D19}, [R12]!", "MOV             R0, LR", "ADD             LR, LR, #0x20 ; ' '", "VSHLL.I8        Q11, D16, #8", "CMP             R7, R12", "VSHLL.I8        Q10, D17, #8", "VADDW.U8        Q11, Q11, D18", "VADDW.U8        Q10, Q10, D19", "VST1.16         {D22-D23}, [R0]!", "VST1.16         {D20-D21}, [R0]", "BNE             loc_35D4"], "preds": [13760, 13780], "succs": [13824, 13780]}, "13824": {"disasm": ["BIC             R12, nb, #0xF", "ADD             R7, R12, #3", "CMP             nb, R12", "ADD             R2, R2, R12", "MOV             R0, R7,LSL#1", "BEQ             loc_369C"], "preds": [13780], "succs": [13848, 13980]}, "13848": {"disasm": ["SUB             LR, nb, R12", "SUB             nb, LR, #1", "CMP             R3, #6", "BLS             loc_3668"], "preds": [13824], "succs": [13864, 13928]}, "13864": {"disasm": ["ADD             R3, R12, R1", "ADD             R1, req, R7,LSL#1", "ADD             R1, R1, offset", "ADD             R3, R8, R3,LSL#1", "VLD2.8          {D16-D17}, [R1]", "VMOVL.U8        Q9, D17", "VSHLL.I8        Q8, D16, #8", "VADD.I16        D20, D18, D16", "VADD.I16        D16, D19, D17", "VST1.16         {D20}, [R3]!", "VST1.16         {D16}, [R3]", "BIC             R3, LR, #7", "CMP             R3, LR", "ADD             R2, R2, R3", "ADD             R0, R0, R3,LSL#1", "BEQ             loc_369C"], "preds": [13848, 15144], "succs": [13928, 13980]}, "13928": {"disasm": ["ADD             R0, R0, offset", "SUB             R1, R2, #0x80000001", "SUB             R0, R0, R2,LSL#1", "ADD             R0, req, R0", "ADD             R1, R8, R1,LSL#1", "ADD             LR, R0, #1"], "preds": [13848, 13864], "succs": [13952]}, "13952": {"disasm": ["LDRB            R12, [R0,i,LSL#1]", "LDRB            R3, [LR,i,LSL#1]", "ADD             i, i, #1", "CMP             R9, R2", "ADD             R3, R3, R12,LSL#8", "STRH            R3, [R1,#2]!", "BGT             loc_3680"], "preds": [13928, 13952], "succs": [13980, 13952]}, "13980": {"disasm": ["LDR             R3, [ctx,#0x28]", "ADD             R11, SP, #0x198+rsp", "ADD             R0, SP, #0x198+sft", "MOV             R1, R11", "LDR             R3, [R3,#0x18]", "BLX             R3", "LDR             R2, [req,rsp_length_0]", "ADD             R3, rsp_length_0, #0x170", "ADD             R3, SP, R3", "STR             R2, [R3,#-0x104]", "ADD             R2, rsp_length_0, #4", "B               loc_2DA0"], "preds": [13692, 13824, 13864, 13952, 15000, 15128], "succs": [11680]}, "14028": {"disasm": ["LDR             R3, [mb_mapping,#4]; jumptable 00002D10 case 4", "SUBS            R3, address_0, R3", "BMI             loc_37DC"], "preds": [11436, 11560], "succs": [14040, 14300]}, "14040": {"disasm": ["LDR             R2, [mb_mapping]", "CMP             R2, mapping_address", "BLE             loc_37DC"], "preds": [14028], "succs": [14052, 14300]}, "14052": {"disasm": ["LDRB            R1, [R7,#3]", "LDRB            R2, [R7,#4]", "ADD             R2, R2, R1,LSL#8", "CMP             data_0, #0", "CMPNE           data_0, #0xFF00", "MOVEQ           R1, #1", "MOVNE           R1, #0", "BNE             loc_3A34"], "preds": [14040], "succs": [14084, 14900]}, "14084": {"disasm": ["LDR             R1, [mb_mapping,#0x20]", "SUBS            data_0, data_0, #0", "ADD             R11, SP, #0x198+rsp", "MOVNE           data_0, #1", "STRB            R2, [R1,mapping_address]", "MOV             address_0, R11", "LDR             R2, [SP,#0x198+var_13C]", "MOV             R1, req", "STR             R2, [SP,#0x198+var_17C]", "BL              memcpy", "LDR             R2, [SP,#0x198+var_17C]", "B               loc_2DA0"], "preds": [14052], "succs": [11680]}, "14132": {"disasm": ["LDR             R3, [ctx,#0x28]; jumptable 00002D10 case 16", "ADD             R11, SP, #0x198+rsp", "ADD             address_0, SP, #0x198+sft", "MOV             R1, R11", "LDR             R3, [R3,#0x18]", "BLX             R3", "LDR             R3, =(aLmb315 - 0x3758); \"LMB3.1.5\"", "ADD             R3, PC, R3; \"LMB3.1.5\"", "ADD             R1, R0, #1", "ADD             R2, R0, #0x170", "ADD             R12, R0, #3", "ADD             LR, SP, R2", "ADD             R2, R0, #0xB", "MOV             R0, #0xFFFFFFB4", "STRH            R0, [R11,R1]", "ADD             req, R11, rsp_length_0", "LDM             R3!, {R0,R1}; \"LMB3.1.5\"", "MOV             R3, #0xA", "STR             R0, [R11,rsp_length_0]", "STR             R1, [R6,#4]", "STRB            R3, [LR,#-0x104]", "B               loc_2DA0"], "preds": [11436, 11608], "succs": [11680]}, "14220": {"disasm": ["LDR             R3, [mb_mapping,#0x1C]; jumptable 00002D10 case 5", "SUBS            R3, address_0, R3", "BMI             loc_37A4"], "preds": [11436, 11564], "succs": [14232, 14244]}, "14232": {"disasm": ["LDR             R2, [mb_mapping,#0x18]", "CMP             R2, mapping_address", "BGT             loc_3938"], "preds": [14220], "succs": [14244, 14648]}, "14244": {"disasm": ["LDR             R2, =(aIllegalDataAdd_0 - 0x37B0); \"Illegal data address 0x%0X in write_reg\"...", "ADD             R2, PC, R2; \"Illegal data address 0x%0X in write_reg\"..."], "preds": [14220, 14232], "succs": [14252]}, "14252": {"disasm": ["ADD             R11, SP, #0x198+rsp", "MOV             R3, #0", "STR             R0, [SP,#0x198+var_190]", "ADD             R1, SP, #0x198+sft", "STR             R3, [SP,#0x198+data]", "MOV             R0, ctx", "STR             R2, [SP,#0x198+name]", "MOV             R3, R11", "MOV             R2, #2", "BL              response_exception", "MOV             R2, R0", "B               loc_2DA0"], "preds": [12548, 12584, 14244, 14300, 14888], "succs": [11680]}, "14300": {"disasm": ["LDR             R2, =(aIllegalDataAdd_1 - 0x37E8); \"Illegal data address 0x%0X in write_bit\"...", "ADD             R2, PC, R2; \"Illegal data address 0x%0X in write_bit\"...", "B               loc_37AC"], "preds": [14028, 14040], "succs": [14252]}, "14312": {"disasm": ["LDR             R3, [SP,#0x198+var_174]", "ADD             R11, SP, #0x198+rsp", "MOV             R2, #1", "ADD             nb_0, SP, #0x198+sft", "MOV             req, #0x79 ; 'y'", "MOV             R7, #0x7D ; '}'", "STR             R3, [SP,#0x198+var_18C]", "MOV             address_0, ctx", "LDR             R3, =(aIllegalNbOfVal - 0x3818); \"Illegal nb of values (W%d, R%d) in writ\"...", "STRD            R6, R7, [SP,#0x198+var_188]", "ADD             R3, PC, R3; \"Illegal nb of values (W%d, R%d) in writ\"...", "STMEA           SP, {R2,R3,nb_write}", "MOV             R2, #3", "MOV             R3, R11", "BL              response_exception", "MOV             R2, R0", "B               loc_2DA0"], "preds": [12596, 12668, 12688], "succs": [11680]}, "14380": {"disasm": ["LDR             R3, =(aIllegalNumberO - 0x3844); \"Illegal number of values %d in write_bi\"...", "ADD             R11, SP, #0x198+rsp", "MOV             R1, #0x7B0", "STR             nb, [SP,#0x198+var_190]", "ADD             R3, PC, R3; \"Illegal number of values %d in write_bi\"...", "STR             R1, [SP,#0x198+var_18C]"], "preds": [12480, 12512], "succs": [14404]}, "14404": {"disasm": ["MOV             R2, #1", "STR             R3, [SP,#0x198+name]", "STR             R2, [SP,#0x198+data]", "ADD             R1, SP, #0x198+sft", "MOV             R2, #3", "MOV             R3, R11", "MOV             address_0, ctx", "BL              response_exception", "MOV             R2, R0", "B               loc_2DA0"], "preds": [14380, 14444], "succs": [11680]}, "14444": {"disasm": ["STR             nb, [SP,#0x198+var_190]", "MOV             R2, #0x7B ; '{'", "LDR             nb, =(aIllegalNumberO_0 - 0x3888); \"Illegal number of values %d in write_re\"...", "ADD             R11, SP, #0x198+rsp", "STR             R2, [SP,#0x198+var_18C]", "ADD             R3, PC, R3; \"Illegal number of values %d in write_re\"...", "B               loc_3844"], "preds": [13624, 13660], "succs": [14404]}, "14472": {"disasm": ["ADD             address_0, address_0, nb"], "preds": [12020], "succs": [14476]}, "14476": {"disasm": ["LDR             address_0, =(aIllegalDataAdd_2 - 0x38A0); \"Illegal data address 0x%0X in %s\\n\"", "ADD             R11, SP, #0x198+rsp", "STR             name_1, [SP,#0x198+var_18C]", "ADD             R3, PC, R3; \"Illegal data address 0x%0X in %s\\n\""], "preds": [12012, 14472], "succs": [14492]}, "14492": {"disasm": ["STR             R0, [SP,#0x198+var_190]"], "preds": [14476, 14540], "succs": [14496]}, "14496": {"disasm": ["MOV             R2, #0", "STR             R3, [SP,#0x198+name]", "STR             R2, [SP,#0x198+data]", "ADD             R1, SP, #0x198+sft", "MOV             R2, #2", "MOV             R3, R11", "MOV             R0, ctx", "BL              response_exception", "MOV             R2, R0", "B               loc_2DA0"], "preds": [14492, 14964], "succs": [11680]}, "14536": {"disasm": ["ADD             address_0, address_0, nb"], "preds": [11780], "succs": [14540]}, "14540": {"disasm": ["LDR             R3, =(aIllegalDataAdd_2 - 0x38E0); \"Illegal data address 0x%0X in %s\\n\"", "ADD             R11, SP, #0x198+rsp", "STR             name_0, [SP,#0x198+var_18C]", "ADD             R3, PC, R3; \"Illegal data address 0x%0X in %s\\n\"", "B               loc_389C"], "preds": [11772, 14536], "succs": [14492]}, "14560": {"disasm": ["LDRB            address_0, [R7,#3]", "MOV             mapping_address, mapping_address,LSL#1", "LDRB            R2, [R7,#4]", "MOV             R1, req", "LDR             R12, [mb_mapping,#0x2C]", "ADD             R2, R2, R0,LSL#8", "LDRB            R0, [R7,#5]", "LDRB            LR, [R7,#6]", "ADD             LR, LR, R0,LSL#8", "LDRH            R0, [R12,R3]", "AND             R0, R0, R2", "UXTH            R2, R2", "BIC             and, LR, and", "ORR             R2, R0, R2", "STRH            R2, [R12,R3]"], "preds": [12572], "succs": [14620]}, "14620": {"disasm": ["LDR             R2, [SP,#0x198+var_13C]", "ADD             R11, SP, #0x198+rsp", "MOV             R0, R11", "STR             R2, [SP,#0x198+var_17C]", "BL              memcpy", "LDR             R2, [SP,#0x198+var_17C]", "B               loc_2DA0"], "preds": [14560, 14648], "succs": [11680]}, "14648": {"disasm": ["LDRB            R12, [R7,#3]", "MOV             mapping_address, mapping_address,LSL#1", "LDR             address_0, [mb_mapping,#0x2C]", "MOV             R1, req", "LDRB            R2, [R7,#4]", "ADD             R2, R2, R12,LSL#8", "STRH            R2, [R0,R3]", "B               loc_391C"], "preds": [14232], "succs": [14620]}, "14680": {"disasm": ["STR             R2, [SP,#0x198+var_17C]", "LDR             R2, =(aReadInputRegis - 0x3970); \"read_input_registers\"", "LDR             function, [mb_mapping,#0x14]", "LDR             R1, [mb_mapping,#0x10]", "ADD             R2, PC, R2; \"read_input_registers\"", "B               loc_2ED4"], "preds": [11952], "succs": [11988]}, "14704": {"disasm": ["LDR             R2, =(aReadInputBits - 0x3988); \"read_input_bits\"", "MOV             R6, R3", "LDR             R1, [mb_mapping,#0xC]", "LDR             R12, [mb_mapping,#8]", "ADD             R2, PC, R2; \"read_input_bits\"", "B               loc_2DE4"], "preds": [11716], "succs": [11748]}, "14728": {"disasm": ["LDR             R3, =(aIllegalNbOfVal_0 - 0x39A0); \"Illegal nb of values %d in %s (max %d)\"...", "ADD             R11, SP, #0x198+rsp", "MOV             address_0, #0x7D ; '}'", "STR             name_1, [SP,#0x198+var_18C]", "ADD             R3, PC, R3; \"Illegal nb of values %d in %s (max %d)\"...", "MOV             name_1, #1", "STR             R0, [SP,#0x198+var_188]", "ADD             nb_registers, SP, #0x198+sft", "STMEA           SP, {R2,R3,nb}", "MOV             R0, ctx", "MOV             R2, #3", "MOV             R3, R11", "BL              response_exception", "MOV             R2, R0", "B               loc_2DA0"], "preds": [11988], "succs": [11680]}, "14788": {"disasm": ["LDR             R3, =(aIllegalNbOfVal_0 - 0x39DC); \"Illegal nb of values %d in %s (max %d)\"...", "ADD             R11, SP, #0x198+rsp", "MOV             address_0, #0x7D0", "STR             name_0, [SP,#0x198+var_18C]", "ADD             R3, PC, R3; \"Illegal nb of values %d in %s (max %d)\"...", "MOV             name_0, #1", "STR             R0, [SP,#0x198+var_188]", "ADD             start_bits, SP, #0x198+sft", "STMEA           SP, {R2,R3,nb}", "MOV             R0, ctx", "MOV             R2, #3", "MOV             R3, R11", "BL              response_exception", "MOV             R2, R0", "B               loc_2DA0"], "preds": [11748], "succs": [11680]}, "14848": {"disasm": ["LDR             R3, =(stderr_ptr - 0x19000)", "MOV             R2, #0x16", "LDR             address_0, =(aFixmeNotImplem - 0x3A1C); \"FIXME Not implemented\\n\"", "MOV             R1, #1", "LDR             R3, [R11,R3]; stderr", "ADD             R0, PC, R0; \"FIXME Not implemented\\n\"", "LDR             R3, [R3]", "BL              fwrite", "B               loc_30A8"], "preds": [12444], "succs": [12456]}, "14884": {"disasm": ["ADD             address_0, address_0, nb"], "preds": [13676], "succs": [14888]}, "14888": {"disasm": ["LDR             R2, =(aIllegalDataAdd_3 - 0x3A34); \"Illegal data address 0x%0X in write_reg\"...", "ADD             R2, PC, R2; \"Illegal data address 0x%0X in write_reg\"...", "B               loc_37AC"], "preds": [13668, 14884], "succs": [14252]}, "14900": {"disasm": ["LDR             mapping_address, =(aIllegalDataVal - 0x3A4C); \"Illegal data value 0x%0X in write_bit r\"...", "ADD             R11, SP, #0x198+rsp", "STR             address_0, [SP,#0x198+var_18C]", "MOV             address_0, ctx", "ADD             R3, PC, R3; \"Illegal data value 0x%0X in write_bit r\"...", "STR             data_0, [SP,#0x198+var_190]", "STR             R1, [SP,#0x198+data]", "MOV             data_0, #3", "STR             R3, [SP,#0x198+name]", "ADD             R1, SP, #0x198+sft", "MOV             R3, R11", "BL              response_exception", "MOV             R2, R0", "B               loc_2DA0"], "preds": [14052], "succs": [11680]}, "14956": {"disasm": ["LDR             R2, [SP,#0x198+var_174]", "ADD             R2, address_0, R2"], "preds": [12744, 12768], "succs": [14964]}, "14964": {"disasm": ["LDR             R1, [SP,#0x198+var_158]", "ADD             R11, SP, #0x198+rsp", "STR             R2, [SP,#0x198+var_190]", "CMP             R1, #0", "ADDGE           R3, R3, nb_write", "STR             R3, [SP,#0x198+var_18C]", "LDR             R3, =(aIllegalDataRea - 0x3A98); \"Illegal data read address 0x%0X or writ\"...", "ADD             R3, PC, R3; \"Illegal data read address 0x%0X or writ\"...", "B               loc_38A0"], "preds": [12696, 14956], "succs": [14496]}, "15000": {"disasm": ["ADD             R3, offset, #6", "LDR             address_0, [mb_mapping,#0x20]", "ADD             R3, req, R3", "BL              j_modbus_set_bits_from_bytes", "B               loc_369C"], "preds": [12528], "succs": [13980]}, "15020": {"disasm": ["BL              __errno_location", "MOV             R2, #0x16", "MOV             R3, R0", "MOV             R0, #0xFFFFFFFF", "STR             R2, [R3]", "B               loc_2DBC"], "preds": [11408], "succs": [11708]}, "15044": {"disasm": ["LDR             R3, [SP,#0x198+var_17C]", "ADD             R1, R11, R0", "ADD             R6, R3, R6,LSL#1", "ADD             R3, R3, R10,LSL#1"], "preds": [12088], "succs": [15060]}, "15060": {"disasm": ["LDRH            R2, [R6]", "MOV             R2, R2,LSR#8", "STRB            R2, [R1,#1]", "LDRH            R2, [R6],#2", "CMP             R3, R6", "STRB            R2, [R1,#2]!", "BNE             loc_3AD4"], "preds": [15044, 15060], "succs": [15088, 15060]}, "15088": {"disasm": ["B               loc_3090"], "preds": [15060], "succs": [12432]}, "15092": {"disasm": ["ADD             R2, R8, R2,LSL#1", "ADD             R8, R8, R9,LSL#1"], "preds": [13700], "succs": [15100]}, "15100": {"disasm": ["LDRB            R1, [R7,#6]", "ADD             R7, R7, #2", "LDRB            R3, [R7,#5]", "ADD             R3, R3, R1,LSL#8", "STRH            R3, [R2],#2", "CMP             R2, R8", "BNE             loc_3AFC"], "preds": [15092, 15100], "succs": [15128, 15100]}, "15128": {"disasm": ["B               loc_369C"], "preds": [15100], "succs": [13980]}, "15132": {"disasm": ["MOV             R3, #0", "MOV             R1, R3", "B               loc_3004"], "preds": [12180], "succs": [12292]}, "15144": {"disasm": ["MOV             R12, #0", "MOV             R0, #6", "MOV             R7, #3", "B               loc_3628"], "preds": [13752], "succs": [13864]}, "15160": {"disasm": ["LDR             rsp_length_0, [SP,#0x198+var_14C]", "LDR             R3, [SP,#0x198+var_154]", "ADD             R3, R0, R3,LSL#1", "ADD             R0, R0, R2,LSL#1", "LDR             R2, [SP,#0x198+var_144]", "ADD             R1, R11, R2"], "preds": [13208], "succs": [15184]}, "15184": {"disasm": ["LDRH            R2, [R3]", "MOV             R2, R2,LSR#8", "STRB            R2, [R1,#1]", "LDRH            R2, [R3],#2", "CMP             R3, R0", "STRB            R2, [R1,#2]!", "BNE             loc_3B50"], "preds": [15160, 15184], "succs": [15212, 15184]}, "15212": {"disasm": ["B               loc_3524"], "preds": [15184], "succs": [13604]}, "15216": {"disasm": ["LDR             R3, [SP,#0x198+var_158]", "LDR             R1, [SP,#0x198+rsp_length]", "ADD             R3, LR, R3,LSL#1", "ADD             R12, LR, R1,LSL#1"], "preds": [12860], "succs": [15232]}, "15232": {"disasm": ["LDRB            R0, [R7,#0xA]", "ADD             R7, R7, #2", "LDRB            R1, [R7,#9]", "ADD             R1, R1, R0,LSL#8", "STRH            R1, [R3],#2", "CMP             R3, R12", "BNE             loc_3B80"], "preds": [15216, 15232], "succs": [15260, 15232]}, "15260": {"disasm": ["B               loc_3388"], "preds": [15232], "succs": [13192]}, "15264": {"disasm": ["MOV             R3, #0", "MOV             R1, R3", "B               loc_3488"], "preds": [13312], "succs": [13448]}, "15276": {"disasm": ["MOV             R3, #0", "MOV             R12, #0xA", "MOV             R1, #5", "B               loc_32F4"], "preds": [12924], "succs": [13044]}}}