============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Thu Jul  4 15:35:38 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_bnr.v
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 33152852557824"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 24 trigger nets, 24 data nets.
KIT-1004 : Chipwatcher code = 1000011001101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=94) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=94) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 7155/24 useful/useless nets, 5539/16 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 6884/24 useful/useless nets, 5880/20 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 315 better
SYN-1014 : Optimize round 2
SYN-1032 : 6647/30 useful/useless nets, 5643/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 20 instances.
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 7046/2 useful/useless nets, 6047/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 26631, tnet num: 7046, tinst num: 6046, tnode num: 35573, tedge num: 42651.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 183 (3.65), #lev = 7 (2.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 178 (3.73), #lev = 7 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 467 instances into 178 LUTs, name keeping = 74%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 310 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.372080s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (88.8%)

RUN-1004 : used memory is 197 MB, reserved memory is 165 MB, peak memory is 241 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.408032s wall, 2.000000s user + 0.046875s system = 2.046875s CPU (85.0%)

RUN-1004 : used memory is 197 MB, reserved memory is 165 MB, peak memory is 241 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (205 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/bnr/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/bnr/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5465 instances
RUN-0007 : 1696 luts, 2804 seqs, 605 mslices, 264 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 6464 nets
RUN-1001 : 4354 nets have 2 pins
RUN-1001 : 1571 nets have [3 - 5] pins
RUN-1001 : 373 nets have [6 - 10] pins
RUN-1001 : 118 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     108     
RUN-1001 :   No   |  No   |  Yes  |    2080     
RUN-1001 :   No   |  Yes  |  No   |     53      
RUN-1001 :   Yes  |  No   |  No   |     54      
RUN-1001 :   Yes  |  No   |  Yes  |     509     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  23   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 45
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5463 instances, 1696 luts, 2804 seqs, 869 slices, 145 macros(869 instances: 605 mslices 264 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 1756 pins
PHY-0007 : Cell area utilization is 17%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 25359, tnet num: 6462, tinst num: 5463, tnode num: 34291, tedge num: 41477.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.737895s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (74.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.52399e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5463.
PHY-3001 : End clustering;  0.000040s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 17%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.03253e+06, overlap = 58.5
PHY-3002 : Step(2): len = 860706, overlap = 56.25
PHY-3002 : Step(3): len = 539254, overlap = 49.1875
PHY-3002 : Step(4): len = 464060, overlap = 63.7188
PHY-3002 : Step(5): len = 404080, overlap = 72.6875
PHY-3002 : Step(6): len = 360289, overlap = 76.9688
PHY-3002 : Step(7): len = 321622, overlap = 88.875
PHY-3002 : Step(8): len = 289605, overlap = 98.625
PHY-3002 : Step(9): len = 264055, overlap = 99.2188
PHY-3002 : Step(10): len = 247204, overlap = 104.531
PHY-3002 : Step(11): len = 237064, overlap = 114.625
PHY-3002 : Step(12): len = 219814, overlap = 124.875
PHY-3002 : Step(13): len = 206676, overlap = 142.219
PHY-3002 : Step(14): len = 197653, overlap = 151.938
PHY-3002 : Step(15): len = 184758, overlap = 154.875
PHY-3002 : Step(16): len = 178487, overlap = 161.781
PHY-3002 : Step(17): len = 171503, overlap = 172.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.7944e-05
PHY-3002 : Step(18): len = 179112, overlap = 172.562
PHY-3002 : Step(19): len = 184913, overlap = 154.188
PHY-3002 : Step(20): len = 187302, overlap = 152.812
PHY-3002 : Step(21): len = 186924, overlap = 147.344
PHY-3002 : Step(22): len = 188485, overlap = 130
PHY-3002 : Step(23): len = 184860, overlap = 124.219
PHY-3002 : Step(24): len = 181652, overlap = 121.938
PHY-3002 : Step(25): len = 177894, overlap = 112.781
PHY-3002 : Step(26): len = 175521, overlap = 114.219
PHY-3002 : Step(27): len = 175486, overlap = 113.781
PHY-3002 : Step(28): len = 177063, overlap = 114
PHY-3002 : Step(29): len = 177266, overlap = 113
PHY-3002 : Step(30): len = 176537, overlap = 105.406
PHY-3002 : Step(31): len = 173392, overlap = 115.906
PHY-3002 : Step(32): len = 171441, overlap = 115.531
PHY-3002 : Step(33): len = 170657, overlap = 114.562
PHY-3002 : Step(34): len = 170424, overlap = 102.875
PHY-3002 : Step(35): len = 167573, overlap = 103.375
PHY-3002 : Step(36): len = 163364, overlap = 110.531
PHY-3002 : Step(37): len = 162762, overlap = 113.125
PHY-3002 : Step(38): len = 162844, overlap = 112.156
PHY-3002 : Step(39): len = 161369, overlap = 108.438
PHY-3002 : Step(40): len = 160475, overlap = 105.281
PHY-3002 : Step(41): len = 159480, overlap = 106.312
PHY-3002 : Step(42): len = 158450, overlap = 105.156
PHY-3002 : Step(43): len = 157358, overlap = 107.125
PHY-3002 : Step(44): len = 155736, overlap = 120.094
PHY-3002 : Step(45): len = 154094, overlap = 118
PHY-3002 : Step(46): len = 152593, overlap = 117.094
PHY-3002 : Step(47): len = 152571, overlap = 110.469
PHY-3002 : Step(48): len = 151734, overlap = 110.062
PHY-3002 : Step(49): len = 150361, overlap = 104.594
PHY-3002 : Step(50): len = 149735, overlap = 102.406
PHY-3002 : Step(51): len = 149183, overlap = 101.875
PHY-3002 : Step(52): len = 148194, overlap = 103.281
PHY-3002 : Step(53): len = 147844, overlap = 102.375
PHY-3002 : Step(54): len = 147468, overlap = 102.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.58879e-05
PHY-3002 : Step(55): len = 148479, overlap = 102.375
PHY-3002 : Step(56): len = 148537, overlap = 102.062
PHY-3002 : Step(57): len = 149465, overlap = 102.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000111776
PHY-3002 : Step(58): len = 153359, overlap = 102.406
PHY-3002 : Step(59): len = 153710, overlap = 102.781
PHY-3002 : Step(60): len = 153735, overlap = 102.906
PHY-3002 : Step(61): len = 153795, overlap = 103.781
PHY-3002 : Step(62): len = 155803, overlap = 99.7188
PHY-3002 : Step(63): len = 156683, overlap = 99.9688
PHY-3002 : Step(64): len = 157085, overlap = 100.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000192435
PHY-3002 : Step(65): len = 157898, overlap = 100.281
PHY-3002 : Step(66): len = 157996, overlap = 100.25
PHY-3002 : Step(67): len = 158053, overlap = 90.25
PHY-3002 : Step(68): len = 158080, overlap = 90.4375
PHY-3002 : Step(69): len = 158443, overlap = 91.3438
PHY-3002 : Step(70): len = 158638, overlap = 95.9688
PHY-3002 : Step(71): len = 158687, overlap = 96.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035650s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.197192s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (79.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50705e-06
PHY-3002 : Step(72): len = 187349, overlap = 180.562
PHY-3002 : Step(73): len = 187349, overlap = 184.906
PHY-3002 : Step(74): len = 178857, overlap = 182.719
PHY-3002 : Step(75): len = 179059, overlap = 182.844
PHY-3002 : Step(76): len = 176581, overlap = 182.656
PHY-3002 : Step(77): len = 176239, overlap = 182.5
PHY-3002 : Step(78): len = 175555, overlap = 181.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.0141e-06
PHY-3002 : Step(79): len = 174813, overlap = 181.625
PHY-3002 : Step(80): len = 174844, overlap = 180.75
PHY-3002 : Step(81): len = 174990, overlap = 179.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00282e-05
PHY-3002 : Step(82): len = 175927, overlap = 171.656
PHY-3002 : Step(83): len = 176257, overlap = 170.969
PHY-3002 : Step(84): len = 178684, overlap = 150.281
PHY-3002 : Step(85): len = 181872, overlap = 125.75
PHY-3002 : Step(86): len = 179630, overlap = 132.625
PHY-3002 : Step(87): len = 179436, overlap = 134.875
PHY-3002 : Step(88): len = 179321, overlap = 134.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.00564e-05
PHY-3002 : Step(89): len = 179703, overlap = 120.875
PHY-3002 : Step(90): len = 179703, overlap = 120.875
PHY-3002 : Step(91): len = 179561, overlap = 120.531
PHY-3002 : Step(92): len = 179705, overlap = 119.344
PHY-3002 : Step(93): len = 180219, overlap = 115.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.01128e-05
PHY-3002 : Step(94): len = 181515, overlap = 112.156
PHY-3002 : Step(95): len = 182085, overlap = 111.844
PHY-3002 : Step(96): len = 189078, overlap = 74.2188
PHY-3002 : Step(97): len = 190358, overlap = 62.2812
PHY-3002 : Step(98): len = 187358, overlap = 64.625
PHY-3002 : Step(99): len = 187488, overlap = 64.5312
PHY-3002 : Step(100): len = 185080, overlap = 66.9062
PHY-3002 : Step(101): len = 185080, overlap = 66.9062
PHY-3002 : Step(102): len = 184232, overlap = 69.2812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.02256e-05
PHY-3002 : Step(103): len = 185456, overlap = 64.1875
PHY-3002 : Step(104): len = 185562, overlap = 64.2812
PHY-3002 : Step(105): len = 185955, overlap = 62.9062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000160451
PHY-3002 : Step(106): len = 186526, overlap = 63.5312
PHY-3002 : Step(107): len = 186637, overlap = 64.0312
PHY-3002 : Step(108): len = 187519, overlap = 59.4062
PHY-3002 : Step(109): len = 187979, overlap = 59.125
PHY-3002 : Step(110): len = 188243, overlap = 59
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174289s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (44.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.27452e-05
PHY-3002 : Step(111): len = 188958, overlap = 201.281
PHY-3002 : Step(112): len = 189409, overlap = 200.281
PHY-3002 : Step(113): len = 192333, overlap = 156.812
PHY-3002 : Step(114): len = 193161, overlap = 156.344
PHY-3002 : Step(115): len = 192939, overlap = 141.969
PHY-3002 : Step(116): len = 188784, overlap = 146.375
PHY-3002 : Step(117): len = 188784, overlap = 146.375
PHY-3002 : Step(118): len = 187643, overlap = 151.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.54904e-05
PHY-3002 : Step(119): len = 188852, overlap = 146.531
PHY-3002 : Step(120): len = 188981, overlap = 146.312
PHY-3002 : Step(121): len = 190294, overlap = 134.781
PHY-3002 : Step(122): len = 189063, overlap = 140.969
PHY-3002 : Step(123): len = 188468, overlap = 141.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130981
PHY-3002 : Step(124): len = 190546, overlap = 128.031
PHY-3002 : Step(125): len = 191010, overlap = 129.094
PHY-3002 : Step(126): len = 191836, overlap = 125.438
PHY-3002 : Step(127): len = 192540, overlap = 118.75
PHY-3002 : Step(128): len = 194177, overlap = 109.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000261962
PHY-3002 : Step(129): len = 195152, overlap = 107.062
PHY-3002 : Step(130): len = 195470, overlap = 107.031
PHY-3002 : Step(131): len = 196475, overlap = 107.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000500301
PHY-3002 : Step(132): len = 197224, overlap = 97.9062
PHY-3002 : Step(133): len = 199155, overlap = 90.5312
PHY-3002 : Step(134): len = 200081, overlap = 87.0625
PHY-3002 : Step(135): len = 200565, overlap = 81.0938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 25359, tnet num: 6462, tinst num: 5463, tnode num: 34291, tedge num: 41477.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 328.28 peak overflow 4.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6464.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 228896, over cnt = 863(2%), over = 2978, worst = 20
PHY-1001 : End global iterations;  0.402638s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (54.3%)

PHY-1001 : Congestion index: top1 = 51.16, top5 = 39.17, top10 = 33.06, top15 = 28.96.
PHY-1001 : End incremental global routing;  0.535734s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (52.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.199993s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (70.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.861231s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (61.7%)

OPT-1001 : Current memory(MB): used = 294, reserve = 260, peak = 294.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4964/6464.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 228896, over cnt = 863(2%), over = 2978, worst = 20
PHY-1002 : len = 243904, over cnt = 559(1%), over = 1287, worst = 12
PHY-1002 : len = 253288, over cnt = 147(0%), over = 309, worst = 12
PHY-1002 : len = 255056, over cnt = 65(0%), over = 136, worst = 12
PHY-1002 : len = 256064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.490491s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.6%)

PHY-1001 : Congestion index: top1 = 43.15, top5 = 36.28, top10 = 32.10, top15 = 28.92.
OPT-1001 : End congestion update;  0.612636s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (56.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.155699s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (60.2%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.768589s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (56.9%)

OPT-1001 : Current memory(MB): used = 298, reserve = 264, peak = 298.
OPT-1001 : End physical optimization;  2.495149s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (60.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1696 LUT to BLE ...
SYN-4008 : Packed 1696 LUT and 1025 SEQ to BLE.
SYN-4003 : Packing 1779 remaining SEQ's ...
SYN-4005 : Packed 622 SEQ with LUT/SLICE
SYN-4006 : 216 single LUT's are left
SYN-4006 : 1157 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2853/3978 primitive instances ...
PHY-3001 : End packing;  0.294576s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (58.3%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2481 instances
RUN-1001 : 1192 mslices, 1193 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 5549 nets
RUN-1001 : 3503 nets have 2 pins
RUN-1001 : 1493 nets have [3 - 5] pins
RUN-1001 : 393 nets have [6 - 10] pins
RUN-1001 : 113 nets have [11 - 20] pins
RUN-1001 : 38 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 2479 instances, 2385 slices, 145 macros(869 instances: 605 mslices 264 lslices)
PHY-3001 : Cell area utilization is 30%
PHY-3001 : After packing: Len = 204129, Over = 130.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 20880, tnet num: 5547, tinst num: 2479, tnode num: 27080, tedge num: 35884.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5547 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.085597s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (59.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.24472e-05
PHY-3002 : Step(136): len = 201263, overlap = 138.75
PHY-3002 : Step(137): len = 200300, overlap = 141.25
PHY-3002 : Step(138): len = 196879, overlap = 146.5
PHY-3002 : Step(139): len = 194314, overlap = 150.5
PHY-3002 : Step(140): len = 193482, overlap = 151.5
PHY-3002 : Step(141): len = 192356, overlap = 148.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.48944e-05
PHY-3002 : Step(142): len = 193122, overlap = 148
PHY-3002 : Step(143): len = 193923, overlap = 147.5
PHY-3002 : Step(144): len = 195398, overlap = 142
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.97889e-05
PHY-3002 : Step(145): len = 198175, overlap = 129
PHY-3002 : Step(146): len = 199737, overlap = 123
PHY-3002 : Step(147): len = 202781, overlap = 115
PHY-3002 : Step(148): len = 203943, overlap = 113.5
PHY-3002 : Step(149): len = 204702, overlap = 115.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.708557s wall, 0.031250s user + 0.125000s system = 0.156250s CPU (22.1%)

PHY-3001 : Trial Legalized: Len = 240018
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5547 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.130971s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000165944
PHY-3002 : Step(150): len = 226691, overlap = 8.5
PHY-3002 : Step(151): len = 218551, overlap = 34
PHY-3002 : Step(152): len = 216139, overlap = 41
PHY-3002 : Step(153): len = 214944, overlap = 44.5
PHY-3002 : Step(154): len = 213874, overlap = 49.5
PHY-3002 : Step(155): len = 212392, overlap = 54
PHY-3002 : Step(156): len = 212115, overlap = 55
PHY-3002 : Step(157): len = 211453, overlap = 57
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000331888
PHY-3002 : Step(158): len = 212938, overlap = 55.5
PHY-3002 : Step(159): len = 214011, overlap = 54.25
PHY-3002 : Step(160): len = 214917, overlap = 52.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000663775
PHY-3002 : Step(161): len = 215125, overlap = 54.25
PHY-3002 : Step(162): len = 215388, overlap = 53.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010409s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.1%)

PHY-3001 : Legalized: Len = 226858, Over = 0
PHY-3001 : Spreading special nets. 44 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034765s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 63 instances has been re-located, deltaX = 11, deltaY = 49, maxDist = 2.
PHY-3001 : Final: Len = 228318, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 20880, tnet num: 5547, tinst num: 2480, tnode num: 27080, tedge num: 35884.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 291/5549.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 265328, over cnt = 573(1%), over = 925, worst = 7
PHY-1002 : len = 269040, over cnt = 292(0%), over = 440, worst = 7
PHY-1002 : len = 272160, over cnt = 121(0%), over = 187, worst = 6
PHY-1002 : len = 274248, over cnt = 26(0%), over = 28, worst = 3
PHY-1002 : len = 274560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.820758s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 39.78, top5 = 32.77, top10 = 29.18, top15 = 26.62.
PHY-1001 : End incremental global routing;  0.963409s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (50.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5547 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.200232s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (62.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.289711s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (49.7%)

OPT-1001 : Current memory(MB): used = 307, reserve = 274, peak = 307.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4884/5549.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 274560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040275s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.4%)

PHY-1001 : Congestion index: top1 = 39.78, top5 = 32.77, top10 = 29.18, top15 = 26.62.
OPT-1001 : End congestion update;  0.207943s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (90.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5547 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.151488s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (72.2%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.359677s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (82.5%)

OPT-1001 : Current memory(MB): used = 309, reserve = 277, peak = 309.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5547 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.147529s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (74.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4884/5549.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 274560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031640s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 39.78, top5 = 32.77, top10 = 29.18, top15 = 26.62.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5547 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.133951s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (70.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 39.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.032065s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (67.0%)

RUN-1003 : finish command "place" in  17.516885s wall, 9.406250s user + 2.593750s system = 12.000000s CPU (68.5%)

RUN-1004 : used memory is 291 MB, reserved memory is 258 MB, peak memory is 310 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2482 instances
RUN-1001 : 1192 mslices, 1193 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 5549 nets
RUN-1001 : 3503 nets have 2 pins
RUN-1001 : 1493 nets have [3 - 5] pins
RUN-1001 : 393 nets have [6 - 10] pins
RUN-1001 : 113 nets have [11 - 20] pins
RUN-1001 : 38 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 20880, tnet num: 5547, tinst num: 2480, tnode num: 27080, tedge num: 35884.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1192 mslices, 1193 lslices, 71 pads, 16 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5547 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 263624, over cnt = 567(1%), over = 940, worst = 7
PHY-1002 : len = 267384, over cnt = 291(0%), over = 442, worst = 7
PHY-1002 : len = 271240, over cnt = 83(0%), over = 125, worst = 5
PHY-1002 : len = 272944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.788439s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (31.7%)

PHY-1001 : Congestion index: top1 = 39.31, top5 = 32.46, top10 = 29.03, top15 = 26.50.
PHY-1001 : End global routing;  0.937061s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (31.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 341, reserve = 309, peak = 343.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 594, reserve = 566, peak = 594.
PHY-1001 : End build detailed router design. 4.306058s wall, 3.140625s user + 0.015625s system = 3.156250s CPU (73.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 87984, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.107546s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (76.1%)

PHY-1001 : Current memory(MB): used = 628, reserve = 601, peak = 628.
PHY-1001 : End phase 1; 4.113470s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (76.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 683720, over cnt = 144(0%), over = 144, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 629, reserve = 602, peak = 629.
PHY-1001 : End initial routed; 21.418514s wall, 15.359375s user + 0.109375s system = 15.468750s CPU (72.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4811(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.086077s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (80.6%)

PHY-1001 : Current memory(MB): used = 634, reserve = 607, peak = 634.
PHY-1001 : End phase 2; 22.504788s wall, 16.234375s user + 0.109375s system = 16.343750s CPU (72.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 683720, over cnt = 144(0%), over = 144, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022542s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (207.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 682408, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.149104s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (62.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 681904, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.108760s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (43.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 681872, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.105207s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (74.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 681920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.075033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4811(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.097665s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (82.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 34 feed throughs used by 26 nets
PHY-1001 : End commit to database; 0.668165s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (79.5%)

PHY-1001 : Current memory(MB): used = 666, reserve = 640, peak = 666.
PHY-1001 : End phase 3; 2.416432s wall, 1.859375s user + 0.062500s system = 1.921875s CPU (79.5%)

PHY-1003 : Routed, final wirelength = 681920
PHY-1001 : Current memory(MB): used = 667, reserve = 641, peak = 667.
PHY-1001 : End export database. 0.020384s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.7%)

PHY-1001 : End detail routing;  33.650339s wall, 24.562500s user + 0.218750s system = 24.781250s CPU (73.6%)

RUN-1003 : finish command "route" in  35.631300s wall, 25.453125s user + 0.218750s system = 25.671875s CPU (72.0%)

RUN-1004 : used memory is 629 MB, reserved memory is 603 MB, peak memory is 667 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     3482   out of  19600   17.77%
#reg                     2809   out of  19600   14.33%
#le                      4638
  #lut only              1829   out of   4638   39.44%
  #reg only              1156   out of   4638   24.92%
  #lut&reg               1653   out of   4638   35.64%
#dsp                        0   out of     29    0.00%
#bram                       6   out of     64    9.38%
  #bram9k                   6
  #fifo9k                   0
#bram32k                   10   out of     16   62.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                     Fanout
#1        u_hdmi_top/bnr/pclk                         GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                 968
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                 175
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                 159
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                           117
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                           68
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_hdmi_top/dpc/t4_medium_b[1]_syn_12.q0    59
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                 35
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                 24
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                 0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |4638   |2613    |869     |2813    |16      |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |579    |363     |100     |356     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |212    |159     |40      |96      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |44     |44      |0       |17      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |153    |107     |40      |64      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |15     |8       |0       |15      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |367    |204     |60      |260     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |139    |77      |18      |114     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |13     |0       |0       |13      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |40     |23      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |32     |29      |0       |32      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |145    |69      |18      |115     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |13     |2       |0       |13      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |18      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |25      |0       |36      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |2930   |1477    |567     |1766    |8       |0       |
|    bnr                             |isp_bnr                                    |583    |123     |63      |473     |4       |0       |
|      linebuffer                    |shift_register                             |59     |27      |16      |27      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    dpc                             |isp_dpc                                    |1922   |1047    |407     |1115    |4       |0       |
|      linebuffer                    |shift_register                             |67     |35      |16      |27      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |9      |9       |0       |1       |1       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |275    |218     |36      |152     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |275    |218     |36      |152     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |81     |66      |12      |32      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |66     |54      |12      |42      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |79     |67      |12      |29      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |18     |13      |0       |18      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |7      |2       |0       |7       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |12     |8       |0       |12      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |12     |8       |0       |12      |0       |0       |
|    u_video_driver                  |video_driver                               |150    |89      |61      |26      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |338    |263     |45      |217     |0       |0       |
|    u_sd_init                       |sd_init                                    |194    |144     |30      |117     |0       |0       |
|    u_sd_read                       |sd_read                                    |144    |119     |15      |100     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |309    |225     |72      |162     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |480    |283     |85      |307     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |480    |283     |85      |307     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |211    |119     |0       |198     |0       |0       |
|        reg_inst                    |register                                   |209    |117     |0       |196     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |269    |164     |85      |109     |0       |0       |
|        bus_inst                    |bus_top                                    |62     |36      |24      |17      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |44     |26      |18      |11      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                    |14     |8       |6       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |107    |78      |29      |54      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3490  
    #2          2       964   
    #3          3       373   
    #4          4       156   
    #5        5-10      405   
    #6        11-50     132   
    #7       51-100      3    
    #8       101-500     2    
    #9        >500       1    
  Average     2.48            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 20880, tnet num: 5547, tinst num: 2480, tnode num: 27080, tedge num: 35884.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 5547 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/bnr/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 484c792a741660ca46cb6eb6d8e03f40f070c3f37fdc9f099ce0e0f63923d326 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2480
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5549, pip num: 48489
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 34
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2252 valid insts, and 142667 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011001000011001101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  4.780223s wall, 23.562500s user + 0.312500s system = 23.875000s CPU (499.5%)

RUN-1004 : used memory is 651 MB, reserved memory is 628 MB, peak memory is 818 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240704_153538.log"
