`timescale 1ps / 1ps
module module_0 (
    output [id_1 : id_1] id_2,
    input  [id_2 : id_1] id_3
);
  id_4 id_5 (
      .id_1(id_3),
      .id_1(id_2),
      .id_3(id_3[id_2]),
      .id_1(id_2)
  );
  logic id_6;
  id_7 id_8 (
      .id_6(1'b0),
      .id_1(id_2),
      .id_9(id_6)
  );
endmodule
