// Seed: 3952406221
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  reg id_2;
  assign id_1 = 1;
  always @(posedge 1) id_2 <= 1;
  logic id_3;
  time id_4 (
      .id_0(1),
      .id_1(1)
  );
  assign id_2 = 1'b0;
endmodule
