///*** 1_main ***///
START: main_bb0;


FROM: main_bb0;
var__temp_vdiv1.0 := 1;
TO: main_bb1;

FROM: main_bb1;
vdiv1.0 := var__temp_vdiv1.0;
var__temp_vdiv2.0 := 7;
TO: main_bb1_end;

FROM: main_bb1_end;
assume(vdiv1.0 uge 0);
TO: main_bb2;

FROM: main_bb1_end;
assume(vdiv1.0 ult 0);
TO: main_bb7;

FROM: main_bb2;
vdiv2.0 := var__temp_vdiv2.0;
var__temp_vmul.0 := 0;
TO: main_bb2_end;

FROM: main_bb2_end;
assume(vdiv2.0 uge 0);
TO: main_bb3;

FROM: main_bb2_end;
assume(vdiv2.0 ult 0);
TO: main_bb6;

FROM: main_bb3;
vmul.0 := var__temp_vmul.0;
TO: main_bb3_end;

FROM: main_bb3_end;
assume(vmul.0 ule 255);
TO: main_bb4;

FROM: main_bb3_end;
assume(vmul.0 ugt 255);
TO: main_bb5;

FROM: main_bb4;
v3 := vmul.0 + 1;
var__temp_vmul.0 := v3;
TO: main_bb3;

FROM: main_bb5;
v4 := vdiv2.0 + -1;
var__temp_vdiv2.0 := v4;
TO: main_bb2;

FROM: main_bb6;
v5 := vdiv1.0 + -1;
var__temp_vdiv1.0 := v5;
TO: main_bb1;

FROM: main_bb7;
TO: main_bb7_ret;

