Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L axi_utils_v2_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L dds_compiler_v6_0_25 -L xlslice_v1_0_4 -L cic_compiler_v4_0_19 -L fir_compiler_v7_2_22 -L sim_clk_gen_v1_0_4 -L c_reg_fd_v12_0_9 -L xbip_addsub_v3_0_9 -L c_addsub_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rx_wrapper_behav xil_defaultlib.rx_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 25 differs from formal bit length 32 for port 'ph_i' [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.srcs/sources_1/imports/hdl/rx_wrapper.v:32]
WARNING: [VRFC 10-5021] port 's_axis_data_tready' is not connected on this instance [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/sim/rx.v:53]
WARNING: [VRFC 10-5021] port 's_axis_data_tready' is not connected on this instance [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/sim/rx.v:58]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/sim/rx.v:63]
WARNING: [VRFC 10-5021] port 's_axis_data_tready' is not connected on this instance [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/sim/rx.v:68]
WARNING: [VRFC 10-5021] port 's_axis_data_tready' is not connected on this instance [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/sim/rx.v:73]
WARNING: [VRFC 10-5021] port 's_axis_data_tready' is not connected on this instance [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/sim/rx.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_18.c_addsub_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package xbip_addsub_v3_0_9.xbip_addsub_v3_0_9_viv_comp
Compiling package c_addsub_v12_0_18.c_addsub_v12_0_18_pkg
Compiling package c_addsub_v12_0_18.c_addsub_v12_0_18_pkg_legacy
Compiling package c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv_comp
Compiling package unisim.vcomponents
Compiling package cic_compiler_v4_0_19.cic_compiler_v4_0_19_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.math_real
Compiling package ieee.std_logic_textio
Compiling package cic_compiler_v4_0_19.toolbox_pkg
Compiling package cic_compiler_v4_0_19.cic_compiler_v4_0_19_pkg
Compiling package cic_compiler_v4_0_19.cic_compiler_v4_0_19_hdl_comps
Compiling package axi_utils_v2_0_9.global_util_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_13.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_25.dds_compiler_v6_0_25_viv_comp
Compiling package dds_compiler_v6_0_25.pkg_dds_compiler_v6_0_25
Compiling package dds_compiler_v6_0_25.dds_compiler_v6_0_25_hdl_comps
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package axi_utils_v2_0_9.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_25.pkg_betas
Compiling package dds_compiler_v6_0_25.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_9.xbip_dsp48_multadd_v3_0_9_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_9.xbip_dsp48_multadd_v3_0_9_pkg
Compiling package fir_compiler_v7_2_22.fir_compiler_v7_2_22_viv_comp
Compiling package fir_compiler_v7_2_22.globals_pkg
Compiling package fir_compiler_v7_2_22.components
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_18.c_addsub_v12_0_18 [\c_addsub_v12_0_18(c_xdevicefami...]
Compiling architecture rx_c_addsub_0_0_arch of entity xil_defaultlib.rx_c_addsub_0_0 [rx_c_addsub_0_0_default]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay [\delay(delay_len=1,family=(p_dsp...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay_bit [\delay_bit(delay_len=2,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_19.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture synth of entity cic_compiler_v4_0_19.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay_bit [\delay_bit(delay_len=3,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_19.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture synth of entity cic_compiler_v4_0_19.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay_bit [\delay_bit(delay_len=1,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay [\delay(delay_len=3,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay [\delay(delay_len=1,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_19.delay_bit [\delay_bit(delay_len=5,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_19.int_comb_stage_folded [\int_comb_stage_folded(c_int_or_...]
Compiling architecture synth of entity cic_compiler_v4_0_19.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture synth of entity cic_compiler_v4_0_19.decimate [\decimate(c_num_stages=3,c_rate=...]
Compiling architecture synth of entity cic_compiler_v4_0_19.cic_compiler_v4_0_19_viv [\cic_compiler_v4_0_19_viv(c_comp...]
Compiling architecture xilinx of entity cic_compiler_v4_0_19.cic_compiler_v4_0_19 [\cic_compiler_v4_0_19(c_componen...]
Compiling architecture rx_cic_compiler_0_0_arch of entity xil_defaultlib.rx_cic_compiler_0_0 [rx_cic_compiler_0_0_default]
Compiling architecture synth of entity cic_compiler_v4_0_19.cic_compiler_v4_0_19_viv [\cic_compiler_v4_0_19_viv(c_comp...]
Compiling architecture xilinx of entity cic_compiler_v4_0_19.cic_compiler_v4_0_19 [\cic_compiler_v4_0_19(c_componen...]
Compiling architecture rx_cic_compiler_0_1_arch of entity xil_defaultlib.rx_cic_compiler_0_1 [rx_cic_compiler_0_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_25.dds_compiler_v6_0_25_rdy [\dds_compiler_v6_0_25_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_25.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_9.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_9.xbip_dsp48_multadd_v3_0_9_viv [\xbip_dsp48_multadd_v3_0_9_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_25.dds_compiler_v6_0_25_eff [\dds_compiler_v6_0_25_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_25.dds_compiler_v6_0_25_core [\dds_compiler_v6_0_25_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_25.dds_compiler_v6_0_25_viv [\dds_compiler_v6_0_25_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_25.dds_compiler_v6_0_25 [\dds_compiler_v6_0_25(c_xdevicef...]
Compiling architecture rx_dds_compiler_0_0_arch of entity xil_defaultlib.rx_dds_compiler_0_0 [rx_dds_compiler_0_0_default]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.dpt_mem [\dpt_mem(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity fir_compiler_v7_2_22.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_22.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_22.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_22.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_22.dpr_mem [\dpr_mem(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.wrap_buff [\wrap_buff(c_xdevicefamily="zynq...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_22.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_22.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_22.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_22.add_accum [\add_accum(c_xdevicefamily="zynq...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.ext_mult [\ext_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_22.polyphase_decimation [\polyphase_decimation(c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_22.fir_compiler_v7_2_22_viv [\fir_compiler_v7_2_22_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_22.fir_compiler_v7_2_22 [\fir_compiler_v7_2_22(c_xdevicef...]
Compiling architecture rx_fir_compiler_0_0_arch of entity xil_defaultlib.rx_fir_compiler_0_0 [rx_fir_compiler_0_0_default]
Compiling architecture synth of entity fir_compiler_v7_2_22.polyphase_decimation [\polyphase_decimation(c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_22.fir_compiler_v7_2_22_viv [\fir_compiler_v7_2_22_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_22.fir_compiler_v7_2_22 [\fir_compiler_v7_2_22(c_xdevicef...]
Compiling architecture rx_fir_compiler_0_1_arch of entity xil_defaultlib.rx_fir_compiler_0_1 [rx_fir_compiler_0_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_22.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_22.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_22.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_22.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_22.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_22.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_22.single_rate_hb_hilb_ipol [\single_rate_hb_hilb_ipol(c_xdev...]
Compiling architecture synth of entity fir_compiler_v7_2_22.fir_compiler_v7_2_22_viv [\fir_compiler_v7_2_22_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_22.fir_compiler_v7_2_22 [\fir_compiler_v7_2_22(c_xdevicef...]
Compiling architecture rx_fir_compiler_2_0_arch of entity xil_defaultlib.rx_fir_compiler_2_0 [rx_fir_compiler_2_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture rx_mult_gen_0_0_arch of entity xil_defaultlib.rx_mult_gen_0_0 [rx_mult_gen_0_0_default]
Compiling architecture rx_mult_gen_0_2_arch of entity xil_defaultlib.rx_mult_gen_0_2 [rx_mult_gen_0_2_default]
Compiling module sim_clk_gen_v1_0_4.sim_clk_gen(CLOCK_PERIOD=15.4092...
Compiling module xil_defaultlib.rx_sim_clk_gen_0_0
Compiling module xlslice_v1_0_4.xlslice_v1_0_4_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.rx_xlslice_0_1
Compiling module xlslice_v1_0_4.xlslice_v1_0_4_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.rx_xlslice_1_0
Compiling module xlslice_v1_0_4.xlslice_v1_0_4_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.rx_xlslice_1_1
Compiling module xlslice_v1_0_4.xlslice_v1_0_4_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.rx_xlslice_1_2
Compiling module xil_defaultlib.rx
Compiling module xil_defaultlib.rx_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot rx_wrapper_behav
