Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep  4 18:07:22 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LBOx2_control_sets_placed.rpt
| Design       : LBOx2
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    74 |
| Unused register locations in slices containing registers |   370 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             769 |          269 |
| No           | No                    | Yes                    |              98 |           40 |
| No           | Yes                   | No                     |             634 |          179 |
| Yes          | No                    | No                     |             592 |          184 |
| Yes          | No                    | Yes                    |              93 |           32 |
| Yes          | Yes                   | No                     |             500 |          130 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------+----------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                 Enable Signal                |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+----------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  DAC1/AD_9783_SPI_inst/spi_clk                        |                                              | startup_reset/rst_in                                     |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0   |                                              | DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0       |                1 |              1 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[15]_P_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0     |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0 |                                              | DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0     |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0     |                                              | startup_reset/rst_in                                     |                1 |              1 |
|  spi_clk                                              |                                              | DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0     |                1 |              1 |
|  DAC1/AD_9783_SPI_inst/spi_clk                        |                                              |                                                          |                1 |              1 |
|  DAC1/AD_9783_SPI_inst/spi_clk                        |                                              | DAC1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0         |                1 |              1 |
|  spi_clk                                              |                                              | DAC0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0         |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                              | ADC/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0         |                1 |              1 |
|  spi_clk                                              |                                              | DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0       |                1 |              1 |
|  DAC1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0     |                                              | startup_reset/rst_in                                     |                1 |              1 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[15]_P_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0       |                1 |              1 |
|  ADC/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0     |                                              | ADC/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0         |                1 |              1 |
|  ADC/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0     |                                              | ADC/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0         |                1 |              1 |
|  ADC/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0     |                                              | ADC/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0         |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                              | ADC/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0         |                1 |              1 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[15]_P_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0       |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/spi_sck_out_i_1__0_n_0  |                                                          |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                              | ADC/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0          |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                              | startup_reset/rst_in                                     |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/data_out[6]_i_1_n_0     | ADC/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0         |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/data_out[6]_i_1_n_0     | ADC/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0         |                1 |              1 |
|  spi_clk                                              |                                              | startup_reset/rst_in                                     |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/spi_sdo_out_i_1__0_n_0  |                                                          |                1 |              1 |
|  ADC/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0      |                                              | startup_reset/rst_in                                     |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                              | ADC/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0         |                1 |              2 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/spi_scs_out4_out        |                                                          |                1 |              2 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[15]_P_i_1_n_0 |                                                          |                2 |              2 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/data_out[6]_i_1_n_0     | ADC/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0         |                1 |              2 |
|  deser[0].shift_reg_ff_i_1_n_0                        |                                              |                                                          |                1 |              2 |
|  spi_clk                                              |                                              |                                                          |                2 |              3 |
|  DAC1/AD_9783_SPI_inst/spi_clk                        |                                              | startup_reset/ready_out_reg                              |                2 |              3 |
|  spi_clk                                              |                                              | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0       |                2 |              3 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                              | startup_reset/data_out_reg[4]                            |                2 |              3 |
|  spi_clk                                              |                                              | startup_reset/data_out_reg[14]                           |                1 |              3 |
|  clk_in                                               | DAC0/spi_data[15]_i_1_n_0                    |                                                          |                3 |              4 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/data_out[6]_i_1_n_0     |                                                          |                2 |              4 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0 |                                              | DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0     |                1 |              4 |
|  ADC/hzClk/hz_counter01_reg[2]                        | ADC/BScounter0005_out                        | ADC/BScounter00[3]_i_1_n_0                               |                1 |              4 |
|  ADC/clk_div                                          |                                              |                                                          |                1 |              4 |
|  ADC/hzClk/hz_counter01_reg[2]                        | ADC/BScounter0102_out                        | ADC/BScounter01[3]_i_1_n_0                               |                1 |              4 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0   |                                              | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0       |                3 |              4 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[15]_P_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0     |                1 |              4 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[15]_P_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0     |                1 |              4 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[15]_P_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0       |                2 |              4 |
|  clk_in                                               |                                              | new_param_deser1/deser_clk_origin/counter[8]_i_1__0_n_0  |                3 |              6 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[15]_P_i_1_n_0 | startup_reset/data_out_reg[14]                           |                3 |              6 |
|  ADC/hzClk/hz_counter01_reg[2]                        |                                              |                                                          |                3 |              8 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/data_out[6]_i_1_n_0     | startup_reset/data_out_reg[4]                            |                2 |              8 |
|  clk_in                                               | ADC/counter_f                                | startup_reset/rst_in                                     |                2 |              8 |
|  clk_in                                               | DAC0/counter_f                               | startup_reset/rst_in                                     |                1 |              8 |
|  clk_in                                               | DAC1/counter_f                               | startup_reset/rst_in                                     |                3 |              8 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/counter_f               | startup_reset/rst_in                                     |                3 |             12 |
|  DAC1/AD_9783_SPI_inst/spi_clk                        | DAC1/AD_9783_SPI_inst/counter_f              | startup_reset/rst_in                                     |                5 |             12 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/counter_f              | startup_reset/rst_in                                     |                3 |             12 |
|  deser[0].shift_reg_ff_i_1_n_0                        |                                              | new_param_deser1/counter                                 |                5 |             20 |
|  clk_in                                               |                                              | new_param_deser1/deser_clk_origin/counter[26]_i_1__0_n_0 |                6 |             20 |
|  clk_in                                               |                                              | ADC/hzClk/counter[26]_i_1_n_0                            |                7 |             20 |
|  clk_in                                               | relock1_counter[0]_i_2_n_0                   | relock1_counter[0]_i_1_n_0                               |                7 |             28 |
|  clk_in                                               | relock2_counter[0]_i_2_n_0                   | relock2_counter[0]_i_1_n_0                               |                7 |             28 |
|  clk_in                                               | startup_reset/counter[0]_i_1_n_0             |                                                          |                8 |             30 |
|  DAC1/clkD                                            |                                              |                                                          |                8 |             32 |
|  DAC0/clkD                                            |                                              |                                                          |                9 |             32 |
|  clk_in                                               | relock1_on                                   |                                                          |               10 |             42 |
|  clk_in                                               | relock2_on                                   |                                                          |               11 |             42 |
|  clk_in                                               |                                              | startup_reset/rst_in                                     |               22 |             74 |
|  clk_in                                               | new_param_deser1/E[0]                        |                                                          |               68 |            225 |
| ~serial_trig_out_OBUF_BUFG                            | new_param_deser1/E[0]                        |                                                          |               79 |            242 |
| ~serial_trig_out_OBUF_BUFG                            |                                              |                                                          |              100 |            258 |
|  clk_in                                               |                                              | relock1_on                                               |               76 |            276 |
|  clk_in                                               |                                              | relock2_on                                               |               70 |            276 |
|  clk_in                                               |                                              |                                                          |              144 |            429 |
|  deser[0].shift_reg_ff_i_1_n_0                        | serial_trig_out_OBUF_BUFG                    | startup_reset/rst_in                                     |              114 |            436 |
+-------------------------------------------------------+----------------------------------------------+----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    26 |
| 2      |                     5 |
| 3      |                     5 |
| 4      |                    10 |
| 6      |                     2 |
| 8      |                     5 |
| 12     |                     3 |
| 16+    |                    18 |
+--------+-----------------------+


