$comment
	File created using the following command:
		vcd file quartus.msim.vcd -direction
$end
$date
	Tue Nov 30 19:34:36 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module adder_8bit_2bit_vlg_vec_tst $end
$var reg 8 ! Din1 [7:0] $end
$var reg 2 " Din2 [1:0] $end
$var wire 1 # Dout [0] $end
$var wire 1 $ Dout [1] $end
$var wire 1 % Dout [2] $end
$var wire 1 & Dout [3] $end
$var wire 1 ' Dout [4] $end
$var wire 1 ( Dout [5] $end
$var wire 1 ) Dout [6] $end
$var wire 1 * Dout [7] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 inst|inst|inst~combout $end
$var wire 1 2 inst1|inst5~0_combout $end
$var wire 1 3 inst1|inst6~0_combout $end
$var wire 1 4 inst2|inst5~combout $end
$var wire 1 5 inst3|inst5~combout $end
$var wire 1 6 inst4|inst5~combout $end
$var wire 1 7 inst4|inst4~combout $end
$var wire 1 8 inst5|inst5~combout $end
$var wire 1 9 inst6|inst5~combout $end
$var wire 1 : inst7|inst5~combout $end
$var wire 1 ; Din1~combout [7] $end
$var wire 1 < Din1~combout [6] $end
$var wire 1 = Din1~combout [5] $end
$var wire 1 > Din1~combout [4] $end
$var wire 1 ? Din1~combout [3] $end
$var wire 1 @ Din1~combout [2] $end
$var wire 1 A Din1~combout [1] $end
$var wire 1 B Din1~combout [0] $end
$var wire 1 C Din2~combout [1] $end
$var wire 1 D Din2~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111 !
b10 "
1*
0)
0(
0'
0&
0%
0$
1#
0+
1,
x-
1.
1/
10
11
02
13
04
05
06
17
08
09
1:
1B
1A
1@
1?
1>
1=
1<
0;
0D
1C
$end
#200000
b0 "
0C
03
12
07
16
15
14
1$
0:
19
18
1'
1&
1%
0*
1)
1(
#210000
b1 "
1D
13
02
01
17
06
05
04
0$
0#
1:
09
08
0'
0&
0%
1*
0)
0(
#380000
b0 "
0D
03
12
11
07
16
15
14
1$
1#
0:
19
18
1'
1&
1%
0*
1)
1(
#390000
b111111 !
b11111 !
b1111 !
b111 !
b11 !
b1 !
b0 !
0B
0A
0@
0?
0>
0=
0<
02
01
06
05
04
09
08
0$
0#
0'
0&
0%
0)
0(
#1000000
