<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIMA_DRAM_BIST4ContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000031.htm">tb_top</a>/<a href="z032928.htm">U_FPGA_TOP_SIMA</a>/<a href="z050479.htm">DRAM_BIST4</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#19" z="CLK" LH="50498_1$050479" h1="8" HL="50498_0$050479" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#34" z="DRAM_RD_ACK" LH="50499_1$050479" h1="2" HL="50499_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[0]" LH="50501_1$050479" h1="2" HL="50501_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[1]" LH="50502_1$050479" h1="2" HL="50502_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[2]" LH="50503_1$050479" h1="2" HL="50503_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[3]" LH="50504_1$050479" h1="2" HL="50504_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[4]" LH="50505_1$050479" h1="2" HL="50505_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[5]" LH="50506_1$050479" h1="2" HL="50506_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[6]" LH="50507_1$050479" h1="3" HL="50507_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[7]" LH="50508_1$050479" h1="3" HL="50508_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[8]" LH="50509_1$050479" h1="2" HL="50509_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[0]" LH="50527_1$050479" h1="2" HL="50527_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[1]" LH="50528_1$050479" h1="2" HL="50528_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[2]" LH="50529_1$050479" h1="2" HL="50529_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[3]" LH="50530_1$050479" h1="2" HL="50530_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[4]" LH="50531_1$050479" h1="2" HL="50531_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[5]" LH="50532_1$050479" h1="2" HL="50532_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[6]" LH="50533_1$050479" h1="2" HL="50533_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#39" z="DRAM_RD_DVLD" LH="50559_1$050479" h1="2" HL="50559_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#38" z="DRAM_RD_EOP" LH="50560_1$050479" h1="2" HL="50560_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#32" z="DRAM_RD_RDY" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#33" z="DRAM_RD_REQ" LH="50562_1$050479" h1="2" HL="50562_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[8]" LH="50572_1$050479" h1="2" HL="50572_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[9]" LH="50573_1$050479" h1="2" HL="50573_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#37" z="DRAM_RD_SOP" LH="50576_1$050479" h1="2" HL="50576_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#24" z="DRAM_WR_ACK" LH="50577_1$050479" h1="2" HL="50577_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[6]" LH="50585_1$050479" h1="3" HL="50585_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[7]" LH="50586_1$050479" h1="3" HL="50586_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[0]" LH="50605_1$050479" h1="3" HL="50605_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[1]" LH="50606_1$050479" h1="3" HL="50606_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[2]" LH="50607_1$050479" h1="3" HL="50607_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[3]" LH="50608_1$050479" h1="3" HL="50608_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[4]" LH="50609_1$050479" h1="3" HL="50609_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[5]" LH="50610_1$050479" h1="3" HL="50610_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[6]" LH="50611_1$050479" h1="3" HL="50611_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#29" z="DRAM_WR_DVLD" LH="50637_1$050479" h1="2" HL="50637_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#28" z="DRAM_WR_EOP" LH="50638_1$050479" h1="2" HL="50638_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#22" z="DRAM_WR_RDY" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#23" z="DRAM_WR_REQ" LH="50640_1$050479" h1="2" HL="50640_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[8]" LH="50650_1$050479" h1="2" HL="50650_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[9]" LH="50651_1$050479" h1="2" HL="50651_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#27" z="DRAM_WR_SOP" LH="50654_1$050479" h1="2" HL="50654_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/RST" lnk="__HDL_srcfile_12.htm#20"" z="RST" LH="50655_1$050479" h1="2" HL="50655_0$050479" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[0]" LH="50657_1$050479" h1="2" HL="50657_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[1]" LH="50658_1$050479" h1="2" HL="50658_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[2]" LH="50659_1$050479" h1="2" HL="50659_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[3]" LH="50660_1$050479" h1="2" HL="50660_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[4]" LH="50661_1$050479" h1="2" HL="50661_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[5]" LH="50662_1$050479" h1="2" HL="50662_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[6]" LH="50663_1$050479" h1="2" HL="50663_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[7]" LH="50664_1$050479" h1="2" HL="50664_0$050479" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[8]" LH="50665_1$050479" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[0]" LH="50674_1$050479" h1="2" HL="50674_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[1]" LH="50675_1$050479" h1="2" HL="50675_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[2]" LH="50676_1$050479" h1="2" HL="50676_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[3]" LH="50677_1$050479" h1="2" HL="50677_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[4]" LH="50678_1$050479" h1="2" HL="50678_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[5]" LH="50679_1$050479" h1="2" HL="50679_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[6]" LH="50680_1$050479" h1="2" HL="50680_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[7]" LH="50681_1$050479" h1="2" HL="50681_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#54" z="r_DRAM_RD_ACK" LH="50684_1$050479" h1="2" HL="50684_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[0]" LH="50686_1$050479" h1="2" HL="50686_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[1]" LH="50687_1$050479" h1="2" HL="50687_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[2]" LH="50688_1$050479" h1="2" HL="50688_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[3]" LH="50689_1$050479" h1="2" HL="50689_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[4]" LH="50690_1$050479" h1="2" HL="50690_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[5]" LH="50691_1$050479" h1="2" HL="50691_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[6]" LH="50692_1$050479" h1="2" HL="50692_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#67" z="r_DRAM_RD_DVLD" LH="50718_1$050479" h1="2" HL="50718_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#66" z="r_DRAM_RD_EOP" LH="50719_1$050479" h1="2" HL="50719_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#53" z="r_DRAM_RD_REQ[0]" LH="50721_1$050479" h1="2" HL="50721_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#53" z="r_DRAM_RD_REQ[1]" LH="50722_1$050479" h1="2" HL="50722_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#53" z="r_DRAM_RD_REQ[2]" LH="50723_1$050479" h1="2" HL="50723_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#53" z="r_DRAM_RD_REQ[3]" LH="50724_1$050479" h1="2" HL="50724_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#65" z="r_DRAM_RD_SOP" LH="50725_1$050479" h1="2" HL="50725_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#63" z="r_DRAM_REN" LH="50726_1$050479" h1="2" HL="50726_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#62" z="r_DRAM_REOP" LH="50727_1$050479" h1="2" HL="50727_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#61" z="r_DRAM_RSOP" LH="50728_1$050479" h1="2" HL="50728_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[0]" LH="50730_1$050479" h1="2" HL="50730_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[1]" LH="50731_1$050479" h1="2" HL="50731_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[2]" LH="50732_1$050479" h1="2" HL="50732_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[3]" LH="50733_1$050479" h1="2" HL="50733_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[4]" LH="50734_1$050479" h1="2" HL="50734_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[5]" LH="50735_1$050479" h1="2" HL="50735_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[6]" LH="50736_1$050479" h1="2" HL="50736_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[7]" LH="50737_1$050479" h1="2" HL="50737_0$050479" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[8]" LH="50738_1$050479" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[0]" LH="50747_1$050479" h1="3" HL="50747_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[1]" LH="50748_1$050479" h1="3" HL="50748_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[2]" LH="50749_1$050479" h1="3" HL="50749_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[3]" LH="50750_1$050479" h1="3" HL="50750_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[4]" LH="50751_1$050479" h1="3" HL="50751_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[5]" LH="50752_1$050479" h1="3" HL="50752_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[6]" LH="50753_1$050479" h1="3" HL="50753_0$050479" h2="3" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#49" z="r_DRAM_WEN" LH="50779_1$050479" h1="2" HL="50779_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#48" z="r_DRAM_WR_ACK" LH="50780_1$050479" h1="2" HL="50780_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#47" z="r_DRAM_WR_REQ[0]" LH="50782_1$050479" h1="2" HL="50782_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#47" z="r_DRAM_WR_REQ[1]" LH="50783_1$050479" h1="2" HL="50783_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#47" z="r_DRAM_WR_REQ[2]" LH="50784_1$050479" h1="2" HL="50784_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#47" z="r_DRAM_WR_REQ[3]" LH="50785_1$050479" h1="2" HL="50785_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[0]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[0]" LH="50787_1$050479" h1="2" HL="50787_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[1]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[1]" LH="50788_1$050479" h1="2" HL="50788_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[2]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[2]" LH="50789_1$050479" h1="2" HL="50789_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[3]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[3]" LH="50790_1$050479" h1="2" HL="50790_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[4]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[4]" LH="50791_1$050479" h1="2" HL="50791_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[5]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[5]" LH="50792_1$050479" h1="2" HL="50792_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[6]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[6]" LH="50793_1$050479" h1="2" HL="50793_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[7]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[8]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[9]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[10]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[11]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[12]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[13]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[14]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[15]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[16]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[17]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[18]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[19]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[20]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[21]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[22]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[23]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[24]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[25]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[26]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[27]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[28]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[29]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[30]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST4/s_DRAM_RDT[31]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#60" z="s_DRAM_REN" LH="50819_1$050479" h1="2" HL="50819_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#59" z="s_DRAM_REOP" LH="50820_1$050479" h1="2" HL="50820_0$050479" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#58" z="s_DRAM_RSOP" LH="50821_1$050479" h1="2" HL="50821_0$050479" h2="2" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
