[2025-09-18 00:15:20] START suite=cs trace=cloud9_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2636451 heartbeat IPC: 3.793 cumulative IPC: 3.793 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4780658 cumulative IPC: 4.184 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4780658 cumulative IPC: 4.184 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4780659 heartbeat IPC: 4.664 cumulative IPC: 5 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 15621143 heartbeat IPC: 0.9225 cumulative IPC: 0.9225 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 26882869 heartbeat IPC: 0.888 cumulative IPC: 0.9049 (Simulation time: 00 hr 03 min 29 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 50000011 cycles: 39575752 heartbeat IPC: 0.7878 cumulative IPC: 0.8622 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 51016645 heartbeat IPC: 0.8741 cumulative IPC: 0.8651 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 61873673 heartbeat IPC: 0.9211 cumulative IPC: 0.8758 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 72967917 heartbeat IPC: 0.9014 cumulative IPC: 0.8799 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 84280284 heartbeat IPC: 0.884 cumulative IPC: 0.8805 (Simulation time: 00 hr 09 min 24 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 97436342 heartbeat IPC: 0.7601 cumulative IPC: 0.8634 (Simulation time: 00 hr 10 min 34 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 108300196 heartbeat IPC: 0.9205 cumulative IPC: 0.8694 (Simulation time: 00 hr 11 min 33 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 114434894 cumulative IPC: 0.8739 (Simulation time: 00 hr 12 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 114434894 cumulative IPC: 0.8739 (Simulation time: 00 hr 12 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8739 instructions: 100000000 cycles: 114434894
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 0.5497 Average ROB Occupancy at Mispredict: 1499
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5402
BRANCH_INDIRECT: 0.00348
BRANCH_CONDITIONAL: 0.00609
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 114310
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 106.795235
REPLAY_LOAD: 80.78779
NON_REPLAY_LOAD: 65.289566

== Total ==
ADDR_TRANS: 22427
REPLAY_LOAD: 55582
NON_REPLAY_LOAD: 36301

== Counts ==
ADDR_TRANS: 210
REPLAY_LOAD: 688
NON_REPLAY_LOAD: 556

cpu0->cpu0_STLB TOTAL        ACCESS:     217544 HIT:     200976 MISS:      16568 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     217544 HIT:     200976 MISS:      16568 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 240.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     683233 HIT:     358969 MISS:     324264 MSHR_MERGE:       6926
cpu0->cpu0_L2C LOAD         ACCESS:     298672 HIT:      69975 MISS:     228697 MSHR_MERGE:        193
cpu0->cpu0_L2C RFO          ACCESS:      13121 HIT:       5139 MISS:       7982 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     138016 HIT:      82160 MISS:      55856 MSHR_MERGE:       6733
cpu0->cpu0_L2C WRITE        ACCESS:     200672 HIT:     200500 MISS:        172 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      32752 HIT:       1195 MISS:      31557 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     101055 ISSUED:     101055 USEFUL:      43549 USELESS:        812
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.82 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11984359 HIT:   11982608 MISS:       1751 MSHR_MERGE:        510
cpu0->cpu0_L1I LOAD         ACCESS:   11984359 HIT:   11982608 MISS:       1751 MSHR_MERGE:        510
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 157.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19343741 HIT:   18851844 MISS:     491897 MSHR_MERGE:     111632
cpu0->cpu0_L1D LOAD         ACCESS:   12922430 HIT:   12531769 MISS:     390661 MSHR_MERGE:      93230
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     266672 HIT:     229089 MISS:      37583 MSHR_MERGE:        622
cpu0->cpu0_L1D WRITE        ACCESS:    6119933 HIT:    6089206 MISS:      30727 MSHR_MERGE:      17606
cpu0->cpu0_L1D TRANSLATION  ACCESS:      34706 HIT:       1780 MISS:      32926 MSHR_MERGE:        174
cpu0->cpu0_L1D PREFETCH REQUESTED:     266672 ISSUED:     266672 USEFUL:      35539 USELESS:       1420
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 82.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10175494 HIT:   10174935 MISS:        559 MSHR_MERGE:        299
cpu0->cpu0_ITLB LOAD         ACCESS:   10175494 HIT:   10174935 MISS:        559 MSHR_MERGE:        299
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 176.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18934111 HIT:   18685406 MISS:     248705 MSHR_MERGE:      31421
cpu0->cpu0_DTLB LOAD         ACCESS:   18934111 HIT:   18685406 MISS:     248705 MSHR_MERGE:      31421
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.95 cycles
cpu0->LLC TOTAL        ACCESS:     490490 HIT:     246052 MISS:     244438 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     228504 HIT:      56018 MISS:     172486 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7982 HIT:       1190 MISS:       6792 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49123 HIT:       8936 MISS:      40187 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     173324 HIT:     173172 MISS:        152 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      31557 HIT:       6736 MISS:      24821 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.98 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1348
  ROW_BUFFER_MISS:     242936
  AVG DBUS CONGESTED CYCLE: 8.122
Channel 0 WQ ROW_BUFFER_HIT:      23761
  ROW_BUFFER_MISS:     113912
  FULL:          0
Channel 0 REFRESHES ISSUED:       9536

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        72879        27625        32080        61655
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16          113          637         2916
  STLB miss resolved @ L2C                0           52          101          441         1581
  STLB miss resolved @ LLC                0           43          213         1541         5574
  STLB miss resolved @ MEM                0           46          440         6288        22233

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                307            0            0            2           68
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            0            0            1           47
  STLB miss resolved @ L2C                2            0            4            0            8
  STLB miss resolved @ LLC                1            0            0            2           14
  STLB miss resolved @ MEM               24            4            0            1          198
[2025-09-18 00:27:53] END   suite=cs trace=cloud9_phase5_core3 (rc=0)
