--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Counter.twx Counter.ncd -o Counter.twr Counter.pcf -ucf
pins.ucf

Design file:              Counter.ncd
Physical constraint file: Counter.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-2 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_rst       |    1.105(R)|      SLOW  |    0.975(R)|      SLOW  |i_clk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_cnt<0>    |         7.530(R)|      SLOW  |         3.731(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_cnt<1>    |         7.654(R)|      SLOW  |         3.793(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_cnt<2>    |         7.587(R)|      SLOW  |         3.770(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_cnt<3>    |         7.520(R)|      SLOW  |         3.734(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_cnt<4>    |         7.463(R)|      SLOW  |         3.697(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_cnt<5>    |         7.501(R)|      SLOW  |         3.731(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_cnt<6>    |         7.419(R)|      SLOW  |         3.658(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_cnt<7>    |         7.390(R)|      SLOW  |         3.637(R)|      FAST  |i_clk_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    2.191|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 13 22:32:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 625 MB



