// Seed: 15171698
module module_0 ();
  assign module_2.type_3 = 0;
  assign id_1 = 1;
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  =  id_25  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ;
endmodule
module module_2 (
    output tri1 id_0
);
  reg id_2 = id_2;
  assign id_0 = id_2 - id_2;
  module_0 modCall_1 ();
  always #1 begin : LABEL_0
    id_2 = id_2;
    $display(1);
    id_2 <= id_2;
    $display(1);
  end
endmodule
