

================================================================
== Vitis HLS Report for 'gemm_systolic_array'
================================================================
* Date:           Mon Sep  4 10:26:49 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   197212|   197212|  1.972 ms|  1.972 ms|  197213|  197213|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                     |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |dataflow_in_loop_VITIS_LOOP_19_1_U0  |dataflow_in_loop_VITIS_LOOP_19_1  |     3106|     3106|  31.060 us|  31.060 us|  3081|  3081|  dataflow|
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |   197211|   197211|      3109|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|     110|      34|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|  744|  132588|  178433|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      18|    -|
|Register         |        -|    -|      14|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|  744|  132712|  178485|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|  338|     124|     335|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |               Instance              |              Module              | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +-------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |dataflow_in_loop_VITIS_LOOP_19_1_U0  |dataflow_in_loop_VITIS_LOOP_19_1  |        0|  744|  132588|  178433|    0|
    +-------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |Total                                |                                  |        0|  744|  132588|  178433|    0|
    +-------------------------------------+----------------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  35|  11|           7|           1|
    |loop_dataflow_output_count  |         +|   0|  35|  11|           7|           1|
    |bound_minus_1               |         -|   0|  40|  12|           8|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 110|  34|          22|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    7|         14|
    |loop_dataflow_output_count  |   9|          2|    7|         14|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   14|         28|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  7|   0|    7|          0|
    |loop_dataflow_output_count  |  7|   0|    7|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 14|   0|   14|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------+-----+-----+------------+---------------------+--------------+
|A_0_address0   |  out|   10|   ap_memory|                  A_0|         array|
|A_0_ce0        |  out|    1|   ap_memory|                  A_0|         array|
|A_0_d0         |  out|   32|   ap_memory|                  A_0|         array|
|A_0_q0         |   in|   32|   ap_memory|                  A_0|         array|
|A_0_we0        |  out|    1|   ap_memory|                  A_0|         array|
|A_0_address1   |  out|   10|   ap_memory|                  A_0|         array|
|A_0_ce1        |  out|    1|   ap_memory|                  A_0|         array|
|A_0_d1         |  out|   32|   ap_memory|                  A_0|         array|
|A_0_q1         |   in|   32|   ap_memory|                  A_0|         array|
|A_0_we1        |  out|    1|   ap_memory|                  A_0|         array|
|A_1_address0   |  out|   10|   ap_memory|                  A_1|         array|
|A_1_ce0        |  out|    1|   ap_memory|                  A_1|         array|
|A_1_d0         |  out|   32|   ap_memory|                  A_1|         array|
|A_1_q0         |   in|   32|   ap_memory|                  A_1|         array|
|A_1_we0        |  out|    1|   ap_memory|                  A_1|         array|
|A_1_address1   |  out|   10|   ap_memory|                  A_1|         array|
|A_1_ce1        |  out|    1|   ap_memory|                  A_1|         array|
|A_1_d1         |  out|   32|   ap_memory|                  A_1|         array|
|A_1_q1         |   in|   32|   ap_memory|                  A_1|         array|
|A_1_we1        |  out|    1|   ap_memory|                  A_1|         array|
|A_2_address0   |  out|   10|   ap_memory|                  A_2|         array|
|A_2_ce0        |  out|    1|   ap_memory|                  A_2|         array|
|A_2_d0         |  out|   32|   ap_memory|                  A_2|         array|
|A_2_q0         |   in|   32|   ap_memory|                  A_2|         array|
|A_2_we0        |  out|    1|   ap_memory|                  A_2|         array|
|A_2_address1   |  out|   10|   ap_memory|                  A_2|         array|
|A_2_ce1        |  out|    1|   ap_memory|                  A_2|         array|
|A_2_d1         |  out|   32|   ap_memory|                  A_2|         array|
|A_2_q1         |   in|   32|   ap_memory|                  A_2|         array|
|A_2_we1        |  out|    1|   ap_memory|                  A_2|         array|
|A_3_address0   |  out|   10|   ap_memory|                  A_3|         array|
|A_3_ce0        |  out|    1|   ap_memory|                  A_3|         array|
|A_3_d0         |  out|   32|   ap_memory|                  A_3|         array|
|A_3_q0         |   in|   32|   ap_memory|                  A_3|         array|
|A_3_we0        |  out|    1|   ap_memory|                  A_3|         array|
|A_3_address1   |  out|   10|   ap_memory|                  A_3|         array|
|A_3_ce1        |  out|    1|   ap_memory|                  A_3|         array|
|A_3_d1         |  out|   32|   ap_memory|                  A_3|         array|
|A_3_q1         |   in|   32|   ap_memory|                  A_3|         array|
|A_3_we1        |  out|    1|   ap_memory|                  A_3|         array|
|A_4_address0   |  out|   10|   ap_memory|                  A_4|         array|
|A_4_ce0        |  out|    1|   ap_memory|                  A_4|         array|
|A_4_d0         |  out|   32|   ap_memory|                  A_4|         array|
|A_4_q0         |   in|   32|   ap_memory|                  A_4|         array|
|A_4_we0        |  out|    1|   ap_memory|                  A_4|         array|
|A_4_address1   |  out|   10|   ap_memory|                  A_4|         array|
|A_4_ce1        |  out|    1|   ap_memory|                  A_4|         array|
|A_4_d1         |  out|   32|   ap_memory|                  A_4|         array|
|A_4_q1         |   in|   32|   ap_memory|                  A_4|         array|
|A_4_we1        |  out|    1|   ap_memory|                  A_4|         array|
|A_5_address0   |  out|   10|   ap_memory|                  A_5|         array|
|A_5_ce0        |  out|    1|   ap_memory|                  A_5|         array|
|A_5_d0         |  out|   32|   ap_memory|                  A_5|         array|
|A_5_q0         |   in|   32|   ap_memory|                  A_5|         array|
|A_5_we0        |  out|    1|   ap_memory|                  A_5|         array|
|A_5_address1   |  out|   10|   ap_memory|                  A_5|         array|
|A_5_ce1        |  out|    1|   ap_memory|                  A_5|         array|
|A_5_d1         |  out|   32|   ap_memory|                  A_5|         array|
|A_5_q1         |   in|   32|   ap_memory|                  A_5|         array|
|A_5_we1        |  out|    1|   ap_memory|                  A_5|         array|
|A_6_address0   |  out|   10|   ap_memory|                  A_6|         array|
|A_6_ce0        |  out|    1|   ap_memory|                  A_6|         array|
|A_6_d0         |  out|   32|   ap_memory|                  A_6|         array|
|A_6_q0         |   in|   32|   ap_memory|                  A_6|         array|
|A_6_we0        |  out|    1|   ap_memory|                  A_6|         array|
|A_6_address1   |  out|   10|   ap_memory|                  A_6|         array|
|A_6_ce1        |  out|    1|   ap_memory|                  A_6|         array|
|A_6_d1         |  out|   32|   ap_memory|                  A_6|         array|
|A_6_q1         |   in|   32|   ap_memory|                  A_6|         array|
|A_6_we1        |  out|    1|   ap_memory|                  A_6|         array|
|A_7_address0   |  out|   10|   ap_memory|                  A_7|         array|
|A_7_ce0        |  out|    1|   ap_memory|                  A_7|         array|
|A_7_d0         |  out|   32|   ap_memory|                  A_7|         array|
|A_7_q0         |   in|   32|   ap_memory|                  A_7|         array|
|A_7_we0        |  out|    1|   ap_memory|                  A_7|         array|
|A_7_address1   |  out|   10|   ap_memory|                  A_7|         array|
|A_7_ce1        |  out|    1|   ap_memory|                  A_7|         array|
|A_7_d1         |  out|   32|   ap_memory|                  A_7|         array|
|A_7_q1         |   in|   32|   ap_memory|                  A_7|         array|
|A_7_we1        |  out|    1|   ap_memory|                  A_7|         array|
|A_8_address0   |  out|   10|   ap_memory|                  A_8|         array|
|A_8_ce0        |  out|    1|   ap_memory|                  A_8|         array|
|A_8_d0         |  out|   32|   ap_memory|                  A_8|         array|
|A_8_q0         |   in|   32|   ap_memory|                  A_8|         array|
|A_8_we0        |  out|    1|   ap_memory|                  A_8|         array|
|A_8_address1   |  out|   10|   ap_memory|                  A_8|         array|
|A_8_ce1        |  out|    1|   ap_memory|                  A_8|         array|
|A_8_d1         |  out|   32|   ap_memory|                  A_8|         array|
|A_8_q1         |   in|   32|   ap_memory|                  A_8|         array|
|A_8_we1        |  out|    1|   ap_memory|                  A_8|         array|
|A_9_address0   |  out|   10|   ap_memory|                  A_9|         array|
|A_9_ce0        |  out|    1|   ap_memory|                  A_9|         array|
|A_9_d0         |  out|   32|   ap_memory|                  A_9|         array|
|A_9_q0         |   in|   32|   ap_memory|                  A_9|         array|
|A_9_we0        |  out|    1|   ap_memory|                  A_9|         array|
|A_9_address1   |  out|   10|   ap_memory|                  A_9|         array|
|A_9_ce1        |  out|    1|   ap_memory|                  A_9|         array|
|A_9_d1         |  out|   32|   ap_memory|                  A_9|         array|
|A_9_q1         |   in|   32|   ap_memory|                  A_9|         array|
|A_9_we1        |  out|    1|   ap_memory|                  A_9|         array|
|A_10_address0  |  out|   10|   ap_memory|                 A_10|         array|
|A_10_ce0       |  out|    1|   ap_memory|                 A_10|         array|
|A_10_d0        |  out|   32|   ap_memory|                 A_10|         array|
|A_10_q0        |   in|   32|   ap_memory|                 A_10|         array|
|A_10_we0       |  out|    1|   ap_memory|                 A_10|         array|
|A_10_address1  |  out|   10|   ap_memory|                 A_10|         array|
|A_10_ce1       |  out|    1|   ap_memory|                 A_10|         array|
|A_10_d1        |  out|   32|   ap_memory|                 A_10|         array|
|A_10_q1        |   in|   32|   ap_memory|                 A_10|         array|
|A_10_we1       |  out|    1|   ap_memory|                 A_10|         array|
|A_11_address0  |  out|   10|   ap_memory|                 A_11|         array|
|A_11_ce0       |  out|    1|   ap_memory|                 A_11|         array|
|A_11_d0        |  out|   32|   ap_memory|                 A_11|         array|
|A_11_q0        |   in|   32|   ap_memory|                 A_11|         array|
|A_11_we0       |  out|    1|   ap_memory|                 A_11|         array|
|A_11_address1  |  out|   10|   ap_memory|                 A_11|         array|
|A_11_ce1       |  out|    1|   ap_memory|                 A_11|         array|
|A_11_d1        |  out|   32|   ap_memory|                 A_11|         array|
|A_11_q1        |   in|   32|   ap_memory|                 A_11|         array|
|A_11_we1       |  out|    1|   ap_memory|                 A_11|         array|
|B_0_address0   |  out|   16|   ap_memory|                  B_0|         array|
|B_0_ce0        |  out|    1|   ap_memory|                  B_0|         array|
|B_0_d0         |  out|   32|   ap_memory|                  B_0|         array|
|B_0_q0         |   in|   32|   ap_memory|                  B_0|         array|
|B_0_we0        |  out|    1|   ap_memory|                  B_0|         array|
|B_0_address1   |  out|   16|   ap_memory|                  B_0|         array|
|B_0_ce1        |  out|    1|   ap_memory|                  B_0|         array|
|B_0_d1         |  out|   32|   ap_memory|                  B_0|         array|
|B_0_q1         |   in|   32|   ap_memory|                  B_0|         array|
|B_0_we1        |  out|    1|   ap_memory|                  B_0|         array|
|B_1_address0   |  out|   16|   ap_memory|                  B_1|         array|
|B_1_ce0        |  out|    1|   ap_memory|                  B_1|         array|
|B_1_d0         |  out|   32|   ap_memory|                  B_1|         array|
|B_1_q0         |   in|   32|   ap_memory|                  B_1|         array|
|B_1_we0        |  out|    1|   ap_memory|                  B_1|         array|
|B_1_address1   |  out|   16|   ap_memory|                  B_1|         array|
|B_1_ce1        |  out|    1|   ap_memory|                  B_1|         array|
|B_1_d1         |  out|   32|   ap_memory|                  B_1|         array|
|B_1_q1         |   in|   32|   ap_memory|                  B_1|         array|
|B_1_we1        |  out|    1|   ap_memory|                  B_1|         array|
|B_2_address0   |  out|   16|   ap_memory|                  B_2|         array|
|B_2_ce0        |  out|    1|   ap_memory|                  B_2|         array|
|B_2_d0         |  out|   32|   ap_memory|                  B_2|         array|
|B_2_q0         |   in|   32|   ap_memory|                  B_2|         array|
|B_2_we0        |  out|    1|   ap_memory|                  B_2|         array|
|B_2_address1   |  out|   16|   ap_memory|                  B_2|         array|
|B_2_ce1        |  out|    1|   ap_memory|                  B_2|         array|
|B_2_d1         |  out|   32|   ap_memory|                  B_2|         array|
|B_2_q1         |   in|   32|   ap_memory|                  B_2|         array|
|B_2_we1        |  out|    1|   ap_memory|                  B_2|         array|
|B_3_address0   |  out|   16|   ap_memory|                  B_3|         array|
|B_3_ce0        |  out|    1|   ap_memory|                  B_3|         array|
|B_3_d0         |  out|   32|   ap_memory|                  B_3|         array|
|B_3_q0         |   in|   32|   ap_memory|                  B_3|         array|
|B_3_we0        |  out|    1|   ap_memory|                  B_3|         array|
|B_3_address1   |  out|   16|   ap_memory|                  B_3|         array|
|B_3_ce1        |  out|    1|   ap_memory|                  B_3|         array|
|B_3_d1         |  out|   32|   ap_memory|                  B_3|         array|
|B_3_q1         |   in|   32|   ap_memory|                  B_3|         array|
|B_3_we1        |  out|    1|   ap_memory|                  B_3|         array|
|B_4_address0   |  out|   16|   ap_memory|                  B_4|         array|
|B_4_ce0        |  out|    1|   ap_memory|                  B_4|         array|
|B_4_d0         |  out|   32|   ap_memory|                  B_4|         array|
|B_4_q0         |   in|   32|   ap_memory|                  B_4|         array|
|B_4_we0        |  out|    1|   ap_memory|                  B_4|         array|
|B_4_address1   |  out|   16|   ap_memory|                  B_4|         array|
|B_4_ce1        |  out|    1|   ap_memory|                  B_4|         array|
|B_4_d1         |  out|   32|   ap_memory|                  B_4|         array|
|B_4_q1         |   in|   32|   ap_memory|                  B_4|         array|
|B_4_we1        |  out|    1|   ap_memory|                  B_4|         array|
|B_5_address0   |  out|   16|   ap_memory|                  B_5|         array|
|B_5_ce0        |  out|    1|   ap_memory|                  B_5|         array|
|B_5_d0         |  out|   32|   ap_memory|                  B_5|         array|
|B_5_q0         |   in|   32|   ap_memory|                  B_5|         array|
|B_5_we0        |  out|    1|   ap_memory|                  B_5|         array|
|B_5_address1   |  out|   16|   ap_memory|                  B_5|         array|
|B_5_ce1        |  out|    1|   ap_memory|                  B_5|         array|
|B_5_d1         |  out|   32|   ap_memory|                  B_5|         array|
|B_5_q1         |   in|   32|   ap_memory|                  B_5|         array|
|B_5_we1        |  out|    1|   ap_memory|                  B_5|         array|
|B_6_address0   |  out|   16|   ap_memory|                  B_6|         array|
|B_6_ce0        |  out|    1|   ap_memory|                  B_6|         array|
|B_6_d0         |  out|   32|   ap_memory|                  B_6|         array|
|B_6_q0         |   in|   32|   ap_memory|                  B_6|         array|
|B_6_we0        |  out|    1|   ap_memory|                  B_6|         array|
|B_6_address1   |  out|   16|   ap_memory|                  B_6|         array|
|B_6_ce1        |  out|    1|   ap_memory|                  B_6|         array|
|B_6_d1         |  out|   32|   ap_memory|                  B_6|         array|
|B_6_q1         |   in|   32|   ap_memory|                  B_6|         array|
|B_6_we1        |  out|    1|   ap_memory|                  B_6|         array|
|B_7_address0   |  out|   16|   ap_memory|                  B_7|         array|
|B_7_ce0        |  out|    1|   ap_memory|                  B_7|         array|
|B_7_d0         |  out|   32|   ap_memory|                  B_7|         array|
|B_7_q0         |   in|   32|   ap_memory|                  B_7|         array|
|B_7_we0        |  out|    1|   ap_memory|                  B_7|         array|
|B_7_address1   |  out|   16|   ap_memory|                  B_7|         array|
|B_7_ce1        |  out|    1|   ap_memory|                  B_7|         array|
|B_7_d1         |  out|   32|   ap_memory|                  B_7|         array|
|B_7_q1         |   in|   32|   ap_memory|                  B_7|         array|
|B_7_we1        |  out|    1|   ap_memory|                  B_7|         array|
|B_8_address0   |  out|   16|   ap_memory|                  B_8|         array|
|B_8_ce0        |  out|    1|   ap_memory|                  B_8|         array|
|B_8_d0         |  out|   32|   ap_memory|                  B_8|         array|
|B_8_q0         |   in|   32|   ap_memory|                  B_8|         array|
|B_8_we0        |  out|    1|   ap_memory|                  B_8|         array|
|B_8_address1   |  out|   16|   ap_memory|                  B_8|         array|
|B_8_ce1        |  out|    1|   ap_memory|                  B_8|         array|
|B_8_d1         |  out|   32|   ap_memory|                  B_8|         array|
|B_8_q1         |   in|   32|   ap_memory|                  B_8|         array|
|B_8_we1        |  out|    1|   ap_memory|                  B_8|         array|
|B_9_address0   |  out|   16|   ap_memory|                  B_9|         array|
|B_9_ce0        |  out|    1|   ap_memory|                  B_9|         array|
|B_9_d0         |  out|   32|   ap_memory|                  B_9|         array|
|B_9_q0         |   in|   32|   ap_memory|                  B_9|         array|
|B_9_we0        |  out|    1|   ap_memory|                  B_9|         array|
|B_9_address1   |  out|   16|   ap_memory|                  B_9|         array|
|B_9_ce1        |  out|    1|   ap_memory|                  B_9|         array|
|B_9_d1         |  out|   32|   ap_memory|                  B_9|         array|
|B_9_q1         |   in|   32|   ap_memory|                  B_9|         array|
|B_9_we1        |  out|    1|   ap_memory|                  B_9|         array|
|B_10_address0  |  out|   16|   ap_memory|                 B_10|         array|
|B_10_ce0       |  out|    1|   ap_memory|                 B_10|         array|
|B_10_d0        |  out|   32|   ap_memory|                 B_10|         array|
|B_10_q0        |   in|   32|   ap_memory|                 B_10|         array|
|B_10_we0       |  out|    1|   ap_memory|                 B_10|         array|
|B_10_address1  |  out|   16|   ap_memory|                 B_10|         array|
|B_10_ce1       |  out|    1|   ap_memory|                 B_10|         array|
|B_10_d1        |  out|   32|   ap_memory|                 B_10|         array|
|B_10_q1        |   in|   32|   ap_memory|                 B_10|         array|
|B_10_we1       |  out|    1|   ap_memory|                 B_10|         array|
|B_11_address0  |  out|   16|   ap_memory|                 B_11|         array|
|B_11_ce0       |  out|    1|   ap_memory|                 B_11|         array|
|B_11_d0        |  out|   32|   ap_memory|                 B_11|         array|
|B_11_q0        |   in|   32|   ap_memory|                 B_11|         array|
|B_11_we0       |  out|    1|   ap_memory|                 B_11|         array|
|B_11_address1  |  out|   16|   ap_memory|                 B_11|         array|
|B_11_ce1       |  out|    1|   ap_memory|                 B_11|         array|
|B_11_d1        |  out|   32|   ap_memory|                 B_11|         array|
|B_11_q1        |   in|   32|   ap_memory|                 B_11|         array|
|B_11_we1       |  out|    1|   ap_memory|                 B_11|         array|
|C_0_address0   |  out|   10|   ap_memory|                  C_0|         array|
|C_0_ce0        |  out|    1|   ap_memory|                  C_0|         array|
|C_0_d0         |  out|   32|   ap_memory|                  C_0|         array|
|C_0_q0         |   in|   32|   ap_memory|                  C_0|         array|
|C_0_we0        |  out|    1|   ap_memory|                  C_0|         array|
|C_0_address1   |  out|   10|   ap_memory|                  C_0|         array|
|C_0_ce1        |  out|    1|   ap_memory|                  C_0|         array|
|C_0_d1         |  out|   32|   ap_memory|                  C_0|         array|
|C_0_q1         |   in|   32|   ap_memory|                  C_0|         array|
|C_0_we1        |  out|    1|   ap_memory|                  C_0|         array|
|C_1_address0   |  out|   10|   ap_memory|                  C_1|         array|
|C_1_ce0        |  out|    1|   ap_memory|                  C_1|         array|
|C_1_d0         |  out|   32|   ap_memory|                  C_1|         array|
|C_1_q0         |   in|   32|   ap_memory|                  C_1|         array|
|C_1_we0        |  out|    1|   ap_memory|                  C_1|         array|
|C_1_address1   |  out|   10|   ap_memory|                  C_1|         array|
|C_1_ce1        |  out|    1|   ap_memory|                  C_1|         array|
|C_1_d1         |  out|   32|   ap_memory|                  C_1|         array|
|C_1_q1         |   in|   32|   ap_memory|                  C_1|         array|
|C_1_we1        |  out|    1|   ap_memory|                  C_1|         array|
|C_2_address0   |  out|   10|   ap_memory|                  C_2|         array|
|C_2_ce0        |  out|    1|   ap_memory|                  C_2|         array|
|C_2_d0         |  out|   32|   ap_memory|                  C_2|         array|
|C_2_q0         |   in|   32|   ap_memory|                  C_2|         array|
|C_2_we0        |  out|    1|   ap_memory|                  C_2|         array|
|C_2_address1   |  out|   10|   ap_memory|                  C_2|         array|
|C_2_ce1        |  out|    1|   ap_memory|                  C_2|         array|
|C_2_d1         |  out|   32|   ap_memory|                  C_2|         array|
|C_2_q1         |   in|   32|   ap_memory|                  C_2|         array|
|C_2_we1        |  out|    1|   ap_memory|                  C_2|         array|
|C_3_address0   |  out|   10|   ap_memory|                  C_3|         array|
|C_3_ce0        |  out|    1|   ap_memory|                  C_3|         array|
|C_3_d0         |  out|   32|   ap_memory|                  C_3|         array|
|C_3_q0         |   in|   32|   ap_memory|                  C_3|         array|
|C_3_we0        |  out|    1|   ap_memory|                  C_3|         array|
|C_3_address1   |  out|   10|   ap_memory|                  C_3|         array|
|C_3_ce1        |  out|    1|   ap_memory|                  C_3|         array|
|C_3_d1         |  out|   32|   ap_memory|                  C_3|         array|
|C_3_q1         |   in|   32|   ap_memory|                  C_3|         array|
|C_3_we1        |  out|    1|   ap_memory|                  C_3|         array|
|C_4_address0   |  out|   10|   ap_memory|                  C_4|         array|
|C_4_ce0        |  out|    1|   ap_memory|                  C_4|         array|
|C_4_d0         |  out|   32|   ap_memory|                  C_4|         array|
|C_4_q0         |   in|   32|   ap_memory|                  C_4|         array|
|C_4_we0        |  out|    1|   ap_memory|                  C_4|         array|
|C_4_address1   |  out|   10|   ap_memory|                  C_4|         array|
|C_4_ce1        |  out|    1|   ap_memory|                  C_4|         array|
|C_4_d1         |  out|   32|   ap_memory|                  C_4|         array|
|C_4_q1         |   in|   32|   ap_memory|                  C_4|         array|
|C_4_we1        |  out|    1|   ap_memory|                  C_4|         array|
|C_5_address0   |  out|   10|   ap_memory|                  C_5|         array|
|C_5_ce0        |  out|    1|   ap_memory|                  C_5|         array|
|C_5_d0         |  out|   32|   ap_memory|                  C_5|         array|
|C_5_q0         |   in|   32|   ap_memory|                  C_5|         array|
|C_5_we0        |  out|    1|   ap_memory|                  C_5|         array|
|C_5_address1   |  out|   10|   ap_memory|                  C_5|         array|
|C_5_ce1        |  out|    1|   ap_memory|                  C_5|         array|
|C_5_d1         |  out|   32|   ap_memory|                  C_5|         array|
|C_5_q1         |   in|   32|   ap_memory|                  C_5|         array|
|C_5_we1        |  out|    1|   ap_memory|                  C_5|         array|
|C_6_address0   |  out|   10|   ap_memory|                  C_6|         array|
|C_6_ce0        |  out|    1|   ap_memory|                  C_6|         array|
|C_6_d0         |  out|   32|   ap_memory|                  C_6|         array|
|C_6_q0         |   in|   32|   ap_memory|                  C_6|         array|
|C_6_we0        |  out|    1|   ap_memory|                  C_6|         array|
|C_6_address1   |  out|   10|   ap_memory|                  C_6|         array|
|C_6_ce1        |  out|    1|   ap_memory|                  C_6|         array|
|C_6_d1         |  out|   32|   ap_memory|                  C_6|         array|
|C_6_q1         |   in|   32|   ap_memory|                  C_6|         array|
|C_6_we1        |  out|    1|   ap_memory|                  C_6|         array|
|C_7_address0   |  out|   10|   ap_memory|                  C_7|         array|
|C_7_ce0        |  out|    1|   ap_memory|                  C_7|         array|
|C_7_d0         |  out|   32|   ap_memory|                  C_7|         array|
|C_7_q0         |   in|   32|   ap_memory|                  C_7|         array|
|C_7_we0        |  out|    1|   ap_memory|                  C_7|         array|
|C_7_address1   |  out|   10|   ap_memory|                  C_7|         array|
|C_7_ce1        |  out|    1|   ap_memory|                  C_7|         array|
|C_7_d1         |  out|   32|   ap_memory|                  C_7|         array|
|C_7_q1         |   in|   32|   ap_memory|                  C_7|         array|
|C_7_we1        |  out|    1|   ap_memory|                  C_7|         array|
|C_8_address0   |  out|   10|   ap_memory|                  C_8|         array|
|C_8_ce0        |  out|    1|   ap_memory|                  C_8|         array|
|C_8_d0         |  out|   32|   ap_memory|                  C_8|         array|
|C_8_q0         |   in|   32|   ap_memory|                  C_8|         array|
|C_8_we0        |  out|    1|   ap_memory|                  C_8|         array|
|C_8_address1   |  out|   10|   ap_memory|                  C_8|         array|
|C_8_ce1        |  out|    1|   ap_memory|                  C_8|         array|
|C_8_d1         |  out|   32|   ap_memory|                  C_8|         array|
|C_8_q1         |   in|   32|   ap_memory|                  C_8|         array|
|C_8_we1        |  out|    1|   ap_memory|                  C_8|         array|
|C_9_address0   |  out|   10|   ap_memory|                  C_9|         array|
|C_9_ce0        |  out|    1|   ap_memory|                  C_9|         array|
|C_9_d0         |  out|   32|   ap_memory|                  C_9|         array|
|C_9_q0         |   in|   32|   ap_memory|                  C_9|         array|
|C_9_we0        |  out|    1|   ap_memory|                  C_9|         array|
|C_9_address1   |  out|   10|   ap_memory|                  C_9|         array|
|C_9_ce1        |  out|    1|   ap_memory|                  C_9|         array|
|C_9_d1         |  out|   32|   ap_memory|                  C_9|         array|
|C_9_q1         |   in|   32|   ap_memory|                  C_9|         array|
|C_9_we1        |  out|    1|   ap_memory|                  C_9|         array|
|C_10_address0  |  out|   10|   ap_memory|                 C_10|         array|
|C_10_ce0       |  out|    1|   ap_memory|                 C_10|         array|
|C_10_d0        |  out|   32|   ap_memory|                 C_10|         array|
|C_10_q0        |   in|   32|   ap_memory|                 C_10|         array|
|C_10_we0       |  out|    1|   ap_memory|                 C_10|         array|
|C_10_address1  |  out|   10|   ap_memory|                 C_10|         array|
|C_10_ce1       |  out|    1|   ap_memory|                 C_10|         array|
|C_10_d1        |  out|   32|   ap_memory|                 C_10|         array|
|C_10_q1        |   in|   32|   ap_memory|                 C_10|         array|
|C_10_we1       |  out|    1|   ap_memory|                 C_10|         array|
|C_11_address0  |  out|   10|   ap_memory|                 C_11|         array|
|C_11_ce0       |  out|    1|   ap_memory|                 C_11|         array|
|C_11_d0        |  out|   32|   ap_memory|                 C_11|         array|
|C_11_q0        |   in|   32|   ap_memory|                 C_11|         array|
|C_11_we0       |  out|    1|   ap_memory|                 C_11|         array|
|C_11_address1  |  out|   10|   ap_memory|                 C_11|         array|
|C_11_ce1       |  out|    1|   ap_memory|                 C_11|         array|
|C_11_d1        |  out|   32|   ap_memory|                 C_11|         array|
|C_11_q1        |   in|   32|   ap_memory|                 C_11|         array|
|C_11_we1       |  out|    1|   ap_memory|                 C_11|         array|
|ap_clk         |   in|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
+---------------+-----+-----+------------+---------------------+--------------+

