// Seed: 978176929
module module_0;
  wand id_2, id_3;
  assign id_2 = -1, id_1 = -1'b0;
  always id_1 = -1;
  wire id_4;
  wire id_5;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    output logic id_2,
    output wand  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    input  wand  id_6,
    input  tri0  id_7,
    id_10,
    input  wire  id_8
);
  always id_2 <= id_1 + -1;
  module_0 modCall_1 ();
  assign modCall_1.type_9 = 0;
  localparam id_11 = 1;
  genvar id_12;
endmodule
