Analysis & Elaboration report for tetrisField
Tue Dec 10 03:46:41 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Dec 10 03:46:41 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; tetrisField                                 ;
; Top-level Entity Name              ; field                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; field              ; tetrisField        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Dec 10 03:46:30 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tetrisField -c tetrisField --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at field.v(787): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 787
Warning (10229): Verilog HDL Expression warning at field.v(788): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 788
Warning (10229): Verilog HDL Expression warning at field.v(789): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 789
Warning (10229): Verilog HDL Expression warning at field.v(790): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 790
Warning (10229): Verilog HDL Expression warning at field.v(791): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 791
Warning (10229): Verilog HDL Expression warning at field.v(792): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 792
Warning (10229): Verilog HDL Expression warning at field.v(793): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 793
Warning (10229): Verilog HDL Expression warning at field.v(794): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 794
Info (12021): Found 1 design units, including 1 entities, in source file field.v
    Info (12023): Found entity 1: field File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file leftpredict.v
    Info (12023): Found entity 1: leftPredict File: H:/Altera_lite/Github/550tetris/TetrisField_JY/leftPredict.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bottomtouchcheck.v
    Info (12023): Found entity 1: bottomTouchCheck File: H:/Altera_lite/Github/550tetris/TetrisField_JY/bottomTouchCheck.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conflictcheck.v
    Info (12023): Found entity 1: conflictCheck File: H:/Altera_lite/Github/550tetris/TetrisField_JY/conflictCheck.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rightpredict.v
    Info (12023): Found entity 1: rightPredict File: H:/Altera_lite/Github/550tetris/TetrisField_JY/rightPredict.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file downpredict.v
    Info (12023): Found entity 1: downPredict File: H:/Altera_lite/Github/550tetris/TetrisField_JY/downPredict.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clearlines.v
    Info (12023): Found entity 1: clearLines File: H:/Altera_lite/Github/550tetris/TetrisField_JY/clearLines.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotatepredict.v
    Info (12023): Found entity 1: rotatePredict File: H:/Altera_lite/Github/550tetris/TetrisField_JY/rotatePredict.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file blockbottom.v
    Info (12023): Found entity 1: blockBottom File: H:/Altera_lite/Github/550tetris/TetrisField_JY/blockBottom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotateanticlock.v
    Info (12023): Found entity 1: rotateAntiClock File: H:/Altera_lite/Github/550tetris/TetrisField_JY/rotateAntiClock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotateclockwise.v
    Info (12023): Found entity 1: rotateClockWise File: H:/Altera_lite/Github/550tetris/TetrisField_JY/rotateClockWise.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file randomshape.v
    Info (12023): Found entity 1: randomShape File: H:/Altera_lite/Github/550tetris/TetrisField_JY/randomShape.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file movepredict.v
    Info (12023): Found entity 1: movePredict File: H:/Altera_lite/Github/550tetris/TetrisField_JY/movePredict.v Line: 1
Warning (10229): Verilog HDL Expression warning at background_always.v(544): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v Line: 544
Warning (10229): Verilog HDL Expression warning at background_always.v(545): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v Line: 545
Warning (10229): Verilog HDL Expression warning at background_always.v(546): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v Line: 546
Warning (10229): Verilog HDL Expression warning at background_always.v(547): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v Line: 547
Warning (10229): Verilog HDL Expression warning at background_always.v(548): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v Line: 548
Warning (10229): Verilog HDL Expression warning at background_always.v(549): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v Line: 549
Warning (10229): Verilog HDL Expression warning at background_always.v(550): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v Line: 550
Warning (10229): Verilog HDL Expression warning at background_always.v(551): truncated literal to match 5 bits File: H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v Line: 551
Info (12021): Found 1 design units, including 1 entities, in source file background_always.v
    Info (12023): Found entity 1: background_always File: H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v Line: 1
Info (12127): Elaborating entity "field" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at field.v(108): object "opOK" assigned a value but never read File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at field.v(234): object "rst" assigned a value but never read File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 234
Warning (10036): Verilog HDL or VHDL warning at field.v(238): object "total_line_num" assigned a value but never read File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 238
Warning (10230): Verilog HDL assignment warning at field.v(299): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 299
Warning (10230): Verilog HDL assignment warning at field.v(324): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 324
Warning (10230): Verilog HDL assignment warning at field.v(349): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 349
Warning (10230): Verilog HDL assignment warning at field.v(374): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 374
Warning (10230): Verilog HDL assignment warning at field.v(399): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 399
Warning (10230): Verilog HDL assignment warning at field.v(424): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 424
Warning (10230): Verilog HDL assignment warning at field.v(449): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 449
Warning (10230): Verilog HDL assignment warning at field.v(474): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 474
Warning (10230): Verilog HDL assignment warning at field.v(499): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 499
Warning (10230): Verilog HDL assignment warning at field.v(524): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 524
Warning (10230): Verilog HDL assignment warning at field.v(549): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 549
Warning (10230): Verilog HDL assignment warning at field.v(574): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 574
Warning (10230): Verilog HDL assignment warning at field.v(599): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 599
Warning (10230): Verilog HDL assignment warning at field.v(624): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 624
Warning (10230): Verilog HDL assignment warning at field.v(649): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 649
Warning (10230): Verilog HDL assignment warning at field.v(674): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 674
Warning (10230): Verilog HDL assignment warning at field.v(699): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 699
Warning (10230): Verilog HDL assignment warning at field.v(724): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 724
Warning (10230): Verilog HDL assignment warning at field.v(749): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 749
Warning (10230): Verilog HDL assignment warning at field.v(774): truncated value with size 32 to match size of target (10) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 774
Warning (10034): Output port "gameOver" at field.v(7) has no driver File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 7
Warning (10034): Output port "score" at field.v(8) has no driver File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 8
Info (12128): Elaborating entity "bottomTouchCheck" for hierarchy "bottomTouchCheck:down_bTC" File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 43
Info (12128): Elaborating entity "blockBottom" for hierarchy "bottomTouchCheck:down_bTC|blockBottom:my_bB" File: H:/Altera_lite/Github/550tetris/TetrisField_JY/bottomTouchCheck.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at blockBottom.v(8): object "zeroStopFlag" assigned a value but never read File: H:/Altera_lite/Github/550tetris/TetrisField_JY/blockBottom.v Line: 8
Warning (10230): Verilog HDL assignment warning at blockBottom.v(26): truncated value with size 32 to match size of target (2) File: H:/Altera_lite/Github/550tetris/TetrisField_JY/blockBottom.v Line: 26
Info (12128): Elaborating entity "conflictCheck" for hierarchy "conflictCheck:left_cC" File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 54
Info (12128): Elaborating entity "rotateAntiClock" for hierarchy "rotateAntiClock:left_rAC" File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 55
Info (12128): Elaborating entity "rotateClockWise" for hierarchy "rotateClockWise:right_rCW" File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 72
Info (12128): Elaborating entity "randomShape" for hierarchy "randomShape:my_randomS" File: H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v Line: 142
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 5034 megabytes
    Info: Processing ended: Tue Dec 10 03:46:41 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


