

================================================================
== Vitis HLS Report for 'fir_optimized'
================================================================
* Date:           Tue Sep 30 23:47:10 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fir_optimized
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2722|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|     495|    150|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    158|    -|
|Register         |        -|    -|    3142|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    3637|   3030|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_11s_32_2_1_U3  |mul_32s_11s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_12s_32_2_1_U1  |mul_32s_12s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_12s_32_2_1_U2  |mul_32s_12s_32_2_1  |        0|   2|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   6|  495| 150|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln48_10_fu_330_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_11_fu_539_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_12_fu_544_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_13_fu_550_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_14_fu_907_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_15_fu_913_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_16_fu_919_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_17_fu_925_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_18_fu_931_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_19_fu_937_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_1_fu_501_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln48_20_fu_943_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_21_fu_949_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_22_fu_955_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln48_23_fu_1205_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_24_fu_1142_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_25_fu_1147_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_26_fu_1209_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_27_fu_1258_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_28_fu_1283_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_29_fu_1264_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_2_fu_506_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln48_30_fu_1268_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_31_fu_1288_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_32_fu_1293_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_33_fu_1153_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_34_fu_1214_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_35_fu_1158_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_36_fu_1164_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_37_fu_1274_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_38_fu_1219_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln48_39_fu_1225_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_3_fu_512_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln48_40_fu_1170_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_41_fu_1174_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_42_fu_1231_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_43_fu_1278_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_44_fu_1179_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_45_fu_1056_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_46_fu_844_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln48_47_fu_607_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln48_48_fu_618_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln48_49_fu_865_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln48_4_fu_518_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln48_50_fu_648_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln48_51_fu_1099_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_52_fu_1105_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln48_53_fu_902_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln48_54_fu_978_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln48_5_fu_318_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln48_6_fu_324_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln48_7_fu_523_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln48_8_fu_528_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln48_9_fu_534_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln48_fu_312_p2      |         +|   0|  0|  39|          32|          32|
    |output_r                |         +|   0|  0|  32|          32|          32|
    |sub_ln48_10_fu_1088_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln48_11_fu_885_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln48_12_fu_896_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln48_13_fu_972_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln48_14_fu_1120_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln48_15_fu_996_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln48_16_fu_1002_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln48_17_fu_1136_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln48_18_fu_1241_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln48_19_fu_1252_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln48_1_fu_1029_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln48_20_fu_1188_p2  |         -|   0|  0|  32|           1|          32|
    |sub_ln48_21_fu_1199_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln48_2_fu_1040_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln48_3_fu_568_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln48_4_fu_580_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln48_5_fu_854_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln48_6_fu_1072_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln48_7_fu_596_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln48_8_fu_870_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln48_9_fu_636_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln48_fu_1018_p2     |         -|   0|  0|  39|          32|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|2722|        2435|        2498|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |grp_fu_175_p0            |  20|          4|   32|        128|
    |grp_fu_175_p1            |  20|          4|   12|         48|
    |grp_fu_180_p0            |  20|          4|   32|        128|
    |grp_fu_180_p1            |  20|          4|   12|         48|
    |grp_fu_185_p0            |  20|          4|   32|        128|
    |grp_fu_185_p1            |  20|          4|   11|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 158|         32|  134|        532|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln48_10_reg_1354                                |  32|   0|   32|          0|
    |add_ln48_12_reg_1406                                |  32|   0|   32|          0|
    |add_ln48_13_reg_1414                                |  32|   0|   32|          0|
    |add_ln48_15_reg_1457                                |  32|   0|   32|          0|
    |add_ln48_17_reg_1463                                |  32|   0|   32|          0|
    |add_ln48_18_reg_1469                                |  32|   0|   32|          0|
    |add_ln48_19_reg_1474                                |  32|   0|   32|          0|
    |add_ln48_1_reg_1364                                 |  32|   0|   32|          0|
    |add_ln48_20_reg_1480                                |  32|   0|   32|          0|
    |add_ln48_21_reg_1485                                |  32|   0|   32|          0|
    |add_ln48_22_reg_1490                                |  32|   0|   32|          0|
    |add_ln48_25_reg_1516                                |  32|   0|   32|          0|
    |add_ln48_26_reg_1541                                |  32|   0|   32|          0|
    |add_ln48_27_reg_1556                                |  32|   0|   32|          0|
    |add_ln48_2_reg_1373                                 |  32|   0|   32|          0|
    |add_ln48_30_reg_1561                                |  32|   0|   32|          0|
    |add_ln48_31_reg_1571                                |  32|   0|   32|          0|
    |add_ln48_33_reg_1521                                |  32|   0|   32|          0|
    |add_ln48_34_reg_1546                                |  32|   0|   32|          0|
    |add_ln48_36_reg_1526                                |  32|   0|   32|          0|
    |add_ln48_3_reg_1379                                 |  32|   0|   32|          0|
    |add_ln48_41_reg_1531                                |  32|   0|   32|          0|
    |add_ln48_42_reg_1551                                |  32|   0|   32|          0|
    |add_ln48_43_reg_1566                                |  32|   0|   32|          0|
    |add_ln48_48_reg_1427                                |  32|   0|   32|          0|
    |add_ln48_4_reg_1385                                 |  32|   0|   32|          0|
    |add_ln48_50_reg_1432                                |  32|   0|   32|          0|
    |add_ln48_52_reg_1511                                |  32|   0|   32|          0|
    |add_ln48_53_reg_1452                                |  32|   0|   32|          0|
    |add_ln48_54_reg_1496                                |  32|   0|   32|          0|
    |add_ln48_5_reg_1344                                 |  32|   0|   32|          0|
    |add_ln48_6_reg_1349                                 |  32|   0|   32|          0|
    |add_ln48_7_reg_1391                                 |  32|   0|   32|          0|
    |add_ln48_8_reg_1396                                 |  32|   0|   32|          0|
    |add_ln48_9_reg_1401                                 |  32|   0|   32|          0|
    |add_ln48_reg_1339                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                           |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |fir_optimized_int_int_shift_reg                     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_1                   |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_10_reg_1315         |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_2                   |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_20_reg_1321         |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_3                   |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_3_load_reg_1333     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_4                   |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_5                   |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_5_reg_1303          |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_6                   |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_7                   |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_8                   |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_8_load_reg_1327     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_9                   |  32|   0|   32|          0|
    |mul_ln48_reg_1437                                   |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_10                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_11                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_12                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_13                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_14                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_15                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_16                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_17                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_18                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_19                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_20                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_21                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_22                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_23                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_24                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_25                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_26                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_27                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_28                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_29                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_30                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_31                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_32                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_33                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_34                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_35                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_36                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_37                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_38                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_39                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_39_load_reg_1309  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_40                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_41                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_42                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_43                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_44                |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_45                |  32|   0|   32|          0|
    |reg_196                                             |  32|   0|   32|          0|
    |reg_200                                             |  32|   0|   32|          0|
    |reg_204                                             |  32|   0|   32|          0|
    |sub_ln48_16_reg_1501                                |  32|   0|   32|          0|
    |sub_ln48_21_reg_1536                                |  32|   0|   32|          0|
    |sub_ln48_2_reg_1506                                 |  32|   0|   32|          0|
    |sub_ln48_4_reg_1422                                 |  32|   0|   32|          0|
    |sub_ln48_5_reg_1442                                 |  32|   0|   32|          0|
    |sub_ln48_8_reg_1447                                 |  32|   0|   32|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |3142|   0| 3142|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|output_r         |  out|   32|      ap_vld|       output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|       output_r|       pointer|
|input_r          |   in|   32|     ap_none|        input_r|        scalar|
+-----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_5 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_43" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 9 'load' 'fir_optimized_int_int_shift_reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_6 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_42" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 10 'load' 'fir_optimized_int_int_shift_reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_6, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_43" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 11 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_39_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 12 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_38_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 13 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_38_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 14 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_37_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 15 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 16 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_10 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_33" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 17 'load' 'fir_optimized_int_int_shift_reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_11 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_32" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 18 'load' 'fir_optimized_int_int_shift_reg_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_11, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_33" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 19 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_20 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_13" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 20 'load' 'fir_optimized_int_int_shift_reg_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_21 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_12" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 21 'load' 'fir_optimized_int_int_shift_reg_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_21, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_13" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 22 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_8_load = load i32 %fir_optimized_int_int_shift_reg_8" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 23 'load' 'fir_optimized_int_int_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_7_load = load i32 %fir_optimized_int_int_shift_reg_7" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 24 'load' 'fir_optimized_int_int_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_7_load, i32 %fir_optimized_int_int_shift_reg_8" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 25 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_6_load = load i32 %fir_optimized_int_int_shift_reg_6" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 26 'load' 'fir_optimized_int_int_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_6_load, i32 %fir_optimized_int_int_shift_reg_7" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 27 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_3_load = load i32 %fir_optimized_int_int_shift_reg_3" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 28 'load' 'fir_optimized_int_int_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_2_load = load i32 %fir_optimized_int_int_shift_reg_2" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 29 'load' 'fir_optimized_int_int_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_2_load, i32 %fir_optimized_int_int_shift_reg_3" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 30 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln48 = add i32 %fir_optimized_int_int_shift_reg_21, i32 %fir_optimized_int_int_shift_reg_11" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 31 'add' 'add_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%add_ln48_5 = add i32 %fir_optimized_int_int_shift_reg_7_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37_load" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 32 'add' 'add_ln48_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.55ns)   --->   "%add_ln48_6 = add i32 %fir_optimized_int_int_shift_reg_6_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38_load" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 33 'add' 'add_ln48_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.55ns)   --->   "%add_ln48_10 = add i32 %fir_optimized_int_int_shift_reg_2_load, i32 %fir_optimized_int_int_shift_reg_6" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 34 'add' 'add_ln48_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%input_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r" [../HLS/symmetrical_fir_filter.cpp:9]   --->   Operation 35 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_45" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 36 'load' 'fir_optimized_int_int_shift_reg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_4 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_44" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 37 'load' 'fir_optimized_int_int_shift_reg_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_4, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_45" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 38 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_5, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_44" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 39 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_7 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_41" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 40 'load' 'fir_optimized_int_int_shift_reg_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_7, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_42" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 41 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_40_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 42 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_40_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_41" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 43 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 44 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_36_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 45 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 46 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_8 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_35" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 47 'load' 'fir_optimized_int_int_shift_reg_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_8, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 48 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_9 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_34" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 49 'load' 'fir_optimized_int_int_shift_reg_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_9, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_35" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 50 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_10, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_34" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 51 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_22 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_11" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 52 'load' 'fir_optimized_int_int_shift_reg_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_22, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_12" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 53 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_10_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 54 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_11" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 55 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_9_load = load i32 %fir_optimized_int_int_shift_reg_9" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 56 'load' 'fir_optimized_int_int_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_9_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 57 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_8_load, i32 %fir_optimized_int_int_shift_reg_9" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 58 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_5_load = load i32 %fir_optimized_int_int_shift_reg_5" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 59 'load' 'fir_optimized_int_int_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_5_load, i32 %fir_optimized_int_int_shift_reg_6" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 60 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_4_load = load i32 %fir_optimized_int_int_shift_reg_4" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 61 'load' 'fir_optimized_int_int_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_4_load, i32 %fir_optimized_int_int_shift_reg_5" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 62 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_3_load, i32 %fir_optimized_int_int_shift_reg_4" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 63 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_1_load = load i32 %fir_optimized_int_int_shift_reg_1" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 64 'load' 'fir_optimized_int_int_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_1_load, i32 %fir_optimized_int_int_shift_reg_2" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 65 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_load = load i32 %fir_optimized_int_int_shift_reg" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 66 'load' 'fir_optimized_int_int_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_load, i32 %fir_optimized_int_int_shift_reg_1" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 67 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %input_r_read, i32 %fir_optimized_int_int_shift_reg" [../HLS/symmetrical_fir_filter.cpp:35]   --->   Operation 68 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln48_1 = add i32 %fir_optimized_int_int_shift_reg_22, i32 %fir_optimized_int_int_shift_reg_10" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 69 'add' 'add_ln48_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln48_2 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10_load, i32 %fir_optimized_int_int_shift_reg_9" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 70 'add' 'add_ln48_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln48_3 = add i32 %fir_optimized_int_int_shift_reg_9_load, i32 %fir_optimized_int_int_shift_reg_8" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 71 'add' 'add_ln48_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln48_4 = add i32 %fir_optimized_int_int_shift_reg_8_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36_load" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 72 'add' 'add_ln48_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln48_7 = add i32 %fir_optimized_int_int_shift_reg_5_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39_load" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 73 'add' 'add_ln48_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln48_8 = add i32 %fir_optimized_int_int_shift_reg_4_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40_load" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 74 'add' 'add_ln48_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln48_9 = add i32 %fir_optimized_int_int_shift_reg_3_load, i32 %fir_optimized_int_int_shift_reg_7" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 75 'add' 'add_ln48_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln48_11 = add i32 %fir_optimized_int_int_shift_reg_1_load, i32 %fir_optimized_int_int_shift_reg_5" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 76 'add' 'add_ln48_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln48_12 = add i32 %fir_optimized_int_int_shift_reg, i32 %input_r_read" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 77 'add' 'add_ln48_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln48_13 = add i32 %fir_optimized_int_int_shift_reg_load, i32 %fir_optimized_int_int_shift_reg_4" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 78 'add' 'add_ln48_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [2/2] (6.91ns)   --->   "%mul_ln48 = mul i32 %add_ln48, i32 4294967050" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 79 'mul' 'mul_ln48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln48_6 = shl i32 %add_ln48_3, i32 10" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 80 'shl' 'shl_ln48_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln48_7 = shl i32 %add_ln48_3, i32 8" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 81 'shl' 'shl_ln48_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48_3 = sub i32 %shl_ln48_6, i32 %shl_ln48_7" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 82 'sub' 'sub_ln48_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln48_8 = shl i32 %add_ln48_3, i32 5" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 83 'shl' 'shl_ln48_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln48_4 = sub i32 %sub_ln48_3, i32 %shl_ln48_8" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 84 'sub' 'sub_ln48_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [2/2] (6.91ns)   --->   "%mul_ln48_1 = mul i32 %add_ln48_5, i32 4294967182" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 85 'mul' 'mul_ln48_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [2/2] (6.91ns)   --->   "%mul_ln48_2 = mul i32 %add_ln48_6, i32 4294966392" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 86 'mul' 'mul_ln48_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_7)   --->   "%shl_ln48_13 = shl i32 %add_ln48_10, i32 11" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 87 'shl' 'shl_ln48_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_7)   --->   "%shl_ln48_14 = shl i32 %add_ln48_10, i32 9" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 88 'shl' 'shl_ln48_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln48_7 = sub i32 %shl_ln48_13, i32 %shl_ln48_14" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 89 'sub' 'sub_ln48_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln48_15 = shl i32 %add_ln48_10, i32 6" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 90 'shl' 'shl_ln48_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_47 = add i32 %sub_ln48_7, i32 %shl_ln48_15" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 91 'add' 'add_ln48_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln48_16 = shl i32 %add_ln48_10, i32 4" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 92 'shl' 'shl_ln48_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_48 = add i32 %add_ln48_47, i32 %shl_ln48_16" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 93 'add' 'add_ln48_48' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln48_18 = shl i32 %add_ln48_11, i32 12" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 94 'shl' 'shl_ln48_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln48_19 = shl i32 %add_ln48_11, i32 7" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 95 'shl' 'shl_ln48_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48_9 = sub i32 %shl_ln48_18, i32 %shl_ln48_19" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 96 'sub' 'sub_ln48_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln48_20 = shl i32 %add_ln48_11, i32 4" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 97 'shl' 'shl_ln48_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_50 = add i32 %sub_ln48_9, i32 %shl_ln48_20" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 98 'add' 'add_ln48_50' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.92>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_12 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_31" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 99 'load' 'fir_optimized_int_int_shift_reg_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_12, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_32" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 100 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_30_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 101 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_30_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_31" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 102 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_29_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 103 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_29_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 104 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_28_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 105 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_28_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 106 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_27_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 107 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_27_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 108 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_26_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 109 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_26_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 110 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_13 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_25" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 111 'load' 'fir_optimized_int_int_shift_reg_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_13, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 112 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_14 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_24" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 113 'load' 'fir_optimized_int_int_shift_reg_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_14, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_25" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 114 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_15 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_23" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 115 'load' 'fir_optimized_int_int_shift_reg_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_15, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_24" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 116 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_16 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_22" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 117 'load' 'fir_optimized_int_int_shift_reg_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_16, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_23" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 118 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_17 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_21" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 119 'load' 'fir_optimized_int_int_shift_reg_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_17, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_22" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 120 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_20_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 121 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_21" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 122 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_19_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 123 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 124 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_18_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 125 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 126 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_17_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 127 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 128 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_16_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 129 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 130 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_18 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_15" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 131 'load' 'fir_optimized_int_int_shift_reg_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_18, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 132 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_19 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_14" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 133 'load' 'fir_optimized_int_int_shift_reg_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_19, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_15" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 134 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %fir_optimized_int_int_shift_reg_20, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_14" [../HLS/symmetrical_fir_filter.cpp:33]   --->   Operation 135 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/2] (6.91ns)   --->   "%mul_ln48 = mul i32 %add_ln48, i32 4294967050" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 136 'mul' 'mul_ln48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln48_9 = shl i32 %add_ln48_3, i32 3" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 137 'shl' 'shl_ln48_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_46 = add i32 %sub_ln48_4, i32 %shl_ln48_9" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 138 'add' 'add_ln48_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln48_10 = shl i32 %add_ln48_3, i32 1" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 139 'shl' 'shl_ln48_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln48_5 = sub i32 %add_ln48_46, i32 %shl_ln48_10" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 140 'sub' 'sub_ln48_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [1/2] (6.91ns)   --->   "%mul_ln48_1 = mul i32 %add_ln48_5, i32 4294967182" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 141 'mul' 'mul_ln48_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/2] (6.91ns)   --->   "%mul_ln48_2 = mul i32 %add_ln48_6, i32 4294966392" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 142 'mul' 'mul_ln48_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [2/2] (6.91ns)   --->   "%mul_ln48_3 = mul i32 %add_ln48_7, i32 4294965840" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 143 'mul' 'mul_ln48_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [2/2] (6.91ns)   --->   "%mul_ln48_4 = mul i32 %add_ln48_8, i32 4294965955" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 144 'mul' 'mul_ln48_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [2/2] (6.91ns)   --->   "%mul_ln48_5 = mul i32 %add_ln48_9, i32 4294967001" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 145 'mul' 'mul_ln48_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln48_17 = shl i32 %add_ln48_10, i32 2" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 146 'shl' 'shl_ln48_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_49 = add i32 %add_ln48_48, i32 %shl_ln48_17" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 147 'add' 'add_ln48_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln48_8 = sub i32 %add_ln48_49, i32 %add_ln48_10" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 148 'sub' 'sub_ln48_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_11)   --->   "%shl_ln48_24 = shl i32 %add_ln48_13, i32 13" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 149 'shl' 'shl_ln48_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_11)   --->   "%shl_ln48_25 = shl i32 %add_ln48_13, i32 11" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 150 'shl' 'shl_ln48_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln48_11 = sub i32 %shl_ln48_24, i32 %shl_ln48_25" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 151 'sub' 'sub_ln48_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln48_26 = shl i32 %add_ln48_13, i32 2" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 152 'shl' 'shl_ln48_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48_12 = sub i32 %sub_ln48_11, i32 %shl_ln48_26" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 153 'sub' 'sub_ln48_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_53 = add i32 %sub_ln48_12, i32 %add_ln48_13" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 154 'add' 'add_ln48_53' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 155 [1/1] (2.55ns)   --->   "%add_ln48_14 = add i32 %fir_optimized_int_int_shift_reg_17, i32 %fir_optimized_int_int_shift_reg_15" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 155 'add' 'add_ln48_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (2.55ns)   --->   "%add_ln48_15 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20_load, i32 %fir_optimized_int_int_shift_reg_14" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 156 'add' 'add_ln48_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (2.55ns)   --->   "%add_ln48_16 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19_load, i32 %fir_optimized_int_int_shift_reg_13" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 157 'add' 'add_ln48_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (2.55ns)   --->   "%add_ln48_17 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26_load" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 158 'add' 'add_ln48_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (2.55ns)   --->   "%add_ln48_18 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27_load" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 159 'add' 'add_ln48_18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (2.55ns)   --->   "%add_ln48_19 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28_load" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 160 'add' 'add_ln48_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (2.55ns)   --->   "%add_ln48_20 = add i32 %fir_optimized_int_int_shift_reg_18, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29_load" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 161 'add' 'add_ln48_20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (2.55ns)   --->   "%add_ln48_21 = add i32 %fir_optimized_int_int_shift_reg_19, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30_load" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 162 'add' 'add_ln48_21' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (2.55ns)   --->   "%add_ln48_22 = add i32 %fir_optimized_int_int_shift_reg_20, i32 %fir_optimized_int_int_shift_reg_12" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 163 'add' 'add_ln48_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln48_27 = shl i32 %add_ln48_14, i32 5" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 164 'shl' 'shl_ln48_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln48_28 = shl i32 %add_ln48_14, i32 3" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 165 'shl' 'shl_ln48_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48_13 = sub i32 %shl_ln48_27, i32 %shl_ln48_28" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 166 'sub' 'sub_ln48_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 167 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_54 = add i32 %sub_ln48_13, i32 %add_ln48_14" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 167 'add' 'add_ln48_54' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln48_31 = shl i32 %add_ln48_16, i32 6" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 168 'shl' 'shl_ln48_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln48_32 = shl i32 %add_ln48_16, i32 2" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 169 'shl' 'shl_ln48_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48_15 = sub i32 %shl_ln48_31, i32 %shl_ln48_32" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 170 'sub' 'sub_ln48_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 171 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln48_16 = sub i32 %sub_ln48_15, i32 %add_ln48_16" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 171 'sub' 'sub_ln48_16' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48)   --->   "%shl_ln48 = shl i32 %add_ln48_1, i32 8" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 172 'shl' 'shl_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48)   --->   "%shl_ln48_1 = shl i32 %add_ln48_1, i32 6" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 173 'shl' 'shl_ln48_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln48 = sub i32 %shl_ln48, i32 %shl_ln48_1" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 174 'sub' 'sub_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln48_2 = shl i32 %add_ln48_1, i32 4" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 175 'shl' 'shl_ln48_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48_1 = sub i32 %sub_ln48, i32 %shl_ln48_2" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 176 'sub' 'sub_ln48_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln48_3 = shl i32 %add_ln48_1, i32 2" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 177 'shl' 'shl_ln48_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln48_2 = sub i32 %sub_ln48_1, i32 %shl_ln48_3" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 178 'sub' 'sub_ln48_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln48_4 = shl i32 %add_ln48_2, i32 9" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 179 'shl' 'shl_ln48_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln48_5 = shl i32 %add_ln48_2, i32 6" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 180 'shl' 'shl_ln48_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_45 = add i32 %shl_ln48_4, i32 %shl_ln48_5" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 181 'add' 'add_ln48_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_6)   --->   "%shl_ln48_11 = shl i32 %add_ln48_4, i32 9" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 182 'shl' 'shl_ln48_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_6)   --->   "%shl_ln48_12 = shl i32 %add_ln48_4, i32 1" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 183 'shl' 'shl_ln48_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln48_6 = sub i32 %shl_ln48_11, i32 %shl_ln48_12" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 184 'sub' 'sub_ln48_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/2] (6.91ns)   --->   "%mul_ln48_3 = mul i32 %add_ln48_7, i32 4294965840" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 185 'mul' 'mul_ln48_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/2] (6.91ns)   --->   "%mul_ln48_4 = mul i32 %add_ln48_8, i32 4294965955" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 186 'mul' 'mul_ln48_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/2] (6.91ns)   --->   "%mul_ln48_5 = mul i32 %add_ln48_9, i32 4294967001" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 187 'mul' 'mul_ln48_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_10)   --->   "%shl_ln48_21 = shl i32 %add_ln48_12, i32 13" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 188 'shl' 'shl_ln48_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_10)   --->   "%shl_ln48_22 = shl i32 %add_ln48_12, i32 10" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 189 'shl' 'shl_ln48_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln48_10 = sub i32 %shl_ln48_21, i32 %shl_ln48_22" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 190 'sub' 'sub_ln48_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln48_23 = shl i32 %add_ln48_12, i32 8" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 191 'shl' 'shl_ln48_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_51 = add i32 %sub_ln48_10, i32 %shl_ln48_23" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 192 'add' 'add_ln48_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 193 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_52 = add i32 %add_ln48_51, i32 %add_ln48_12" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 193 'add' 'add_ln48_52' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_14)   --->   "%shl_ln48_29 = shl i32 %add_ln48_15, i32 6" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 194 'shl' 'shl_ln48_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_14)   --->   "%shl_ln48_30 = shl i32 %add_ln48_15, i32 4" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 195 'shl' 'shl_ln48_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln48_14 = sub i32 %shl_ln48_29, i32 %shl_ln48_30" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 196 'sub' 'sub_ln48_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_17)   --->   "%shl_ln48_33 = shl i32 %add_ln48_17, i32 5" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 197 'shl' 'shl_ln48_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_17)   --->   "%shl_ln48_34 = shl i32 %add_ln48_17, i32 3" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 198 'shl' 'shl_ln48_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln48_17 = sub i32 %shl_ln48_33, i32 %shl_ln48_34" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 199 'sub' 'sub_ln48_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [2/2] (6.91ns)   --->   "%mul_ln48_6 = mul i32 %add_ln48_18, i32 4294967212" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 200 'mul' 'mul_ln48_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [2/2] (6.91ns)   --->   "%mul_ln48_7 = mul i32 %add_ln48_20, i32 4294966843" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 201 'mul' 'mul_ln48_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [2/2] (6.91ns)   --->   "%mul_ln48_8 = mul i32 %add_ln48_21, i32 4294966727" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 202 'mul' 'mul_ln48_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_24 = add i32 %sub_ln48_16, i32 %sub_ln48_17" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 203 'add' 'add_ln48_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_25 = add i32 %add_ln48_24, i32 %sub_ln48_14" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 204 'add' 'add_ln48_25' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_33 = add i32 %add_ln48_45, i32 %sub_ln48_5" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 205 'add' 'add_ln48_33' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_35 = add i32 %mul_ln48_1, i32 %mul_ln48_2" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 206 'add' 'add_ln48_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_36 = add i32 %add_ln48_35, i32 %sub_ln48_6" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 207 'add' 'add_ln48_36' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_40 = add i32 %add_ln48_50, i32 %add_ln48_53" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 208 'add' 'add_ln48_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_41 = add i32 %add_ln48_40, i32 %sub_ln48_8" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 209 'add' 'add_ln48_41' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.92>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_44 = add i32 %sub_ln48_2, i32 %add_ln48_1" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 210 'add' 'add_ln48_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [1/2] (6.91ns)   --->   "%mul_ln48_6 = mul i32 %add_ln48_18, i32 4294967212" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 211 'mul' 'mul_ln48_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/2] (6.91ns)   --->   "%mul_ln48_7 = mul i32 %add_ln48_20, i32 4294966843" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 212 'mul' 'mul_ln48_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/2] (6.91ns)   --->   "%mul_ln48_8 = mul i32 %add_ln48_21, i32 4294966727" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 213 'mul' 'mul_ln48_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln48_37 = shl i32 %add_ln48_22, i32 9" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 214 'shl' 'shl_ln48_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48_20 = sub i32 0, i32 %shl_ln48_37" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 215 'sub' 'sub_ln48_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln48_38 = shl i32 %add_ln48_22, i32 1" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 216 'shl' 'shl_ln48_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln48_21 = sub i32 %sub_ln48_20, i32 %shl_ln48_38" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 217 'sub' 'sub_ln48_21' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_23 = add i32 %add_ln48_54, i32 %add_ln48_52" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 218 'add' 'add_ln48_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 219 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_26 = add i32 %add_ln48_25, i32 %add_ln48_23" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 219 'add' 'add_ln48_26' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 220 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_34 = add i32 %add_ln48_33, i32 %add_ln48_44" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 220 'add' 'add_ln48_34' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [1/1] (2.55ns)   --->   "%add_ln48_38 = add i32 %mul_ln48_4, i32 %mul_ln48_5" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 221 'add' 'add_ln48_38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_39 = add i32 %add_ln48_38, i32 %mul_ln48_3" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 222 'add' 'add_ln48_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_42 = add i32 %add_ln48_41, i32 %add_ln48_39" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 223 'add' 'add_ln48_42' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_18)   --->   "%shl_ln48_35 = shl i32 %add_ln48_19, i32 8" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 224 'shl' 'shl_ln48_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln48_18 = sub i32 0, i32 %shl_ln48_35" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 225 'sub' 'sub_ln48_18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln48_36 = shl i32 %add_ln48_19, i32 2" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 226 'shl' 'shl_ln48_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48_19 = sub i32 %sub_ln48_18, i32 %shl_ln48_36" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 227 'sub' 'sub_ln48_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_27 = add i32 %sub_ln48_19, i32 %mul_ln48_7" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 228 'add' 'add_ln48_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_29 = add i32 %sub_ln48_21, i32 %mul_ln48" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 229 'add' 'add_ln48_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_30 = add i32 %add_ln48_29, i32 %mul_ln48_8" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 230 'add' 'add_ln48_30' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_37 = add i32 %add_ln48_36, i32 %add_ln48_34" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 231 'add' 'add_ln48_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 232 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_43 = add i32 %add_ln48_42, i32 %add_ln48_37" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 232 'add' 'add_ln48_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_28 = add i32 %add_ln48_27, i32 %mul_ln48_6" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 233 'add' 'add_ln48_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln48_31 = add i32 %add_ln48_30, i32 %add_ln48_28" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 234 'add' 'add_ln48_31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty" [../HLS/symmetrical_fir_filter.cpp:39]   --->   Operation 235 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../HLS/symmetrical_fir_filter.cpp:9]   --->   Operation 236 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 239 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_32 = add i32 %add_ln48_31, i32 %add_ln48_26" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 241 'add' 'add_ln48_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 242 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc = add i32 %add_ln48_43, i32 %add_ln48_32" [../HLS/symmetrical_fir_filter.cpp:48]   --->   Operation 242 'add' 'acc' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_r, i32 %acc" [../HLS/symmetrical_fir_filter.cpp:57]   --->   Operation 243 'write' 'write_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [../HLS/symmetrical_fir_filter.cpp:58]   --->   Operation 244 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_45]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_44]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_43]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_42]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_41]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_40]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_39]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_38]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_37]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_36]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_35]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_34]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_33]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_32]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_31]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_30]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fir_optimized_int_int_shift_reg_5         (load         ) [ 001000000]
fir_optimized_int_int_shift_reg_6         (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_39_load (load         ) [ 001000000]
p_ZZ13fir_optimizedPiiE9shift_reg_38_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_37_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_10        (load         ) [ 001000000]
fir_optimized_int_int_shift_reg_11        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_20        (load         ) [ 001100000]
fir_optimized_int_int_shift_reg_21        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_8_load    (load         ) [ 001000000]
fir_optimized_int_int_shift_reg_7_load    (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_6_load    (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_3_load    (load         ) [ 001000000]
fir_optimized_int_int_shift_reg_2_load    (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
add_ln48                                  (add          ) [ 001100000]
add_ln48_5                                (add          ) [ 001100000]
add_ln48_6                                (add          ) [ 001100000]
add_ln48_10                               (add          ) [ 001100000]
input_r_read                              (read         ) [ 000000000]
fir_optimized_int_int_shift_reg           (load         ) [ 000000000]
fir_optimized_int_int_shift_reg_4         (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_7         (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_40_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_36_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_8         (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_9         (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_22        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_10_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_9_load    (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_5_load    (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_4_load    (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_1_load    (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_load      (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
store_ln35                                (store        ) [ 000000000]
add_ln48_1                                (add          ) [ 011111000]
add_ln48_2                                (add          ) [ 010110000]
add_ln48_3                                (add          ) [ 000100000]
add_ln48_4                                (add          ) [ 010110000]
add_ln48_7                                (add          ) [ 010110000]
add_ln48_8                                (add          ) [ 010110000]
add_ln48_9                                (add          ) [ 010110000]
add_ln48_11                               (add          ) [ 000000000]
add_ln48_12                               (add          ) [ 010110000]
add_ln48_13                               (add          ) [ 000100000]
shl_ln48_6                                (shl          ) [ 000000000]
shl_ln48_7                                (shl          ) [ 000000000]
sub_ln48_3                                (sub          ) [ 000000000]
shl_ln48_8                                (shl          ) [ 000000000]
sub_ln48_4                                (sub          ) [ 000100000]
shl_ln48_13                               (shl          ) [ 000000000]
shl_ln48_14                               (shl          ) [ 000000000]
sub_ln48_7                                (sub          ) [ 000000000]
shl_ln48_15                               (shl          ) [ 000000000]
add_ln48_47                               (add          ) [ 000000000]
shl_ln48_16                               (shl          ) [ 000000000]
add_ln48_48                               (add          ) [ 000100000]
shl_ln48_18                               (shl          ) [ 000000000]
shl_ln48_19                               (shl          ) [ 000000000]
sub_ln48_9                                (sub          ) [ 000000000]
shl_ln48_20                               (shl          ) [ 000000000]
add_ln48_50                               (add          ) [ 010110000]
fir_optimized_int_int_shift_reg_12        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_30_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_29_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_28_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_27_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_26_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_13        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_14        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_15        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_16        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_17        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_20_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_19_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_18_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_17_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
p_ZZ13fir_optimizedPiiE9shift_reg_16_load (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_18        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
fir_optimized_int_int_shift_reg_19        (load         ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
store_ln33                                (store        ) [ 000000000]
mul_ln48                                  (mul          ) [ 011111100]
shl_ln48_9                                (shl          ) [ 000000000]
add_ln48_46                               (add          ) [ 000000000]
shl_ln48_10                               (shl          ) [ 000000000]
sub_ln48_5                                (sub          ) [ 010010000]
mul_ln48_1                                (mul          ) [ 010010000]
mul_ln48_2                                (mul          ) [ 010010000]
shl_ln48_17                               (shl          ) [ 000000000]
add_ln48_49                               (add          ) [ 000000000]
sub_ln48_8                                (sub          ) [ 010010000]
shl_ln48_24                               (shl          ) [ 000000000]
shl_ln48_25                               (shl          ) [ 000000000]
sub_ln48_11                               (sub          ) [ 000000000]
shl_ln48_26                               (shl          ) [ 000000000]
sub_ln48_12                               (sub          ) [ 000000000]
add_ln48_53                               (add          ) [ 010010000]
add_ln48_14                               (add          ) [ 000000000]
add_ln48_15                               (add          ) [ 010010000]
add_ln48_16                               (add          ) [ 000000000]
add_ln48_17                               (add          ) [ 010010000]
add_ln48_18                               (add          ) [ 011011000]
add_ln48_19                               (add          ) [ 011111100]
add_ln48_20                               (add          ) [ 011011000]
add_ln48_21                               (add          ) [ 011011000]
add_ln48_22                               (add          ) [ 011011000]
shl_ln48_27                               (shl          ) [ 000000000]
shl_ln48_28                               (shl          ) [ 000000000]
sub_ln48_13                               (sub          ) [ 000000000]
add_ln48_54                               (add          ) [ 011011000]
shl_ln48_31                               (shl          ) [ 000000000]
shl_ln48_32                               (shl          ) [ 000000000]
sub_ln48_15                               (sub          ) [ 000000000]
sub_ln48_16                               (sub          ) [ 010010000]
shl_ln48                                  (shl          ) [ 000000000]
shl_ln48_1                                (shl          ) [ 000000000]
sub_ln48                                  (sub          ) [ 000000000]
shl_ln48_2                                (shl          ) [ 000000000]
sub_ln48_1                                (sub          ) [ 000000000]
shl_ln48_3                                (shl          ) [ 000000000]
sub_ln48_2                                (sub          ) [ 001001000]
shl_ln48_4                                (shl          ) [ 000000000]
shl_ln48_5                                (shl          ) [ 000000000]
add_ln48_45                               (add          ) [ 000000000]
shl_ln48_11                               (shl          ) [ 000000000]
shl_ln48_12                               (shl          ) [ 000000000]
sub_ln48_6                                (sub          ) [ 000000000]
mul_ln48_3                                (mul          ) [ 001001000]
mul_ln48_4                                (mul          ) [ 001001000]
mul_ln48_5                                (mul          ) [ 001001000]
shl_ln48_21                               (shl          ) [ 000000000]
shl_ln48_22                               (shl          ) [ 000000000]
sub_ln48_10                               (sub          ) [ 000000000]
shl_ln48_23                               (shl          ) [ 000000000]
add_ln48_51                               (add          ) [ 000000000]
add_ln48_52                               (add          ) [ 001001000]
shl_ln48_29                               (shl          ) [ 000000000]
shl_ln48_30                               (shl          ) [ 000000000]
sub_ln48_14                               (sub          ) [ 000000000]
shl_ln48_33                               (shl          ) [ 000000000]
shl_ln48_34                               (shl          ) [ 000000000]
sub_ln48_17                               (sub          ) [ 000000000]
add_ln48_24                               (add          ) [ 000000000]
add_ln48_25                               (add          ) [ 001001000]
add_ln48_33                               (add          ) [ 001001000]
add_ln48_35                               (add          ) [ 000000000]
add_ln48_36                               (add          ) [ 001101100]
add_ln48_40                               (add          ) [ 000000000]
add_ln48_41                               (add          ) [ 001001000]
add_ln48_44                               (add          ) [ 000000000]
mul_ln48_6                                (mul          ) [ 010100110]
mul_ln48_7                                (mul          ) [ 000100100]
mul_ln48_8                                (mul          ) [ 000100100]
shl_ln48_37                               (shl          ) [ 000000000]
sub_ln48_20                               (sub          ) [ 000000000]
shl_ln48_38                               (shl          ) [ 000000000]
sub_ln48_21                               (sub          ) [ 000100100]
add_ln48_23                               (add          ) [ 000000000]
add_ln48_26                               (add          ) [ 011100111]
add_ln48_34                               (add          ) [ 000100100]
add_ln48_38                               (add          ) [ 000000000]
add_ln48_39                               (add          ) [ 000000000]
add_ln48_42                               (add          ) [ 000100100]
shl_ln48_35                               (shl          ) [ 000000000]
sub_ln48_18                               (sub          ) [ 000000000]
shl_ln48_36                               (shl          ) [ 000000000]
sub_ln48_19                               (sub          ) [ 000000000]
add_ln48_27                               (add          ) [ 010000010]
add_ln48_29                               (add          ) [ 000000000]
add_ln48_30                               (add          ) [ 010000010]
add_ln48_37                               (add          ) [ 000000000]
add_ln48_43                               (add          ) [ 011000011]
add_ln48_28                               (add          ) [ 000000000]
add_ln48_31                               (add          ) [ 001000001]
specpipeline_ln39                         (specpipeline ) [ 000000000]
spectopmodule_ln9                         (spectopmodule) [ 000000000]
specbitsmap_ln0                           (specbitsmap  ) [ 000000000]
specinterface_ln0                         (specinterface) [ 000000000]
specbitsmap_ln0                           (specbitsmap  ) [ 000000000]
specinterface_ln0                         (specinterface) [ 000000000]
add_ln48_32                               (add          ) [ 000000000]
acc                                       (add          ) [ 000000000]
write_ln57                                (write        ) [ 000000000]
ret_ln58                                  (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_45">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_45"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_44">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_44"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_43">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_43"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_42">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_42"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_41">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_41"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_40">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_40"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_39">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_39"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_38">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_38"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_37">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_37"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_36">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_36"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_35">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_35"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_34">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_34"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_33">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_33"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_32">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_31">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_31"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_30">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_30"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_29">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_28">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_28"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_27">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_27"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_26">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_26"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_25">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_25"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_24">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_24"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_21"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_20">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_19">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_18">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_18"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_17">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_16">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_14">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_13">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_12">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_11">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_10">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="fir_optimized_int_int_shift_reg_9">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="fir_optimized_int_int_shift_reg_8">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="fir_optimized_int_int_shift_reg_7">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="fir_optimized_int_int_shift_reg_6">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="fir_optimized_int_int_shift_reg_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="fir_optimized_int_int_shift_reg_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="fir_optimized_int_int_shift_reg_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="fir_optimized_int_int_shift_reg_2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="fir_optimized_int_int_shift_reg_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="fir_optimized_int_int_shift_reg">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="input_r_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln57_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="12" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48/2 mul_ln48_3/3 mul_ln48_6/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="12" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_1/2 mul_ln48_4/3 mul_ln48_7/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="11" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_2/2 mul_ln48_5/3 mul_ln48_8/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48_1 mul_ln48_4 mul_ln48_7 "/>
</bind>
</comp>

<comp id="200" class="1005" name="reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48_2 mul_ln48_5 mul_ln48_8 "/>
</bind>
</comp>

<comp id="204" class="1005" name="reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48_3 mul_ln48_6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="fir_optimized_int_int_shift_reg_5_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_5/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="fir_optimized_int_int_shift_reg_6_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_6/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln33_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_39_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_39_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_38_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_38_load/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln33_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_37_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_37_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln33_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="fir_optimized_int_int_shift_reg_10_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_10/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="fir_optimized_int_int_shift_reg_11_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_11/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln33_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="fir_optimized_int_int_shift_reg_20_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_20/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="fir_optimized_int_int_shift_reg_21_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_21/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln33_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="fir_optimized_int_int_shift_reg_8_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_8_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="fir_optimized_int_int_shift_reg_7_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_7_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln33_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="fir_optimized_int_int_shift_reg_6_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_6_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln33_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="fir_optimized_int_int_shift_reg_3_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_3_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="fir_optimized_int_int_shift_reg_2_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_2_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln33_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln48_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln48_5_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_5/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln48_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_6/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln48_10_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_10/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="fir_optimized_int_int_shift_reg_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="fir_optimized_int_int_shift_reg_4_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_4/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln33_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln33_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="fir_optimized_int_int_shift_reg_7_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_7/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln33_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_40_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_40_load/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln33_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln33_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_36_load_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_36_load/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln33_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="fir_optimized_int_int_shift_reg_8_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_8/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln33_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="fir_optimized_int_int_shift_reg_9_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_9/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln33_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln33_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="fir_optimized_int_int_shift_reg_22_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_22/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln33_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_10_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_10_load/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln33_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="fir_optimized_int_int_shift_reg_9_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_9_load/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln33_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln33_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="fir_optimized_int_int_shift_reg_5_load_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_5_load/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln33_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="fir_optimized_int_int_shift_reg_4_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_4_load/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln33_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln33_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="fir_optimized_int_int_shift_reg_1_load_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_1_load/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln33_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="fir_optimized_int_int_shift_reg_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_load/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln33_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln35_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln48_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="1"/>
<pin id="504" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln48_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln48_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln48_4_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_4/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln48_7_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="1"/>
<pin id="526" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_7/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln48_8_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_8/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln48_9_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_9/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln48_11_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="1"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_11/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln48_12_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_12/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln48_13_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_13/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="shl_ln48_6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="5" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_6/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="shl_ln48_7_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="5" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_7/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sub_ln48_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_3/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="shl_ln48_8_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="4" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_8/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sub_ln48_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_4/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="shl_ln48_13_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_13/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="shl_ln48_14_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="5" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_14/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sub_ln48_7_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_7/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="shl_ln48_15_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="4" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_15/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln48_47_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_47/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="shl_ln48_16_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="0" index="1" bw="4" slack="0"/>
<pin id="616" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_16/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln48_48_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_48/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="shl_ln48_18_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="5" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_18/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="shl_ln48_19_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="4" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_19/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sub_ln48_9_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_9/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="shl_ln48_20_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="4" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_20/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln48_50_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_50/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="fir_optimized_int_int_shift_reg_12_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_12/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln33_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_30_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_30_load/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln33_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_29_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_29_load/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln33_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_28_load_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_28_load/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln33_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_27_load_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_27_load/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="store_ln33_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_26_load_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_26_load/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln33_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="fir_optimized_int_int_shift_reg_13_load_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_13/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="store_ln33_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="fir_optimized_int_int_shift_reg_14_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_14/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="store_ln33_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="fir_optimized_int_int_shift_reg_15_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_15/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="store_ln33_store_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="fir_optimized_int_int_shift_reg_16_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_16/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="store_ln33_store_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="fir_optimized_int_int_shift_reg_17_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_17/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln33_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_20_load_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_20_load/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="store_ln33_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_19_load_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_19_load/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="store_ln33_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_18_load_load_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_18_load/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln33_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_17_load_load_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_17_load/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="store_ln33_store_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_16_load_load_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_16_load/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="store_ln33_store_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="fir_optimized_int_int_shift_reg_18_load_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_18/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="store_ln33_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="fir_optimized_int_int_shift_reg_19_load_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_19/3 "/>
</bind>
</comp>

<comp id="828" class="1004" name="store_ln33_store_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="834" class="1004" name="store_ln33_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="2"/>
<pin id="836" dir="0" index="1" bw="32" slack="0"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="shl_ln48_9_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="0" index="1" bw="3" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_9/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln48_46_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="0" index="1" bw="32" slack="0"/>
<pin id="847" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_46/3 "/>
</bind>
</comp>

<comp id="849" class="1004" name="shl_ln48_10_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_10/3 "/>
</bind>
</comp>

<comp id="854" class="1004" name="sub_ln48_5_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_5/3 "/>
</bind>
</comp>

<comp id="860" class="1004" name="shl_ln48_17_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="2"/>
<pin id="862" dir="0" index="1" bw="3" slack="0"/>
<pin id="863" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_17/3 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln48_49_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_49/3 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sub_ln48_8_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="2"/>
<pin id="873" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_8/3 "/>
</bind>
</comp>

<comp id="875" class="1004" name="shl_ln48_24_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="0" index="1" bw="5" slack="0"/>
<pin id="878" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_24/3 "/>
</bind>
</comp>

<comp id="880" class="1004" name="shl_ln48_25_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="0" index="1" bw="5" slack="0"/>
<pin id="883" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_25/3 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sub_ln48_11_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_11/3 "/>
</bind>
</comp>

<comp id="891" class="1004" name="shl_ln48_26_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="0" index="1" bw="3" slack="0"/>
<pin id="894" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_26/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sub_ln48_12_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_12/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln48_53_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="0" index="1" bw="32" slack="1"/>
<pin id="905" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_53/3 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln48_14_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="0"/>
<pin id="910" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_14/3 "/>
</bind>
</comp>

<comp id="913" class="1004" name="add_ln48_15_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="0" index="1" bw="32" slack="0"/>
<pin id="916" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_15/3 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln48_16_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_16/3 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln48_17_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="0"/>
<pin id="928" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_17/3 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln48_18_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_18/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="add_ln48_19_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_19/3 "/>
</bind>
</comp>

<comp id="943" class="1004" name="add_ln48_20_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_20/3 "/>
</bind>
</comp>

<comp id="949" class="1004" name="add_ln48_21_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="0" index="1" bw="32" slack="0"/>
<pin id="952" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_21/3 "/>
</bind>
</comp>

<comp id="955" class="1004" name="add_ln48_22_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="2"/>
<pin id="957" dir="0" index="1" bw="32" slack="0"/>
<pin id="958" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_22/3 "/>
</bind>
</comp>

<comp id="960" class="1004" name="shl_ln48_27_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="0" index="1" bw="4" slack="0"/>
<pin id="963" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_27/3 "/>
</bind>
</comp>

<comp id="966" class="1004" name="shl_ln48_28_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="0" index="1" bw="3" slack="0"/>
<pin id="969" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_28/3 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sub_ln48_13_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_13/3 "/>
</bind>
</comp>

<comp id="978" class="1004" name="add_ln48_54_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_54/3 "/>
</bind>
</comp>

<comp id="984" class="1004" name="shl_ln48_31_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="0" index="1" bw="4" slack="0"/>
<pin id="987" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_31/3 "/>
</bind>
</comp>

<comp id="990" class="1004" name="shl_ln48_32_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="0"/>
<pin id="992" dir="0" index="1" bw="3" slack="0"/>
<pin id="993" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_32/3 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sub_ln48_15_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_15/3 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sub_ln48_16_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="0" index="1" bw="32" slack="0"/>
<pin id="1005" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_16/3 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="shl_ln48_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="2"/>
<pin id="1010" dir="0" index="1" bw="5" slack="0"/>
<pin id="1011" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48/4 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="shl_ln48_1_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="2"/>
<pin id="1015" dir="0" index="1" bw="4" slack="0"/>
<pin id="1016" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_1/4 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sub_ln48_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="0"/>
<pin id="1020" dir="0" index="1" bw="32" slack="0"/>
<pin id="1021" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/4 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="shl_ln48_2_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="2"/>
<pin id="1026" dir="0" index="1" bw="4" slack="0"/>
<pin id="1027" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_2/4 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sub_ln48_1_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="0"/>
<pin id="1031" dir="0" index="1" bw="32" slack="0"/>
<pin id="1032" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_1/4 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="shl_ln48_3_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="2"/>
<pin id="1037" dir="0" index="1" bw="3" slack="0"/>
<pin id="1038" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_3/4 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="sub_ln48_2_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_2/4 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="shl_ln48_4_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="2"/>
<pin id="1048" dir="0" index="1" bw="5" slack="0"/>
<pin id="1049" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_4/4 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="shl_ln48_5_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="2"/>
<pin id="1053" dir="0" index="1" bw="4" slack="0"/>
<pin id="1054" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_5/4 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="add_ln48_45_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="0"/>
<pin id="1058" dir="0" index="1" bw="32" slack="0"/>
<pin id="1059" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_45/4 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="shl_ln48_11_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="2"/>
<pin id="1064" dir="0" index="1" bw="5" slack="0"/>
<pin id="1065" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_11/4 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="shl_ln48_12_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="2"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_12/4 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="sub_ln48_6_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="32" slack="0"/>
<pin id="1075" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_6/4 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="shl_ln48_21_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="2"/>
<pin id="1080" dir="0" index="1" bw="5" slack="0"/>
<pin id="1081" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_21/4 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="shl_ln48_22_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="2"/>
<pin id="1085" dir="0" index="1" bw="5" slack="0"/>
<pin id="1086" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_22/4 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="sub_ln48_10_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="0"/>
<pin id="1091" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_10/4 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="shl_ln48_23_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="2"/>
<pin id="1096" dir="0" index="1" bw="5" slack="0"/>
<pin id="1097" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_23/4 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="add_ln48_51_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="0"/>
<pin id="1101" dir="0" index="1" bw="32" slack="0"/>
<pin id="1102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_51/4 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="add_ln48_52_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="0"/>
<pin id="1107" dir="0" index="1" bw="32" slack="2"/>
<pin id="1108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_52/4 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="shl_ln48_29_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="0" index="1" bw="4" slack="0"/>
<pin id="1113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_29/4 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="shl_ln48_30_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="0" index="1" bw="4" slack="0"/>
<pin id="1118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_30/4 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="sub_ln48_14_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="0" index="1" bw="32" slack="0"/>
<pin id="1123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_14/4 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="shl_ln48_33_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="0" index="1" bw="4" slack="0"/>
<pin id="1129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_33/4 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="shl_ln48_34_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="0" index="1" bw="3" slack="0"/>
<pin id="1134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_34/4 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="sub_ln48_17_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="0"/>
<pin id="1138" dir="0" index="1" bw="32" slack="0"/>
<pin id="1139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_17/4 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="add_ln48_24_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="0" index="1" bw="32" slack="0"/>
<pin id="1145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_24/4 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="add_ln48_25_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="0"/>
<pin id="1149" dir="0" index="1" bw="32" slack="0"/>
<pin id="1150" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_25/4 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="add_ln48_33_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="0"/>
<pin id="1155" dir="0" index="1" bw="32" slack="1"/>
<pin id="1156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_33/4 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="add_ln48_35_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="0" index="1" bw="32" slack="1"/>
<pin id="1161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_35/4 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="add_ln48_36_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="0"/>
<pin id="1166" dir="0" index="1" bw="32" slack="0"/>
<pin id="1167" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_36/4 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="add_ln48_40_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="2"/>
<pin id="1172" dir="0" index="1" bw="32" slack="1"/>
<pin id="1173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_40/4 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="add_ln48_41_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="0"/>
<pin id="1176" dir="0" index="1" bw="32" slack="1"/>
<pin id="1177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_41/4 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="add_ln48_44_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="1"/>
<pin id="1181" dir="0" index="1" bw="32" slack="3"/>
<pin id="1182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_44/5 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="shl_ln48_37_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="2"/>
<pin id="1185" dir="0" index="1" bw="5" slack="0"/>
<pin id="1186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_37/5 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sub_ln48_20_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="0"/>
<pin id="1190" dir="0" index="1" bw="32" slack="0"/>
<pin id="1191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_20/5 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="shl_ln48_38_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="2"/>
<pin id="1196" dir="0" index="1" bw="1" slack="0"/>
<pin id="1197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_38/5 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="sub_ln48_21_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="0"/>
<pin id="1201" dir="0" index="1" bw="32" slack="0"/>
<pin id="1202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_21/5 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln48_23_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="2"/>
<pin id="1207" dir="0" index="1" bw="32" slack="1"/>
<pin id="1208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_23/5 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="add_ln48_26_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="0" index="1" bw="32" slack="0"/>
<pin id="1212" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_26/5 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="add_ln48_34_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="0" index="1" bw="32" slack="0"/>
<pin id="1217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_34/5 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="add_ln48_38_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="0" index="1" bw="32" slack="1"/>
<pin id="1222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_38/5 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="add_ln48_39_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="0" index="1" bw="32" slack="1"/>
<pin id="1228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_39/5 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="add_ln48_42_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="0" index="1" bw="32" slack="0"/>
<pin id="1234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_42/5 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="shl_ln48_35_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="3"/>
<pin id="1238" dir="0" index="1" bw="5" slack="0"/>
<pin id="1239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_35/6 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="sub_ln48_18_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="0"/>
<pin id="1243" dir="0" index="1" bw="32" slack="0"/>
<pin id="1244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_18/6 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="shl_ln48_36_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="3"/>
<pin id="1249" dir="0" index="1" bw="3" slack="0"/>
<pin id="1250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_36/6 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="sub_ln48_19_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="0"/>
<pin id="1254" dir="0" index="1" bw="32" slack="0"/>
<pin id="1255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_19/6 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="add_ln48_27_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="0"/>
<pin id="1260" dir="0" index="1" bw="32" slack="1"/>
<pin id="1261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_27/6 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="add_ln48_29_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="0" index="1" bw="32" slack="3"/>
<pin id="1267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_29/6 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="add_ln48_30_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="0"/>
<pin id="1270" dir="0" index="1" bw="32" slack="1"/>
<pin id="1271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_30/6 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="add_ln48_37_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="2"/>
<pin id="1276" dir="0" index="1" bw="32" slack="1"/>
<pin id="1277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_37/6 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="add_ln48_43_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="1"/>
<pin id="1280" dir="0" index="1" bw="32" slack="0"/>
<pin id="1281" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_43/6 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="add_ln48_28_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="1"/>
<pin id="1285" dir="0" index="1" bw="32" slack="2"/>
<pin id="1286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_28/7 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="add_ln48_31_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="32" slack="1"/>
<pin id="1290" dir="0" index="1" bw="32" slack="0"/>
<pin id="1291" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_31/7 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="add_ln48_32_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="1"/>
<pin id="1295" dir="0" index="1" bw="32" slack="3"/>
<pin id="1296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_32/8 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="acc_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="2"/>
<pin id="1299" dir="0" index="1" bw="32" slack="0"/>
<pin id="1300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/8 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="fir_optimized_int_int_shift_reg_5_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="1"/>
<pin id="1305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_optimized_int_int_shift_reg_5 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="p_ZZ13fir_optimizedPiiE9shift_reg_39_load_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_39_load "/>
</bind>
</comp>

<comp id="1315" class="1005" name="fir_optimized_int_int_shift_reg_10_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="1"/>
<pin id="1317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_optimized_int_int_shift_reg_10 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="fir_optimized_int_int_shift_reg_20_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="2"/>
<pin id="1323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fir_optimized_int_int_shift_reg_20 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="fir_optimized_int_int_shift_reg_8_load_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="1"/>
<pin id="1329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_optimized_int_int_shift_reg_8_load "/>
</bind>
</comp>

<comp id="1333" class="1005" name="fir_optimized_int_int_shift_reg_3_load_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="1"/>
<pin id="1335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_optimized_int_int_shift_reg_3_load "/>
</bind>
</comp>

<comp id="1339" class="1005" name="add_ln48_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="add_ln48_5_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_5 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="add_ln48_6_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="1"/>
<pin id="1351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_6 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="add_ln48_10_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_10 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="add_ln48_1_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="2"/>
<pin id="1366" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_1 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="add_ln48_2_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="32" slack="2"/>
<pin id="1375" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_2 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="add_ln48_3_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="1"/>
<pin id="1381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_3 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="add_ln48_4_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="2"/>
<pin id="1387" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_4 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="add_ln48_7_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="1"/>
<pin id="1393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_7 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="add_ln48_8_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="1"/>
<pin id="1398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_8 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="add_ln48_9_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="1"/>
<pin id="1403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_9 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="add_ln48_12_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="2"/>
<pin id="1408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_12 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="add_ln48_13_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="32" slack="1"/>
<pin id="1416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_13 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="sub_ln48_4_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="32" slack="1"/>
<pin id="1424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln48_4 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="add_ln48_48_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="32" slack="1"/>
<pin id="1429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_48 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="add_ln48_50_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="32" slack="2"/>
<pin id="1434" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_50 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="mul_ln48_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="3"/>
<pin id="1439" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln48 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="sub_ln48_5_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="1"/>
<pin id="1444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln48_5 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="sub_ln48_8_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="1"/>
<pin id="1449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln48_8 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="add_ln48_53_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="1"/>
<pin id="1454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_53 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="add_ln48_15_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="1"/>
<pin id="1459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_15 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="add_ln48_17_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="1"/>
<pin id="1465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_17 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="add_ln48_18_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="1"/>
<pin id="1471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_18 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="add_ln48_19_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="3"/>
<pin id="1476" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48_19 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="add_ln48_20_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="1"/>
<pin id="1482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_20 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="add_ln48_21_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="32" slack="1"/>
<pin id="1487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_21 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="add_ln48_22_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="32" slack="2"/>
<pin id="1492" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_22 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="add_ln48_54_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="2"/>
<pin id="1498" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_54 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="sub_ln48_16_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="1"/>
<pin id="1503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln48_16 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="sub_ln48_2_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln48_2 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="add_ln48_52_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_52 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="add_ln48_25_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_25 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="add_ln48_33_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="1"/>
<pin id="1523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_33 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="add_ln48_36_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="2"/>
<pin id="1528" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_36 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="add_ln48_41_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="1"/>
<pin id="1533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_41 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="sub_ln48_21_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="1"/>
<pin id="1538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln48_21 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="add_ln48_26_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="3"/>
<pin id="1543" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48_26 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="add_ln48_34_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="1"/>
<pin id="1548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_34 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="add_ln48_42_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="1"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_42 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="add_ln48_27_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_27 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="add_ln48_30_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="1"/>
<pin id="1563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_30 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="add_ln48_43_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="2"/>
<pin id="1568" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_43 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="add_ln48_31_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="1"/>
<pin id="1573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="166"><net_src comp="96" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="160" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="98" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="106" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="108" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="190"><net_src comp="126" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="191"><net_src comp="128" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="130" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="136" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="194"><net_src comp="138" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="195"><net_src comp="140" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="199"><net_src comp="180" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="185" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="175" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="68" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="78" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="80" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="78" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="82" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="80" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="88" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="90" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="88" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="264" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="250" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="278" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="236" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="288" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="226" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="302" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="212" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="4" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="6" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="4" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="6" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="12" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="10" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="14" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="12" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="14" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="22" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="24" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="26" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="72" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="70" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="72" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="76" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="74" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="76" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="84" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="82" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="86" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="84" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="86" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="92" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="90" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="94" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="92" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="162" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="415" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="425" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="400" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="435" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="390" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="380" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="450" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="460" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="365" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="355" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="475" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="336" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="162" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="485" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="340" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="512" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="100" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="512" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="102" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="556" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="512" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="104" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="568" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="110" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="112" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="586" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="114" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="596" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="602" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="116" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="607" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="539" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="118" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="539" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="120" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="624" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="539" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="116" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="636" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="32" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="30" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="34" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="32" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="36" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="34" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="38" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="36" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="40" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="38" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="42" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="40" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="44" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="42" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="46" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="44" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="48" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="46" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="50" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="744" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="48" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="52" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="50" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="54" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="52" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="56" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="54" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="58" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="56" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="60" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="58" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="62" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="60" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="64" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="814" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="62" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="66" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="824" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="64" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="66" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="122" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="839" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="124" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="844" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="849" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="132" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="860" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="865" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="879"><net_src comp="134" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="110" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="875" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="880" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="132" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="885" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="891" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="911"><net_src comp="754" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="734" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="764" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="724" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="774" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="714" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="784" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="704" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="794" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="694" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="804" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="684" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="814" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="674" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="824" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="664" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="654" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="907" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="104" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="907" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="122" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="960" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="966" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="972" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="907" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="919" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="114" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="919" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="132" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="984" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="990" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="919" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="102" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="114" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="1008" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1013" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="116" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="1018" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1024" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="132" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1044"><net_src comp="1029" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="1035" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="112" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="114" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="1046" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="1051" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="112" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1071"><net_src comp="124" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1076"><net_src comp="1062" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1067" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="134" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1087"><net_src comp="100" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="1078" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1083" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="102" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1103"><net_src comp="1088" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1114"><net_src comp="114" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1119"><net_src comp="116" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1124"><net_src comp="1110" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1115" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="104" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1135"><net_src comp="122" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1140"><net_src comp="1126" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1131" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="1136" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="1142" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="1120" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="1056" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1162"><net_src comp="196" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="200" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1168"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1072" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1178"><net_src comp="1170" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1187"><net_src comp="112" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1192"><net_src comp="142" pin="0"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="1183" pin="2"/><net_sink comp="1188" pin=1"/></net>

<net id="1198"><net_src comp="124" pin="0"/><net_sink comp="1194" pin=1"/></net>

<net id="1203"><net_src comp="1188" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1194" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1213"><net_src comp="1205" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1218"><net_src comp="1179" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1223"><net_src comp="196" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="200" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="1219" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="204" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="1225" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1240"><net_src comp="102" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1245"><net_src comp="142" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="1236" pin="2"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="132" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1256"><net_src comp="1241" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="1247" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1262"><net_src comp="1252" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="196" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1272"><net_src comp="1264" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="200" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1282"><net_src comp="1274" pin="2"/><net_sink comp="1278" pin=1"/></net>

<net id="1287"><net_src comp="204" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1292"><net_src comp="1283" pin="2"/><net_sink comp="1288" pin=1"/></net>

<net id="1301"><net_src comp="1293" pin="2"/><net_sink comp="1297" pin=1"/></net>

<net id="1302"><net_src comp="1297" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="1306"><net_src comp="208" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1312"><net_src comp="222" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="1318"><net_src comp="246" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1320"><net_src comp="1315" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1324"><net_src comp="260" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1330"><net_src comp="274" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1336"><net_src comp="298" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1342"><net_src comp="312" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1347"><net_src comp="318" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1352"><net_src comp="324" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1357"><net_src comp="330" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1361"><net_src comp="1354" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1362"><net_src comp="1354" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1363"><net_src comp="1354" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1367"><net_src comp="501" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1370"><net_src comp="1364" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1371"><net_src comp="1364" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1372"><net_src comp="1364" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1376"><net_src comp="506" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1382"><net_src comp="512" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1384"><net_src comp="1379" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1388"><net_src comp="518" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1394"><net_src comp="523" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1399"><net_src comp="528" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1404"><net_src comp="534" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1409"><net_src comp="544" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1412"><net_src comp="1406" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1413"><net_src comp="1406" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1417"><net_src comp="550" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1420"><net_src comp="1414" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1421"><net_src comp="1414" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1425"><net_src comp="580" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1430"><net_src comp="618" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1435"><net_src comp="648" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1440"><net_src comp="175" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1445"><net_src comp="854" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="1450"><net_src comp="870" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1455"><net_src comp="902" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1460"><net_src comp="913" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1466"><net_src comp="925" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1468"><net_src comp="1463" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1472"><net_src comp="931" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1477"><net_src comp="937" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1483"><net_src comp="943" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1488"><net_src comp="949" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1493"><net_src comp="955" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1499"><net_src comp="978" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1504"><net_src comp="1002" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1509"><net_src comp="1040" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1514"><net_src comp="1105" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1519"><net_src comp="1147" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1524"><net_src comp="1153" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1529"><net_src comp="1164" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1534"><net_src comp="1174" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1539"><net_src comp="1199" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1544"><net_src comp="1209" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1549"><net_src comp="1214" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1554"><net_src comp="1231" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1559"><net_src comp="1258" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1564"><net_src comp="1268" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1569"><net_src comp="1278" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1574"><net_src comp="1288" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="1293" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_45 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_44 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_43 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_42 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_41 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_40 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_39 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_38 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_37 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_36 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_35 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_34 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_33 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_32 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_31 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_30 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_29 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_28 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_27 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_26 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_25 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_24 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_23 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_22 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_21 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_20 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_19 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_18 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_17 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_16 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_15 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_14 | {3 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_13 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_12 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_11 | {2 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_10 | {2 }
	Port: fir_optimized_int_int_shift_reg_9 | {2 }
	Port: fir_optimized_int_int_shift_reg_8 | {1 }
	Port: fir_optimized_int_int_shift_reg_7 | {1 }
	Port: fir_optimized_int_int_shift_reg_6 | {2 }
	Port: fir_optimized_int_int_shift_reg_5 | {2 }
	Port: fir_optimized_int_int_shift_reg_4 | {2 }
	Port: fir_optimized_int_int_shift_reg_3 | {1 }
	Port: fir_optimized_int_int_shift_reg_2 | {2 }
	Port: fir_optimized_int_int_shift_reg_1 | {2 }
	Port: fir_optimized_int_int_shift_reg | {2 }
 - Input state : 
	Port: fir_optimized : input_r | {2 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_45 | {2 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_44 | {2 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_43 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_42 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_41 | {2 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_40 | {2 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_39 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_38 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_37 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_36 | {2 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_35 | {2 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_34 | {2 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_33 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_32 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_31 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_30 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_29 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_28 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_27 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_26 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_25 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_24 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_23 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_22 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_21 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_20 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_19 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_18 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_17 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_16 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_15 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_14 | {3 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_13 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_12 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_11 | {2 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_10 | {2 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_9 | {2 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_8 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_7 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_6 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_5 | {2 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_4 | {2 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_3 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_2 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_1 | {2 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg | {2 }
  - Chain level:
	State 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		add_ln48 : 1
		add_ln48_5 : 1
		add_ln48_6 : 1
		add_ln48_10 : 1
	State 2
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		add_ln48_1 : 1
		add_ln48_2 : 1
		add_ln48_3 : 1
		add_ln48_4 : 1
		add_ln48_7 : 1
		add_ln48_8 : 1
		add_ln48_9 : 1
		add_ln48_11 : 1
		add_ln48_12 : 1
		add_ln48_13 : 1
		shl_ln48_6 : 2
		shl_ln48_7 : 2
		sub_ln48_3 : 2
		shl_ln48_8 : 2
		sub_ln48_4 : 3
		add_ln48_47 : 1
		add_ln48_48 : 2
		shl_ln48_18 : 2
		shl_ln48_19 : 2
		sub_ln48_9 : 2
		shl_ln48_20 : 2
		add_ln48_50 : 3
	State 3
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		sub_ln48_5 : 1
		sub_ln48_8 : 1
		sub_ln48_12 : 1
		add_ln48_53 : 2
		add_ln48_14 : 1
		add_ln48_15 : 1
		add_ln48_16 : 1
		add_ln48_17 : 1
		add_ln48_18 : 1
		add_ln48_19 : 1
		add_ln48_20 : 1
		add_ln48_21 : 1
		add_ln48_22 : 1
		shl_ln48_27 : 2
		shl_ln48_28 : 2
		sub_ln48_13 : 2
		add_ln48_54 : 3
		shl_ln48_31 : 2
		shl_ln48_32 : 2
		sub_ln48_15 : 2
		sub_ln48_16 : 3
	State 4
		sub_ln48_1 : 1
		sub_ln48_2 : 2
		add_ln48_51 : 1
		add_ln48_52 : 2
		add_ln48_24 : 1
		add_ln48_25 : 2
		add_ln48_33 : 1
		add_ln48_36 : 1
		add_ln48_41 : 1
	State 5
		sub_ln48_21 : 1
		add_ln48_26 : 1
		add_ln48_34 : 1
		add_ln48_39 : 1
		add_ln48_42 : 2
	State 6
		sub_ln48_19 : 1
		add_ln48_27 : 2
		add_ln48_30 : 1
		add_ln48_43 : 1
	State 7
		add_ln48_31 : 1
	State 8
		acc : 1
		write_ln57 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln48_fu_312     |    0    |    0    |    39   |
|          |     add_ln48_5_fu_318    |    0    |    0    |    39   |
|          |     add_ln48_6_fu_324    |    0    |    0    |    39   |
|          |    add_ln48_10_fu_330    |    0    |    0    |    39   |
|          |     add_ln48_1_fu_501    |    0    |    0    |    39   |
|          |     add_ln48_2_fu_506    |    0    |    0    |    39   |
|          |     add_ln48_3_fu_512    |    0    |    0    |    39   |
|          |     add_ln48_4_fu_518    |    0    |    0    |    39   |
|          |     add_ln48_7_fu_523    |    0    |    0    |    39   |
|          |     add_ln48_8_fu_528    |    0    |    0    |    39   |
|          |     add_ln48_9_fu_534    |    0    |    0    |    39   |
|          |    add_ln48_11_fu_539    |    0    |    0    |    39   |
|          |    add_ln48_12_fu_544    |    0    |    0    |    39   |
|          |    add_ln48_13_fu_550    |    0    |    0    |    39   |
|          |    add_ln48_47_fu_607    |    0    |    0    |    32   |
|          |    add_ln48_48_fu_618    |    0    |    0    |    32   |
|          |    add_ln48_50_fu_648    |    0    |    0    |    32   |
|          |    add_ln48_46_fu_844    |    0    |    0    |    32   |
|          |    add_ln48_49_fu_865    |    0    |    0    |    32   |
|          |    add_ln48_53_fu_902    |    0    |    0    |    32   |
|          |    add_ln48_14_fu_907    |    0    |    0    |    39   |
|          |    add_ln48_15_fu_913    |    0    |    0    |    39   |
|          |    add_ln48_16_fu_919    |    0    |    0    |    39   |
|          |    add_ln48_17_fu_925    |    0    |    0    |    39   |
|          |    add_ln48_18_fu_931    |    0    |    0    |    39   |
|          |    add_ln48_19_fu_937    |    0    |    0    |    39   |
|          |    add_ln48_20_fu_943    |    0    |    0    |    39   |
|    add   |    add_ln48_21_fu_949    |    0    |    0    |    39   |
|          |    add_ln48_22_fu_955    |    0    |    0    |    39   |
|          |    add_ln48_54_fu_978    |    0    |    0    |    32   |
|          |    add_ln48_45_fu_1056   |    0    |    0    |    32   |
|          |    add_ln48_51_fu_1099   |    0    |    0    |    32   |
|          |    add_ln48_52_fu_1105   |    0    |    0    |    32   |
|          |    add_ln48_24_fu_1142   |    0    |    0    |    32   |
|          |    add_ln48_25_fu_1147   |    0    |    0    |    32   |
|          |    add_ln48_33_fu_1153   |    0    |    0    |    32   |
|          |    add_ln48_35_fu_1158   |    0    |    0    |    32   |
|          |    add_ln48_36_fu_1164   |    0    |    0    |    32   |
|          |    add_ln48_40_fu_1170   |    0    |    0    |    32   |
|          |    add_ln48_41_fu_1174   |    0    |    0    |    32   |
|          |    add_ln48_44_fu_1179   |    0    |    0    |    32   |
|          |    add_ln48_23_fu_1205   |    0    |    0    |    32   |
|          |    add_ln48_26_fu_1209   |    0    |    0    |    32   |
|          |    add_ln48_34_fu_1214   |    0    |    0    |    32   |
|          |    add_ln48_38_fu_1219   |    0    |    0    |    39   |
|          |    add_ln48_39_fu_1225   |    0    |    0    |    32   |
|          |    add_ln48_42_fu_1231   |    0    |    0    |    32   |
|          |    add_ln48_27_fu_1258   |    0    |    0    |    32   |
|          |    add_ln48_29_fu_1264   |    0    |    0    |    32   |
|          |    add_ln48_30_fu_1268   |    0    |    0    |    32   |
|          |    add_ln48_37_fu_1274   |    0    |    0    |    32   |
|          |    add_ln48_43_fu_1278   |    0    |    0    |    32   |
|          |    add_ln48_28_fu_1283   |    0    |    0    |    32   |
|          |    add_ln48_31_fu_1288   |    0    |    0    |    32   |
|          |    add_ln48_32_fu_1293   |    0    |    0    |    32   |
|          |        acc_fu_1297       |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln48_3_fu_568    |    0    |    0    |    32   |
|          |     sub_ln48_4_fu_580    |    0    |    0    |    32   |
|          |     sub_ln48_7_fu_596    |    0    |    0    |    39   |
|          |     sub_ln48_9_fu_636    |    0    |    0    |    32   |
|          |     sub_ln48_5_fu_854    |    0    |    0    |    32   |
|          |     sub_ln48_8_fu_870    |    0    |    0    |    32   |
|          |    sub_ln48_11_fu_885    |    0    |    0    |    39   |
|          |    sub_ln48_12_fu_896    |    0    |    0    |    32   |
|          |    sub_ln48_13_fu_972    |    0    |    0    |    32   |
|          |    sub_ln48_15_fu_996    |    0    |    0    |    32   |
|    sub   |    sub_ln48_16_fu_1002   |    0    |    0    |    32   |
|          |     sub_ln48_fu_1018     |    0    |    0    |    39   |
|          |    sub_ln48_1_fu_1029    |    0    |    0    |    32   |
|          |    sub_ln48_2_fu_1040    |    0    |    0    |    32   |
|          |    sub_ln48_6_fu_1072    |    0    |    0    |    39   |
|          |    sub_ln48_10_fu_1088   |    0    |    0    |    39   |
|          |    sub_ln48_14_fu_1120   |    0    |    0    |    39   |
|          |    sub_ln48_17_fu_1136   |    0    |    0    |    39   |
|          |    sub_ln48_20_fu_1188   |    0    |    0    |    32   |
|          |    sub_ln48_21_fu_1199   |    0    |    0    |    32   |
|          |    sub_ln48_18_fu_1241   |    0    |    0    |    39   |
|          |    sub_ln48_19_fu_1252   |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_175        |    2    |   165   |    50   |
|    mul   |        grp_fu_180        |    2    |   165   |    50   |
|          |        grp_fu_185        |    2    |   165   |    50   |
|----------|--------------------------|---------|---------|---------|
|   read   | input_r_read_read_fu_162 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |  write_ln57_write_fu_168 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     shl_ln48_6_fu_556    |    0    |    0    |    0    |
|          |     shl_ln48_7_fu_562    |    0    |    0    |    0    |
|          |     shl_ln48_8_fu_574    |    0    |    0    |    0    |
|          |    shl_ln48_13_fu_586    |    0    |    0    |    0    |
|          |    shl_ln48_14_fu_591    |    0    |    0    |    0    |
|          |    shl_ln48_15_fu_602    |    0    |    0    |    0    |
|          |    shl_ln48_16_fu_613    |    0    |    0    |    0    |
|          |    shl_ln48_18_fu_624    |    0    |    0    |    0    |
|          |    shl_ln48_19_fu_630    |    0    |    0    |    0    |
|          |    shl_ln48_20_fu_642    |    0    |    0    |    0    |
|          |     shl_ln48_9_fu_839    |    0    |    0    |    0    |
|          |    shl_ln48_10_fu_849    |    0    |    0    |    0    |
|          |    shl_ln48_17_fu_860    |    0    |    0    |    0    |
|          |    shl_ln48_24_fu_875    |    0    |    0    |    0    |
|          |    shl_ln48_25_fu_880    |    0    |    0    |    0    |
|          |    shl_ln48_26_fu_891    |    0    |    0    |    0    |
|          |    shl_ln48_27_fu_960    |    0    |    0    |    0    |
|          |    shl_ln48_28_fu_966    |    0    |    0    |    0    |
|          |    shl_ln48_31_fu_984    |    0    |    0    |    0    |
|    shl   |    shl_ln48_32_fu_990    |    0    |    0    |    0    |
|          |     shl_ln48_fu_1008     |    0    |    0    |    0    |
|          |    shl_ln48_1_fu_1013    |    0    |    0    |    0    |
|          |    shl_ln48_2_fu_1024    |    0    |    0    |    0    |
|          |    shl_ln48_3_fu_1035    |    0    |    0    |    0    |
|          |    shl_ln48_4_fu_1046    |    0    |    0    |    0    |
|          |    shl_ln48_5_fu_1051    |    0    |    0    |    0    |
|          |    shl_ln48_11_fu_1062   |    0    |    0    |    0    |
|          |    shl_ln48_12_fu_1067   |    0    |    0    |    0    |
|          |    shl_ln48_21_fu_1078   |    0    |    0    |    0    |
|          |    shl_ln48_22_fu_1083   |    0    |    0    |    0    |
|          |    shl_ln48_23_fu_1094   |    0    |    0    |    0    |
|          |    shl_ln48_29_fu_1110   |    0    |    0    |    0    |
|          |    shl_ln48_30_fu_1115   |    0    |    0    |    0    |
|          |    shl_ln48_33_fu_1126   |    0    |    0    |    0    |
|          |    shl_ln48_34_fu_1131   |    0    |    0    |    0    |
|          |    shl_ln48_37_fu_1183   |    0    |    0    |    0    |
|          |    shl_ln48_38_fu_1194   |    0    |    0    |    0    |
|          |    shl_ln48_35_fu_1236   |    0    |    0    |    0    |
|          |    shl_ln48_36_fu_1247   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    6    |   495   |   2870  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------+--------+
|                                                  |   FF   |
+--------------------------------------------------+--------+
|               add_ln48_10_reg_1354               |   32   |
|               add_ln48_12_reg_1406               |   32   |
|               add_ln48_13_reg_1414               |   32   |
|               add_ln48_15_reg_1457               |   32   |
|               add_ln48_17_reg_1463               |   32   |
|               add_ln48_18_reg_1469               |   32   |
|               add_ln48_19_reg_1474               |   32   |
|                add_ln48_1_reg_1364               |   32   |
|               add_ln48_20_reg_1480               |   32   |
|               add_ln48_21_reg_1485               |   32   |
|               add_ln48_22_reg_1490               |   32   |
|               add_ln48_25_reg_1516               |   32   |
|               add_ln48_26_reg_1541               |   32   |
|               add_ln48_27_reg_1556               |   32   |
|                add_ln48_2_reg_1373               |   32   |
|               add_ln48_30_reg_1561               |   32   |
|               add_ln48_31_reg_1571               |   32   |
|               add_ln48_33_reg_1521               |   32   |
|               add_ln48_34_reg_1546               |   32   |
|               add_ln48_36_reg_1526               |   32   |
|                add_ln48_3_reg_1379               |   32   |
|               add_ln48_41_reg_1531               |   32   |
|               add_ln48_42_reg_1551               |   32   |
|               add_ln48_43_reg_1566               |   32   |
|               add_ln48_48_reg_1427               |   32   |
|                add_ln48_4_reg_1385               |   32   |
|               add_ln48_50_reg_1432               |   32   |
|               add_ln48_52_reg_1511               |   32   |
|               add_ln48_53_reg_1452               |   32   |
|               add_ln48_54_reg_1496               |   32   |
|                add_ln48_5_reg_1344               |   32   |
|                add_ln48_6_reg_1349               |   32   |
|                add_ln48_7_reg_1391               |   32   |
|                add_ln48_8_reg_1396               |   32   |
|                add_ln48_9_reg_1401               |   32   |
|                 add_ln48_reg_1339                |   32   |
|    fir_optimized_int_int_shift_reg_10_reg_1315   |   32   |
|    fir_optimized_int_int_shift_reg_20_reg_1321   |   32   |
|  fir_optimized_int_int_shift_reg_3_load_reg_1333 |   32   |
|    fir_optimized_int_int_shift_reg_5_reg_1303    |   32   |
|  fir_optimized_int_int_shift_reg_8_load_reg_1327 |   32   |
|                 mul_ln48_reg_1437                |   32   |
|p_ZZ13fir_optimizedPiiE9shift_reg_39_load_reg_1309|   32   |
|                      reg_196                     |   32   |
|                      reg_200                     |   32   |
|                      reg_204                     |   32   |
|               sub_ln48_16_reg_1501               |   32   |
|               sub_ln48_21_reg_1536               |   32   |
|                sub_ln48_2_reg_1506               |   32   |
|                sub_ln48_4_reg_1422               |   32   |
|                sub_ln48_5_reg_1442               |   32   |
|                sub_ln48_8_reg_1447               |   32   |
+--------------------------------------------------+--------+
|                       Total                      |  1664  |
+--------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_175 |  p0  |   3  |  32  |   96   ||    0    ||    14   |
| grp_fu_175 |  p1  |   3  |  12  |   36   |
| grp_fu_180 |  p0  |   3  |  32  |   96   ||    0    ||    14   |
| grp_fu_180 |  p1  |   3  |  12  |   36   |
| grp_fu_185 |  p0  |   3  |  32  |   96   ||    0    ||    14   |
| grp_fu_185 |  p1  |   3  |  11  |   33   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   393  || 10.2438 ||    0    ||    42   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   495  |  2870  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    0   |   42   |
|  Register |    -   |    -   |  1664  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   10   |  2159  |  2912  |
+-----------+--------+--------+--------+--------+
