Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Mar 29 00:06:53 2020
| Host         : Nelson running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file EggsD_control_sets_placed.rpt
| Design       : EggsD
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    83 |
| Unused register locations in slices containing registers |   557 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            9 |
| No           | No                    | Yes                    |              56 |           54 |
| No           | Yes                   | No                     |              58 |           34 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              78 |           23 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------+-------------------------------------------+------------------+----------------+
|               Clock Signal               |            Enable Signal           |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------------------------------+------------------------------------+-------------------------------------------+------------------+----------------+
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[0]_LDC_i_2__0_n_0   |                1 |              1 |
|  incrementTime/debounce_sec/sec_reg[3]_P |                                    | incrementTime/debounce_sec/sec_reg[3]_C   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | reset_IBUF                                |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[1]_LDC_i_2__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[1]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[2]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[2]_LDC_i_2__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[5]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[5]_LDC_i_2__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[0]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[5]_LDC_i_2__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[1]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[1]_LDC_i_2__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[2]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[2]_LDC_i_2__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[3]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[3]_LDC_i_2__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[4]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[4]_LDC_i_2__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/sec_reg[5]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk5MHZ/inst/clk_out1                   |                                    | countDownTime/finished_OBUF               |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[3]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[3]_LDC_i_2__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[4]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[4]_LDC_i_2__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/finished_reg_LDC_i_1_n_0    |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[0]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                           |                                    | countDownTime/min_reg[0]_LDC_i_2__0_n_0   |                1 |              1 |
|  incrementTime/debounce_sec/sec_reg[2]_P |                                    | incrementTime/debounce_sec/sec_reg[2]_C   |                1 |              1 |
|  countDownTime/min_reg[1]_LDC_i_1__0_n_0 |                                    | countDownTime/min_reg[1]_LDC_i_2__0_n_0   |                1 |              1 |
|  incrementTime/debounce_sec/min_reg[0]_P |                                    | incrementTime/debounce_sec/min_reg[0]_C   |                1 |              1 |
|  countDownTime/min_reg[2]_LDC_i_1__0_n_0 |                                    | countDownTime/min_reg[2]_LDC_i_2__0_n_0   |                1 |              1 |
|  countDownTime/min_reg[5]_LDC_i_1__0_n_0 |                                    | countDownTime/min_reg[5]_LDC_i_2__0_n_0   |                1 |              1 |
|  countDownTime/sec_reg[0]_LDC_i_1__0_n_0 |                                    | countDownTime/sec_reg[0]_LDC_i_2__0_n_0   |                1 |              1 |
|  countDownTime/sec_reg[1]_LDC_i_1__0_n_0 |                                    | countDownTime/sec_reg[1]_LDC_i_2__0_n_0   |                1 |              1 |
|  countDownTime/sec_reg[2]_LDC_i_1__0_n_0 |                                    | countDownTime/sec_reg[2]_LDC_i_2__0_n_0   |                1 |              1 |
|  countDownTime/sec_reg[3]_LDC_i_1__0_n_0 |                                    | countDownTime/sec_reg[3]_LDC_i_2__0_n_0   |                1 |              1 |
|  countDownTime/sec_reg[4]_LDC_i_1__0_n_0 |                                    | countDownTime/sec_reg[4]_LDC_i_2__0_n_0   |                1 |              1 |
|  countDownTime/sec_reg[5]_LDC_i_1__0_n_0 |                                    | countDownTime/sec_reg[5]_LDC_i_2__0_n_0   |                1 |              1 |
|  incrementTime/debounce_sec/min_reg[1]_P |                                    | incrementTime/debounce_sec/min_reg[1]_C   |                1 |              1 |
|  incrementTime/debounce_sec/min_reg[2]_P |                                    | incrementTime/debounce_sec/min_reg[2]_C   |                1 |              1 |
|  countDownTime/min_reg[3]_LDC_i_1__0_n_0 |                                    | countDownTime/min_reg[3]_LDC_i_2__0_n_0   |                1 |              1 |
|  countDownTime/min_reg[4]_LDC_i_1__0_n_0 |                                    | countDownTime/min_reg[4]_LDC_i_2__0_n_0   |                1 |              1 |
|  incrementTime/debounce_min/min_reg[5]_P |                                    | incrementTime/debounce_sec/min_reg[5]_C_0 |                1 |              1 |
|  incrementTime/debounce_min/sec_reg[0]_P |                                    | incrementTime/debounce_min/sec_reg[0]_C   |                1 |              1 |
|  incrementTime/debounce_min/sec_reg[1]_P |                                    | incrementTime/debounce_min/sec_reg[1]_C_0 |                1 |              1 |
|  incrementTime/debounce_sec/sec_reg[5]_P |                                    | incrementTime/debounce_sec/sec_reg[5]_C   |                1 |              1 |
|  incrementTime/debounce_sec/min_reg[3]_P |                                    | incrementTime/debounce_sec/min_reg[3]_C   |                1 |              1 |
|  incrementTime/debounce_sec/min_reg[4]_P |                                    | incrementTime/debounce_sec/min_reg[4]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_reg[4]_P |                                    | incrementTime/debounce_sec/sec_reg[4]_C   |                1 |              1 |
|  countDownTime/finished_reg_LDC_i_1_n_0  |                                    | reset_IBUF                                |                1 |              1 |
|  countDownTime/min_reg[0]_LDC_i_1__0_n_0 |                                    | countDownTime/min_reg[0]_LDC_i_2__0_n_0   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/sec_reg[4]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/sec_reg[2]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/sec_reg[5]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[0]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[1]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[2]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[3]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_min/min_reg[5]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_min/sec_reg[0]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_min/sec_reg[0]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_min/sec_reg[1]_C_0 |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_min/sec_reg[1]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/sec_reg[5]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[3]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[4]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[4]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[1]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/sec_reg[4]_P   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[0]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[2]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/min_reg[5]_C_0 |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/sec_reg[2]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/sec_reg[3]_C   |                1 |              1 |
|  incrementTime/debounce_sec/sec_clk      |                                    | incrementTime/debounce_sec/sec_reg[3]_P   |                1 |              1 |
|  clk5MHZ/inst/clk_out1                   | incrementTime/debounce_sec/enable0 | reset_IBUF                                |                1 |              2 |
|  clk5MHZ/inst/clk_out1                   |                                    | reset_IBUF                                |                4 |              6 |
|  CLK10HZ_BUFG                            | led[8]_i_2_n_0                     | led[8]_i_1_n_0                            |                2 |              9 |
|  clk5MHZ/inst/clk_out1                   | set_min                            | reset_IBUF                                |                6 |             12 |
|  clk5MHZ/inst/clk_out1                   |                                    |                                           |                9 |             18 |
|  CLK10HZ_BUFG                            |                                    | ledcounter[0]_i_1_n_0                     |                8 |             32 |
|  clk5MHZ/inst/clk_out1                   | clk10HZ/counter_reg[31]_0          | reset_IBUF                                |               16 |             64 |
+------------------------------------------+------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    76 |
| 2      |                     1 |
| 6      |                     1 |
| 9      |                     1 |
| 12     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


