class master_monitor extends uvm_monitor;

	`uvm_component_utils(master_monitor)

	virtual ubus_m_if vif; // databaseì—ì„œ ê°’ì„ ë°›ì•„ì™€ ì €ì¥í•  ë³€ìˆ˜
	packet req;
	uvm_analysis_port #(packet) item_collected_port;

	typedef enum {IDLE, ADDR_PHASE, DATA_PHASE, COMPLETE} monitor_state_e;
	monitor_state_e current_state = IDLE;
	int data_beat_count = 0;
	int wait_count = 0;
	
	
	

	function new(string name = "master_monitor", uvm_component parent = null);
		super.new(name, parent);
		item_collected_port= new("item_collected_port", this);
	endfunction



	function void build_phase(uvm_phase phase);
		super.build_phase(phase);
		if(!uvm_config_db#(virtual ubus_m_if)::get(this,"uvm_test_top.env.m_agent*","vif",vif)) begin
			`uvm_fatal("NOVIF", "No virtual interface specified for this monitor instance");
		end
	endfunction

	task run_phase(uvm_phase phase);
		
		forever begin
		@(posedge vif.ubus_clock); 

			if (vif.ubus_read) begin
				data_beat_count=0;
				wait_count=0;
				req = packet::type_id::create("req");
				case (vif.ubus_size)
					2'b00: req.size =1;
					2'b01: req.size =2;
					2'b10: req.size=4;
					2'b11: req.size =8;
				endcase
				req.addr=vif.ubus_addr;
				req.read=vif.ubus_read;
				req.write=vif.ubus_write;
				req.data=new[req.size];
				
			while (vif.ubus_wait == 1) begin
				@(posedge vif.ubus_clock);
					wait_count++;
    			end

			wait(vif.ubus_wait==0);
					req.wait_state = wait_count;						
					for(int i=0; i<req.size; i++) begin
						@(posedge vif.ubus_clock);
							req.data[i] = vif.ubus_data;
							
						//`uvm_info("Master_MONITOR", $sformatf("data_bit_count= %0d, ubus_data = %p, ubus_bip = %b" , data_beat_count, req.data,vif.ubus_bip) , UVM_LOW)
							data_beat_count++;
					end
					`uvm_info("MST_MON", $sformatf("data_beat_count= %0d, data = %p, addr = 0x%0h , read =%h, write=%h , size=%h" , data_beat_count, req.data, req.addr, req.read, req.write, req.size) , UVM_LOW)

					item_collected_port.write(req);


			end
					
			if (vif.ubus_write) begin
				data_beat_count=0;
				wait_count=0;
				req = packet::type_id::create("req");
				req.addr = vif.ubus_addr;
				req.size = vif.ubus_size;
				case (vif.ubus_size)
					2'b00: req.size =1;
					2'b01: req.size =2;
					2'b10: req.size=4;
					2'b11: req.size =8;
				endcase




				
				req.write = vif.ubus_write;
				req.read =vif.ubus_read;
				req.data = new[req.size];

				while (vif.ubus_wait == 1) begin
					@(posedge vif.ubus_clock);
						wait_count++;
    				end

				wait(vif.ubus_wait==0);
				req.wait_state = wait_count;
				for (int i=0; i<req.size; i++) begin
				@(posedge vif.ubus_clock);

				req.data[i]= vif.ubus_data;
	
				end
			`uvm_info("MSTR_MON",$sformatf("data=%0p,addr=%h, read=%0b, write=%0b, size=%0d",req.data, req.addr, req.read, req.write , req.size),UVM_LOW)	
			item_collected_port.write(req);
			end
		end
	endtask          		

            		// ğŸš¨ ë²„ìŠ¤ì—ì„œ í¬ì°©í•œ ì‹ í˜¸ë¥¼ ë¡œê·¸ë¡œ ì¶œë ¥ ğŸš¨
            		//`uvm_info("MONITOR", $sformatf("BUS ACTIVITY DETECTED: ADDR=%0h, WRITE=%0b, READ=%0b, DATA=%0h", vif.ubus_addr, vif.ubus_write, vif.ubus_read, vif.ubus_data), UVM_MEDIUM)
            
            // ì‹¤ì œ ê²€ì¦ í™˜ê²½ì—ì„œëŠ” ì—¬ê¸°ì„œ packet ê°ì²´ë¥¼ ìƒì„±í•˜ì—¬ ë°ì´í„° ìˆ˜ì§‘ ë° ë¶„ì„(Analysis Port)ì„ ì§„í–‰í•©ë‹ˆë‹¤.
      

endclass
