{"Source Block": ["oh/elink/dv/elink_e16_model.v@5982:6004@HdlStmProcess", "   reg [DW-1:0] sync_reg1;\n   reg [DW-1:0] out;\n     \n   //Synchronization between clock domain\n   //We use two flip-flops for metastability improvement\n   always @ (posedge clk or posedge reset)\n     if(reset)\n       begin\n\t  sync_reg0[DW-1:0] <= {(DW){1'b0}};\n\t  sync_reg1[DW-1:0] <= {(DW){1'b0}};\n\t  out[DW-1:0]       <= {(DW){1'b0}};\n       end\n     else\n       begin\n\t  sync_reg0[DW-1:0] <= in[DW-1:0];\n\t  sync_reg1[DW-1:0] <= sync_reg0[DW-1:0];\n\t  out[DW-1:0]       <= sync_reg1[DW-1:0];\n       end\n   \n\n\n   \n   \n"], "Clone Blocks": [["oh/common/hdl/synchronizer.v@23:43", "   //Three stages\n   reg [DW-1:0] sync_reg0;\n   reg [DW-1:0] out;\n     \n   //We use two flip-flops for metastability improvement\n   always @ (posedge clk or posedge reset)\n     if(reset)\n       begin\n\t  sync_reg0[DW-1:0] <= {(DW){1'b0}};\n\t  out[DW-1:0]       <= {(DW){1'b0}};\n\t end\n     else\n       begin\n\t  sync_reg0[DW-1:0] <= in[DW-1:0];\n\t  out[DW-1:0]       <= sync_reg0[DW-1:0];\n       end\n   \n\nendmodule // synchronizer\n\n/*\n"]], "Diff Content": {"Delete": [[5987, "   always @ (posedge clk or posedge reset)\n"], [5988, "     if(reset)\n"], [5989, "       begin\n"], [5990, "\t  sync_reg0[DW-1:0] <= {(DW){1'b0}};\n"], [5991, "\t  sync_reg1[DW-1:0] <= {(DW){1'b0}};\n"], [5992, "\t  out[DW-1:0]       <= {(DW){1'b0}};\n"], [5993, "       end\n"], [5994, "     else\n"], [5995, "       begin\n"], [5996, "\t  sync_reg0[DW-1:0] <= in[DW-1:0];\n"], [5997, "\t  sync_reg1[DW-1:0] <= sync_reg0[DW-1:0];\n"], [5998, "\t  out[DW-1:0]       <= sync_reg1[DW-1:0];\n"], [5999, "       end\n"]], "Add": []}}